
lab1_led.elf:     file format elf32-littlenios2
lab1_led.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x008001b4

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x00006134 memsz 0x00006134 flags r-x
    LOAD off    0x00007154 vaddr 0x00806154 paddr 0x008079c8 align 2**12
         filesz 0x00001874 memsz 0x00001874 flags rw-
    LOAD off    0x0000923c vaddr 0x0080923c paddr 0x0080923c align 2**12
         filesz 0x00000000 memsz 0x000002ac flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00005edc  008001b4  008001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000c4  00806090  00806090  00007090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001874  00806154  008079c8  00007154  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002ac  0080923c  0080923c  0000923c  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000089c8  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000738  00000000  00000000  000089f0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000e75  00000000  00000000  00009128  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000fb99  00000000  00000000  00009f9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000356c  00000000  00000000  00019b36  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00009f05  00000000  00000000  0001d0a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001018  00000000  00000000  00026fa8  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000f43  00000000  00000000  00027fc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001967  00000000  00000000  00028f03  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000060  00000000  00000000  0002a86c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  0002a8d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0002d085  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  0002d088  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  0002d08b  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  0002d08c  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  0002d090  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  0002d094  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000009  00000000  00000000  0002d098  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000009  00000000  00000000  0002d0a1  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000009  00000000  00000000  0002d0aa  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000010  00000000  00000000  0002d0b3  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000007  00000000  00000000  0002d0c3  2**0
                  CONTENTS, READONLY
 28 .jdi          00004336  00000000  00000000  0002d0ca  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
008001b4 l    d  .text	00000000 .text
00806090 l    d  .rodata	00000000 .rodata
00806154 l    d  .rwdata	00000000 .rwdata
0080923c l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
008001fc l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 alt_load.c
008002dc l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00806154 l     O .rwdata	000000d8 cfi_flash
0080622c l     O .rwdata	00001060 jtag_uart
0080728c l     O .rwdata	000000c4 uart0
00807350 l     O .rwdata	00000048 video_character_buffer_with_dma
00807398 l     O .rwdata	00000054 video_pixel_buffer_dma
00800754 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
00800828 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
00801618 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
008026a4 l     F .text	00000228 altera_avalon_jtag_uart_irq
008028cc l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00802f48 l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
00803208 l     F .text	0000009c altera_avalon_uart_irq
008032a4 l     F .text	000000e0 altera_avalon_uart_rxirq
00803384 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00803770 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00803998 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00804098 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
008041b4 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00804294 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0080481c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00804958 l     F .text	000000dc alt_file_locked
00804bbc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
008051e4 l     F .text	000000bc alt_write_word_amd
008050c0 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00805498 l     F .text	0000018c alt_unlock_block_intel
00805624 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00807594 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00805d2c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 lib2-divmod.c
00805ee0 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 alt_exit.c
0080602c l     F .text	00000040 alt_sim_halt
00800348 g     F .text	0000006c alt_main
008010d8 g     F .text	00000048 alt_read_query_entry_32bit
00809258 g     O .bss	00000100 alt_irq
00800860 g     F .text	000002c0 alt_flash_cfi_write
008079c8 g       *ABS*	00000000 __flash_rwdata_start
00803b8c g     F .text	00000114 alt_up_char_buffer_string
00803abc g     F .text	000000d0 alt_up_char_buffer_draw
00000000  w      *UND*	00000000 __errno
00801264 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
00800000 g     F .entry	0000001c __reset
00800020 g       *ABS*	00000000 __flash_exceptions_start
00800d7c g     F .text	000002d8 alt_flash_program_block
00809254 g     O .bss	00000004 errno
00809240 g     O .bss	00000004 alt_argv
0080f994 g       *ABS*	00000000 _gp
008003b4 g     F .text	00000030 usleep
00807414 g     O .rwdata	00000180 alt_fd_list
008043bc g     F .text	00000094 alt_find_dev
00805a28 g     F .text	000000a0 memcpy
00803ca0 g     F .text	0000005c alt_up_char_buffer_clear
008048e0 g     F .text	00000078 alt_io_redirect
00806090 g       *ABS*	00000000 __DTOR_END__
00804e20 g     F .text	00000020 altera_nios2_irq_init
00802ae4 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
0080601c g     F .text	00000008 __udivsi3
008058d8 g     F .text	00000090 alt_icache_flush
008052a0 g     F .text	00000084 alt_program_intel
008040f8 g     F .text	00000078 alt_dcache_flush
008079a4 g     O .rwdata	00000004 alt_max_fd
00801054 g     F .text	00000040 alt_read_query_entry_8bit
00805324 g     F .text	00000174 alt_erase_block_intel
008079c4 g     O .rwdata	00000004 _global_impure_ptr
008094e8 g       *ABS*	00000000 __bss_end
00804724 g     F .text	000000f8 alt_iic_isr_register
00804d14 g     F .text	0000010c alt_tick
00803140 g     F .text	000000c8 altera_avalon_uart_init
008046dc g     F .text	00000048 alt_ic_irq_enabled
00804c7c g     F .text	00000098 alt_alarm_stop
00809248 g     O .bss	00000004 alt_irq_active
008000ec g     F .exceptions	000000c8 alt_irq_handler
008073ec g     O .rwdata	00000028 alt_dev_null
0080156c g     F .text	000000ac alt_set_flash_algorithm_func
00804170 g     F .text	00000044 alt_dcache_flush_all
00801120 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
008079c8 g       *ABS*	00000000 __ram_rwdata_end
01800000 g       *ABS*	00000000 __alt_mem_onchip_memory
0080799c g     O .rwdata	00000008 alt_dev_list
00806154 g       *ABS*	00000000 __ram_rodata_end
008023c0 g     F .text	000000dc alt_check_primary_table
00806024 g     F .text	00000008 __umodsi3
00800bb0 g     F .text	00000068 alt_flash_cfi_read
008012f4 g     F .text	00000034 alt_write_native_8bit
008094e8 g       *ABS*	00000000 end
0080115c g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
008039f8 g     F .text	00000084 alt_up_char_buffer_init
008037d0 g     F .text	000001c8 altera_avalon_uart_write
00801694 g     F .text	00000580 alt_read_cfi_table
008025e4 g     F .text	000000c0 altera_avalon_jtag_uart_init
0080608c g       *ABS*	00000000 __CTOR_LIST__
01000000 g       *ABS*	00000000 __alt_stack_pointer
00802fb8 g     F .text	00000090 alt_avalon_timer_sc_init
008030a0 g     F .text	00000058 altera_avalon_uart_write_fd
008030f8 g     F .text	00000048 altera_avalon_uart_close_fd
00802d08 g     F .text	00000240 altera_avalon_jtag_uart_write
0080078c g     F .text	0000009c alt_flash_cfi_init
00805d30 g     F .text	000001b0 __call_exitprocs
008001b4 g     F .text	0000004c _start
0080924c g     O .bss	00000004 _alt_tick_rate
00809250 g     O .bss	00000004 _alt_nticks
00800418 g     F .text	0000033c alt_sys_init
00805bf8 g     F .text	00000134 __register_exitproc
00801094 g     F .text	00000044 alt_read_query_entry_16bit
0080297c g     F .text	00000074 altera_avalon_jtag_uart_close
00806154 g       *ABS*	00000000 __ram_rwdata_start
00806090 g       *ABS*	00000000 __ram_rodata_start
0080138c g     F .text	000001e0 alt_set_flash_width_func
0080249c g     F .text	00000058 altera_avalon_jtag_uart_read_fd
00805820 g     F .text	000000b8 alt_get_fd
00803e50 g     F .text	0000014c alt_busy_sleep
00804ea8 g     F .text	00000218 alt_erase_block_amd
008059b4 g     F .text	00000074 memcmp
0080254c g     F .text	00000048 altera_avalon_jtag_uart_close_fd
008094e8 g       *ABS*	00000000 __alt_stack_base
00802594 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
00801c14 g     F .text	000007ac alt_read_cfi_width
00805700 g     F .text	00000120 alt_find_file
008041e0 g     F .text	000000b4 alt_dev_llist_insert
008079ac g     O .rwdata	00000008 alt_flash_dev_list
00801220 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
0080923c g       *ABS*	00000000 __bss_start
00800200 g     F .text	0000005c main
00809244 g     O .bss	00000004 alt_envp
00803a7c g     F .text	00000040 alt_up_char_buffer_open_dev
008024f4 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
00809358 g     O .bss	00000190 _atexit0
008079a8 g     O .rwdata	00000004 alt_errno
008012ac g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
00800c18 g     F .text	00000164 alt_write_value_to_flash
00801328 g     F .text	00000034 alt_write_native_16bit
00805f5c g     F .text	00000060 __divsi3
01400000 g       *ABS*	00000000 __alt_mem_cfi_flash
00806090 g       *ABS*	00000000 __CTOR_END__
00805ac8 g     F .text	000000bc strcmp
00806090 g       *ABS*	00000000 __flash_rodata_start
00806090 g       *ABS*	00000000 __DTOR_LIST__
008003e4 g     F .text	00000034 alt_irq_init
00804c1c g     F .text	00000060 alt_release_fd
00805968 g     F .text	00000014 atexit
008079c0 g     O .rwdata	00000004 _impure_ptr
0080923c g     O .bss	00000004 alt_argc
00804358 g     F .text	00000064 _do_dtors
00800020 g       .exceptions	00000000 alt_irq_entry
00807994 g     O .rwdata	00000008 alt_fs_list
008011d8 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
00800020 g       *ABS*	00000000 __ram_exceptions_start
00804550 g     F .text	00000050 alt_ic_isr_register
008079c8 g       *ABS*	00000000 _edata
00803048 g     F .text	00000058 altera_avalon_uart_read_fd
008094e8 g       *ABS*	00000000 _end
00804450 g     F .text	0000007c alt_flash_open_dev
008001b4 g       *ABS*	00000000 __ram_exceptions_end
008029f0 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
0080463c g     F .text	000000a0 alt_ic_irq_disable
0080597c g     F .text	00000038 exit
008044cc g     F .text	00000054 alt_flash_close_dev
00805fbc g     F .text	00000060 __modsi3
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
00800000 g       *ABS*	00000000 __alt_mem_sdram
008034e0 g     F .text	00000060 altera_avalon_uart_close
0080606c g     F .text	00000020 _exit
00803cfc g     F .text	00000154 alt_alarm_start
0080135c g     F .text	00000030 alt_write_native_32bit
00805b84 g     F .text	00000074 strlen
00804a34 g     F .text	00000188 open
00800b20 g     F .text	00000090 alt_flash_cfi_get_info
00804520 g     F .text	00000030 alt_icache_flush_all
008079b4 g     O .rwdata	00000004 alt_priority_mask
008045a0 g     F .text	0000009c alt_ic_irq_enable
00803540 g     F .text	00000230 altera_avalon_uart_read
008079b8 g     O .rwdata	00000008 alt_alarm_list
008042f4 g     F .text	00000064 _do_ctors
00803f9c g     F .text	000000fc close
00804e40 g     F .text	00000068 alt_program_amd
0080025c g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00800000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
  800000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
  800004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
  800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  80000c:	00bffd16 	blt	zero,r2,800004 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800010:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800014:	08406d14 	ori	at,at,436
    jmp r1
  800018:	0800683a 	jmp	at
  80001c:	00000000 	call	0 <__alt_mem_sdram-0x800000>

Disassembly of section .exceptions:

00800020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  800044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000ec0 	call	8000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000306 	br	800098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  80008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  800094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  800098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  80009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  8000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  8000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000e8:	ef80083a 	eret

008000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000ec:	defff904 	addi	sp,sp,-28
  8000f0:	dfc00615 	stw	ra,24(sp)
  8000f4:	df000515 	stw	fp,20(sp)
  8000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  8000fc:	0005313a 	rdctl	r2,ipending
  800100:	e0bffc15 	stw	r2,-16(fp)

  return active;
  800104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
  800108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
  80010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
  800110:	00800044 	movi	r2,1
  800114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  800118:	e0ffff17 	ldw	r3,-4(fp)
  80011c:	e0bffe17 	ldw	r2,-8(fp)
  800120:	1884703a 	and	r2,r3,r2
  800124:	1005003a 	cmpeq	r2,r2,zero
  800128:	1000161e 	bne	r2,zero,800184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
  80012c:	e0bffd17 	ldw	r2,-12(fp)
  800130:	00c02074 	movhi	r3,129
  800134:	18e49604 	addi	r3,r3,-28072
  800138:	100490fa 	slli	r2,r2,3
  80013c:	10c5883a 	add	r2,r2,r3
  800140:	11400017 	ldw	r5,0(r2)
  800144:	e0bffd17 	ldw	r2,-12(fp)
  800148:	00c02074 	movhi	r3,129
  80014c:	18e49604 	addi	r3,r3,-28072
  800150:	100490fa 	slli	r2,r2,3
  800154:	10c5883a 	add	r2,r2,r3
  800158:	10800104 	addi	r2,r2,4
  80015c:	11000017 	ldw	r4,0(r2)
  800160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800164:	0005313a 	rdctl	r2,ipending
  800168:	e0bffb15 	stw	r2,-20(fp)

  return active;
  80016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
  800170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
  800174:	e0bfff17 	ldw	r2,-4(fp)
  800178:	1004c03a 	cmpne	r2,r2,zero
  80017c:	103fe31e 	bne	r2,zero,80010c <alt_irq_handler+0x20>
  800180:	00000706 	br	8001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
  800184:	e0bffe17 	ldw	r2,-8(fp)
  800188:	1085883a 	add	r2,r2,r2
  80018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
  800190:	e0bffd17 	ldw	r2,-12(fp)
  800194:	10800044 	addi	r2,r2,1
  800198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
  80019c:	003fde06 	br	800118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
  8001a0:	e037883a 	mov	sp,fp
  8001a4:	dfc00117 	ldw	ra,4(sp)
  8001a8:	df000017 	ldw	fp,0(sp)
  8001ac:	dec00204 	addi	sp,sp,8
  8001b0:	f800283a 	ret

Disassembly of section .text:

008001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
  8001b4:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
  8001b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
  8001bc:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
  8001c0:	00bffd16 	blt	zero,r2,8001b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  8001c4:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  8001c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
  8001cc:	06802034 	movhi	gp,128
    ori gp, gp, %lo(_gp)
  8001d0:	d6be6514 	ori	gp,gp,63892
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  8001d4:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  8001d8:	10a48f14 	ori	r2,r2,37436

    movhi r3, %hi(__bss_end)
  8001dc:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  8001e0:	18e53a14 	ori	r3,r3,38120

    beq r2, r3, 1f
  8001e4:	10c00326 	beq	r2,r3,8001f4 <_start+0x40>

0:
    stw zero, (r2)
  8001e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  8001ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  8001f0:	10fffd36 	bltu	r2,r3,8001e8 <_start+0x34>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  8001f4:	080025c0 	call	80025c <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  8001f8:	08003480 	call	800348 <alt_main>

008001fc <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  8001fc:	003fff06 	br	8001fc <alt_after_alt_main>

00800200 <main>:
#include "system.h"
#include "io.h"
#include <stdio.h>
#include <unistd.h>

int main(){
  800200:	defffd04 	addi	sp,sp,-12
  800204:	dfc00215 	stw	ra,8(sp)
  800208:	df000115 	stw	fp,4(sp)
  80020c:	df000104 	addi	fp,sp,4
	unsigned short led = 0x01;
  800210:	00800044 	movi	r2,1
  800214:	e0bfff0d 	sth	r2,-4(fp)
	while(1){
		IOWR(PIO_LED_BASE, 0, led);
  800218:	e0ffff0b 	ldhu	r3,-4(fp)
  80021c:	00806034 	movhi	r2,384
  800220:	10941404 	addi	r2,r2,20560
  800224:	10c00035 	stwio	r3,0(r2)
		led <<= 1;
  800228:	e0bfff0b 	ldhu	r2,-4(fp)
  80022c:	1085883a 	add	r2,r2,r2
  800230:	e0bfff0d 	sth	r2,-4(fp)
		if(led & 0x800)
  800234:	e0bfff0b 	ldhu	r2,-4(fp)
  800238:	1082000c 	andi	r2,r2,2048
  80023c:	1005003a 	cmpeq	r2,r2,zero
  800240:	1000021e 	bne	r2,zero,80024c <main+0x4c>
			led = 0x01;
  800244:	00800044 	movi	r2,1
  800248:	e0bfff0d 	sth	r2,-4(fp)
		usleep(100000);
  80024c:	010000b4 	movhi	r4,2
  800250:	2121a804 	addi	r4,r4,-31072
  800254:	08003b40 	call	8003b4 <usleep>
	}
  800258:	003fef06 	br	800218 <main+0x18>

0080025c <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  80025c:	defffe04 	addi	sp,sp,-8
  800260:	dfc00115 	stw	ra,4(sp)
  800264:	df000015 	stw	fp,0(sp)
  800268:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
  80026c:	01002034 	movhi	r4,128
  800270:	211e7204 	addi	r4,r4,31176
  800274:	01402034 	movhi	r5,128
  800278:	29585504 	addi	r5,r5,24916
  80027c:	01802034 	movhi	r6,128
  800280:	319e7204 	addi	r6,r6,31176
  800284:	08002dc0 	call	8002dc <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
  800288:	01002034 	movhi	r4,128
  80028c:	21000804 	addi	r4,r4,32
  800290:	01402034 	movhi	r5,128
  800294:	29400804 	addi	r5,r5,32
  800298:	01802034 	movhi	r6,128
  80029c:	31806d04 	addi	r6,r6,436
  8002a0:	08002dc0 	call	8002dc <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
  8002a4:	01002034 	movhi	r4,128
  8002a8:	21182404 	addi	r4,r4,24720
  8002ac:	01402034 	movhi	r5,128
  8002b0:	29582404 	addi	r5,r5,24720
  8002b4:	01802034 	movhi	r6,128
  8002b8:	31985504 	addi	r6,r6,24916
  8002bc:	08002dc0 	call	8002dc <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  8002c0:	08041700 	call	804170 <alt_dcache_flush_all>
  alt_icache_flush_all();
  8002c4:	08045200 	call	804520 <alt_icache_flush_all>
}
  8002c8:	e037883a 	mov	sp,fp
  8002cc:	dfc00117 	ldw	ra,4(sp)
  8002d0:	df000017 	ldw	fp,0(sp)
  8002d4:	dec00204 	addi	sp,sp,8
  8002d8:	f800283a 	ret

008002dc <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  8002dc:	defffc04 	addi	sp,sp,-16
  8002e0:	df000315 	stw	fp,12(sp)
  8002e4:	df000304 	addi	fp,sp,12
  8002e8:	e13ffd15 	stw	r4,-12(fp)
  8002ec:	e17ffe15 	stw	r5,-8(fp)
  8002f0:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
  8002f4:	e0fffe17 	ldw	r3,-8(fp)
  8002f8:	e0bffd17 	ldw	r2,-12(fp)
  8002fc:	18800e26 	beq	r3,r2,800338 <alt_load_section+0x5c>
  {
    while( to != end )
  800300:	00000a06 	br	80032c <alt_load_section+0x50>
    {
      *to++ = *from++;
  800304:	e0bffd17 	ldw	r2,-12(fp)
  800308:	10c00017 	ldw	r3,0(r2)
  80030c:	e0bffe17 	ldw	r2,-8(fp)
  800310:	10c00015 	stw	r3,0(r2)
  800314:	e0bffe17 	ldw	r2,-8(fp)
  800318:	10800104 	addi	r2,r2,4
  80031c:	e0bffe15 	stw	r2,-8(fp)
  800320:	e0bffd17 	ldw	r2,-12(fp)
  800324:	10800104 	addi	r2,r2,4
  800328:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
  80032c:	e0fffe17 	ldw	r3,-8(fp)
  800330:	e0bfff17 	ldw	r2,-4(fp)
  800334:	18bff31e 	bne	r3,r2,800304 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
  800338:	e037883a 	mov	sp,fp
  80033c:	df000017 	ldw	fp,0(sp)
  800340:	dec00104 	addi	sp,sp,4
  800344:	f800283a 	ret

00800348 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  800348:	defffd04 	addi	sp,sp,-12
  80034c:	dfc00215 	stw	ra,8(sp)
  800350:	df000115 	stw	fp,4(sp)
  800354:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  800358:	0009883a 	mov	r4,zero
  80035c:	08003e40 	call	8003e4 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  800360:	08004180 	call	800418 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
  800364:	01002034 	movhi	r4,128
  800368:	21182404 	addi	r4,r4,24720
  80036c:	01402034 	movhi	r5,128
  800370:	29582404 	addi	r5,r5,24720
  800374:	01802034 	movhi	r6,128
  800378:	31982404 	addi	r6,r6,24720
  80037c:	08048e00 	call	8048e0 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
  800380:	08042f40 	call	8042f4 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
  800384:	01002034 	movhi	r4,128
  800388:	2110d604 	addi	r4,r4,17240
  80038c:	08059680 	call	805968 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
  800390:	d1262a17 	ldw	r4,-26456(gp)
  800394:	d1662b17 	ldw	r5,-26452(gp)
  800398:	d1a62c17 	ldw	r6,-26448(gp)
  80039c:	08002000 	call	800200 <main>
  8003a0:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
  8003a4:	01000044 	movi	r4,1
  8003a8:	0803f9c0 	call	803f9c <close>
  exit (result);
  8003ac:	e13fff17 	ldw	r4,-4(fp)
  8003b0:	080597c0 	call	80597c <exit>

008003b4 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
  8003b4:	defffd04 	addi	sp,sp,-12
  8003b8:	dfc00215 	stw	ra,8(sp)
  8003bc:	df000115 	stw	fp,4(sp)
  8003c0:	df000104 	addi	fp,sp,4
  8003c4:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
  8003c8:	e13fff17 	ldw	r4,-4(fp)
  8003cc:	0803e500 	call	803e50 <alt_busy_sleep>
}
  8003d0:	e037883a 	mov	sp,fp
  8003d4:	dfc00117 	ldw	ra,4(sp)
  8003d8:	df000017 	ldw	fp,0(sp)
  8003dc:	dec00204 	addi	sp,sp,8
  8003e0:	f800283a 	ret

008003e4 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  8003e4:	defffd04 	addi	sp,sp,-12
  8003e8:	dfc00215 	stw	ra,8(sp)
  8003ec:	df000115 	stw	fp,4(sp)
  8003f0:	df000104 	addi	fp,sp,4
  8003f4:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_IRQ_INIT ( CPU, cpu);
  8003f8:	0804e200 	call	804e20 <altera_nios2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  8003fc:	00800044 	movi	r2,1
  800400:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  800404:	e037883a 	mov	sp,fp
  800408:	dfc00117 	ldw	ra,4(sp)
  80040c:	df000017 	ldw	fp,0(sp)
  800410:	dec00204 	addi	sp,sp,8
  800414:	f800283a 	ret

00800418 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
  800418:	defffd04 	addi	sp,sp,-12
  80041c:	dfc00215 	stw	ra,8(sp)
  800420:	df000115 	stw	fp,4(sp)
  800424:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
  800428:	01006034 	movhi	r4,384
  80042c:	21140004 	addi	r4,r4,20480
  800430:	000b883a 	mov	r5,zero
  800434:	01800044 	movi	r6,1
  800438:	01c0fa04 	movi	r7,1000
  80043c:	0802fb80 	call	802fb8 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH, cfi_flash);
  800440:	01002034 	movhi	r4,128
  800444:	21185504 	addi	r4,r4,24916
  800448:	080078c0 	call	80078c <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
  80044c:	01002034 	movhi	r4,128
  800450:	21189504 	addi	r4,r4,25172
  800454:	000b883a 	mov	r5,zero
  800458:	000d883a 	mov	r6,zero
  80045c:	08025e40 	call	8025e4 <altera_avalon_jtag_uart_init>
  800460:	01002034 	movhi	r4,128
  800464:	21188b04 	addi	r4,r4,25132
  800468:	08007540 	call	800754 <alt_dev_reg>
    ALTERA_AVALON_SYSID_INIT ( SYSID, sysid);
    ALTERA_AVALON_UART_INIT ( UART0, uart0);
  80046c:	01002034 	movhi	r4,128
  800470:	211cad04 	addi	r4,r4,29364
  800474:	000b883a 	mov	r5,zero
  800478:	018000c4 	movi	r6,3
  80047c:	08031400 	call	803140 <altera_avalon_uart_init>
  800480:	01002034 	movhi	r4,128
  800484:	211ca304 	addi	r4,r4,29324
  800488:	08007540 	call	800754 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
  80048c:	00802034 	movhi	r2,128
  800490:	109cd404 	addi	r2,r2,29520
  800494:	10800a17 	ldw	r2,40(r2)
  800498:	10800104 	addi	r2,r2,4
  80049c:	10800017 	ldw	r2,0(r2)
  8004a0:	10ffffcc 	andi	r3,r2,65535
  8004a4:	00802034 	movhi	r2,128
  8004a8:	109cd404 	addi	r2,r2,29520
  8004ac:	10c00c15 	stw	r3,48(r2)
  8004b0:	00802034 	movhi	r2,128
  8004b4:	109cd404 	addi	r2,r2,29520
  8004b8:	10800a17 	ldw	r2,40(r2)
  8004bc:	10800104 	addi	r2,r2,4
  8004c0:	10800017 	ldw	r2,0(r2)
  8004c4:	1005d43a 	srai	r2,r2,16
  8004c8:	10ffffcc 	andi	r3,r2,65535
  8004cc:	00802034 	movhi	r2,128
  8004d0:	109cd404 	addi	r2,r2,29520
  8004d4:	10c00d15 	stw	r3,52(r2)
  8004d8:	00802034 	movhi	r2,128
  8004dc:	109cd404 	addi	r2,r2,29520
  8004e0:	10800c17 	ldw	r2,48(r2)
  8004e4:	10801068 	cmpgeui	r2,r2,65
  8004e8:	1000081e 	bne	r2,zero,80050c <alt_sys_init+0xf4>
  8004ec:	00c02034 	movhi	r3,128
  8004f0:	18dcd404 	addi	r3,r3,29520
  8004f4:	00800fc4 	movi	r2,63
  8004f8:	18800f15 	stw	r2,60(r3)
  8004fc:	00c02034 	movhi	r3,128
  800500:	18dcd404 	addi	r3,r3,29520
  800504:	00800184 	movi	r2,6
  800508:	18801015 	stw	r2,64(r3)
  80050c:	00802034 	movhi	r2,128
  800510:	109cd404 	addi	r2,r2,29520
  800514:	10800d17 	ldw	r2,52(r2)
  800518:	10800868 	cmpgeui	r2,r2,33
  80051c:	1000041e 	bne	r2,zero,800530 <alt_sys_init+0x118>
  800520:	00c02034 	movhi	r3,128
  800524:	18dcd404 	addi	r3,r3,29520
  800528:	008007c4 	movi	r2,31
  80052c:	18801115 	stw	r2,68(r3)
  800530:	01002034 	movhi	r4,128
  800534:	211cd404 	addi	r4,r4,29520
  800538:	08039f80 	call	8039f8 <alt_up_char_buffer_init>
  80053c:	01002034 	movhi	r4,128
  800540:	211cd404 	addi	r4,r4,29520
  800544:	08007540 	call	800754 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
  800548:	00802034 	movhi	r2,128
  80054c:	109ce604 	addi	r2,r2,29592
  800550:	10800a17 	ldw	r2,40(r2)
  800554:	10800017 	ldw	r2,0(r2)
  800558:	1007883a 	mov	r3,r2
  80055c:	00802034 	movhi	r2,128
  800560:	109ce604 	addi	r2,r2,29592
  800564:	10c00b15 	stw	r3,44(r2)
  800568:	00802034 	movhi	r2,128
  80056c:	109ce604 	addi	r2,r2,29592
  800570:	10800a17 	ldw	r2,40(r2)
  800574:	10800104 	addi	r2,r2,4
  800578:	10800017 	ldw	r2,0(r2)
  80057c:	1007883a 	mov	r3,r2
  800580:	00802034 	movhi	r2,128
  800584:	109ce604 	addi	r2,r2,29592
  800588:	10c00c15 	stw	r3,48(r2)
  80058c:	00802034 	movhi	r2,128
  800590:	109ce604 	addi	r2,r2,29592
  800594:	10800a17 	ldw	r2,40(r2)
  800598:	10800204 	addi	r2,r2,8
  80059c:	10800017 	ldw	r2,0(r2)
  8005a0:	10ffffcc 	andi	r3,r2,65535
  8005a4:	00802034 	movhi	r2,128
  8005a8:	109ce604 	addi	r2,r2,29592
  8005ac:	10c00f15 	stw	r3,60(r2)
  8005b0:	00802034 	movhi	r2,128
  8005b4:	109ce604 	addi	r2,r2,29592
  8005b8:	10800a17 	ldw	r2,40(r2)
  8005bc:	10800204 	addi	r2,r2,8
  8005c0:	10800017 	ldw	r2,0(r2)
  8005c4:	1005d43a 	srai	r2,r2,16
  8005c8:	10ffffcc 	andi	r3,r2,65535
  8005cc:	00802034 	movhi	r2,128
  8005d0:	109ce604 	addi	r2,r2,29592
  8005d4:	10c01015 	stw	r3,64(r2)
  8005d8:	00802034 	movhi	r2,128
  8005dc:	109ce604 	addi	r2,r2,29592
  8005e0:	10800a17 	ldw	r2,40(r2)
  8005e4:	10800304 	addi	r2,r2,12
  8005e8:	10800017 	ldw	r2,0(r2)
  8005ec:	1005d07a 	srai	r2,r2,1
  8005f0:	10c0004c 	andi	r3,r2,1
  8005f4:	00802034 	movhi	r2,128
  8005f8:	109ce604 	addi	r2,r2,29592
  8005fc:	10c00d15 	stw	r3,52(r2)
  800600:	00802034 	movhi	r2,128
  800604:	109ce604 	addi	r2,r2,29592
  800608:	10800a17 	ldw	r2,40(r2)
  80060c:	10800304 	addi	r2,r2,12
  800610:	10800017 	ldw	r2,0(r2)
  800614:	1005d13a 	srai	r2,r2,4
  800618:	10c003cc 	andi	r3,r2,15
  80061c:	00802034 	movhi	r2,128
  800620:	109ce604 	addi	r2,r2,29592
  800624:	10c00e15 	stw	r3,56(r2)
  800628:	00802034 	movhi	r2,128
  80062c:	109ce604 	addi	r2,r2,29592
  800630:	10800a17 	ldw	r2,40(r2)
  800634:	10800304 	addi	r2,r2,12
  800638:	10800017 	ldw	r2,0(r2)
  80063c:	1005d43a 	srai	r2,r2,16
  800640:	1007883a 	mov	r3,r2
  800644:	00bfffc4 	movi	r2,-1
  800648:	1884703a 	and	r2,r3,r2
  80064c:	e0bfff45 	stb	r2,-3(fp)
  800650:	00802034 	movhi	r2,128
  800654:	109ce604 	addi	r2,r2,29592
  800658:	10800a17 	ldw	r2,40(r2)
  80065c:	10800304 	addi	r2,r2,12
  800660:	10800017 	ldw	r2,0(r2)
  800664:	1005d63a 	srai	r2,r2,24
  800668:	1007883a 	mov	r3,r2
  80066c:	00bfffc4 	movi	r2,-1
  800670:	1884703a 	and	r2,r3,r2
  800674:	e0bfff05 	stb	r2,-4(fp)
  800678:	00802034 	movhi	r2,128
  80067c:	109ce604 	addi	r2,r2,29592
  800680:	10800e17 	ldw	r2,56(r2)
  800684:	10800058 	cmpnei	r2,r2,1
  800688:	1000041e 	bne	r2,zero,80069c <alt_sys_init+0x284>
  80068c:	00802034 	movhi	r2,128
  800690:	109ce604 	addi	r2,r2,29592
  800694:	10001115 	stw	zero,68(r2)
  800698:	00000e06 	br	8006d4 <alt_sys_init+0x2bc>
  80069c:	00802034 	movhi	r2,128
  8006a0:	109ce604 	addi	r2,r2,29592
  8006a4:	10800e17 	ldw	r2,56(r2)
  8006a8:	10800098 	cmpnei	r2,r2,2
  8006ac:	1000051e 	bne	r2,zero,8006c4 <alt_sys_init+0x2ac>
  8006b0:	00c02034 	movhi	r3,128
  8006b4:	18dce604 	addi	r3,r3,29592
  8006b8:	00800044 	movi	r2,1
  8006bc:	18801115 	stw	r2,68(r3)
  8006c0:	00000406 	br	8006d4 <alt_sys_init+0x2bc>
  8006c4:	00c02034 	movhi	r3,128
  8006c8:	18dce604 	addi	r3,r3,29592
  8006cc:	00800084 	movi	r2,2
  8006d0:	18801115 	stw	r2,68(r3)
  8006d4:	e0ffff43 	ldbu	r3,-3(fp)
  8006d8:	00800804 	movi	r2,32
  8006dc:	10c7c83a 	sub	r3,r2,r3
  8006e0:	00bfffc4 	movi	r2,-1
  8006e4:	10c6d83a 	srl	r3,r2,r3
  8006e8:	00802034 	movhi	r2,128
  8006ec:	109ce604 	addi	r2,r2,29592
  8006f0:	10c01215 	stw	r3,72(r2)
  8006f4:	e0ffff43 	ldbu	r3,-3(fp)
  8006f8:	00802034 	movhi	r2,128
  8006fc:	109ce604 	addi	r2,r2,29592
  800700:	10801117 	ldw	r2,68(r2)
  800704:	1887883a 	add	r3,r3,r2
  800708:	00802034 	movhi	r2,128
  80070c:	109ce604 	addi	r2,r2,29592
  800710:	10c01315 	stw	r3,76(r2)
  800714:	e0ffff03 	ldbu	r3,-4(fp)
  800718:	00800804 	movi	r2,32
  80071c:	10c7c83a 	sub	r3,r2,r3
  800720:	00bfffc4 	movi	r2,-1
  800724:	10c6d83a 	srl	r3,r2,r3
  800728:	00802034 	movhi	r2,128
  80072c:	109ce604 	addi	r2,r2,29592
  800730:	10c01415 	stw	r3,80(r2)
  800734:	01002034 	movhi	r4,128
  800738:	211ce604 	addi	r4,r4,29592
  80073c:	08007540 	call	800754 <alt_dev_reg>
}
  800740:	e037883a 	mov	sp,fp
  800744:	dfc00117 	ldw	ra,4(sp)
  800748:	df000017 	ldw	fp,0(sp)
  80074c:	dec00204 	addi	sp,sp,8
  800750:	f800283a 	ret

00800754 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  800754:	defffd04 	addi	sp,sp,-12
  800758:	dfc00215 	stw	ra,8(sp)
  80075c:	df000115 	stw	fp,4(sp)
  800760:	df000104 	addi	fp,sp,4
  800764:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  800768:	e13fff17 	ldw	r4,-4(fp)
  80076c:	01402034 	movhi	r5,128
  800770:	295e6704 	addi	r5,r5,31132
  800774:	08041e00 	call	8041e0 <alt_dev_llist_insert>
}
  800778:	e037883a 	mov	sp,fp
  80077c:	dfc00117 	ldw	ra,4(sp)
  800780:	df000017 	ldw	fp,0(sp)
  800784:	dec00204 	addi	sp,sp,8
  800788:	f800283a 	ret

0080078c <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
  80078c:	defffc04 	addi	sp,sp,-16
  800790:	dfc00315 	stw	ra,12(sp)
  800794:	df000215 	stw	fp,8(sp)
  800798:	df000204 	addi	fp,sp,8
  80079c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
  8007a0:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
  8007a4:	e13fff17 	ldw	r4,-4(fp)
  8007a8:	0801c140 	call	801c14 <alt_read_cfi_width>
  8007ac:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
  8007b0:	e0bffe17 	ldw	r2,-8(fp)
  8007b4:	1004c03a 	cmpne	r2,r2,zero
  8007b8:	1000031e 	bne	r2,zero,8007c8 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
  8007bc:	e13fff17 	ldw	r4,-4(fp)
  8007c0:	080138c0 	call	80138c <alt_set_flash_width_func>
  8007c4:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
  8007c8:	e0bffe17 	ldw	r2,-8(fp)
  8007cc:	1004c03a 	cmpne	r2,r2,zero
  8007d0:	1000031e 	bne	r2,zero,8007e0 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
  8007d4:	e13fff17 	ldw	r4,-4(fp)
  8007d8:	08016940 	call	801694 <alt_read_cfi_table>
  8007dc:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
  8007e0:	e0bffe17 	ldw	r2,-8(fp)
  8007e4:	1004c03a 	cmpne	r2,r2,zero
  8007e8:	1000031e 	bne	r2,zero,8007f8 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
  8007ec:	e13fff17 	ldw	r4,-4(fp)
  8007f0:	080156c0 	call	80156c <alt_set_flash_algorithm_func>
  8007f4:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
  8007f8:	e0bffe17 	ldw	r2,-8(fp)
  8007fc:	1004c03a 	cmpne	r2,r2,zero
  800800:	1000031e 	bne	r2,zero,800810 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
  800804:	e13fff17 	ldw	r4,-4(fp)
  800808:	08008280 	call	800828 <alt_flash_device_register>
  80080c:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
  800810:	e0bffe17 	ldw	r2,-8(fp)
}
  800814:	e037883a 	mov	sp,fp
  800818:	dfc00117 	ldw	ra,4(sp)
  80081c:	df000017 	ldw	fp,0(sp)
  800820:	dec00204 	addi	sp,sp,8
  800824:	f800283a 	ret

00800828 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
  800828:	defffd04 	addi	sp,sp,-12
  80082c:	dfc00215 	stw	ra,8(sp)
  800830:	df000115 	stw	fp,4(sp)
  800834:	df000104 	addi	fp,sp,4
  800838:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
  80083c:	e13fff17 	ldw	r4,-4(fp)
  800840:	01402034 	movhi	r5,128
  800844:	295e6b04 	addi	r5,r5,31148
  800848:	08041e00 	call	8041e0 <alt_dev_llist_insert>
}
  80084c:	e037883a 	mov	sp,fp
  800850:	dfc00117 	ldw	ra,4(sp)
  800854:	df000017 	ldw	fp,0(sp)
  800858:	dec00204 	addi	sp,sp,8
  80085c:	f800283a 	ret

00800860 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
  800860:	deffef04 	addi	sp,sp,-68
  800864:	dfc01015 	stw	ra,64(sp)
  800868:	df000f15 	stw	fp,60(sp)
  80086c:	df000f04 	addi	fp,sp,60
  800870:	e13ffa15 	stw	r4,-24(fp)
  800874:	e17ffb15 	stw	r5,-20(fp)
  800878:	e1bffc15 	stw	r6,-16(fp)
  80087c:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
  800880:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
  800884:	e0bffd17 	ldw	r2,-12(fp)
  800888:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
  80088c:	e0bffb17 	ldw	r2,-20(fp)
  800890:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  800894:	e0bffa17 	ldw	r2,-24(fp)
  800898:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  80089c:	e03ff815 	stw	zero,-32(fp)
  8008a0:	00008e06 	br	800adc <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
  8008a4:	e0bff817 	ldw	r2,-32(fp)
  8008a8:	e0fff217 	ldw	r3,-56(fp)
  8008ac:	1004913a 	slli	r2,r2,4
  8008b0:	10c5883a 	add	r2,r2,r3
  8008b4:	10800d04 	addi	r2,r2,52
  8008b8:	10c00017 	ldw	r3,0(r2)
  8008bc:	e0bffb17 	ldw	r2,-20(fp)
  8008c0:	10c08316 	blt	r2,r3,800ad0 <alt_flash_cfi_write+0x270>
  8008c4:	e0bff817 	ldw	r2,-32(fp)
  8008c8:	e0fff217 	ldw	r3,-56(fp)
  8008cc:	1004913a 	slli	r2,r2,4
  8008d0:	10c5883a 	add	r2,r2,r3
  8008d4:	10800d04 	addi	r2,r2,52
  8008d8:	11000017 	ldw	r4,0(r2)
  8008dc:	e0bff817 	ldw	r2,-32(fp)
  8008e0:	e0fff217 	ldw	r3,-56(fp)
  8008e4:	1004913a 	slli	r2,r2,4
  8008e8:	10c5883a 	add	r2,r2,r3
  8008ec:	10800e04 	addi	r2,r2,56
  8008f0:	10800017 	ldw	r2,0(r2)
  8008f4:	2087883a 	add	r3,r4,r2
  8008f8:	e0bffb17 	ldw	r2,-20(fp)
  8008fc:	10c0740e 	bge	r2,r3,800ad0 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
  800900:	e0bff817 	ldw	r2,-32(fp)
  800904:	e0fff217 	ldw	r3,-56(fp)
  800908:	1004913a 	slli	r2,r2,4
  80090c:	10c5883a 	add	r2,r2,r3
  800910:	10800d04 	addi	r2,r2,52
  800914:	10800017 	ldw	r2,0(r2)
  800918:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
  80091c:	e03ff715 	stw	zero,-36(fp)
  800920:	00006306 	br	800ab0 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
  800924:	e0fffb17 	ldw	r3,-20(fp)
  800928:	e0bff417 	ldw	r2,-48(fp)
  80092c:	18805416 	blt	r3,r2,800a80 <alt_flash_cfi_write+0x220>
  800930:	e0bff817 	ldw	r2,-32(fp)
  800934:	e0fff217 	ldw	r3,-56(fp)
  800938:	1004913a 	slli	r2,r2,4
  80093c:	10c5883a 	add	r2,r2,r3
  800940:	10801004 	addi	r2,r2,64
  800944:	10c00017 	ldw	r3,0(r2)
  800948:	e0bff417 	ldw	r2,-48(fp)
  80094c:	1887883a 	add	r3,r3,r2
  800950:	e0bffb17 	ldw	r2,-20(fp)
  800954:	10c04a0e 	bge	r2,r3,800a80 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
  800958:	e0bff817 	ldw	r2,-32(fp)
  80095c:	e0fff217 	ldw	r3,-56(fp)
  800960:	1004913a 	slli	r2,r2,4
  800964:	10c5883a 	add	r2,r2,r3
  800968:	10801004 	addi	r2,r2,64
  80096c:	10c00017 	ldw	r3,0(r2)
  800970:	e0bff417 	ldw	r2,-48(fp)
  800974:	1887883a 	add	r3,r3,r2
  800978:	e0bffb17 	ldw	r2,-20(fp)
  80097c:	1885c83a 	sub	r2,r3,r2
  800980:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
  800984:	e0bff617 	ldw	r2,-40(fp)
  800988:	e0bfff15 	stw	r2,-4(fp)
  80098c:	e0fffd17 	ldw	r3,-12(fp)
  800990:	e0fffe15 	stw	r3,-8(fp)
  800994:	e0bfff17 	ldw	r2,-4(fp)
  800998:	e0fffe17 	ldw	r3,-8(fp)
  80099c:	10c0020e 	bge	r2,r3,8009a8 <alt_flash_cfi_write+0x148>
  8009a0:	e0bfff17 	ldw	r2,-4(fp)
  8009a4:	e0bffe15 	stw	r2,-8(fp)
  8009a8:	e0fffe17 	ldw	r3,-8(fp)
  8009ac:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
  8009b0:	e0bff217 	ldw	r2,-56(fp)
  8009b4:	10800a17 	ldw	r2,40(r2)
  8009b8:	1007883a 	mov	r3,r2
  8009bc:	e0bffb17 	ldw	r2,-20(fp)
  8009c0:	188b883a 	add	r5,r3,r2
  8009c4:	e1bff617 	ldw	r6,-40(fp)
  8009c8:	e13ffc17 	ldw	r4,-16(fp)
  8009cc:	08059b40 	call	8059b4 <memcmp>
  8009d0:	1005003a 	cmpeq	r2,r2,zero
  8009d4:	1000131e 	bne	r2,zero,800a24 <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
  8009d8:	e0bff217 	ldw	r2,-56(fp)
  8009dc:	10800817 	ldw	r2,32(r2)
  8009e0:	e13ff217 	ldw	r4,-56(fp)
  8009e4:	e17ff417 	ldw	r5,-48(fp)
  8009e8:	103ee83a 	callr	r2
  8009ec:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
  8009f0:	e0bff917 	ldw	r2,-28(fp)
  8009f4:	1004c03a 	cmpne	r2,r2,zero
  8009f8:	10000a1e 	bne	r2,zero,800a24 <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
  8009fc:	e0bff217 	ldw	r2,-56(fp)
  800a00:	10c00917 	ldw	r3,36(r2)
  800a04:	e13ff217 	ldw	r4,-56(fp)
  800a08:	e0bff617 	ldw	r2,-40(fp)
  800a0c:	d8800015 	stw	r2,0(sp)
  800a10:	e17ff417 	ldw	r5,-48(fp)
  800a14:	e1bffb17 	ldw	r6,-20(fp)
  800a18:	e1fffc17 	ldw	r7,-16(fp)
  800a1c:	183ee83a 	callr	r3
  800a20:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
  800a24:	e0fffd17 	ldw	r3,-12(fp)
  800a28:	e0bff617 	ldw	r2,-40(fp)
  800a2c:	18802f26 	beq	r3,r2,800aec <alt_flash_cfi_write+0x28c>
  800a30:	e0bff917 	ldw	r2,-28(fp)
  800a34:	1004c03a 	cmpne	r2,r2,zero
  800a38:	10002c1e 	bne	r2,zero,800aec <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
  800a3c:	e0fffd17 	ldw	r3,-12(fp)
  800a40:	e0bff617 	ldw	r2,-40(fp)
  800a44:	1885c83a 	sub	r2,r3,r2
  800a48:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
  800a4c:	e0bff817 	ldw	r2,-32(fp)
  800a50:	e0fff217 	ldw	r3,-56(fp)
  800a54:	1004913a 	slli	r2,r2,4
  800a58:	10c5883a 	add	r2,r2,r3
  800a5c:	10801004 	addi	r2,r2,64
  800a60:	10c00017 	ldw	r3,0(r2)
  800a64:	e0bff417 	ldw	r2,-48(fp)
  800a68:	1885883a 	add	r2,r3,r2
  800a6c:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
  800a70:	e0fffc17 	ldw	r3,-16(fp)
  800a74:	e0bff617 	ldw	r2,-40(fp)
  800a78:	1885883a 	add	r2,r3,r2
  800a7c:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
  800a80:	e0bff817 	ldw	r2,-32(fp)
  800a84:	e0fff217 	ldw	r3,-56(fp)
  800a88:	1004913a 	slli	r2,r2,4
  800a8c:	10c5883a 	add	r2,r2,r3
  800a90:	10801004 	addi	r2,r2,64
  800a94:	10c00017 	ldw	r3,0(r2)
  800a98:	e0bff417 	ldw	r2,-48(fp)
  800a9c:	10c5883a 	add	r2,r2,r3
  800aa0:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
  800aa4:	e0bff717 	ldw	r2,-36(fp)
  800aa8:	10800044 	addi	r2,r2,1
  800aac:	e0bff715 	stw	r2,-36(fp)
  800ab0:	e0bff817 	ldw	r2,-32(fp)
  800ab4:	e0fff217 	ldw	r3,-56(fp)
  800ab8:	1004913a 	slli	r2,r2,4
  800abc:	10c5883a 	add	r2,r2,r3
  800ac0:	10800f04 	addi	r2,r2,60
  800ac4:	10c00017 	ldw	r3,0(r2)
  800ac8:	e0bff717 	ldw	r2,-36(fp)
  800acc:	10ff9516 	blt	r2,r3,800924 <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  800ad0:	e0bff817 	ldw	r2,-32(fp)
  800ad4:	10800044 	addi	r2,r2,1
  800ad8:	e0bff815 	stw	r2,-32(fp)
  800adc:	e0bff217 	ldw	r2,-56(fp)
  800ae0:	10c00c17 	ldw	r3,48(r2)
  800ae4:	e0bff817 	ldw	r2,-32(fp)
  800ae8:	10ff6e16 	blt	r2,r3,8008a4 <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
  800aec:	e0bff217 	ldw	r2,-56(fp)
  800af0:	10800a17 	ldw	r2,40(r2)
  800af4:	1007883a 	mov	r3,r2
  800af8:	e0bff317 	ldw	r2,-52(fp)
  800afc:	1889883a 	add	r4,r3,r2
  800b00:	e17ff517 	ldw	r5,-44(fp)
  800b04:	08040f80 	call	8040f8 <alt_dcache_flush>
  return ret_code;
  800b08:	e0bff917 	ldw	r2,-28(fp)
}
  800b0c:	e037883a 	mov	sp,fp
  800b10:	dfc00117 	ldw	ra,4(sp)
  800b14:	df000017 	ldw	fp,0(sp)
  800b18:	dec00204 	addi	sp,sp,8
  800b1c:	f800283a 	ret

00800b20 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
  800b20:	defffa04 	addi	sp,sp,-24
  800b24:	df000515 	stw	fp,20(sp)
  800b28:	df000504 	addi	fp,sp,20
  800b2c:	e13ffd15 	stw	r4,-12(fp)
  800b30:	e17ffe15 	stw	r5,-8(fp)
  800b34:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  800b38:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
  800b3c:	e0bffd17 	ldw	r2,-12(fp)
  800b40:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
  800b44:	e0bffb17 	ldw	r2,-20(fp)
  800b48:	10c00c17 	ldw	r3,48(r2)
  800b4c:	e0bfff17 	ldw	r2,-4(fp)
  800b50:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
  800b54:	e0bffb17 	ldw	r2,-20(fp)
  800b58:	10800c17 	ldw	r2,48(r2)
  800b5c:	1004c03a 	cmpne	r2,r2,zero
  800b60:	1000031e 	bne	r2,zero,800b70 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
  800b64:	00bffec4 	movi	r2,-5
  800b68:	e0bffc15 	stw	r2,-16(fp)
  800b6c:	00000b06 	br	800b9c <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  800b70:	e0bffb17 	ldw	r2,-20(fp)
  800b74:	10800c17 	ldw	r2,48(r2)
  800b78:	10800250 	cmplti	r2,r2,9
  800b7c:	1000031e 	bne	r2,zero,800b8c <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
  800b80:	00bffd04 	movi	r2,-12
  800b84:	e0bffc15 	stw	r2,-16(fp)
  800b88:	00000406 	br	800b9c <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
  800b8c:	e0bffb17 	ldw	r2,-20(fp)
  800b90:	10c00d04 	addi	r3,r2,52
  800b94:	e0bffe17 	ldw	r2,-8(fp)
  800b98:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
  800b9c:	e0bffc17 	ldw	r2,-16(fp)
}
  800ba0:	e037883a 	mov	sp,fp
  800ba4:	df000017 	ldw	fp,0(sp)
  800ba8:	dec00104 	addi	sp,sp,4
  800bac:	f800283a 	ret

00800bb0 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
  800bb0:	defff904 	addi	sp,sp,-28
  800bb4:	dfc00615 	stw	ra,24(sp)
  800bb8:	df000515 	stw	fp,20(sp)
  800bbc:	df000504 	addi	fp,sp,20
  800bc0:	e13ffc15 	stw	r4,-16(fp)
  800bc4:	e17ffd15 	stw	r5,-12(fp)
  800bc8:	e1bffe15 	stw	r6,-8(fp)
  800bcc:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  800bd0:	e0bffc17 	ldw	r2,-16(fp)
  800bd4:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
  800bd8:	e0bffb17 	ldw	r2,-20(fp)
  800bdc:	10800a17 	ldw	r2,40(r2)
  800be0:	1007883a 	mov	r3,r2
  800be4:	e0bffd17 	ldw	r2,-12(fp)
  800be8:	1887883a 	add	r3,r3,r2
  800bec:	e1bfff17 	ldw	r6,-4(fp)
  800bf0:	e0bffe17 	ldw	r2,-8(fp)
  800bf4:	1009883a 	mov	r4,r2
  800bf8:	180b883a 	mov	r5,r3
  800bfc:	0805a280 	call	805a28 <memcpy>
  return 0;
  800c00:	0005883a 	mov	r2,zero
}
  800c04:	e037883a 	mov	sp,fp
  800c08:	dfc00117 	ldw	ra,4(sp)
  800c0c:	df000017 	ldw	fp,0(sp)
  800c10:	dec00204 	addi	sp,sp,8
  800c14:	f800283a 	ret

00800c18 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
  800c18:	defffa04 	addi	sp,sp,-24
  800c1c:	df000515 	stw	fp,20(sp)
  800c20:	df000504 	addi	fp,sp,20
  800c24:	e13ffd15 	stw	r4,-12(fp)
  800c28:	e17ffe15 	stw	r5,-8(fp)
  800c2c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
  800c30:	e0bffd17 	ldw	r2,-12(fp)
  800c34:	10802e17 	ldw	r2,184(r2)
  800c38:	10800058 	cmpnei	r2,r2,1
  800c3c:	10000b1e 	bne	r2,zero,800c6c <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  800c40:	e0bffd17 	ldw	r2,-12(fp)
  800c44:	10800a17 	ldw	r2,40(r2)
  800c48:	1007883a 	mov	r3,r2
  800c4c:	e0bffe17 	ldw	r2,-8(fp)
  800c50:	1889883a 	add	r4,r3,r2
  800c54:	e0bfff17 	ldw	r2,-4(fp)
  800c58:	10800003 	ldbu	r2,0(r2)
  800c5c:	10c03fcc 	andi	r3,r2,255
  800c60:	2005883a 	mov	r2,r4
  800c64:	10c00025 	stbio	r3,0(r2)
  800c68:	00004006 	br	800d6c <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
  800c6c:	e0bffd17 	ldw	r2,-12(fp)
  800c70:	10802e17 	ldw	r2,184(r2)
  800c74:	10800098 	cmpnei	r2,r2,2
  800c78:	1000151e 	bne	r2,zero,800cd0 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
  800c7c:	e0bfff17 	ldw	r2,-4(fp)
  800c80:	10800003 	ldbu	r2,0(r2)
  800c84:	10803fcc 	andi	r2,r2,255
  800c88:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
  800c8c:	e0bfff17 	ldw	r2,-4(fp)
  800c90:	10800044 	addi	r2,r2,1
  800c94:	10800003 	ldbu	r2,0(r2)
  800c98:	10803fcc 	andi	r2,r2,255
  800c9c:	1004923a 	slli	r2,r2,8
  800ca0:	1007883a 	mov	r3,r2
  800ca4:	e0bffc0b 	ldhu	r2,-16(fp)
  800ca8:	1884b03a 	or	r2,r3,r2
  800cac:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  800cb0:	e0bffd17 	ldw	r2,-12(fp)
  800cb4:	10800a17 	ldw	r2,40(r2)
  800cb8:	1007883a 	mov	r3,r2
  800cbc:	e0bffe17 	ldw	r2,-8(fp)
  800cc0:	1885883a 	add	r2,r3,r2
  800cc4:	e0fffc0b 	ldhu	r3,-16(fp)
  800cc8:	10c0002d 	sthio	r3,0(r2)
  800ccc:	00002706 	br	800d6c <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
  800cd0:	e0bffd17 	ldw	r2,-12(fp)
  800cd4:	10802e17 	ldw	r2,184(r2)
  800cd8:	10800118 	cmpnei	r2,r2,4
  800cdc:	1000231e 	bne	r2,zero,800d6c <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
  800ce0:	e0bfff17 	ldw	r2,-4(fp)
  800ce4:	10800003 	ldbu	r2,0(r2)
  800ce8:	10803fcc 	andi	r2,r2,255
  800cec:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
  800cf0:	e0bfff17 	ldw	r2,-4(fp)
  800cf4:	10800044 	addi	r2,r2,1
  800cf8:	10800003 	ldbu	r2,0(r2)
  800cfc:	10803fcc 	andi	r2,r2,255
  800d00:	1006923a 	slli	r3,r2,8
  800d04:	e0bffb17 	ldw	r2,-20(fp)
  800d08:	10c4b03a 	or	r2,r2,r3
  800d0c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
  800d10:	e0bfff17 	ldw	r2,-4(fp)
  800d14:	10800084 	addi	r2,r2,2
  800d18:	10800003 	ldbu	r2,0(r2)
  800d1c:	10803fcc 	andi	r2,r2,255
  800d20:	1006943a 	slli	r3,r2,16
  800d24:	e0bffb17 	ldw	r2,-20(fp)
  800d28:	10c4b03a 	or	r2,r2,r3
  800d2c:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
  800d30:	e0bfff17 	ldw	r2,-4(fp)
  800d34:	108000c4 	addi	r2,r2,3
  800d38:	10800003 	ldbu	r2,0(r2)
  800d3c:	10803fcc 	andi	r2,r2,255
  800d40:	1006963a 	slli	r3,r2,24
  800d44:	e0bffb17 	ldw	r2,-20(fp)
  800d48:	10c4b03a 	or	r2,r2,r3
  800d4c:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  800d50:	e0bffd17 	ldw	r2,-12(fp)
  800d54:	10800a17 	ldw	r2,40(r2)
  800d58:	1007883a 	mov	r3,r2
  800d5c:	e0bffe17 	ldw	r2,-8(fp)
  800d60:	1885883a 	add	r2,r3,r2
  800d64:	e0fffb17 	ldw	r3,-20(fp)
  800d68:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
  800d6c:	e037883a 	mov	sp,fp
  800d70:	df000017 	ldw	fp,0(sp)
  800d74:	dec00104 	addi	sp,sp,4
  800d78:	f800283a 	ret

00800d7c <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
  800d7c:	defff304 	addi	sp,sp,-52
  800d80:	dfc00c15 	stw	ra,48(sp)
  800d84:	df000b15 	stw	fp,44(sp)
  800d88:	df000b04 	addi	fp,sp,44
  800d8c:	e13ffc15 	stw	r4,-16(fp)
  800d90:	e17ffd15 	stw	r5,-12(fp)
  800d94:	e1bffe15 	stw	r6,-8(fp)
  800d98:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
  800d9c:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
  800da0:	e0bffc17 	ldw	r2,-16(fp)
  800da4:	10800a17 	ldw	r2,40(r2)
  800da8:	1007883a 	mov	r3,r2
  800dac:	e0bffd17 	ldw	r2,-12(fp)
  800db0:	1885883a 	add	r2,r3,r2
  800db4:	1009883a 	mov	r4,r2
  800db8:	e0bffc17 	ldw	r2,-16(fp)
  800dbc:	11402e17 	ldw	r5,184(r2)
  800dc0:	0805fbc0 	call	805fbc <__modsi3>
  800dc4:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
  800dc8:	e0bff917 	ldw	r2,-28(fp)
  800dcc:	1005003a 	cmpeq	r2,r2,zero
  800dd0:	10003a1e 	bne	r2,zero,800ebc <alt_flash_program_block+0x140>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
  800dd4:	e0bffc17 	ldw	r2,-16(fp)
  800dd8:	10c02e17 	ldw	r3,184(r2)
  800ddc:	e0bff917 	ldw	r2,-28(fp)
  800de0:	1885c83a 	sub	r2,r3,r2
  800de4:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
  800de8:	e03ff615 	stw	zero,-40(fp)
  800dec:	00001206 	br	800e38 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
  800df0:	e17ff617 	ldw	r5,-40(fp)
  800df4:	e0bffc17 	ldw	r2,-16(fp)
  800df8:	10800a17 	ldw	r2,40(r2)
  800dfc:	1009883a 	mov	r4,r2
  800e00:	e0fffd17 	ldw	r3,-12(fp)
  800e04:	e0bff917 	ldw	r2,-28(fp)
  800e08:	1887c83a 	sub	r3,r3,r2
  800e0c:	e0bff617 	ldw	r2,-40(fp)
  800e10:	1885883a 	add	r2,r3,r2
  800e14:	2085883a 	add	r2,r4,r2
  800e18:	10800023 	ldbuio	r2,0(r2)
  800e1c:	1007883a 	mov	r3,r2
  800e20:	e0bffb04 	addi	r2,fp,-20
  800e24:	1145883a 	add	r2,r2,r5
  800e28:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
  800e2c:	e0bff617 	ldw	r2,-40(fp)
  800e30:	10800044 	addi	r2,r2,1
  800e34:	e0bff615 	stw	r2,-40(fp)
  800e38:	e0fff617 	ldw	r3,-40(fp)
  800e3c:	e0bff917 	ldw	r2,-28(fp)
  800e40:	18bfeb16 	blt	r3,r2,800df0 <alt_flash_program_block+0x74>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
  800e44:	e03ff615 	stw	zero,-40(fp)
  800e48:	00000e06 	br	800e84 <alt_flash_program_block+0x108>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
  800e4c:	e0fff917 	ldw	r3,-28(fp)
  800e50:	e0bff617 	ldw	r2,-40(fp)
  800e54:	1889883a 	add	r4,r3,r2
  800e58:	e0bff617 	ldw	r2,-40(fp)
  800e5c:	1007883a 	mov	r3,r2
  800e60:	e0bffe17 	ldw	r2,-8(fp)
  800e64:	1885883a 	add	r2,r3,r2
  800e68:	10c00003 	ldbu	r3,0(r2)
  800e6c:	e0bffb04 	addi	r2,fp,-20
  800e70:	1105883a 	add	r2,r2,r4
  800e74:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
  800e78:	e0bff617 	ldw	r2,-40(fp)
  800e7c:	10800044 	addi	r2,r2,1
  800e80:	e0bff615 	stw	r2,-40(fp)
  800e84:	e0fff617 	ldw	r3,-40(fp)
  800e88:	e0bff817 	ldw	r2,-32(fp)
  800e8c:	18bfef16 	blt	r3,r2,800e4c <alt_flash_program_block+0xd0>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
  800e90:	e0fffd17 	ldw	r3,-12(fp)
  800e94:	e0bff917 	ldw	r2,-28(fp)
  800e98:	188bc83a 	sub	r5,r3,r2
  800e9c:	e1bffb04 	addi	r6,fp,-20
  800ea0:	e0800217 	ldw	r2,8(fp)
  800ea4:	e13ffc17 	ldw	r4,-16(fp)
  800ea8:	103ee83a 	callr	r2
  800eac:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
  800eb0:	e0bff817 	ldw	r2,-32(fp)
  800eb4:	e0bff615 	stw	r2,-40(fp)
  800eb8:	00000106 	br	800ec0 <alt_flash_program_block+0x144>
  }
  else
  {
    i = 0;
  800ebc:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  800ec0:	e0fffd17 	ldw	r3,-12(fp)
  800ec4:	e0bfff17 	ldw	r2,-4(fp)
  800ec8:	1889883a 	add	r4,r3,r2
  800ecc:	e0bffc17 	ldw	r2,-16(fp)
  800ed0:	11402e17 	ldw	r5,184(r2)
  800ed4:	0805fbc0 	call	805fbc <__modsi3>
  800ed8:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
  800edc:	00001006 	br	800f20 <alt_flash_program_block+0x1a4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
  800ee0:	e0fffd17 	ldw	r3,-12(fp)
  800ee4:	e0bff617 	ldw	r2,-40(fp)
  800ee8:	188b883a 	add	r5,r3,r2
  800eec:	e0bff617 	ldw	r2,-40(fp)
  800ef0:	1007883a 	mov	r3,r2
  800ef4:	e0bffe17 	ldw	r2,-8(fp)
  800ef8:	188d883a 	add	r6,r3,r2
  800efc:	e0800217 	ldw	r2,8(fp)
  800f00:	e13ffc17 	ldw	r4,-16(fp)
  800f04:	103ee83a 	callr	r2
  800f08:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
  800f0c:	e0bffc17 	ldw	r2,-16(fp)
  800f10:	10c02e17 	ldw	r3,184(r2)
  800f14:	e0bff617 	ldw	r2,-40(fp)
  800f18:	10c5883a 	add	r2,r2,r3
  800f1c:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
  800f20:	e0bffa17 	ldw	r2,-24(fp)
  800f24:	1004c03a 	cmpne	r2,r2,zero
  800f28:	1000051e 	bne	r2,zero,800f40 <alt_flash_program_block+0x1c4>
  800f2c:	e0ffff17 	ldw	r3,-4(fp)
  800f30:	e0bff717 	ldw	r2,-36(fp)
  800f34:	1887c83a 	sub	r3,r3,r2
  800f38:	e0bff617 	ldw	r2,-40(fp)
  800f3c:	10ffe816 	blt	r2,r3,800ee0 <alt_flash_program_block+0x164>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
  800f40:	e0bff717 	ldw	r2,-36(fp)
  800f44:	1005003a 	cmpeq	r2,r2,zero
  800f48:	10003c1e 	bne	r2,zero,80103c <alt_flash_program_block+0x2c0>
  800f4c:	e0bffa17 	ldw	r2,-24(fp)
  800f50:	1004c03a 	cmpne	r2,r2,zero
  800f54:	1000391e 	bne	r2,zero,80103c <alt_flash_program_block+0x2c0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
  800f58:	e0bffc17 	ldw	r2,-16(fp)
  800f5c:	10c02e17 	ldw	r3,184(r2)
  800f60:	e0bff717 	ldw	r2,-36(fp)
  800f64:	1885c83a 	sub	r2,r3,r2
  800f68:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
  800f6c:	e03ff515 	stw	zero,-44(fp)
  800f70:	00000e06 	br	800fac <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
  800f74:	e13ff517 	ldw	r4,-44(fp)
  800f78:	e0bff617 	ldw	r2,-40(fp)
  800f7c:	1007883a 	mov	r3,r2
  800f80:	e0bffe17 	ldw	r2,-8(fp)
  800f84:	1887883a 	add	r3,r3,r2
  800f88:	e0bff517 	ldw	r2,-44(fp)
  800f8c:	1885883a 	add	r2,r3,r2
  800f90:	10c00003 	ldbu	r3,0(r2)
  800f94:	e0bffb04 	addi	r2,fp,-20
  800f98:	1105883a 	add	r2,r2,r4
  800f9c:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
  800fa0:	e0bff517 	ldw	r2,-44(fp)
  800fa4:	10800044 	addi	r2,r2,1
  800fa8:	e0bff515 	stw	r2,-44(fp)
  800fac:	e0fff517 	ldw	r3,-44(fp)
  800fb0:	e0bff717 	ldw	r2,-36(fp)
  800fb4:	18bfef16 	blt	r3,r2,800f74 <alt_flash_program_block+0x1f8>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
  800fb8:	e03ff515 	stw	zero,-44(fp)
  800fbc:	00001406 	br	801010 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
  800fc0:	e0fff717 	ldw	r3,-36(fp)
  800fc4:	e0bff517 	ldw	r2,-44(fp)
  800fc8:	188b883a 	add	r5,r3,r2
  800fcc:	e0bffc17 	ldw	r2,-16(fp)
  800fd0:	10800a17 	ldw	r2,40(r2)
  800fd4:	1009883a 	mov	r4,r2
  800fd8:	e0fffd17 	ldw	r3,-12(fp)
  800fdc:	e0bfff17 	ldw	r2,-4(fp)
  800fe0:	1887883a 	add	r3,r3,r2
  800fe4:	e0bff517 	ldw	r2,-44(fp)
  800fe8:	1885883a 	add	r2,r3,r2
  800fec:	2085883a 	add	r2,r4,r2
  800ff0:	10800023 	ldbuio	r2,0(r2)
  800ff4:	1007883a 	mov	r3,r2
  800ff8:	e0bffb04 	addi	r2,fp,-20
  800ffc:	1145883a 	add	r2,r2,r5
  801000:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
  801004:	e0bff517 	ldw	r2,-44(fp)
  801008:	10800044 	addi	r2,r2,1
  80100c:	e0bff515 	stw	r2,-44(fp)
  801010:	e0fff517 	ldw	r3,-44(fp)
  801014:	e0bff917 	ldw	r2,-28(fp)
  801018:	18bfe916 	blt	r3,r2,800fc0 <alt_flash_program_block+0x244>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
  80101c:	e0fffd17 	ldw	r3,-12(fp)
  801020:	e0bff617 	ldw	r2,-40(fp)
  801024:	188b883a 	add	r5,r3,r2
  801028:	e1bffb04 	addi	r6,fp,-20
  80102c:	e0800217 	ldw	r2,8(fp)
  801030:	e13ffc17 	ldw	r4,-16(fp)
  801034:	103ee83a 	callr	r2
  801038:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
  80103c:	e0bffa17 	ldw	r2,-24(fp)
}
  801040:	e037883a 	mov	sp,fp
  801044:	dfc00117 	ldw	ra,4(sp)
  801048:	df000017 	ldw	fp,0(sp)
  80104c:	dec00204 	addi	sp,sp,8
  801050:	f800283a 	ret

00801054 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
  801054:	defffd04 	addi	sp,sp,-12
  801058:	df000215 	stw	fp,8(sp)
  80105c:	df000204 	addi	fp,sp,8
  801060:	e13ffe15 	stw	r4,-8(fp)
  801064:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
  801068:	e0bffe17 	ldw	r2,-8(fp)
  80106c:	10800a17 	ldw	r2,40(r2)
  801070:	1007883a 	mov	r3,r2
  801074:	e0bfff17 	ldw	r2,-4(fp)
  801078:	1885883a 	add	r2,r3,r2
  80107c:	10800023 	ldbuio	r2,0(r2)
  801080:	10803fcc 	andi	r2,r2,255
}
  801084:	e037883a 	mov	sp,fp
  801088:	df000017 	ldw	fp,0(sp)
  80108c:	dec00104 	addi	sp,sp,4
  801090:	f800283a 	ret

00801094 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
  801094:	defffd04 	addi	sp,sp,-12
  801098:	df000215 	stw	fp,8(sp)
  80109c:	df000204 	addi	fp,sp,8
  8010a0:	e13ffe15 	stw	r4,-8(fp)
  8010a4:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
  8010a8:	e0bffe17 	ldw	r2,-8(fp)
  8010ac:	10800a17 	ldw	r2,40(r2)
  8010b0:	1007883a 	mov	r3,r2
  8010b4:	e0bfff17 	ldw	r2,-4(fp)
  8010b8:	1085883a 	add	r2,r2,r2
  8010bc:	1885883a 	add	r2,r3,r2
  8010c0:	1080002b 	ldhuio	r2,0(r2)
  8010c4:	10803fcc 	andi	r2,r2,255
}
  8010c8:	e037883a 	mov	sp,fp
  8010cc:	df000017 	ldw	fp,0(sp)
  8010d0:	dec00104 	addi	sp,sp,4
  8010d4:	f800283a 	ret

008010d8 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
  8010d8:	defffd04 	addi	sp,sp,-12
  8010dc:	df000215 	stw	fp,8(sp)
  8010e0:	df000204 	addi	fp,sp,8
  8010e4:	e13ffe15 	stw	r4,-8(fp)
  8010e8:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
  8010ec:	e0bffe17 	ldw	r2,-8(fp)
  8010f0:	10800a17 	ldw	r2,40(r2)
  8010f4:	1007883a 	mov	r3,r2
  8010f8:	e0bfff17 	ldw	r2,-4(fp)
  8010fc:	1085883a 	add	r2,r2,r2
  801100:	1085883a 	add	r2,r2,r2
  801104:	1885883a 	add	r2,r3,r2
  801108:	10800037 	ldwio	r2,0(r2)
  80110c:	10803fcc 	andi	r2,r2,255
}
  801110:	e037883a 	mov	sp,fp
  801114:	df000017 	ldw	fp,0(sp)
  801118:	dec00104 	addi	sp,sp,4
  80111c:	f800283a 	ret

00801120 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  801120:	defffc04 	addi	sp,sp,-16
  801124:	df000315 	stw	fp,12(sp)
  801128:	df000304 	addi	fp,sp,12
  80112c:	e13ffd15 	stw	r4,-12(fp)
  801130:	e17ffe15 	stw	r5,-8(fp)
  801134:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
  801138:	e0fffd17 	ldw	r3,-12(fp)
  80113c:	e0bffe17 	ldw	r2,-8(fp)
  801140:	1885883a 	add	r2,r3,r2
  801144:	e0ffff03 	ldbu	r3,-4(fp)
  801148:	10c00025 	stbio	r3,0(r2)
  return;
}
  80114c:	e037883a 	mov	sp,fp
  801150:	df000017 	ldw	fp,0(sp)
  801154:	dec00104 	addi	sp,sp,4
  801158:	f800283a 	ret

0080115c <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  80115c:	defffc04 	addi	sp,sp,-16
  801160:	df000315 	stw	fp,12(sp)
  801164:	df000304 	addi	fp,sp,12
  801168:	e13ffd15 	stw	r4,-12(fp)
  80116c:	e17ffe15 	stw	r5,-8(fp)
  801170:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
  801174:	e0bffe17 	ldw	r2,-8(fp)
  801178:	1080004c 	andi	r2,r2,1
  80117c:	10803fcc 	andi	r2,r2,255
  801180:	1005003a 	cmpeq	r2,r2,zero
  801184:	1000081e 	bne	r2,zero,8011a8 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  801188:	e0bffe17 	ldw	r2,-8(fp)
  80118c:	1085883a 	add	r2,r2,r2
  801190:	1007883a 	mov	r3,r2
  801194:	e0bffd17 	ldw	r2,-12(fp)
  801198:	1885883a 	add	r2,r3,r2
  80119c:	e0ffff03 	ldbu	r3,-4(fp)
  8011a0:	10c00025 	stbio	r3,0(r2)
  8011a4:	00000806 	br	8011c8 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  8011a8:	e0bffe17 	ldw	r2,-8(fp)
  8011ac:	1085883a 	add	r2,r2,r2
  8011b0:	1007883a 	mov	r3,r2
  8011b4:	e0bffd17 	ldw	r2,-12(fp)
  8011b8:	1885883a 	add	r2,r3,r2
  8011bc:	10800044 	addi	r2,r2,1
  8011c0:	e0ffff03 	ldbu	r3,-4(fp)
  8011c4:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
  8011c8:	e037883a 	mov	sp,fp
  8011cc:	df000017 	ldw	fp,0(sp)
  8011d0:	dec00104 	addi	sp,sp,4
  8011d4:	f800283a 	ret

008011d8 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
  8011d8:	defffc04 	addi	sp,sp,-16
  8011dc:	df000315 	stw	fp,12(sp)
  8011e0:	df000304 	addi	fp,sp,12
  8011e4:	e13ffd15 	stw	r4,-12(fp)
  8011e8:	e17ffe15 	stw	r5,-8(fp)
  8011ec:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
  8011f0:	e0bffe17 	ldw	r2,-8(fp)
  8011f4:	1085883a 	add	r2,r2,r2
  8011f8:	1085883a 	add	r2,r2,r2
  8011fc:	1007883a 	mov	r3,r2
  801200:	e0bffd17 	ldw	r2,-12(fp)
  801204:	1885883a 	add	r2,r3,r2
  801208:	e0ffff03 	ldbu	r3,-4(fp)
  80120c:	10c00025 	stbio	r3,0(r2)
  return;
}
  801210:	e037883a 	mov	sp,fp
  801214:	df000017 	ldw	fp,0(sp)
  801218:	dec00104 	addi	sp,sp,4
  80121c:	f800283a 	ret

00801220 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  801220:	defffc04 	addi	sp,sp,-16
  801224:	df000315 	stw	fp,12(sp)
  801228:	df000304 	addi	fp,sp,12
  80122c:	e13ffd15 	stw	r4,-12(fp)
  801230:	e17ffe15 	stw	r5,-8(fp)
  801234:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
  801238:	e0bffe17 	ldw	r2,-8(fp)
  80123c:	1085883a 	add	r2,r2,r2
  801240:	1007883a 	mov	r3,r2
  801244:	e0bffd17 	ldw	r2,-12(fp)
  801248:	1885883a 	add	r2,r3,r2
  80124c:	e0ffff03 	ldbu	r3,-4(fp)
  801250:	10c0002d 	sthio	r3,0(r2)
  return;
}
  801254:	e037883a 	mov	sp,fp
  801258:	df000017 	ldw	fp,0(sp)
  80125c:	dec00104 	addi	sp,sp,4
  801260:	f800283a 	ret

00801264 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
  801264:	defffc04 	addi	sp,sp,-16
  801268:	df000315 	stw	fp,12(sp)
  80126c:	df000304 	addi	fp,sp,12
  801270:	e13ffd15 	stw	r4,-12(fp)
  801274:	e17ffe15 	stw	r5,-8(fp)
  801278:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
  80127c:	e0bffe17 	ldw	r2,-8(fp)
  801280:	1085883a 	add	r2,r2,r2
  801284:	1085883a 	add	r2,r2,r2
  801288:	1007883a 	mov	r3,r2
  80128c:	e0bffd17 	ldw	r2,-12(fp)
  801290:	1885883a 	add	r2,r3,r2
  801294:	e0ffff03 	ldbu	r3,-4(fp)
  801298:	10c0002d 	sthio	r3,0(r2)
  return;
}
  80129c:	e037883a 	mov	sp,fp
  8012a0:	df000017 	ldw	fp,0(sp)
  8012a4:	dec00104 	addi	sp,sp,4
  8012a8:	f800283a 	ret

008012ac <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
  8012ac:	defffc04 	addi	sp,sp,-16
  8012b0:	df000315 	stw	fp,12(sp)
  8012b4:	df000304 	addi	fp,sp,12
  8012b8:	e13ffd15 	stw	r4,-12(fp)
  8012bc:	e17ffe15 	stw	r5,-8(fp)
  8012c0:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
  8012c4:	e0bffe17 	ldw	r2,-8(fp)
  8012c8:	1085883a 	add	r2,r2,r2
  8012cc:	1085883a 	add	r2,r2,r2
  8012d0:	1007883a 	mov	r3,r2
  8012d4:	e0bffd17 	ldw	r2,-12(fp)
  8012d8:	1885883a 	add	r2,r3,r2
  8012dc:	e0ffff03 	ldbu	r3,-4(fp)
  8012e0:	10c00035 	stwio	r3,0(r2)
  return;
}
  8012e4:	e037883a 	mov	sp,fp
  8012e8:	df000017 	ldw	fp,0(sp)
  8012ec:	dec00104 	addi	sp,sp,4
  8012f0:	f800283a 	ret

008012f4 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
  8012f4:	defffd04 	addi	sp,sp,-12
  8012f8:	df000215 	stw	fp,8(sp)
  8012fc:	df000204 	addi	fp,sp,8
  801300:	e13ffe15 	stw	r4,-8(fp)
  801304:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
  801308:	e0bfff17 	ldw	r2,-4(fp)
  80130c:	10c03fcc 	andi	r3,r2,255
  801310:	e0bffe17 	ldw	r2,-8(fp)
  801314:	10c00025 	stbio	r3,0(r2)
  return;
}
  801318:	e037883a 	mov	sp,fp
  80131c:	df000017 	ldw	fp,0(sp)
  801320:	dec00104 	addi	sp,sp,4
  801324:	f800283a 	ret

00801328 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
  801328:	defffd04 	addi	sp,sp,-12
  80132c:	df000215 	stw	fp,8(sp)
  801330:	df000204 	addi	fp,sp,8
  801334:	e13ffe15 	stw	r4,-8(fp)
  801338:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
  80133c:	e0bfff17 	ldw	r2,-4(fp)
  801340:	10ffffcc 	andi	r3,r2,65535
  801344:	e0bffe17 	ldw	r2,-8(fp)
  801348:	10c0002d 	sthio	r3,0(r2)
  return;
}
  80134c:	e037883a 	mov	sp,fp
  801350:	df000017 	ldw	fp,0(sp)
  801354:	dec00104 	addi	sp,sp,4
  801358:	f800283a 	ret

0080135c <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
  80135c:	defffd04 	addi	sp,sp,-12
  801360:	df000215 	stw	fp,8(sp)
  801364:	df000204 	addi	fp,sp,8
  801368:	e13ffe15 	stw	r4,-8(fp)
  80136c:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
  801370:	e0ffff17 	ldw	r3,-4(fp)
  801374:	e0bffe17 	ldw	r2,-8(fp)
  801378:	10c00035 	stwio	r3,0(r2)
  return;
}
  80137c:	e037883a 	mov	sp,fp
  801380:	df000017 	ldw	fp,0(sp)
  801384:	dec00104 	addi	sp,sp,4
  801388:	f800283a 	ret

0080138c <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
  80138c:	defffb04 	addi	sp,sp,-20
  801390:	df000415 	stw	fp,16(sp)
  801394:	df000404 	addi	fp,sp,16
  801398:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
  80139c:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
  8013a0:	e0bffd17 	ldw	r2,-12(fp)
  8013a4:	10802e17 	ldw	r2,184(r2)
  8013a8:	e0bfff15 	stw	r2,-4(fp)
  8013ac:	e0ffff17 	ldw	r3,-4(fp)
  8013b0:	188000a0 	cmpeqi	r2,r3,2
  8013b4:	1000261e 	bne	r2,zero,801450 <alt_set_flash_width_func+0xc4>
  8013b8:	e0ffff17 	ldw	r3,-4(fp)
  8013bc:	18800120 	cmpeqi	r2,r3,4
  8013c0:	1000391e 	bne	r2,zero,8014a8 <alt_set_flash_width_func+0x11c>
  8013c4:	e0ffff17 	ldw	r3,-4(fp)
  8013c8:	18800060 	cmpeqi	r2,r3,1
  8013cc:	1000011e 	bne	r2,zero,8013d4 <alt_set_flash_width_func+0x48>
  8013d0:	00003e06 	br	8014cc <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
  8013d4:	e0fffd17 	ldw	r3,-12(fp)
  8013d8:	00802034 	movhi	r2,128
  8013dc:	1084bd04 	addi	r2,r2,4852
  8013e0:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
  8013e4:	e0bffd17 	ldw	r2,-12(fp)
  8013e8:	10802f17 	ldw	r2,188(r2)
  8013ec:	10800058 	cmpnei	r2,r2,1
  8013f0:	1000051e 	bne	r2,zero,801408 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
  8013f4:	e0fffd17 	ldw	r3,-12(fp)
  8013f8:	00802034 	movhi	r2,128
  8013fc:	10844804 	addi	r2,r2,4384
  801400:	18803315 	stw	r2,204(r3)
  801404:	00003306 	br	8014d4 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
  801408:	e0bffd17 	ldw	r2,-12(fp)
  80140c:	10802f17 	ldw	r2,188(r2)
  801410:	10800098 	cmpnei	r2,r2,2
  801414:	1000051e 	bne	r2,zero,80142c <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
  801418:	e0fffd17 	ldw	r3,-12(fp)
  80141c:	00802034 	movhi	r2,128
  801420:	10845704 	addi	r2,r2,4444
  801424:	18803315 	stw	r2,204(r3)
  801428:	00002a06 	br	8014d4 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
  80142c:	e0bffd17 	ldw	r2,-12(fp)
  801430:	10802f17 	ldw	r2,188(r2)
  801434:	10800118 	cmpnei	r2,r2,4
  801438:	1000261e 	bne	r2,zero,8014d4 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
  80143c:	e0fffd17 	ldw	r3,-12(fp)
  801440:	00802034 	movhi	r2,128
  801444:	10847604 	addi	r2,r2,4568
  801448:	18803315 	stw	r2,204(r3)
      }
      break;
  80144c:	00002106 	br	8014d4 <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
  801450:	e0fffd17 	ldw	r3,-12(fp)
  801454:	00802034 	movhi	r2,128
  801458:	1084ca04 	addi	r2,r2,4904
  80145c:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
  801460:	e0bffd17 	ldw	r2,-12(fp)
  801464:	10802f17 	ldw	r2,188(r2)
  801468:	10800098 	cmpnei	r2,r2,2
  80146c:	1000051e 	bne	r2,zero,801484 <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
  801470:	e0fffd17 	ldw	r3,-12(fp)
  801474:	00802034 	movhi	r2,128
  801478:	10848804 	addi	r2,r2,4640
  80147c:	18803315 	stw	r2,204(r3)
  801480:	00001406 	br	8014d4 <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
  801484:	e0bffd17 	ldw	r2,-12(fp)
  801488:	10802f17 	ldw	r2,188(r2)
  80148c:	10800118 	cmpnei	r2,r2,4
  801490:	1000101e 	bne	r2,zero,8014d4 <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
  801494:	e0fffd17 	ldw	r3,-12(fp)
  801498:	00802034 	movhi	r2,128
  80149c:	10849904 	addi	r2,r2,4708
  8014a0:	18803315 	stw	r2,204(r3)
      }

      break;
  8014a4:	00000b06 	br	8014d4 <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
  8014a8:	e0fffd17 	ldw	r3,-12(fp)
  8014ac:	00802034 	movhi	r2,128
  8014b0:	1084d704 	addi	r2,r2,4956
  8014b4:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
  8014b8:	e0fffd17 	ldw	r3,-12(fp)
  8014bc:	00802034 	movhi	r2,128
  8014c0:	1084ab04 	addi	r2,r2,4780
  8014c4:	18803315 	stw	r2,204(r3)
      break;
  8014c8:	00000206 	br	8014d4 <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
  8014cc:	00bffcc4 	movi	r2,-13
  8014d0:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
  8014d4:	e0bffc17 	ldw	r2,-16(fp)
  8014d8:	1004c03a 	cmpne	r2,r2,zero
  8014dc:	10001e1e 	bne	r2,zero,801558 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
  8014e0:	e0bffd17 	ldw	r2,-12(fp)
  8014e4:	10802f17 	ldw	r2,188(r2)
  8014e8:	e0bffe15 	stw	r2,-8(fp)
  8014ec:	e0fffe17 	ldw	r3,-8(fp)
  8014f0:	188000a0 	cmpeqi	r2,r3,2
  8014f4:	10000c1e 	bne	r2,zero,801528 <alt_set_flash_width_func+0x19c>
  8014f8:	e0fffe17 	ldw	r3,-8(fp)
  8014fc:	18800120 	cmpeqi	r2,r3,4
  801500:	10000e1e 	bne	r2,zero,80153c <alt_set_flash_width_func+0x1b0>
  801504:	e0fffe17 	ldw	r3,-8(fp)
  801508:	18800060 	cmpeqi	r2,r3,1
  80150c:	1000011e 	bne	r2,zero,801514 <alt_set_flash_width_func+0x188>
  801510:	00000f06 	br	801550 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
  801514:	e0fffd17 	ldw	r3,-12(fp)
  801518:	00802034 	movhi	r2,128
  80151c:	10841504 	addi	r2,r2,4180
  801520:	18803415 	stw	r2,208(r3)
        break;
  801524:	00000c06 	br	801558 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
  801528:	e0fffd17 	ldw	r3,-12(fp)
  80152c:	00802034 	movhi	r2,128
  801530:	10842504 	addi	r2,r2,4244
  801534:	18803415 	stw	r2,208(r3)
        break;
  801538:	00000706 	br	801558 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
  80153c:	e0fffd17 	ldw	r3,-12(fp)
  801540:	00802034 	movhi	r2,128
  801544:	10843604 	addi	r2,r2,4312
  801548:	18803415 	stw	r2,208(r3)
        break;
  80154c:	00000206 	br	801558 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
  801550:	00bffcc4 	movi	r2,-13
  801554:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
  801558:	e0bffc17 	ldw	r2,-16(fp)
}
  80155c:	e037883a 	mov	sp,fp
  801560:	df000017 	ldw	fp,0(sp)
  801564:	dec00104 	addi	sp,sp,4
  801568:	f800283a 	ret

0080156c <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
  80156c:	defffc04 	addi	sp,sp,-16
  801570:	df000315 	stw	fp,12(sp)
  801574:	df000304 	addi	fp,sp,12
  801578:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
  80157c:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
  801580:	e0bffe17 	ldw	r2,-8(fp)
  801584:	10802d17 	ldw	r2,180(r2)
  801588:	e0bfff15 	stw	r2,-4(fp)
  80158c:	e0ffff17 	ldw	r3,-4(fp)
  801590:	188000a0 	cmpeqi	r2,r3,2
  801594:	1000071e 	bne	r2,zero,8015b4 <alt_set_flash_algorithm_func+0x48>
  801598:	e0ffff17 	ldw	r3,-4(fp)
  80159c:	188000e0 	cmpeqi	r2,r3,3
  8015a0:	10000d1e 	bne	r2,zero,8015d8 <alt_set_flash_algorithm_func+0x6c>
  8015a4:	e0ffff17 	ldw	r3,-4(fp)
  8015a8:	18800060 	cmpeqi	r2,r3,1
  8015ac:	10000a1e 	bne	r2,zero,8015d8 <alt_set_flash_algorithm_func+0x6c>
  8015b0:	00001206 	br	8015fc <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
  8015b4:	e0fffe17 	ldw	r3,-8(fp)
  8015b8:	00802034 	movhi	r2,128
  8015bc:	1093aa04 	addi	r2,r2,20136
  8015c0:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
  8015c4:	e0fffe17 	ldw	r3,-8(fp)
  8015c8:	00802034 	movhi	r2,128
  8015cc:	10939004 	addi	r2,r2,20032
  8015d0:	18800915 	stw	r2,36(r3)
      break;
  8015d4:	00000b06 	br	801604 <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
  8015d8:	e0fffe17 	ldw	r3,-8(fp)
  8015dc:	00802034 	movhi	r2,128
  8015e0:	1094c904 	addi	r2,r2,21284
  8015e4:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
  8015e8:	e0fffe17 	ldw	r3,-8(fp)
  8015ec:	00802034 	movhi	r2,128
  8015f0:	1094a804 	addi	r2,r2,21152
  8015f4:	18800915 	stw	r2,36(r3)
      break;
  8015f8:	00000206 	br	801604 <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
  8015fc:	00bffec4 	movi	r2,-5
  801600:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
  801604:	e0bffd17 	ldw	r2,-12(fp)
}
  801608:	e037883a 	mov	sp,fp
  80160c:	df000017 	ldw	fp,0(sp)
  801610:	dec00104 	addi	sp,sp,4
  801614:	f800283a 	ret

00801618 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
  801618:	defffb04 	addi	sp,sp,-20
  80161c:	dfc00415 	stw	ra,16(sp)
  801620:	df000315 	stw	fp,12(sp)
  801624:	df000304 	addi	fp,sp,12
  801628:	e13ffe15 	stw	r4,-8(fp)
  80162c:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
  801630:	e0bffe17 	ldw	r2,-8(fp)
  801634:	10803417 	ldw	r2,208(r2)
  801638:	e13ffe17 	ldw	r4,-8(fp)
  80163c:	e17fff17 	ldw	r5,-4(fp)
  801640:	103ee83a 	callr	r2
  801644:	10803fcc 	andi	r2,r2,255
  801648:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
  80164c:	e0bffe17 	ldw	r2,-8(fp)
  801650:	10c03417 	ldw	r3,208(r2)
  801654:	e0bfff17 	ldw	r2,-4(fp)
  801658:	11400044 	addi	r5,r2,1
  80165c:	e13ffe17 	ldw	r4,-8(fp)
  801660:	183ee83a 	callr	r3
  801664:	10803fcc 	andi	r2,r2,255
  801668:	1004923a 	slli	r2,r2,8
  80166c:	1007883a 	mov	r3,r2
  801670:	e0bffd0b 	ldhu	r2,-12(fp)
  801674:	1884b03a 	or	r2,r3,r2
  801678:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
  80167c:	e0bffd0b 	ldhu	r2,-12(fp)
}
  801680:	e037883a 	mov	sp,fp
  801684:	dfc00117 	ldw	ra,4(sp)
  801688:	df000017 	ldw	fp,0(sp)
  80168c:	dec00204 	addi	sp,sp,8
  801690:	f800283a 	ret

00801694 <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
  801694:	defff204 	addi	sp,sp,-56
  801698:	dfc00d15 	stw	ra,52(sp)
  80169c:	df000c15 	stw	fp,48(sp)
  8016a0:	dc000b15 	stw	r16,44(sp)
  8016a4:	df000b04 	addi	fp,sp,44
  8016a8:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
  8016ac:	e03ffb15 	stw	zero,-20(fp)
  int   size = 0;
  8016b0:	e03ffa15 	stw	zero,-24(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
  8016b4:	e03ff615 	stw	zero,-40(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
  8016b8:	e13fff17 	ldw	r4,-4(fp)
  8016bc:	08023c00 	call	8023c0 <alt_check_primary_table>
  8016c0:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
  8016c4:	e0bffb17 	ldw	r2,-20(fp)
  8016c8:	1004c03a 	cmpne	r2,r2,zero
  8016cc:	10014a1e 	bne	r2,zero,801bf8 <alt_read_cfi_table+0x564>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
  8016d0:	e0bfff17 	ldw	r2,-4(fp)
  8016d4:	10803417 	ldw	r2,208(r2)
  8016d8:	e13fff17 	ldw	r4,-4(fp)
  8016dc:	014004c4 	movi	r5,19
  8016e0:	103ee83a 	callr	r2
  8016e4:	10c03fcc 	andi	r3,r2,255
  8016e8:	e0bfff17 	ldw	r2,-4(fp)
  8016ec:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
  8016f0:	e0bfff17 	ldw	r2,-4(fp)
  8016f4:	10803417 	ldw	r2,208(r2)
  8016f8:	e13fff17 	ldw	r4,-4(fp)
  8016fc:	014007c4 	movi	r5,31
  801700:	103ee83a 	callr	r2
  801704:	10803fcc 	andi	r2,r2,255
  801708:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
  80170c:	e0bfff17 	ldw	r2,-4(fp)
  801710:	10803417 	ldw	r2,208(r2)
  801714:	e13fff17 	ldw	r4,-4(fp)
  801718:	014008c4 	movi	r5,35
  80171c:	103ee83a 	callr	r2
  801720:	10803fcc 	andi	r2,r2,255
  801724:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  801728:	e0bff817 	ldw	r2,-32(fp)
  80172c:	1005003a 	cmpeq	r2,r2,zero
  801730:	1000031e 	bne	r2,zero,801740 <alt_read_cfi_table+0xac>
  801734:	e0bff717 	ldw	r2,-36(fp)
  801738:	1004c03a 	cmpne	r2,r2,zero
  80173c:	1000041e 	bne	r2,zero,801750 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
  801740:	e0ffff17 	ldw	r3,-4(fp)
  801744:	0080fa04 	movi	r2,1000
  801748:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  80174c:	00000706 	br	80176c <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
  801750:	00c00044 	movi	r3,1
  801754:	e0bff817 	ldw	r2,-32(fp)
  801758:	1886983a 	sll	r3,r3,r2
  80175c:	e0bff717 	ldw	r2,-36(fp)
  801760:	1886983a 	sll	r3,r3,r2
  801764:	e0bfff17 	ldw	r2,-4(fp)
  801768:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
  80176c:	e0bfff17 	ldw	r2,-4(fp)
  801770:	10803417 	ldw	r2,208(r2)
  801774:	e13fff17 	ldw	r4,-4(fp)
  801778:	01400844 	movi	r5,33
  80177c:	103ee83a 	callr	r2
  801780:	10803fcc 	andi	r2,r2,255
  801784:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
  801788:	e0bfff17 	ldw	r2,-4(fp)
  80178c:	10803417 	ldw	r2,208(r2)
  801790:	e13fff17 	ldw	r4,-4(fp)
  801794:	01400944 	movi	r5,37
  801798:	103ee83a 	callr	r2
  80179c:	10803fcc 	andi	r2,r2,255
  8017a0:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  8017a4:	e0bff817 	ldw	r2,-32(fp)
  8017a8:	1005003a 	cmpeq	r2,r2,zero
  8017ac:	1000031e 	bne	r2,zero,8017bc <alt_read_cfi_table+0x128>
  8017b0:	e0bff717 	ldw	r2,-36(fp)
  8017b4:	1004c03a 	cmpne	r2,r2,zero
  8017b8:	1000051e 	bne	r2,zero,8017d0 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
  8017bc:	e0ffff17 	ldw	r3,-4(fp)
  8017c0:	00804c74 	movhi	r2,305
  8017c4:	108b4004 	addi	r2,r2,11520
  8017c8:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
  8017cc:	00000806 	br	8017f0 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
  8017d0:	00c00044 	movi	r3,1
  8017d4:	e0bff817 	ldw	r2,-32(fp)
  8017d8:	1886983a 	sll	r3,r3,r2
  8017dc:	e0bff717 	ldw	r2,-36(fp)
  8017e0:	1884983a 	sll	r2,r3,r2
  8017e4:	10c0fa24 	muli	r3,r2,1000
  8017e8:	e0bfff17 	ldw	r2,-4(fp)
  8017ec:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
  8017f0:	e0bfff17 	ldw	r2,-4(fp)
  8017f4:	10803417 	ldw	r2,208(r2)
  8017f8:	e13fff17 	ldw	r4,-4(fp)
  8017fc:	014009c4 	movi	r5,39
  801800:	103ee83a 	callr	r2
  801804:	10c03fcc 	andi	r3,r2,255
  801808:	00800044 	movi	r2,1
  80180c:	10c4983a 	sll	r2,r2,r3
  801810:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
  801814:	e0bfff17 	ldw	r2,-4(fp)
  801818:	10803417 	ldw	r2,208(r2)
  80181c:	e13fff17 	ldw	r4,-4(fp)
  801820:	01400b04 	movi	r5,44
  801824:	103ee83a 	callr	r2
  801828:	10c03fcc 	andi	r3,r2,255
  80182c:	e0bfff17 	ldw	r2,-4(fp)
  801830:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
  801834:	e0bfff17 	ldw	r2,-4(fp)
  801838:	10800c17 	ldw	r2,48(r2)
  80183c:	10800250 	cmplti	r2,r2,9
  801840:	1000031e 	bne	r2,zero,801850 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
  801844:	00bffd04 	movi	r2,-12
  801848:	e0bffb15 	stw	r2,-20(fp)
  80184c:	00005e06 	br	8019c8 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
  801850:	e03ffe15 	stw	zero,-8(fp)
  801854:	00005306 	br	8019a4 <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
  801858:	e43ffe17 	ldw	r16,-8(fp)
  80185c:	e0bffe17 	ldw	r2,-8(fp)
  801860:	1085883a 	add	r2,r2,r2
  801864:	1085883a 	add	r2,r2,r2
  801868:	11400b44 	addi	r5,r2,45
  80186c:	e13fff17 	ldw	r4,-4(fp)
  801870:	08016180 	call	801618 <alt_read_16bit_query_entry>
  801874:	113fffcc 	andi	r4,r2,65535
  801878:	e0ffff17 	ldw	r3,-4(fp)
  80187c:	8004913a 	slli	r2,r16,4
  801880:	10c5883a 	add	r2,r2,r3
  801884:	10800f04 	addi	r2,r2,60
  801888:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
  80188c:	e17ffe17 	ldw	r5,-8(fp)
  801890:	e0bffe17 	ldw	r2,-8(fp)
  801894:	e0ffff17 	ldw	r3,-4(fp)
  801898:	1004913a 	slli	r2,r2,4
  80189c:	10c5883a 	add	r2,r2,r3
  8018a0:	10800f04 	addi	r2,r2,60
  8018a4:	10800017 	ldw	r2,0(r2)
  8018a8:	11000044 	addi	r4,r2,1
  8018ac:	e0ffff17 	ldw	r3,-4(fp)
  8018b0:	2804913a 	slli	r2,r5,4
  8018b4:	10c5883a 	add	r2,r2,r3
  8018b8:	10800f04 	addi	r2,r2,60
  8018bc:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
  8018c0:	e43ffe17 	ldw	r16,-8(fp)
  8018c4:	e0bffe17 	ldw	r2,-8(fp)
  8018c8:	1085883a 	add	r2,r2,r2
  8018cc:	1085883a 	add	r2,r2,r2
  8018d0:	11400bc4 	addi	r5,r2,47
  8018d4:	e13fff17 	ldw	r4,-4(fp)
  8018d8:	08016180 	call	801618 <alt_read_16bit_query_entry>
  8018dc:	113fffcc 	andi	r4,r2,65535
  8018e0:	e0ffff17 	ldw	r3,-4(fp)
  8018e4:	8004913a 	slli	r2,r16,4
  8018e8:	10c5883a 	add	r2,r2,r3
  8018ec:	10801004 	addi	r2,r2,64
  8018f0:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
  8018f4:	e17ffe17 	ldw	r5,-8(fp)
  8018f8:	e0bffe17 	ldw	r2,-8(fp)
  8018fc:	e0ffff17 	ldw	r3,-4(fp)
  801900:	1004913a 	slli	r2,r2,4
  801904:	10c5883a 	add	r2,r2,r3
  801908:	10801004 	addi	r2,r2,64
  80190c:	10800017 	ldw	r2,0(r2)
  801910:	1008923a 	slli	r4,r2,8
  801914:	e0ffff17 	ldw	r3,-4(fp)
  801918:	2804913a 	slli	r2,r5,4
  80191c:	10c5883a 	add	r2,r2,r3
  801920:	10801004 	addi	r2,r2,64
  801924:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
  801928:	e17ffe17 	ldw	r5,-8(fp)
  80192c:	e0bffe17 	ldw	r2,-8(fp)
  801930:	e0ffff17 	ldw	r3,-4(fp)
  801934:	1004913a 	slli	r2,r2,4
  801938:	10c5883a 	add	r2,r2,r3
  80193c:	10800f04 	addi	r2,r2,60
  801940:	11000017 	ldw	r4,0(r2)
  801944:	e0bffe17 	ldw	r2,-8(fp)
  801948:	e0ffff17 	ldw	r3,-4(fp)
  80194c:	1004913a 	slli	r2,r2,4
  801950:	10c5883a 	add	r2,r2,r3
  801954:	10801004 	addi	r2,r2,64
  801958:	10800017 	ldw	r2,0(r2)
  80195c:	2089383a 	mul	r4,r4,r2
  801960:	e0ffff17 	ldw	r3,-4(fp)
  801964:	2804913a 	slli	r2,r5,4
  801968:	10c5883a 	add	r2,r2,r3
  80196c:	10800e04 	addi	r2,r2,56
  801970:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
  801974:	e0bffe17 	ldw	r2,-8(fp)
  801978:	e0ffff17 	ldw	r3,-4(fp)
  80197c:	1004913a 	slli	r2,r2,4
  801980:	10c5883a 	add	r2,r2,r3
  801984:	10800e04 	addi	r2,r2,56
  801988:	10c00017 	ldw	r3,0(r2)
  80198c:	e0bffa17 	ldw	r2,-24(fp)
  801990:	10c5883a 	add	r2,r2,r3
  801994:	e0bffa15 	stw	r2,-24(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
  801998:	e0bffe17 	ldw	r2,-8(fp)
  80199c:	10800044 	addi	r2,r2,1
  8019a0:	e0bffe15 	stw	r2,-8(fp)
  8019a4:	e0bfff17 	ldw	r2,-4(fp)
  8019a8:	10c00c17 	ldw	r3,48(r2)
  8019ac:	e0bffe17 	ldw	r2,-8(fp)
  8019b0:	10ffa916 	blt	r2,r3,801858 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
  8019b4:	e0fffa17 	ldw	r3,-24(fp)
  8019b8:	e0bffc17 	ldw	r2,-16(fp)
  8019bc:	18800226 	beq	r3,r2,8019c8 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
  8019c0:	00bffb44 	movi	r2,-19
  8019c4:	e0bffb15 	stw	r2,-20(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
  8019c8:	e0bfff17 	ldw	r2,-4(fp)
  8019cc:	10c03417 	ldw	r3,208(r2)
  8019d0:	e0bfff17 	ldw	r2,-4(fp)
  8019d4:	10803217 	ldw	r2,200(r2)
  8019d8:	114003c4 	addi	r5,r2,15
  8019dc:	e13fff17 	ldw	r4,-4(fp)
  8019e0:	183ee83a 	callr	r3
  8019e4:	e0bff505 	stb	r2,-44(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
  8019e8:	e0bfff17 	ldw	r2,-4(fp)
  8019ec:	10802d17 	ldw	r2,180(r2)
  8019f0:	10800098 	cmpnei	r2,r2,2
  8019f4:	1000601e 	bne	r2,zero,801b78 <alt_read_cfi_table+0x4e4>
  8019f8:	e0bff503 	ldbu	r2,-44(fp)
  8019fc:	108000d8 	cmpnei	r2,r2,3
  801a00:	10005d1e 	bne	r2,zero,801b78 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
  801a04:	e0bfff17 	ldw	r2,-4(fp)
  801a08:	10800c17 	ldw	r2,48(r2)
  801a0c:	10bfffc4 	addi	r2,r2,-1
  801a10:	e0bffe15 	stw	r2,-8(fp)
  801a14:	e03ffd15 	stw	zero,-12(fp)
          j<=i;i--,j++)
  801a18:	00005406 	br	801b6c <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
  801a1c:	e0bffe17 	ldw	r2,-8(fp)
  801a20:	e0ffff17 	ldw	r3,-4(fp)
  801a24:	1004913a 	slli	r2,r2,4
  801a28:	10c5883a 	add	r2,r2,r3
  801a2c:	10800e04 	addi	r2,r2,56
  801a30:	10800017 	ldw	r2,0(r2)
  801a34:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].region_size =  
  801a38:	e17ffe17 	ldw	r5,-8(fp)
  801a3c:	e0bffd17 	ldw	r2,-12(fp)
  801a40:	e0ffff17 	ldw	r3,-4(fp)
  801a44:	1004913a 	slli	r2,r2,4
  801a48:	10c5883a 	add	r2,r2,r3
  801a4c:	10800e04 	addi	r2,r2,56
  801a50:	11000017 	ldw	r4,0(r2)
  801a54:	e0ffff17 	ldw	r3,-4(fp)
  801a58:	2804913a 	slli	r2,r5,4
  801a5c:	10c5883a 	add	r2,r2,r3
  801a60:	10800e04 	addi	r2,r2,56
  801a64:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
  801a68:	e0bffd17 	ldw	r2,-12(fp)
  801a6c:	e0ffff17 	ldw	r3,-4(fp)
  801a70:	1004913a 	slli	r2,r2,4
  801a74:	10c5883a 	add	r2,r2,r3
  801a78:	10c00e04 	addi	r3,r2,56
  801a7c:	e0bff917 	ldw	r2,-28(fp)
  801a80:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
  801a84:	e0bffe17 	ldw	r2,-8(fp)
  801a88:	e0ffff17 	ldw	r3,-4(fp)
  801a8c:	1004913a 	slli	r2,r2,4
  801a90:	10c5883a 	add	r2,r2,r3
  801a94:	10801004 	addi	r2,r2,64
  801a98:	10800017 	ldw	r2,0(r2)
  801a9c:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].block_size =  
  801aa0:	e17ffe17 	ldw	r5,-8(fp)
  801aa4:	e0bffd17 	ldw	r2,-12(fp)
  801aa8:	e0ffff17 	ldw	r3,-4(fp)
  801aac:	1004913a 	slli	r2,r2,4
  801ab0:	10c5883a 	add	r2,r2,r3
  801ab4:	10801004 	addi	r2,r2,64
  801ab8:	11000017 	ldw	r4,0(r2)
  801abc:	e0ffff17 	ldw	r3,-4(fp)
  801ac0:	2804913a 	slli	r2,r5,4
  801ac4:	10c5883a 	add	r2,r2,r3
  801ac8:	10801004 	addi	r2,r2,64
  801acc:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
  801ad0:	e0bffd17 	ldw	r2,-12(fp)
  801ad4:	e0ffff17 	ldw	r3,-4(fp)
  801ad8:	1004913a 	slli	r2,r2,4
  801adc:	10c5883a 	add	r2,r2,r3
  801ae0:	10c01004 	addi	r3,r2,64
  801ae4:	e0bff917 	ldw	r2,-28(fp)
  801ae8:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
  801aec:	e0bffe17 	ldw	r2,-8(fp)
  801af0:	e0ffff17 	ldw	r3,-4(fp)
  801af4:	1004913a 	slli	r2,r2,4
  801af8:	10c5883a 	add	r2,r2,r3
  801afc:	10800f04 	addi	r2,r2,60
  801b00:	10800017 	ldw	r2,0(r2)
  801b04:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].number_of_blocks =  
  801b08:	e17ffe17 	ldw	r5,-8(fp)
  801b0c:	e0bffd17 	ldw	r2,-12(fp)
  801b10:	e0ffff17 	ldw	r3,-4(fp)
  801b14:	1004913a 	slli	r2,r2,4
  801b18:	10c5883a 	add	r2,r2,r3
  801b1c:	10800f04 	addi	r2,r2,60
  801b20:	11000017 	ldw	r4,0(r2)
  801b24:	e0ffff17 	ldw	r3,-4(fp)
  801b28:	2804913a 	slli	r2,r5,4
  801b2c:	10c5883a 	add	r2,r2,r3
  801b30:	10800f04 	addi	r2,r2,60
  801b34:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
  801b38:	e0bffd17 	ldw	r2,-12(fp)
  801b3c:	e0ffff17 	ldw	r3,-4(fp)
  801b40:	1004913a 	slli	r2,r2,4
  801b44:	10c5883a 	add	r2,r2,r3
  801b48:	10c00f04 	addi	r3,r2,60
  801b4c:	e0bff917 	ldw	r2,-28(fp)
  801b50:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
  801b54:	e0bffe17 	ldw	r2,-8(fp)
  801b58:	10bfffc4 	addi	r2,r2,-1
  801b5c:	e0bffe15 	stw	r2,-8(fp)
  801b60:	e0bffd17 	ldw	r2,-12(fp)
  801b64:	10800044 	addi	r2,r2,1
  801b68:	e0bffd15 	stw	r2,-12(fp)
  801b6c:	e0fffd17 	ldw	r3,-12(fp)
  801b70:	e0bffe17 	ldw	r2,-8(fp)
  801b74:	10ffa90e 	bge	r2,r3,801a1c <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
  801b78:	e03ffe15 	stw	zero,-8(fp)
  801b7c:	00001306 	br	801bcc <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
  801b80:	e0bffe17 	ldw	r2,-8(fp)
  801b84:	e0ffff17 	ldw	r3,-4(fp)
  801b88:	1004913a 	slli	r2,r2,4
  801b8c:	10c5883a 	add	r2,r2,r3
  801b90:	10c00d04 	addi	r3,r2,52
  801b94:	e0bff617 	ldw	r2,-40(fp)
  801b98:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
  801b9c:	e0bffe17 	ldw	r2,-8(fp)
  801ba0:	e0ffff17 	ldw	r3,-4(fp)
  801ba4:	1004913a 	slli	r2,r2,4
  801ba8:	10c5883a 	add	r2,r2,r3
  801bac:	10800e04 	addi	r2,r2,56
  801bb0:	10c00017 	ldw	r3,0(r2)
  801bb4:	e0bff617 	ldw	r2,-40(fp)
  801bb8:	10c5883a 	add	r2,r2,r3
  801bbc:	e0bff615 	stw	r2,-40(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
  801bc0:	e0bffe17 	ldw	r2,-8(fp)
  801bc4:	10800044 	addi	r2,r2,1
  801bc8:	e0bffe15 	stw	r2,-8(fp)
  801bcc:	e0bfff17 	ldw	r2,-4(fp)
  801bd0:	10c00c17 	ldw	r3,48(r2)
  801bd4:	e0bffe17 	ldw	r2,-8(fp)
  801bd8:	10ffe916 	blt	r2,r3,801b80 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }
    
    (*flash->write_command)(flash->dev.base_addr, 
  801bdc:	e0bfff17 	ldw	r2,-4(fp)
  801be0:	10c03317 	ldw	r3,204(r2)
  801be4:	e0bfff17 	ldw	r2,-4(fp)
  801be8:	11000a17 	ldw	r4,40(r2)
  801bec:	01401544 	movi	r5,85
  801bf0:	01803fc4 	movi	r6,255
  801bf4:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_MODE);
  }  

  return ret_code;
  801bf8:	e0bffb17 	ldw	r2,-20(fp)
}
  801bfc:	e037883a 	mov	sp,fp
  801c00:	dfc00217 	ldw	ra,8(sp)
  801c04:	df000117 	ldw	fp,4(sp)
  801c08:	dc000017 	ldw	r16,0(sp)
  801c0c:	dec00304 	addi	sp,sp,12
  801c10:	f800283a 	ret

00801c14 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
  801c14:	defff704 	addi	sp,sp,-36
  801c18:	dfc00815 	stw	ra,32(sp)
  801c1c:	df000715 	stw	fp,28(sp)
  801c20:	df000704 	addi	fp,sp,28
  801c24:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
  801c28:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801c2c:	e0bfff17 	ldw	r2,-4(fp)
  801c30:	11000a17 	ldw	r4,40(r2)
  801c34:	01401544 	movi	r5,85
  801c38:	01802604 	movi	r6,152
  801c3c:	08011200 	call	801120 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
  801c40:	e03ffb15 	stw	zero,-20(fp)
  801c44:	00000f06 	br	801c84 <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  801c48:	e13ffb17 	ldw	r4,-20(fp)
  801c4c:	e0bfff17 	ldw	r2,-4(fp)
  801c50:	10800a17 	ldw	r2,40(r2)
  801c54:	1007883a 	mov	r3,r2
  801c58:	e0bffb17 	ldw	r2,-20(fp)
  801c5c:	1885883a 	add	r2,r3,r2
  801c60:	10800404 	addi	r2,r2,16
  801c64:	10800023 	ldbuio	r2,0(r2)
  801c68:	1007883a 	mov	r3,r2
  801c6c:	e0bffc04 	addi	r2,fp,-16
  801c70:	1105883a 	add	r2,r2,r4
  801c74:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
  801c78:	e0bffb17 	ldw	r2,-20(fp)
  801c7c:	10800044 	addi	r2,r2,1
  801c80:	e0bffb15 	stw	r2,-20(fp)
  801c84:	e0bffb17 	ldw	r2,-20(fp)
  801c88:	108000d0 	cmplti	r2,r2,3
  801c8c:	103fee1e 	bne	r2,zero,801c48 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
  801c90:	e0bffc03 	ldbu	r2,-16(fp)
  801c94:	10803fcc 	andi	r2,r2,255
  801c98:	10801458 	cmpnei	r2,r2,81
  801c9c:	10001d1e 	bne	r2,zero,801d14 <alt_read_cfi_width+0x100>
  801ca0:	e0bffc43 	ldbu	r2,-15(fp)
  801ca4:	10803fcc 	andi	r2,r2,255
  801ca8:	10801498 	cmpnei	r2,r2,82
  801cac:	1000191e 	bne	r2,zero,801d14 <alt_read_cfi_width+0x100>
  801cb0:	e0bffc83 	ldbu	r2,-14(fp)
  801cb4:	10803fcc 	andi	r2,r2,255
  801cb8:	10801658 	cmpnei	r2,r2,89
  801cbc:	1000151e 	bne	r2,zero,801d14 <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
  801cc0:	e0ffff17 	ldw	r3,-4(fp)
  801cc4:	00800044 	movi	r2,1
  801cc8:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
  801ccc:	e0ffff17 	ldw	r3,-4(fp)
  801cd0:	00800044 	movi	r2,1
  801cd4:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
  801cd8:	e0bfff17 	ldw	r2,-4(fp)
  801cdc:	10800a17 	ldw	r2,40(r2)
  801ce0:	10800a04 	addi	r2,r2,40
  801ce4:	1080002b 	ldhuio	r2,0(r2)
  801ce8:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
  801cec:	e0bffa0b 	ldhu	r2,-24(fp)
  801cf0:	10800044 	addi	r2,r2,1
  801cf4:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
  801cf8:	e0bffa0b 	ldhu	r2,-24(fp)
  801cfc:	1080004c 	andi	r2,r2,1
  801d00:	1004c03a 	cmpne	r2,r2,zero
  801d04:	1001a81e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
  801d08:	00bffb44 	movi	r2,-19
  801d0c:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
  801d10:	0001a506 	br	8023a8 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801d14:	e0bfff17 	ldw	r2,-4(fp)
  801d18:	11000a17 	ldw	r4,40(r2)
  801d1c:	01401544 	movi	r5,85
  801d20:	01802604 	movi	r6,152
  801d24:	080115c0 	call	80115c <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
  801d28:	e03ffb15 	stw	zero,-20(fp)
  801d2c:	00000f06 	br	801d6c <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  801d30:	e13ffb17 	ldw	r4,-20(fp)
  801d34:	e0bfff17 	ldw	r2,-4(fp)
  801d38:	10800a17 	ldw	r2,40(r2)
  801d3c:	1007883a 	mov	r3,r2
  801d40:	e0bffb17 	ldw	r2,-20(fp)
  801d44:	1885883a 	add	r2,r3,r2
  801d48:	10800804 	addi	r2,r2,32
  801d4c:	10800023 	ldbuio	r2,0(r2)
  801d50:	1007883a 	mov	r3,r2
  801d54:	e0bffc04 	addi	r2,fp,-16
  801d58:	1105883a 	add	r2,r2,r4
  801d5c:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
  801d60:	e0bffb17 	ldw	r2,-20(fp)
  801d64:	10800044 	addi	r2,r2,1
  801d68:	e0bffb15 	stw	r2,-20(fp)
  801d6c:	e0bffb17 	ldw	r2,-20(fp)
  801d70:	10800190 	cmplti	r2,r2,6
  801d74:	103fee1e 	bne	r2,zero,801d30 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
  801d78:	e0bffc03 	ldbu	r2,-16(fp)
  801d7c:	10803fcc 	andi	r2,r2,255
  801d80:	10801458 	cmpnei	r2,r2,81
  801d84:	1000291e 	bne	r2,zero,801e2c <alt_read_cfi_width+0x218>
  801d88:	e0bffc43 	ldbu	r2,-15(fp)
  801d8c:	10803fcc 	andi	r2,r2,255
  801d90:	10801458 	cmpnei	r2,r2,81
  801d94:	1000251e 	bne	r2,zero,801e2c <alt_read_cfi_width+0x218>
  801d98:	e0bffc83 	ldbu	r2,-14(fp)
  801d9c:	10803fcc 	andi	r2,r2,255
  801da0:	10801498 	cmpnei	r2,r2,82
  801da4:	1000211e 	bne	r2,zero,801e2c <alt_read_cfi_width+0x218>
  801da8:	e0bffcc3 	ldbu	r2,-13(fp)
  801dac:	10803fcc 	andi	r2,r2,255
  801db0:	10801498 	cmpnei	r2,r2,82
  801db4:	10001d1e 	bne	r2,zero,801e2c <alt_read_cfi_width+0x218>
  801db8:	e0bffd03 	ldbu	r2,-12(fp)
  801dbc:	10803fcc 	andi	r2,r2,255
  801dc0:	10801658 	cmpnei	r2,r2,89
  801dc4:	1000191e 	bne	r2,zero,801e2c <alt_read_cfi_width+0x218>
  801dc8:	e0bffd43 	ldbu	r2,-11(fp)
  801dcc:	10803fcc 	andi	r2,r2,255
  801dd0:	10801658 	cmpnei	r2,r2,89
  801dd4:	1000151e 	bne	r2,zero,801e2c <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
  801dd8:	e0ffff17 	ldw	r3,-4(fp)
  801ddc:	00800044 	movi	r2,1
  801de0:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
  801de4:	e0ffff17 	ldw	r3,-4(fp)
  801de8:	00800084 	movi	r2,2
  801dec:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  801df0:	e0bfff17 	ldw	r2,-4(fp)
  801df4:	10800a17 	ldw	r2,40(r2)
  801df8:	10801404 	addi	r2,r2,80
  801dfc:	1080002b 	ldhuio	r2,0(r2)
  801e00:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
  801e04:	e0bffa0b 	ldhu	r2,-24(fp)
  801e08:	10800044 	addi	r2,r2,1
  801e0c:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
  801e10:	e0bffa0b 	ldhu	r2,-24(fp)
  801e14:	1080004c 	andi	r2,r2,1
  801e18:	1004c03a 	cmpne	r2,r2,zero
  801e1c:	1001621e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
  801e20:	00bffb44 	movi	r2,-19
  801e24:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
  801e28:	00015f06 	br	8023a8 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801e2c:	e0bfff17 	ldw	r2,-4(fp)
  801e30:	11000a17 	ldw	r4,40(r2)
  801e34:	01401544 	movi	r5,85
  801e38:	01802604 	movi	r6,152
  801e3c:	08012200 	call	801220 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
  801e40:	e03ffb15 	stw	zero,-20(fp)
  801e44:	00000f06 	br	801e84 <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
  801e48:	e13ffb17 	ldw	r4,-20(fp)
  801e4c:	e0bfff17 	ldw	r2,-4(fp)
  801e50:	10800a17 	ldw	r2,40(r2)
  801e54:	1007883a 	mov	r3,r2
  801e58:	e0bffb17 	ldw	r2,-20(fp)
  801e5c:	1885883a 	add	r2,r3,r2
  801e60:	10800804 	addi	r2,r2,32
  801e64:	10800023 	ldbuio	r2,0(r2)
  801e68:	1007883a 	mov	r3,r2
  801e6c:	e0bffc04 	addi	r2,fp,-16
  801e70:	1105883a 	add	r2,r2,r4
  801e74:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
  801e78:	e0bffb17 	ldw	r2,-20(fp)
  801e7c:	10800044 	addi	r2,r2,1
  801e80:	e0bffb15 	stw	r2,-20(fp)
  801e84:	e0bffb17 	ldw	r2,-20(fp)
  801e88:	10800190 	cmplti	r2,r2,6
  801e8c:	103fee1e 	bne	r2,zero,801e48 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
  801e90:	e0bffc03 	ldbu	r2,-16(fp)
  801e94:	10803fcc 	andi	r2,r2,255
  801e98:	10801458 	cmpnei	r2,r2,81
  801e9c:	1000291e 	bne	r2,zero,801f44 <alt_read_cfi_width+0x330>
  801ea0:	e0bffc43 	ldbu	r2,-15(fp)
  801ea4:	10803fcc 	andi	r2,r2,255
  801ea8:	1004c03a 	cmpne	r2,r2,zero
  801eac:	1000251e 	bne	r2,zero,801f44 <alt_read_cfi_width+0x330>
  801eb0:	e0bffc83 	ldbu	r2,-14(fp)
  801eb4:	10803fcc 	andi	r2,r2,255
  801eb8:	10801498 	cmpnei	r2,r2,82
  801ebc:	1000211e 	bne	r2,zero,801f44 <alt_read_cfi_width+0x330>
  801ec0:	e0bffcc3 	ldbu	r2,-13(fp)
  801ec4:	10803fcc 	andi	r2,r2,255
  801ec8:	1004c03a 	cmpne	r2,r2,zero
  801ecc:	10001d1e 	bne	r2,zero,801f44 <alt_read_cfi_width+0x330>
  801ed0:	e0bffd03 	ldbu	r2,-12(fp)
  801ed4:	10803fcc 	andi	r2,r2,255
  801ed8:	10801658 	cmpnei	r2,r2,89
  801edc:	1000191e 	bne	r2,zero,801f44 <alt_read_cfi_width+0x330>
  801ee0:	e0bffd43 	ldbu	r2,-11(fp)
  801ee4:	10803fcc 	andi	r2,r2,255
  801ee8:	1004c03a 	cmpne	r2,r2,zero
  801eec:	1000151e 	bne	r2,zero,801f44 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
  801ef0:	e0ffff17 	ldw	r3,-4(fp)
  801ef4:	00800084 	movi	r2,2
  801ef8:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
  801efc:	e0ffff17 	ldw	r3,-4(fp)
  801f00:	00800084 	movi	r2,2
  801f04:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
  801f08:	e0bfff17 	ldw	r2,-4(fp)
  801f0c:	10800a17 	ldw	r2,40(r2)
  801f10:	10801404 	addi	r2,r2,80
  801f14:	1080002b 	ldhuio	r2,0(r2)
  801f18:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
  801f1c:	e0bffa0b 	ldhu	r2,-24(fp)
  801f20:	10800044 	addi	r2,r2,1
  801f24:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
  801f28:	e0bffa0b 	ldhu	r2,-24(fp)
  801f2c:	1080008c 	andi	r2,r2,2
  801f30:	1004c03a 	cmpne	r2,r2,zero
  801f34:	10011c1e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
  801f38:	00bffb44 	movi	r2,-19
  801f3c:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
  801f40:	00011906 	br	8023a8 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  801f44:	e0bfff17 	ldw	r2,-4(fp)
  801f48:	11000a17 	ldw	r4,40(r2)
  801f4c:	01401544 	movi	r5,85
  801f50:	01802604 	movi	r6,152
  801f54:	08012ac0 	call	8012ac <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
  801f58:	e03ffb15 	stw	zero,-20(fp)
  801f5c:	00000f06 	br	801f9c <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  801f60:	e13ffb17 	ldw	r4,-20(fp)
  801f64:	e0bfff17 	ldw	r2,-4(fp)
  801f68:	10800a17 	ldw	r2,40(r2)
  801f6c:	1007883a 	mov	r3,r2
  801f70:	e0bffb17 	ldw	r2,-20(fp)
  801f74:	1885883a 	add	r2,r3,r2
  801f78:	10801004 	addi	r2,r2,64
  801f7c:	10800023 	ldbuio	r2,0(r2)
  801f80:	1007883a 	mov	r3,r2
  801f84:	e0bffc04 	addi	r2,fp,-16
  801f88:	1105883a 	add	r2,r2,r4
  801f8c:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
  801f90:	e0bffb17 	ldw	r2,-20(fp)
  801f94:	10800044 	addi	r2,r2,1
  801f98:	e0bffb15 	stw	r2,-20(fp)
  801f9c:	e0bffb17 	ldw	r2,-20(fp)
  801fa0:	10800310 	cmplti	r2,r2,12
  801fa4:	103fee1e 	bne	r2,zero,801f60 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
  801fa8:	e0bffc03 	ldbu	r2,-16(fp)
  801fac:	10803fcc 	andi	r2,r2,255
  801fb0:	10801458 	cmpnei	r2,r2,81
  801fb4:	1000411e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  801fb8:	e0bffc43 	ldbu	r2,-15(fp)
  801fbc:	10803fcc 	andi	r2,r2,255
  801fc0:	1004c03a 	cmpne	r2,r2,zero
  801fc4:	10003d1e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  801fc8:	e0bffc83 	ldbu	r2,-14(fp)
  801fcc:	10803fcc 	andi	r2,r2,255
  801fd0:	1004c03a 	cmpne	r2,r2,zero
  801fd4:	1000391e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  801fd8:	e0bffcc3 	ldbu	r2,-13(fp)
  801fdc:	10803fcc 	andi	r2,r2,255
  801fe0:	1004c03a 	cmpne	r2,r2,zero
  801fe4:	1000351e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  801fe8:	e0bffd03 	ldbu	r2,-12(fp)
  801fec:	10803fcc 	andi	r2,r2,255
  801ff0:	10801498 	cmpnei	r2,r2,82
  801ff4:	1000311e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  801ff8:	e0bffd43 	ldbu	r2,-11(fp)
  801ffc:	10803fcc 	andi	r2,r2,255
  802000:	1004c03a 	cmpne	r2,r2,zero
  802004:	10002d1e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  802008:	e0bffd83 	ldbu	r2,-10(fp)
  80200c:	10803fcc 	andi	r2,r2,255
  802010:	1004c03a 	cmpne	r2,r2,zero
  802014:	1000291e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  802018:	e0bffdc3 	ldbu	r2,-9(fp)
  80201c:	10803fcc 	andi	r2,r2,255
  802020:	1004c03a 	cmpne	r2,r2,zero
  802024:	1000251e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  802028:	e0bffe03 	ldbu	r2,-8(fp)
  80202c:	10803fcc 	andi	r2,r2,255
  802030:	10801658 	cmpnei	r2,r2,89
  802034:	1000211e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  802038:	e0bffe43 	ldbu	r2,-7(fp)
  80203c:	10803fcc 	andi	r2,r2,255
  802040:	1004c03a 	cmpne	r2,r2,zero
  802044:	10001d1e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  802048:	e0bffe83 	ldbu	r2,-6(fp)
  80204c:	10803fcc 	andi	r2,r2,255
  802050:	1004c03a 	cmpne	r2,r2,zero
  802054:	1000191e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
  802058:	e0bffec3 	ldbu	r2,-5(fp)
  80205c:	10803fcc 	andi	r2,r2,255
  802060:	1004c03a 	cmpne	r2,r2,zero
  802064:	1000151e 	bne	r2,zero,8020bc <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
  802068:	e0ffff17 	ldw	r3,-4(fp)
  80206c:	00800104 	movi	r2,4
  802070:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
  802074:	e0ffff17 	ldw	r3,-4(fp)
  802078:	00800104 	movi	r2,4
  80207c:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  802080:	e0bfff17 	ldw	r2,-4(fp)
  802084:	10800a17 	ldw	r2,40(r2)
  802088:	10802804 	addi	r2,r2,160
  80208c:	10800037 	ldwio	r2,0(r2)
  802090:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
  802094:	e0bffa0b 	ldhu	r2,-24(fp)
  802098:	10800044 	addi	r2,r2,1
  80209c:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
  8020a0:	e0bffa0b 	ldhu	r2,-24(fp)
  8020a4:	1080010c 	andi	r2,r2,4
  8020a8:	1004c03a 	cmpne	r2,r2,zero
  8020ac:	1000be1e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
  8020b0:	00bffb44 	movi	r2,-19
  8020b4:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
  8020b8:	0000bb06 	br	8023a8 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  8020bc:	e0bfff17 	ldw	r2,-4(fp)
  8020c0:	11000a17 	ldw	r4,40(r2)
  8020c4:	01401544 	movi	r5,85
  8020c8:	01802604 	movi	r6,152
  8020cc:	08012640 	call	801264 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
  8020d0:	e03ffb15 	stw	zero,-20(fp)
  8020d4:	00000f06 	br	802114 <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  8020d8:	e13ffb17 	ldw	r4,-20(fp)
  8020dc:	e0bfff17 	ldw	r2,-4(fp)
  8020e0:	10800a17 	ldw	r2,40(r2)
  8020e4:	1007883a 	mov	r3,r2
  8020e8:	e0bffb17 	ldw	r2,-20(fp)
  8020ec:	1885883a 	add	r2,r3,r2
  8020f0:	10801004 	addi	r2,r2,64
  8020f4:	10800023 	ldbuio	r2,0(r2)
  8020f8:	1007883a 	mov	r3,r2
  8020fc:	e0bffc04 	addi	r2,fp,-16
  802100:	1105883a 	add	r2,r2,r4
  802104:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
  802108:	e0bffb17 	ldw	r2,-20(fp)
  80210c:	10800044 	addi	r2,r2,1
  802110:	e0bffb15 	stw	r2,-20(fp)
  802114:	e0bffb17 	ldw	r2,-20(fp)
  802118:	10800310 	cmplti	r2,r2,12
  80211c:	103fee1e 	bne	r2,zero,8020d8 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
  802120:	e0bffc03 	ldbu	r2,-16(fp)
  802124:	10803fcc 	andi	r2,r2,255
  802128:	10801458 	cmpnei	r2,r2,81
  80212c:	1000411e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  802130:	e0bffc43 	ldbu	r2,-15(fp)
  802134:	10803fcc 	andi	r2,r2,255
  802138:	1004c03a 	cmpne	r2,r2,zero
  80213c:	10003d1e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  802140:	e0bffc83 	ldbu	r2,-14(fp)
  802144:	10803fcc 	andi	r2,r2,255
  802148:	10801458 	cmpnei	r2,r2,81
  80214c:	1000391e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  802150:	e0bffcc3 	ldbu	r2,-13(fp)
  802154:	10803fcc 	andi	r2,r2,255
  802158:	1004c03a 	cmpne	r2,r2,zero
  80215c:	1000351e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  802160:	e0bffd03 	ldbu	r2,-12(fp)
  802164:	10803fcc 	andi	r2,r2,255
  802168:	10801498 	cmpnei	r2,r2,82
  80216c:	1000311e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  802170:	e0bffd43 	ldbu	r2,-11(fp)
  802174:	10803fcc 	andi	r2,r2,255
  802178:	1004c03a 	cmpne	r2,r2,zero
  80217c:	10002d1e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  802180:	e0bffd83 	ldbu	r2,-10(fp)
  802184:	10803fcc 	andi	r2,r2,255
  802188:	10801498 	cmpnei	r2,r2,82
  80218c:	1000291e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  802190:	e0bffdc3 	ldbu	r2,-9(fp)
  802194:	10803fcc 	andi	r2,r2,255
  802198:	1004c03a 	cmpne	r2,r2,zero
  80219c:	1000251e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  8021a0:	e0bffe03 	ldbu	r2,-8(fp)
  8021a4:	10803fcc 	andi	r2,r2,255
  8021a8:	10801658 	cmpnei	r2,r2,89
  8021ac:	1000211e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  8021b0:	e0bffe43 	ldbu	r2,-7(fp)
  8021b4:	10803fcc 	andi	r2,r2,255
  8021b8:	1004c03a 	cmpne	r2,r2,zero
  8021bc:	10001d1e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  8021c0:	e0bffe83 	ldbu	r2,-6(fp)
  8021c4:	10803fcc 	andi	r2,r2,255
  8021c8:	10801658 	cmpnei	r2,r2,89
  8021cc:	1000191e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
  8021d0:	e0bffec3 	ldbu	r2,-5(fp)
  8021d4:	10803fcc 	andi	r2,r2,255
  8021d8:	1004c03a 	cmpne	r2,r2,zero
  8021dc:	1000151e 	bne	r2,zero,802234 <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
  8021e0:	e0ffff17 	ldw	r3,-4(fp)
  8021e4:	00800084 	movi	r2,2
  8021e8:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
  8021ec:	e0ffff17 	ldw	r3,-4(fp)
  8021f0:	00800104 	movi	r2,4
  8021f4:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  8021f8:	e0bfff17 	ldw	r2,-4(fp)
  8021fc:	10800a17 	ldw	r2,40(r2)
  802200:	10802804 	addi	r2,r2,160
  802204:	10800037 	ldwio	r2,0(r2)
  802208:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
  80220c:	e0bffa0b 	ldhu	r2,-24(fp)
  802210:	10800044 	addi	r2,r2,1
  802214:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
  802218:	e0bffa0b 	ldhu	r2,-24(fp)
  80221c:	1080010c 	andi	r2,r2,4
  802220:	1004c03a 	cmpne	r2,r2,zero
  802224:	1000601e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
  802228:	00bffb44 	movi	r2,-19
  80222c:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
  802230:	00005d06 	br	8023a8 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
  802234:	e0bfff17 	ldw	r2,-4(fp)
  802238:	11000a17 	ldw	r4,40(r2)
  80223c:	01401544 	movi	r5,85
  802240:	01802604 	movi	r6,152
  802244:	08011d80 	call	8011d8 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
  802248:	e03ffb15 	stw	zero,-20(fp)
  80224c:	00000f06 	br	80228c <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
  802250:	e13ffb17 	ldw	r4,-20(fp)
  802254:	e0bfff17 	ldw	r2,-4(fp)
  802258:	10800a17 	ldw	r2,40(r2)
  80225c:	1007883a 	mov	r3,r2
  802260:	e0bffb17 	ldw	r2,-20(fp)
  802264:	1885883a 	add	r2,r3,r2
  802268:	10801004 	addi	r2,r2,64
  80226c:	10800023 	ldbuio	r2,0(r2)
  802270:	1007883a 	mov	r3,r2
  802274:	e0bffc04 	addi	r2,fp,-16
  802278:	1105883a 	add	r2,r2,r4
  80227c:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
  802280:	e0bffb17 	ldw	r2,-20(fp)
  802284:	10800044 	addi	r2,r2,1
  802288:	e0bffb15 	stw	r2,-20(fp)
  80228c:	e0bffb17 	ldw	r2,-20(fp)
  802290:	10800310 	cmplti	r2,r2,12
  802294:	103fee1e 	bne	r2,zero,802250 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
  802298:	e0bffc03 	ldbu	r2,-16(fp)
  80229c:	10803fcc 	andi	r2,r2,255
  8022a0:	10801458 	cmpnei	r2,r2,81
  8022a4:	1000401e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  8022a8:	e0bffc43 	ldbu	r2,-15(fp)
  8022ac:	10803fcc 	andi	r2,r2,255
  8022b0:	10801458 	cmpnei	r2,r2,81
  8022b4:	10003c1e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  8022b8:	e0bffc83 	ldbu	r2,-14(fp)
  8022bc:	10803fcc 	andi	r2,r2,255
  8022c0:	10801458 	cmpnei	r2,r2,81
  8022c4:	1000381e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  8022c8:	e0bffcc3 	ldbu	r2,-13(fp)
  8022cc:	10803fcc 	andi	r2,r2,255
  8022d0:	10801458 	cmpnei	r2,r2,81
  8022d4:	1000341e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  8022d8:	e0bffd03 	ldbu	r2,-12(fp)
  8022dc:	10803fcc 	andi	r2,r2,255
  8022e0:	10801498 	cmpnei	r2,r2,82
  8022e4:	1000301e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  8022e8:	e0bffd43 	ldbu	r2,-11(fp)
  8022ec:	10803fcc 	andi	r2,r2,255
  8022f0:	10801498 	cmpnei	r2,r2,82
  8022f4:	10002c1e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  8022f8:	e0bffd83 	ldbu	r2,-10(fp)
  8022fc:	10803fcc 	andi	r2,r2,255
  802300:	10801498 	cmpnei	r2,r2,82
  802304:	1000281e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  802308:	e0bffdc3 	ldbu	r2,-9(fp)
  80230c:	10803fcc 	andi	r2,r2,255
  802310:	10801498 	cmpnei	r2,r2,82
  802314:	1000241e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  802318:	e0bffe03 	ldbu	r2,-8(fp)
  80231c:	10803fcc 	andi	r2,r2,255
  802320:	10801658 	cmpnei	r2,r2,89
  802324:	1000201e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  802328:	e0bffe43 	ldbu	r2,-7(fp)
  80232c:	10803fcc 	andi	r2,r2,255
  802330:	10801658 	cmpnei	r2,r2,89
  802334:	10001c1e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  802338:	e0bffe83 	ldbu	r2,-6(fp)
  80233c:	10803fcc 	andi	r2,r2,255
  802340:	10801658 	cmpnei	r2,r2,89
  802344:	1000181e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
  802348:	e0bffec3 	ldbu	r2,-5(fp)
  80234c:	10803fcc 	andi	r2,r2,255
  802350:	10801658 	cmpnei	r2,r2,89
  802354:	1000141e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
  802358:	e0ffff17 	ldw	r3,-4(fp)
  80235c:	00800044 	movi	r2,1
  802360:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
  802364:	e0ffff17 	ldw	r3,-4(fp)
  802368:	00800104 	movi	r2,4
  80236c:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
  802370:	e0bfff17 	ldw	r2,-4(fp)
  802374:	10800a17 	ldw	r2,40(r2)
  802378:	10802804 	addi	r2,r2,160
  80237c:	10800037 	ldwio	r2,0(r2)
  802380:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
  802384:	e0bffa0b 	ldhu	r2,-24(fp)
  802388:	10800044 	addi	r2,r2,1
  80238c:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
  802390:	e0bffa0b 	ldhu	r2,-24(fp)
  802394:	1080010c 	andi	r2,r2,4
  802398:	1004c03a 	cmpne	r2,r2,zero
  80239c:	1000021e 	bne	r2,zero,8023a8 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
  8023a0:	00bffb44 	movi	r2,-19
  8023a4:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
  8023a8:	e0bff917 	ldw	r2,-28(fp)
}
  8023ac:	e037883a 	mov	sp,fp
  8023b0:	dfc00117 	ldw	ra,4(sp)
  8023b4:	df000017 	ldw	fp,0(sp)
  8023b8:	dec00204 	addi	sp,sp,8
  8023bc:	f800283a 	ret

008023c0 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
  8023c0:	defff904 	addi	sp,sp,-28
  8023c4:	dfc00615 	stw	ra,24(sp)
  8023c8:	df000515 	stw	fp,20(sp)
  8023cc:	dc000415 	stw	r16,16(sp)
  8023d0:	df000404 	addi	fp,sp,16
  8023d4:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
  8023d8:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
  8023dc:	e13fff17 	ldw	r4,-4(fp)
  8023e0:	01400544 	movi	r5,21
  8023e4:	08016180 	call	801618 <alt_read_16bit_query_entry>
  8023e8:	10ffffcc 	andi	r3,r2,65535
  8023ec:	e0bfff17 	ldw	r2,-4(fp)
  8023f0:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  8023f4:	e03ffd15 	stw	zero,-12(fp)
  8023f8:	00001006 	br	80243c <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
  8023fc:	e43ffd17 	ldw	r16,-12(fp)
  802400:	e0bfff17 	ldw	r2,-4(fp)
  802404:	11803417 	ldw	r6,208(r2)
  802408:	e0bfff17 	ldw	r2,-4(fp)
  80240c:	10c03217 	ldw	r3,200(r2)
  802410:	e0bffd17 	ldw	r2,-12(fp)
  802414:	188b883a 	add	r5,r3,r2
  802418:	e13fff17 	ldw	r4,-4(fp)
  80241c:	303ee83a 	callr	r6
  802420:	1007883a 	mov	r3,r2
  802424:	e0bffe04 	addi	r2,fp,-8
  802428:	1405883a 	add	r2,r2,r16
  80242c:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  802430:	e0bffd17 	ldw	r2,-12(fp)
  802434:	10800044 	addi	r2,r2,1
  802438:	e0bffd15 	stw	r2,-12(fp)
  80243c:	e0bffd17 	ldw	r2,-12(fp)
  802440:	108000d0 	cmplti	r2,r2,3
  802444:	103fed1e 	bne	r2,zero,8023fc <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
  802448:	e0bffe03 	ldbu	r2,-8(fp)
  80244c:	10803fcc 	andi	r2,r2,255
  802450:	10801418 	cmpnei	r2,r2,80
  802454:	1000081e 	bne	r2,zero,802478 <alt_check_primary_table+0xb8>
  802458:	e0bffe43 	ldbu	r2,-7(fp)
  80245c:	10803fcc 	andi	r2,r2,255
  802460:	10801498 	cmpnei	r2,r2,82
  802464:	1000041e 	bne	r2,zero,802478 <alt_check_primary_table+0xb8>
  802468:	e0bffe83 	ldbu	r2,-6(fp)
  80246c:	10803fcc 	andi	r2,r2,255
  802470:	10801260 	cmpeqi	r2,r2,73
  802474:	1000021e 	bne	r2,zero,802480 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
  802478:	00bffb44 	movi	r2,-19
  80247c:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
  802480:	e0bffc17 	ldw	r2,-16(fp)
}
  802484:	e037883a 	mov	sp,fp
  802488:	dfc00217 	ldw	ra,8(sp)
  80248c:	df000117 	ldw	fp,4(sp)
  802490:	dc000017 	ldw	r16,0(sp)
  802494:	dec00304 	addi	sp,sp,12
  802498:	f800283a 	ret

0080249c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  80249c:	defffa04 	addi	sp,sp,-24
  8024a0:	dfc00515 	stw	ra,20(sp)
  8024a4:	df000415 	stw	fp,16(sp)
  8024a8:	df000404 	addi	fp,sp,16
  8024ac:	e13ffd15 	stw	r4,-12(fp)
  8024b0:	e17ffe15 	stw	r5,-8(fp)
  8024b4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  8024b8:	e0bffd17 	ldw	r2,-12(fp)
  8024bc:	10800017 	ldw	r2,0(r2)
  8024c0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
  8024c4:	e0bffc17 	ldw	r2,-16(fp)
  8024c8:	11000a04 	addi	r4,r2,40
  8024cc:	e0bffd17 	ldw	r2,-12(fp)
  8024d0:	11c00217 	ldw	r7,8(r2)
  8024d4:	e17ffe17 	ldw	r5,-8(fp)
  8024d8:	e1bfff17 	ldw	r6,-4(fp)
  8024dc:	0802ae40 	call	802ae4 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
  8024e0:	e037883a 	mov	sp,fp
  8024e4:	dfc00117 	ldw	ra,4(sp)
  8024e8:	df000017 	ldw	fp,0(sp)
  8024ec:	dec00204 	addi	sp,sp,8
  8024f0:	f800283a 	ret

008024f4 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  8024f4:	defffa04 	addi	sp,sp,-24
  8024f8:	dfc00515 	stw	ra,20(sp)
  8024fc:	df000415 	stw	fp,16(sp)
  802500:	df000404 	addi	fp,sp,16
  802504:	e13ffd15 	stw	r4,-12(fp)
  802508:	e17ffe15 	stw	r5,-8(fp)
  80250c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802510:	e0bffd17 	ldw	r2,-12(fp)
  802514:	10800017 	ldw	r2,0(r2)
  802518:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
  80251c:	e0bffc17 	ldw	r2,-16(fp)
  802520:	11000a04 	addi	r4,r2,40
  802524:	e0bffd17 	ldw	r2,-12(fp)
  802528:	11c00217 	ldw	r7,8(r2)
  80252c:	e17ffe17 	ldw	r5,-8(fp)
  802530:	e1bfff17 	ldw	r6,-4(fp)
  802534:	0802d080 	call	802d08 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
  802538:	e037883a 	mov	sp,fp
  80253c:	dfc00117 	ldw	ra,4(sp)
  802540:	df000017 	ldw	fp,0(sp)
  802544:	dec00204 	addi	sp,sp,8
  802548:	f800283a 	ret

0080254c <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
  80254c:	defffc04 	addi	sp,sp,-16
  802550:	dfc00315 	stw	ra,12(sp)
  802554:	df000215 	stw	fp,8(sp)
  802558:	df000204 	addi	fp,sp,8
  80255c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
  802560:	e0bfff17 	ldw	r2,-4(fp)
  802564:	10800017 	ldw	r2,0(r2)
  802568:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
  80256c:	e0bffe17 	ldw	r2,-8(fp)
  802570:	11000a04 	addi	r4,r2,40
  802574:	e0bfff17 	ldw	r2,-4(fp)
  802578:	11400217 	ldw	r5,8(r2)
  80257c:	080297c0 	call	80297c <altera_avalon_jtag_uart_close>
}
  802580:	e037883a 	mov	sp,fp
  802584:	dfc00117 	ldw	ra,4(sp)
  802588:	df000017 	ldw	fp,0(sp)
  80258c:	dec00204 	addi	sp,sp,8
  802590:	f800283a 	ret

00802594 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
  802594:	defffa04 	addi	sp,sp,-24
  802598:	dfc00515 	stw	ra,20(sp)
  80259c:	df000415 	stw	fp,16(sp)
  8025a0:	df000404 	addi	fp,sp,16
  8025a4:	e13ffd15 	stw	r4,-12(fp)
  8025a8:	e17ffe15 	stw	r5,-8(fp)
  8025ac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
  8025b0:	e0bffd17 	ldw	r2,-12(fp)
  8025b4:	10800017 	ldw	r2,0(r2)
  8025b8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
  8025bc:	e0bffc17 	ldw	r2,-16(fp)
  8025c0:	11000a04 	addi	r4,r2,40
  8025c4:	e17ffe17 	ldw	r5,-8(fp)
  8025c8:	e1bfff17 	ldw	r6,-4(fp)
  8025cc:	08029f00 	call	8029f0 <altera_avalon_jtag_uart_ioctl>
}
  8025d0:	e037883a 	mov	sp,fp
  8025d4:	dfc00117 	ldw	ra,4(sp)
  8025d8:	df000017 	ldw	fp,0(sp)
  8025dc:	dec00204 	addi	sp,sp,8
  8025e0:	f800283a 	ret

008025e4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
  8025e4:	defffa04 	addi	sp,sp,-24
  8025e8:	dfc00515 	stw	ra,20(sp)
  8025ec:	df000415 	stw	fp,16(sp)
  8025f0:	df000404 	addi	fp,sp,16
  8025f4:	e13ffd15 	stw	r4,-12(fp)
  8025f8:	e17ffe15 	stw	r5,-8(fp)
  8025fc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  802600:	e0fffd17 	ldw	r3,-12(fp)
  802604:	00800044 	movi	r2,1
  802608:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
  80260c:	e0bffd17 	ldw	r2,-12(fp)
  802610:	10800017 	ldw	r2,0(r2)
  802614:	11000104 	addi	r4,r2,4
  802618:	e0bffd17 	ldw	r2,-12(fp)
  80261c:	10800817 	ldw	r2,32(r2)
  802620:	1007883a 	mov	r3,r2
  802624:	2005883a 	mov	r2,r4
  802628:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
  80262c:	e13ffe17 	ldw	r4,-8(fp)
  802630:	e17fff17 	ldw	r5,-4(fp)
  802634:	d8000015 	stw	zero,0(sp)
  802638:	01802034 	movhi	r6,128
  80263c:	3189a904 	addi	r6,r6,9892
  802640:	e1fffd17 	ldw	r7,-12(fp)
  802644:	08045500 	call	804550 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
  802648:	e0bffd17 	ldw	r2,-12(fp)
  80264c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
  802650:	e0bffd17 	ldw	r2,-12(fp)
  802654:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  802658:	00802074 	movhi	r2,129
  80265c:	10a49304 	addi	r2,r2,-28084
  802660:	10800017 	ldw	r2,0(r2)
  802664:	100b883a 	mov	r5,r2
  802668:	01802034 	movhi	r6,128
  80266c:	318a3304 	addi	r6,r6,10444
  802670:	e1fffd17 	ldw	r7,-12(fp)
  802674:	0803cfc0 	call	803cfc <alt_alarm_start>
  802678:	1004403a 	cmpge	r2,r2,zero
  80267c:	1000041e 	bne	r2,zero,802690 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
  802680:	e0fffd17 	ldw	r3,-12(fp)
  802684:	00a00034 	movhi	r2,32768
  802688:	10bfffc4 	addi	r2,r2,-1
  80268c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
  802690:	e037883a 	mov	sp,fp
  802694:	dfc00117 	ldw	ra,4(sp)
  802698:	df000017 	ldw	fp,0(sp)
  80269c:	dec00204 	addi	sp,sp,8
  8026a0:	f800283a 	ret

008026a4 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
  8026a4:	defff804 	addi	sp,sp,-32
  8026a8:	df000715 	stw	fp,28(sp)
  8026ac:	df000704 	addi	fp,sp,28
  8026b0:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
  8026b4:	e0bfff17 	ldw	r2,-4(fp)
  8026b8:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
  8026bc:	e0bffe17 	ldw	r2,-8(fp)
  8026c0:	10800017 	ldw	r2,0(r2)
  8026c4:	e0bffd15 	stw	r2,-12(fp)
  8026c8:	00000006 	br	8026cc <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  8026cc:	e0bffd17 	ldw	r2,-12(fp)
  8026d0:	10800104 	addi	r2,r2,4
  8026d4:	10800037 	ldwio	r2,0(r2)
  8026d8:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
  8026dc:	e0bffc17 	ldw	r2,-16(fp)
  8026e0:	1080c00c 	andi	r2,r2,768
  8026e4:	1005003a 	cmpeq	r2,r2,zero
  8026e8:	1000741e 	bne	r2,zero,8028bc <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
  8026ec:	e0bffc17 	ldw	r2,-16(fp)
  8026f0:	1080400c 	andi	r2,r2,256
  8026f4:	1005003a 	cmpeq	r2,r2,zero
  8026f8:	1000351e 	bne	r2,zero,8027d0 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
  8026fc:	00800074 	movhi	r2,1
  802700:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802704:	e0bffe17 	ldw	r2,-8(fp)
  802708:	10800a17 	ldw	r2,40(r2)
  80270c:	10800044 	addi	r2,r2,1
  802710:	1081ffcc 	andi	r2,r2,2047
  802714:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
  802718:	e0bffe17 	ldw	r2,-8(fp)
  80271c:	10c00b17 	ldw	r3,44(r2)
  802720:	e0bffa17 	ldw	r2,-24(fp)
  802724:	18801626 	beq	r3,r2,802780 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  802728:	e0bffd17 	ldw	r2,-12(fp)
  80272c:	10800037 	ldwio	r2,0(r2)
  802730:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
  802734:	e0bffb17 	ldw	r2,-20(fp)
  802738:	10a0000c 	andi	r2,r2,32768
  80273c:	1005003a 	cmpeq	r2,r2,zero
  802740:	10000f1e 	bne	r2,zero,802780 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  802744:	e0bffe17 	ldw	r2,-8(fp)
  802748:	10c00a17 	ldw	r3,40(r2)
  80274c:	e0bffb17 	ldw	r2,-20(fp)
  802750:	1009883a 	mov	r4,r2
  802754:	e0bffe17 	ldw	r2,-8(fp)
  802758:	1885883a 	add	r2,r3,r2
  80275c:	10800e04 	addi	r2,r2,56
  802760:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802764:	e0bffe17 	ldw	r2,-8(fp)
  802768:	10800a17 	ldw	r2,40(r2)
  80276c:	10800044 	addi	r2,r2,1
  802770:	10c1ffcc 	andi	r3,r2,2047
  802774:	e0bffe17 	ldw	r2,-8(fp)
  802778:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
  80277c:	003fe106 	br	802704 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
  802780:	e0bffb17 	ldw	r2,-20(fp)
  802784:	10bfffec 	andhi	r2,r2,65535
  802788:	1005003a 	cmpeq	r2,r2,zero
  80278c:	1000101e 	bne	r2,zero,8027d0 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  802790:	e0bffe17 	ldw	r2,-8(fp)
  802794:	10c00817 	ldw	r3,32(r2)
  802798:	00bfff84 	movi	r2,-2
  80279c:	1886703a 	and	r3,r3,r2
  8027a0:	e0bffe17 	ldw	r2,-8(fp)
  8027a4:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
  8027a8:	e0bffd17 	ldw	r2,-12(fp)
  8027ac:	11000104 	addi	r4,r2,4
  8027b0:	e0bffe17 	ldw	r2,-8(fp)
  8027b4:	10800817 	ldw	r2,32(r2)
  8027b8:	1007883a 	mov	r3,r2
  8027bc:	2005883a 	mov	r2,r4
  8027c0:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  8027c4:	e0bffd17 	ldw	r2,-12(fp)
  8027c8:	10800104 	addi	r2,r2,4
  8027cc:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
  8027d0:	e0bffc17 	ldw	r2,-16(fp)
  8027d4:	1080800c 	andi	r2,r2,512
  8027d8:	1005003a 	cmpeq	r2,r2,zero
  8027dc:	103fbb1e 	bne	r2,zero,8026cc <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
  8027e0:	e0bffc17 	ldw	r2,-16(fp)
  8027e4:	10bfffec 	andhi	r2,r2,65535
  8027e8:	1004d43a 	srli	r2,r2,16
  8027ec:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
  8027f0:	00001506 	br	802848 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
  8027f4:	e13ffd17 	ldw	r4,-12(fp)
  8027f8:	e0bffe17 	ldw	r2,-8(fp)
  8027fc:	10c00d17 	ldw	r3,52(r2)
  802800:	e0bffe17 	ldw	r2,-8(fp)
  802804:	1885883a 	add	r2,r3,r2
  802808:	10820e04 	addi	r2,r2,2104
  80280c:	10800003 	ldbu	r2,0(r2)
  802810:	10c03fcc 	andi	r3,r2,255
  802814:	18c0201c 	xori	r3,r3,128
  802818:	18ffe004 	addi	r3,r3,-128
  80281c:	2005883a 	mov	r2,r4
  802820:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802824:	e0bffe17 	ldw	r2,-8(fp)
  802828:	10800d17 	ldw	r2,52(r2)
  80282c:	10800044 	addi	r2,r2,1
  802830:	10c1ffcc 	andi	r3,r2,2047
  802834:	e0bffe17 	ldw	r2,-8(fp)
  802838:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
  80283c:	e0bff917 	ldw	r2,-28(fp)
  802840:	10bfffc4 	addi	r2,r2,-1
  802844:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
  802848:	e0bff917 	ldw	r2,-28(fp)
  80284c:	1005003a 	cmpeq	r2,r2,zero
  802850:	1000051e 	bne	r2,zero,802868 <altera_avalon_jtag_uart_irq+0x1c4>
  802854:	e0bffe17 	ldw	r2,-8(fp)
  802858:	10c00d17 	ldw	r3,52(r2)
  80285c:	e0bffe17 	ldw	r2,-8(fp)
  802860:	10800c17 	ldw	r2,48(r2)
  802864:	18bfe31e 	bne	r3,r2,8027f4 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
  802868:	e0bff917 	ldw	r2,-28(fp)
  80286c:	1005003a 	cmpeq	r2,r2,zero
  802870:	103f961e 	bne	r2,zero,8026cc <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  802874:	e0bffe17 	ldw	r2,-8(fp)
  802878:	10c00817 	ldw	r3,32(r2)
  80287c:	00bfff44 	movi	r2,-3
  802880:	1886703a 	and	r3,r3,r2
  802884:	e0bffe17 	ldw	r2,-8(fp)
  802888:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  80288c:	e0bffe17 	ldw	r2,-8(fp)
  802890:	10800017 	ldw	r2,0(r2)
  802894:	11000104 	addi	r4,r2,4
  802898:	e0bffe17 	ldw	r2,-8(fp)
  80289c:	10800817 	ldw	r2,32(r2)
  8028a0:	1007883a 	mov	r3,r2
  8028a4:	2005883a 	mov	r2,r4
  8028a8:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
  8028ac:	e0bffd17 	ldw	r2,-12(fp)
  8028b0:	10800104 	addi	r2,r2,4
  8028b4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
  8028b8:	003f8406 	br	8026cc <altera_avalon_jtag_uart_irq+0x28>
}
  8028bc:	e037883a 	mov	sp,fp
  8028c0:	df000017 	ldw	fp,0(sp)
  8028c4:	dec00104 	addi	sp,sp,4
  8028c8:	f800283a 	ret

008028cc <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
  8028cc:	defffc04 	addi	sp,sp,-16
  8028d0:	df000315 	stw	fp,12(sp)
  8028d4:	df000304 	addi	fp,sp,12
  8028d8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
  8028dc:	e0bfff17 	ldw	r2,-4(fp)
  8028e0:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
  8028e4:	e0bffe17 	ldw	r2,-8(fp)
  8028e8:	10800017 	ldw	r2,0(r2)
  8028ec:	10800104 	addi	r2,r2,4
  8028f0:	10800037 	ldwio	r2,0(r2)
  8028f4:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
  8028f8:	e0bffd17 	ldw	r2,-12(fp)
  8028fc:	1081000c 	andi	r2,r2,1024
  802900:	1005003a 	cmpeq	r2,r2,zero
  802904:	10000c1e 	bne	r2,zero,802938 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
  802908:	e0bffe17 	ldw	r2,-8(fp)
  80290c:	10800017 	ldw	r2,0(r2)
  802910:	11000104 	addi	r4,r2,4
  802914:	e0bffe17 	ldw	r2,-8(fp)
  802918:	10800817 	ldw	r2,32(r2)
  80291c:	10810014 	ori	r2,r2,1024
  802920:	1007883a 	mov	r3,r2
  802924:	2005883a 	mov	r2,r4
  802928:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
  80292c:	e0bffe17 	ldw	r2,-8(fp)
  802930:	10000915 	stw	zero,36(r2)
  802934:	00000a06 	br	802960 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
  802938:	e0bffe17 	ldw	r2,-8(fp)
  80293c:	10c00917 	ldw	r3,36(r2)
  802940:	00a00034 	movhi	r2,32768
  802944:	10bfff04 	addi	r2,r2,-4
  802948:	10c00536 	bltu	r2,r3,802960 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
  80294c:	e0bffe17 	ldw	r2,-8(fp)
  802950:	10800917 	ldw	r2,36(r2)
  802954:	10c00044 	addi	r3,r2,1
  802958:	e0bffe17 	ldw	r2,-8(fp)
  80295c:	10c00915 	stw	r3,36(r2)
  802960:	00802074 	movhi	r2,129
  802964:	10a49304 	addi	r2,r2,-28084
  802968:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
  80296c:	e037883a 	mov	sp,fp
  802970:	df000017 	ldw	fp,0(sp)
  802974:	dec00104 	addi	sp,sp,4
  802978:	f800283a 	ret

0080297c <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
  80297c:	defffc04 	addi	sp,sp,-16
  802980:	df000315 	stw	fp,12(sp)
  802984:	df000304 	addi	fp,sp,12
  802988:	e13ffd15 	stw	r4,-12(fp)
  80298c:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  802990:	00000706 	br	8029b0 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
  802994:	e0bffe17 	ldw	r2,-8(fp)
  802998:	1090000c 	andi	r2,r2,16384
  80299c:	1005003a 	cmpeq	r2,r2,zero
  8029a0:	1000031e 	bne	r2,zero,8029b0 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
  8029a4:	00bffd44 	movi	r2,-11
  8029a8:	e0bfff15 	stw	r2,-4(fp)
  8029ac:	00000b06 	br	8029dc <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
  8029b0:	e0bffd17 	ldw	r2,-12(fp)
  8029b4:	10c00d17 	ldw	r3,52(r2)
  8029b8:	e0bffd17 	ldw	r2,-12(fp)
  8029bc:	10800c17 	ldw	r2,48(r2)
  8029c0:	18800526 	beq	r3,r2,8029d8 <altera_avalon_jtag_uart_close+0x5c>
  8029c4:	e0bffd17 	ldw	r2,-12(fp)
  8029c8:	10c00917 	ldw	r3,36(r2)
  8029cc:	e0bffd17 	ldw	r2,-12(fp)
  8029d0:	10800117 	ldw	r2,4(r2)
  8029d4:	18bfef36 	bltu	r3,r2,802994 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  8029d8:	e03fff15 	stw	zero,-4(fp)
  8029dc:	e0bfff17 	ldw	r2,-4(fp)
}
  8029e0:	e037883a 	mov	sp,fp
  8029e4:	df000017 	ldw	fp,0(sp)
  8029e8:	dec00104 	addi	sp,sp,4
  8029ec:	f800283a 	ret

008029f0 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
  8029f0:	defff804 	addi	sp,sp,-32
  8029f4:	df000715 	stw	fp,28(sp)
  8029f8:	df000704 	addi	fp,sp,28
  8029fc:	e13ffb15 	stw	r4,-20(fp)
  802a00:	e17ffc15 	stw	r5,-16(fp)
  802a04:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
  802a08:	00bff9c4 	movi	r2,-25
  802a0c:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
  802a10:	e0bffc17 	ldw	r2,-16(fp)
  802a14:	e0bfff15 	stw	r2,-4(fp)
  802a18:	e0ffff17 	ldw	r3,-4(fp)
  802a1c:	189a8060 	cmpeqi	r2,r3,27137
  802a20:	1000041e 	bne	r2,zero,802a34 <altera_avalon_jtag_uart_ioctl+0x44>
  802a24:	e0ffff17 	ldw	r3,-4(fp)
  802a28:	189a80a0 	cmpeqi	r2,r3,27138
  802a2c:	10001b1e 	bne	r2,zero,802a9c <altera_avalon_jtag_uart_ioctl+0xac>
  802a30:	00002706 	br	802ad0 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
  802a34:	e0bffb17 	ldw	r2,-20(fp)
  802a38:	10c00117 	ldw	r3,4(r2)
  802a3c:	00a00034 	movhi	r2,32768
  802a40:	10bfffc4 	addi	r2,r2,-1
  802a44:	18802226 	beq	r3,r2,802ad0 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
  802a48:	e0bffd17 	ldw	r2,-12(fp)
  802a4c:	10800017 	ldw	r2,0(r2)
  802a50:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
  802a54:	e0bff917 	ldw	r2,-28(fp)
  802a58:	10800090 	cmplti	r2,r2,2
  802a5c:	1000071e 	bne	r2,zero,802a7c <altera_avalon_jtag_uart_ioctl+0x8c>
  802a60:	e0fff917 	ldw	r3,-28(fp)
  802a64:	00a00034 	movhi	r2,32768
  802a68:	10bfffc4 	addi	r2,r2,-1
  802a6c:	18800326 	beq	r3,r2,802a7c <altera_avalon_jtag_uart_ioctl+0x8c>
  802a70:	e0bff917 	ldw	r2,-28(fp)
  802a74:	e0bffe15 	stw	r2,-8(fp)
  802a78:	00000306 	br	802a88 <altera_avalon_jtag_uart_ioctl+0x98>
  802a7c:	00e00034 	movhi	r3,32768
  802a80:	18ffff84 	addi	r3,r3,-2
  802a84:	e0fffe15 	stw	r3,-8(fp)
  802a88:	e0bffb17 	ldw	r2,-20(fp)
  802a8c:	e0fffe17 	ldw	r3,-8(fp)
  802a90:	10c00115 	stw	r3,4(r2)
      rc = 0;
  802a94:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
  802a98:	00000d06 	br	802ad0 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
  802a9c:	e0bffb17 	ldw	r2,-20(fp)
  802aa0:	10c00117 	ldw	r3,4(r2)
  802aa4:	00a00034 	movhi	r2,32768
  802aa8:	10bfffc4 	addi	r2,r2,-1
  802aac:	18800826 	beq	r3,r2,802ad0 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
  802ab0:	e13ffd17 	ldw	r4,-12(fp)
  802ab4:	e0bffb17 	ldw	r2,-20(fp)
  802ab8:	10c00917 	ldw	r3,36(r2)
  802abc:	e0bffb17 	ldw	r2,-20(fp)
  802ac0:	10800117 	ldw	r2,4(r2)
  802ac4:	1885803a 	cmpltu	r2,r3,r2
  802ac8:	20800015 	stw	r2,0(r4)
      rc = 0;
  802acc:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
  802ad0:	e0bffa17 	ldw	r2,-24(fp)
}
  802ad4:	e037883a 	mov	sp,fp
  802ad8:	df000017 	ldw	fp,0(sp)
  802adc:	dec00104 	addi	sp,sp,4
  802ae0:	f800283a 	ret

00802ae4 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
  802ae4:	defff204 	addi	sp,sp,-56
  802ae8:	dfc00d15 	stw	ra,52(sp)
  802aec:	df000c15 	stw	fp,48(sp)
  802af0:	df000c04 	addi	fp,sp,48
  802af4:	e13ffb15 	stw	r4,-20(fp)
  802af8:	e17ffc15 	stw	r5,-16(fp)
  802afc:	e1bffd15 	stw	r6,-12(fp)
  802b00:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
  802b04:	e0bffc17 	ldw	r2,-16(fp)
  802b08:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  802b0c:	00004806 	br	802c30 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
  802b10:	e0bffb17 	ldw	r2,-20(fp)
  802b14:	10800a17 	ldw	r2,40(r2)
  802b18:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
  802b1c:	e0bffb17 	ldw	r2,-20(fp)
  802b20:	10800b17 	ldw	r2,44(r2)
  802b24:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
  802b28:	e0fff717 	ldw	r3,-36(fp)
  802b2c:	e0bff617 	ldw	r2,-40(fp)
  802b30:	18800536 	bltu	r3,r2,802b48 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
  802b34:	e0bff717 	ldw	r2,-36(fp)
  802b38:	e0fff617 	ldw	r3,-40(fp)
  802b3c:	10c5c83a 	sub	r2,r2,r3
  802b40:	e0bff815 	stw	r2,-32(fp)
  802b44:	00000406 	br	802b58 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
  802b48:	00820004 	movi	r2,2048
  802b4c:	e0fff617 	ldw	r3,-40(fp)
  802b50:	10c5c83a 	sub	r2,r2,r3
  802b54:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
  802b58:	e0bff817 	ldw	r2,-32(fp)
  802b5c:	1005003a 	cmpeq	r2,r2,zero
  802b60:	10001f1e 	bne	r2,zero,802be0 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
  802b64:	e0fffd17 	ldw	r3,-12(fp)
  802b68:	e0bff817 	ldw	r2,-32(fp)
  802b6c:	1880022e 	bgeu	r3,r2,802b78 <altera_avalon_jtag_uart_read+0x94>
        n = space;
  802b70:	e0bffd17 	ldw	r2,-12(fp)
  802b74:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
  802b78:	e0bffb17 	ldw	r2,-20(fp)
  802b7c:	10c00e04 	addi	r3,r2,56
  802b80:	e0bff617 	ldw	r2,-40(fp)
  802b84:	1887883a 	add	r3,r3,r2
  802b88:	e0bffa17 	ldw	r2,-24(fp)
  802b8c:	1009883a 	mov	r4,r2
  802b90:	180b883a 	mov	r5,r3
  802b94:	e1bff817 	ldw	r6,-32(fp)
  802b98:	0805a280 	call	805a28 <memcpy>
      ptr   += n;
  802b9c:	e0fff817 	ldw	r3,-32(fp)
  802ba0:	e0bffa17 	ldw	r2,-24(fp)
  802ba4:	10c5883a 	add	r2,r2,r3
  802ba8:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
  802bac:	e0fffd17 	ldw	r3,-12(fp)
  802bb0:	e0bff817 	ldw	r2,-32(fp)
  802bb4:	1885c83a 	sub	r2,r3,r2
  802bb8:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802bbc:	e0fff617 	ldw	r3,-40(fp)
  802bc0:	e0bff817 	ldw	r2,-32(fp)
  802bc4:	1885883a 	add	r2,r3,r2
  802bc8:	10c1ffcc 	andi	r3,r2,2047
  802bcc:	e0bffb17 	ldw	r2,-20(fp)
  802bd0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
  802bd4:	e0bffd17 	ldw	r2,-12(fp)
  802bd8:	10800048 	cmpgei	r2,r2,1
  802bdc:	103fcc1e 	bne	r2,zero,802b10 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
  802be0:	e0fffa17 	ldw	r3,-24(fp)
  802be4:	e0bffc17 	ldw	r2,-16(fp)
  802be8:	1880141e 	bne	r3,r2,802c3c <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
  802bec:	e0bffe17 	ldw	r2,-8(fp)
  802bf0:	1090000c 	andi	r2,r2,16384
  802bf4:	1004c03a 	cmpne	r2,r2,zero
  802bf8:	1000101e 	bne	r2,zero,802c3c <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
  802bfc:	e0bffb17 	ldw	r2,-20(fp)
  802c00:	10c00a17 	ldw	r3,40(r2)
  802c04:	e0bff717 	ldw	r2,-36(fp)
  802c08:	1880051e 	bne	r3,r2,802c20 <altera_avalon_jtag_uart_read+0x13c>
  802c0c:	e0bffb17 	ldw	r2,-20(fp)
  802c10:	10c00917 	ldw	r3,36(r2)
  802c14:	e0bffb17 	ldw	r2,-20(fp)
  802c18:	10800117 	ldw	r2,4(r2)
  802c1c:	18bff736 	bltu	r3,r2,802bfc <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
  802c20:	e0bffb17 	ldw	r2,-20(fp)
  802c24:	10c00a17 	ldw	r3,40(r2)
  802c28:	e0bff717 	ldw	r2,-36(fp)
  802c2c:	18800326 	beq	r3,r2,802c3c <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
  802c30:	e0bffd17 	ldw	r2,-12(fp)
  802c34:	10800048 	cmpgei	r2,r2,1
  802c38:	103fb51e 	bne	r2,zero,802b10 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
  802c3c:	e0fffa17 	ldw	r3,-24(fp)
  802c40:	e0bffc17 	ldw	r2,-16(fp)
  802c44:	18801926 	beq	r3,r2,802cac <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802c48:	0005303a 	rdctl	r2,status
  802c4c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802c50:	e0fff517 	ldw	r3,-44(fp)
  802c54:	00bfff84 	movi	r2,-2
  802c58:	1884703a 	and	r2,r3,r2
  802c5c:	1001703a 	wrctl	status,r2
  
  return context;
  802c60:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
  802c64:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
  802c68:	e0bffb17 	ldw	r2,-20(fp)
  802c6c:	10800817 	ldw	r2,32(r2)
  802c70:	10c00054 	ori	r3,r2,1
  802c74:	e0bffb17 	ldw	r2,-20(fp)
  802c78:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  802c7c:	e0bffb17 	ldw	r2,-20(fp)
  802c80:	10800017 	ldw	r2,0(r2)
  802c84:	11000104 	addi	r4,r2,4
  802c88:	e0bffb17 	ldw	r2,-20(fp)
  802c8c:	10800817 	ldw	r2,32(r2)
  802c90:	1007883a 	mov	r3,r2
  802c94:	2005883a 	mov	r2,r4
  802c98:	10c00035 	stwio	r3,0(r2)
  802c9c:	e0bff917 	ldw	r2,-28(fp)
  802ca0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802ca4:	e0bff417 	ldw	r2,-48(fp)
  802ca8:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
  802cac:	e0fffa17 	ldw	r3,-24(fp)
  802cb0:	e0bffc17 	ldw	r2,-16(fp)
  802cb4:	18800526 	beq	r3,r2,802ccc <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
  802cb8:	e0fffa17 	ldw	r3,-24(fp)
  802cbc:	e0bffc17 	ldw	r2,-16(fp)
  802cc0:	1887c83a 	sub	r3,r3,r2
  802cc4:	e0ffff15 	stw	r3,-4(fp)
  802cc8:	00000906 	br	802cf0 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
  802ccc:	e0bffe17 	ldw	r2,-8(fp)
  802cd0:	1090000c 	andi	r2,r2,16384
  802cd4:	1005003a 	cmpeq	r2,r2,zero
  802cd8:	1000031e 	bne	r2,zero,802ce8 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
  802cdc:	00bffd44 	movi	r2,-11
  802ce0:	e0bfff15 	stw	r2,-4(fp)
  802ce4:	00000206 	br	802cf0 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
  802ce8:	00bffec4 	movi	r2,-5
  802cec:	e0bfff15 	stw	r2,-4(fp)
  802cf0:	e0bfff17 	ldw	r2,-4(fp)
}
  802cf4:	e037883a 	mov	sp,fp
  802cf8:	dfc00117 	ldw	ra,4(sp)
  802cfc:	df000017 	ldw	fp,0(sp)
  802d00:	dec00204 	addi	sp,sp,8
  802d04:	f800283a 	ret

00802d08 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  802d08:	defff204 	addi	sp,sp,-56
  802d0c:	dfc00d15 	stw	ra,52(sp)
  802d10:	df000c15 	stw	fp,48(sp)
  802d14:	df000c04 	addi	fp,sp,48
  802d18:	e13ffb15 	stw	r4,-20(fp)
  802d1c:	e17ffc15 	stw	r5,-16(fp)
  802d20:	e1bffd15 	stw	r6,-12(fp)
  802d24:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
  802d28:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
  802d2c:	e0bffc17 	ldw	r2,-16(fp)
  802d30:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  802d34:	00003a06 	br	802e20 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
  802d38:	e0bffb17 	ldw	r2,-20(fp)
  802d3c:	10800c17 	ldw	r2,48(r2)
  802d40:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
  802d44:	e0bffb17 	ldw	r2,-20(fp)
  802d48:	10800d17 	ldw	r2,52(r2)
  802d4c:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
  802d50:	e0fffa17 	ldw	r3,-24(fp)
  802d54:	e0bff917 	ldw	r2,-28(fp)
  802d58:	1880062e 	bgeu	r3,r2,802d74 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
  802d5c:	e0fff917 	ldw	r3,-28(fp)
  802d60:	e0bffa17 	ldw	r2,-24(fp)
  802d64:	1885c83a 	sub	r2,r3,r2
  802d68:	10bfffc4 	addi	r2,r2,-1
  802d6c:	e0bff815 	stw	r2,-32(fp)
  802d70:	00000c06 	br	802da4 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
  802d74:	e0bff917 	ldw	r2,-28(fp)
  802d78:	1005003a 	cmpeq	r2,r2,zero
  802d7c:	1000051e 	bne	r2,zero,802d94 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
  802d80:	00820004 	movi	r2,2048
  802d84:	e0fffa17 	ldw	r3,-24(fp)
  802d88:	10c5c83a 	sub	r2,r2,r3
  802d8c:	e0bff815 	stw	r2,-32(fp)
  802d90:	00000406 	br	802da4 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
  802d94:	0081ffc4 	movi	r2,2047
  802d98:	e0fffa17 	ldw	r3,-24(fp)
  802d9c:	10c5c83a 	sub	r2,r2,r3
  802da0:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
  802da4:	e0bff817 	ldw	r2,-32(fp)
  802da8:	1005003a 	cmpeq	r2,r2,zero
  802dac:	10001f1e 	bne	r2,zero,802e2c <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
  802db0:	e0fffd17 	ldw	r3,-12(fp)
  802db4:	e0bff817 	ldw	r2,-32(fp)
  802db8:	1880022e 	bgeu	r3,r2,802dc4 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
  802dbc:	e0bffd17 	ldw	r2,-12(fp)
  802dc0:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
  802dc4:	e0bffb17 	ldw	r2,-20(fp)
  802dc8:	10c20e04 	addi	r3,r2,2104
  802dcc:	e0bffa17 	ldw	r2,-24(fp)
  802dd0:	1885883a 	add	r2,r3,r2
  802dd4:	e0fffc17 	ldw	r3,-16(fp)
  802dd8:	1009883a 	mov	r4,r2
  802ddc:	180b883a 	mov	r5,r3
  802de0:	e1bff817 	ldw	r6,-32(fp)
  802de4:	0805a280 	call	805a28 <memcpy>
      ptr   += n;
  802de8:	e0fff817 	ldw	r3,-32(fp)
  802dec:	e0bffc17 	ldw	r2,-16(fp)
  802df0:	10c5883a 	add	r2,r2,r3
  802df4:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
  802df8:	e0fffd17 	ldw	r3,-12(fp)
  802dfc:	e0bff817 	ldw	r2,-32(fp)
  802e00:	1885c83a 	sub	r2,r3,r2
  802e04:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
  802e08:	e0fffa17 	ldw	r3,-24(fp)
  802e0c:	e0bff817 	ldw	r2,-32(fp)
  802e10:	1885883a 	add	r2,r3,r2
  802e14:	10c1ffcc 	andi	r3,r2,2047
  802e18:	e0bffb17 	ldw	r2,-20(fp)
  802e1c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
  802e20:	e0bffd17 	ldw	r2,-12(fp)
  802e24:	10800048 	cmpgei	r2,r2,1
  802e28:	103fc31e 	bne	r2,zero,802d38 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802e2c:	0005303a 	rdctl	r2,status
  802e30:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802e34:	e0fff517 	ldw	r3,-44(fp)
  802e38:	00bfff84 	movi	r2,-2
  802e3c:	1884703a 	and	r2,r3,r2
  802e40:	1001703a 	wrctl	status,r2
  
  return context;
  802e44:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
  802e48:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
  802e4c:	e0bffb17 	ldw	r2,-20(fp)
  802e50:	10800817 	ldw	r2,32(r2)
  802e54:	10c00094 	ori	r3,r2,2
  802e58:	e0bffb17 	ldw	r2,-20(fp)
  802e5c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
  802e60:	e0bffb17 	ldw	r2,-20(fp)
  802e64:	10800017 	ldw	r2,0(r2)
  802e68:	11000104 	addi	r4,r2,4
  802e6c:	e0bffb17 	ldw	r2,-20(fp)
  802e70:	10800817 	ldw	r2,32(r2)
  802e74:	1007883a 	mov	r3,r2
  802e78:	2005883a 	mov	r2,r4
  802e7c:	10c00035 	stwio	r3,0(r2)
  802e80:	e0bff717 	ldw	r2,-36(fp)
  802e84:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802e88:	e0bff417 	ldw	r2,-48(fp)
  802e8c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
  802e90:	e0bffd17 	ldw	r2,-12(fp)
  802e94:	10800050 	cmplti	r2,r2,1
  802e98:	1000111e 	bne	r2,zero,802ee0 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
  802e9c:	e0bffe17 	ldw	r2,-8(fp)
  802ea0:	1090000c 	andi	r2,r2,16384
  802ea4:	1004c03a 	cmpne	r2,r2,zero
  802ea8:	1000101e 	bne	r2,zero,802eec <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
  802eac:	e0bffb17 	ldw	r2,-20(fp)
  802eb0:	10c00d17 	ldw	r3,52(r2)
  802eb4:	e0bff917 	ldw	r2,-28(fp)
  802eb8:	1880051e 	bne	r3,r2,802ed0 <altera_avalon_jtag_uart_write+0x1c8>
  802ebc:	e0bffb17 	ldw	r2,-20(fp)
  802ec0:	10c00917 	ldw	r3,36(r2)
  802ec4:	e0bffb17 	ldw	r2,-20(fp)
  802ec8:	10800117 	ldw	r2,4(r2)
  802ecc:	18bff736 	bltu	r3,r2,802eac <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
  802ed0:	e0bffb17 	ldw	r2,-20(fp)
  802ed4:	10c00d17 	ldw	r3,52(r2)
  802ed8:	e0bff917 	ldw	r2,-28(fp)
  802edc:	18800326 	beq	r3,r2,802eec <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
  802ee0:	e0bffd17 	ldw	r2,-12(fp)
  802ee4:	10800048 	cmpgei	r2,r2,1
  802ee8:	103fcd1e 	bne	r2,zero,802e20 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
  802eec:	e0fffc17 	ldw	r3,-16(fp)
  802ef0:	e0bff617 	ldw	r2,-40(fp)
  802ef4:	18800526 	beq	r3,r2,802f0c <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
  802ef8:	e0fffc17 	ldw	r3,-16(fp)
  802efc:	e0bff617 	ldw	r2,-40(fp)
  802f00:	1887c83a 	sub	r3,r3,r2
  802f04:	e0ffff15 	stw	r3,-4(fp)
  802f08:	00000906 	br	802f30 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
  802f0c:	e0bffe17 	ldw	r2,-8(fp)
  802f10:	1090000c 	andi	r2,r2,16384
  802f14:	1005003a 	cmpeq	r2,r2,zero
  802f18:	1000031e 	bne	r2,zero,802f28 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
  802f1c:	00bffd44 	movi	r2,-11
  802f20:	e0bfff15 	stw	r2,-4(fp)
  802f24:	00000206 	br	802f30 <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
  802f28:	00bffec4 	movi	r2,-5
  802f2c:	e0bfff15 	stw	r2,-4(fp)
  802f30:	e0bfff17 	ldw	r2,-4(fp)
}
  802f34:	e037883a 	mov	sp,fp
  802f38:	dfc00117 	ldw	ra,4(sp)
  802f3c:	df000017 	ldw	fp,0(sp)
  802f40:	dec00204 	addi	sp,sp,8
  802f44:	f800283a 	ret

00802f48 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
  802f48:	defffa04 	addi	sp,sp,-24
  802f4c:	dfc00515 	stw	ra,20(sp)
  802f50:	df000415 	stw	fp,16(sp)
  802f54:	df000404 	addi	fp,sp,16
  802f58:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
  802f5c:	e0bfff17 	ldw	r2,-4(fp)
  802f60:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
  802f64:	e0bfff17 	ldw	r2,-4(fp)
  802f68:	10800104 	addi	r2,r2,4
  802f6c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  802f70:	0005303a 	rdctl	r2,status
  802f74:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  802f78:	e0fffd17 	ldw	r3,-12(fp)
  802f7c:	00bfff84 	movi	r2,-2
  802f80:	1884703a 	and	r2,r3,r2
  802f84:	1001703a 	wrctl	status,r2
  
  return context;
  802f88:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  802f8c:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
  802f90:	0804d140 	call	804d14 <alt_tick>
  802f94:	e0bffe17 	ldw	r2,-8(fp)
  802f98:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  802f9c:	e0bffc17 	ldw	r2,-16(fp)
  802fa0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
  802fa4:	e037883a 	mov	sp,fp
  802fa8:	dfc00117 	ldw	ra,4(sp)
  802fac:	df000017 	ldw	fp,0(sp)
  802fb0:	dec00204 	addi	sp,sp,8
  802fb4:	f800283a 	ret

00802fb8 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
  802fb8:	defff804 	addi	sp,sp,-32
  802fbc:	dfc00715 	stw	ra,28(sp)
  802fc0:	df000615 	stw	fp,24(sp)
  802fc4:	df000604 	addi	fp,sp,24
  802fc8:	e13ffc15 	stw	r4,-16(fp)
  802fcc:	e17ffd15 	stw	r5,-12(fp)
  802fd0:	e1bffe15 	stw	r6,-8(fp)
  802fd4:	e1ffff15 	stw	r7,-4(fp)
  802fd8:	e0bfff17 	ldw	r2,-4(fp)
  802fdc:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
  802fe0:	00802074 	movhi	r2,129
  802fe4:	10a49304 	addi	r2,r2,-28084
  802fe8:	10800017 	ldw	r2,0(r2)
  802fec:	1004c03a 	cmpne	r2,r2,zero
  802ff0:	1000041e 	bne	r2,zero,803004 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
  802ff4:	00c02074 	movhi	r3,129
  802ff8:	18e49304 	addi	r3,r3,-28084
  802ffc:	e0bffb17 	ldw	r2,-20(fp)
  803000:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
  803004:	e0bffc17 	ldw	r2,-16(fp)
  803008:	10800104 	addi	r2,r2,4
  80300c:	1007883a 	mov	r3,r2
  803010:	008001c4 	movi	r2,7
  803014:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
  803018:	d8000015 	stw	zero,0(sp)
  80301c:	e13ffd17 	ldw	r4,-12(fp)
  803020:	e17ffe17 	ldw	r5,-8(fp)
  803024:	01802034 	movhi	r6,128
  803028:	318bd204 	addi	r6,r6,12104
  80302c:	e1fffc17 	ldw	r7,-16(fp)
  803030:	08045500 	call	804550 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
  803034:	e037883a 	mov	sp,fp
  803038:	dfc00117 	ldw	ra,4(sp)
  80303c:	df000017 	ldw	fp,0(sp)
  803040:	dec00204 	addi	sp,sp,8
  803044:	f800283a 	ret

00803048 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
  803048:	defffa04 	addi	sp,sp,-24
  80304c:	dfc00515 	stw	ra,20(sp)
  803050:	df000415 	stw	fp,16(sp)
  803054:	df000404 	addi	fp,sp,16
  803058:	e13ffd15 	stw	r4,-12(fp)
  80305c:	e17ffe15 	stw	r5,-8(fp)
  803060:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  803064:	e0bffd17 	ldw	r2,-12(fp)
  803068:	10800017 	ldw	r2,0(r2)
  80306c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
  803070:	e0bffc17 	ldw	r2,-16(fp)
  803074:	11000a04 	addi	r4,r2,40
  803078:	e0bffd17 	ldw	r2,-12(fp)
  80307c:	11c00217 	ldw	r7,8(r2)
  803080:	e17ffe17 	ldw	r5,-8(fp)
  803084:	e1bfff17 	ldw	r6,-4(fp)
  803088:	08035400 	call	803540 <altera_avalon_uart_read>
      fd->fd_flags);
}
  80308c:	e037883a 	mov	sp,fp
  803090:	dfc00117 	ldw	ra,4(sp)
  803094:	df000017 	ldw	fp,0(sp)
  803098:	dec00204 	addi	sp,sp,8
  80309c:	f800283a 	ret

008030a0 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
  8030a0:	defffa04 	addi	sp,sp,-24
  8030a4:	dfc00515 	stw	ra,20(sp)
  8030a8:	df000415 	stw	fp,16(sp)
  8030ac:	df000404 	addi	fp,sp,16
  8030b0:	e13ffd15 	stw	r4,-12(fp)
  8030b4:	e17ffe15 	stw	r5,-8(fp)
  8030b8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  8030bc:	e0bffd17 	ldw	r2,-12(fp)
  8030c0:	10800017 	ldw	r2,0(r2)
  8030c4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
  8030c8:	e0bffc17 	ldw	r2,-16(fp)
  8030cc:	11000a04 	addi	r4,r2,40
  8030d0:	e0bffd17 	ldw	r2,-12(fp)
  8030d4:	11c00217 	ldw	r7,8(r2)
  8030d8:	e17ffe17 	ldw	r5,-8(fp)
  8030dc:	e1bfff17 	ldw	r6,-4(fp)
  8030e0:	08037d00 	call	8037d0 <altera_avalon_uart_write>
      fd->fd_flags);
}
  8030e4:	e037883a 	mov	sp,fp
  8030e8:	dfc00117 	ldw	ra,4(sp)
  8030ec:	df000017 	ldw	fp,0(sp)
  8030f0:	dec00204 	addi	sp,sp,8
  8030f4:	f800283a 	ret

008030f8 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
  8030f8:	defffc04 	addi	sp,sp,-16
  8030fc:	dfc00315 	stw	ra,12(sp)
  803100:	df000215 	stw	fp,8(sp)
  803104:	df000204 	addi	fp,sp,8
  803108:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
  80310c:	e0bfff17 	ldw	r2,-4(fp)
  803110:	10800017 	ldw	r2,0(r2)
  803114:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
  803118:	e0bffe17 	ldw	r2,-8(fp)
  80311c:	11000a04 	addi	r4,r2,40
  803120:	e0bfff17 	ldw	r2,-4(fp)
  803124:	11400217 	ldw	r5,8(r2)
  803128:	08034e00 	call	8034e0 <altera_avalon_uart_close>
}
  80312c:	e037883a 	mov	sp,fp
  803130:	dfc00117 	ldw	ra,4(sp)
  803134:	df000017 	ldw	fp,0(sp)
  803138:	dec00204 	addi	sp,sp,8
  80313c:	f800283a 	ret

00803140 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
  803140:	defff704 	addi	sp,sp,-36
  803144:	dfc00815 	stw	ra,32(sp)
  803148:	df000715 	stw	fp,28(sp)
  80314c:	df000704 	addi	fp,sp,28
  803150:	e13ffc15 	stw	r4,-16(fp)
  803154:	e17ffd15 	stw	r5,-12(fp)
  803158:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
  80315c:	e0bffc17 	ldw	r2,-16(fp)
  803160:	10800017 	ldw	r2,0(r2)
  803164:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
  803168:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
  80316c:	1004c03a 	cmpne	r2,r2,zero
  803170:	1000061e 	bne	r2,zero,80318c <altera_avalon_uart_init+0x4c>
  803174:	0005883a 	mov	r2,zero
  803178:	1004c03a 	cmpne	r2,r2,zero
  80317c:	1000031e 	bne	r2,zero,80318c <altera_avalon_uart_init+0x4c>
  803180:	0005883a 	mov	r2,zero
  803184:	1005003a 	cmpeq	r2,r2,zero
  803188:	1000031e 	bne	r2,zero,803198 <altera_avalon_uart_init+0x58>
  80318c:	00800044 	movi	r2,1
  803190:	e0bfff15 	stw	r2,-4(fp)
  803194:	00000106 	br	80319c <altera_avalon_uart_init+0x5c>
  803198:	e03fff15 	stw	zero,-4(fp)
  80319c:	e0bfff17 	ldw	r2,-4(fp)
  8031a0:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  8031a4:	e0bffa17 	ldw	r2,-24(fp)
  8031a8:	1004c03a 	cmpne	r2,r2,zero
  8031ac:	1000111e 	bne	r2,zero,8031f4 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
  8031b0:	e0fffc17 	ldw	r3,-16(fp)
  8031b4:	00832004 	movi	r2,3200
  8031b8:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
  8031bc:	e0bffb17 	ldw	r2,-20(fp)
  8031c0:	11000304 	addi	r4,r2,12
  8031c4:	e0bffc17 	ldw	r2,-16(fp)
  8031c8:	10800117 	ldw	r2,4(r2)
  8031cc:	1007883a 	mov	r3,r2
  8031d0:	2005883a 	mov	r2,r4
  8031d4:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
  8031d8:	d8000015 	stw	zero,0(sp)
  8031dc:	e13ffd17 	ldw	r4,-12(fp)
  8031e0:	e17ffe17 	ldw	r5,-8(fp)
  8031e4:	01802034 	movhi	r6,128
  8031e8:	318c8204 	addi	r6,r6,12808
  8031ec:	e1fffc17 	ldw	r7,-16(fp)
  8031f0:	08045500 	call	804550 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
  8031f4:	e037883a 	mov	sp,fp
  8031f8:	dfc00117 	ldw	ra,4(sp)
  8031fc:	df000017 	ldw	fp,0(sp)
  803200:	dec00204 	addi	sp,sp,8
  803204:	f800283a 	ret

00803208 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
  803208:	defffa04 	addi	sp,sp,-24
  80320c:	dfc00515 	stw	ra,20(sp)
  803210:	df000415 	stw	fp,16(sp)
  803214:	df000404 	addi	fp,sp,16
  803218:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
  80321c:	e0bfff17 	ldw	r2,-4(fp)
  803220:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
  803224:	e0bffd17 	ldw	r2,-12(fp)
  803228:	10800017 	ldw	r2,0(r2)
  80322c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
  803230:	e0bffc17 	ldw	r2,-16(fp)
  803234:	10800204 	addi	r2,r2,8
  803238:	10800037 	ldwio	r2,0(r2)
  80323c:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
  803240:	e0bffc17 	ldw	r2,-16(fp)
  803244:	10800204 	addi	r2,r2,8
  803248:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
  80324c:	e0bffc17 	ldw	r2,-16(fp)
  803250:	10800204 	addi	r2,r2,8
  803254:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
  803258:	e0bffe17 	ldw	r2,-8(fp)
  80325c:	1080200c 	andi	r2,r2,128
  803260:	1005003a 	cmpeq	r2,r2,zero
  803264:	1000031e 	bne	r2,zero,803274 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
  803268:	e13ffd17 	ldw	r4,-12(fp)
  80326c:	e17ffe17 	ldw	r5,-8(fp)
  803270:	08032a40 	call	8032a4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
  803274:	e0bffe17 	ldw	r2,-8(fp)
  803278:	1081100c 	andi	r2,r2,1088
  80327c:	1005003a 	cmpeq	r2,r2,zero
  803280:	1000031e 	bne	r2,zero,803290 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
  803284:	e13ffd17 	ldw	r4,-12(fp)
  803288:	e17ffe17 	ldw	r5,-8(fp)
  80328c:	08033840 	call	803384 <altera_avalon_uart_txirq>
  }
  

}
  803290:	e037883a 	mov	sp,fp
  803294:	dfc00117 	ldw	ra,4(sp)
  803298:	df000017 	ldw	fp,0(sp)
  80329c:	dec00204 	addi	sp,sp,8
  8032a0:	f800283a 	ret

008032a4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  8032a4:	defffc04 	addi	sp,sp,-16
  8032a8:	df000315 	stw	fp,12(sp)
  8032ac:	df000304 	addi	fp,sp,12
  8032b0:	e13ffe15 	stw	r4,-8(fp)
  8032b4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
  8032b8:	e0bfff17 	ldw	r2,-4(fp)
  8032bc:	108000cc 	andi	r2,r2,3
  8032c0:	1004c03a 	cmpne	r2,r2,zero
  8032c4:	10002b1e 	bne	r2,zero,803374 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
  8032c8:	e0bffe17 	ldw	r2,-8(fp)
  8032cc:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  8032d0:	e0bffe17 	ldw	r2,-8(fp)
  8032d4:	10800317 	ldw	r2,12(r2)
  8032d8:	10800044 	addi	r2,r2,1
  8032dc:	10800fcc 	andi	r2,r2,63
  8032e0:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
  8032e4:	e0bffe17 	ldw	r2,-8(fp)
  8032e8:	11000317 	ldw	r4,12(r2)
  8032ec:	e0bffe17 	ldw	r2,-8(fp)
  8032f0:	10800017 	ldw	r2,0(r2)
  8032f4:	10800037 	ldwio	r2,0(r2)
  8032f8:	1007883a 	mov	r3,r2
  8032fc:	e0bffe17 	ldw	r2,-8(fp)
  803300:	2085883a 	add	r2,r4,r2
  803304:	10800704 	addi	r2,r2,28
  803308:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
  80330c:	e0fffe17 	ldw	r3,-8(fp)
  803310:	e0bffd17 	ldw	r2,-12(fp)
  803314:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  803318:	e0bffe17 	ldw	r2,-8(fp)
  80331c:	10800317 	ldw	r2,12(r2)
  803320:	10800044 	addi	r2,r2,1
  803324:	10800fcc 	andi	r2,r2,63
  803328:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
  80332c:	e0bffe17 	ldw	r2,-8(fp)
  803330:	10c00217 	ldw	r3,8(r2)
  803334:	e0bffd17 	ldw	r2,-12(fp)
  803338:	18800e1e 	bne	r3,r2,803374 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  80333c:	e0bffe17 	ldw	r2,-8(fp)
  803340:	10c00117 	ldw	r3,4(r2)
  803344:	00bfdfc4 	movi	r2,-129
  803348:	1886703a 	and	r3,r3,r2
  80334c:	e0bffe17 	ldw	r2,-8(fp)
  803350:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  803354:	e0bffe17 	ldw	r2,-8(fp)
  803358:	10800017 	ldw	r2,0(r2)
  80335c:	11000304 	addi	r4,r2,12
  803360:	e0bffe17 	ldw	r2,-8(fp)
  803364:	10800117 	ldw	r2,4(r2)
  803368:	1007883a 	mov	r3,r2
  80336c:	2005883a 	mov	r2,r4
  803370:	10c00035 	stwio	r3,0(r2)
  }   
}
  803374:	e037883a 	mov	sp,fp
  803378:	df000017 	ldw	fp,0(sp)
  80337c:	dec00104 	addi	sp,sp,4
  803380:	f800283a 	ret

00803384 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  803384:	defffd04 	addi	sp,sp,-12
  803388:	df000215 	stw	fp,8(sp)
  80338c:	df000204 	addi	fp,sp,8
  803390:	e13ffe15 	stw	r4,-8(fp)
  803394:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
  803398:	e0bffe17 	ldw	r2,-8(fp)
  80339c:	10c00417 	ldw	r3,16(r2)
  8033a0:	e0bffe17 	ldw	r2,-8(fp)
  8033a4:	10800517 	ldw	r2,20(r2)
  8033a8:	18803626 	beq	r3,r2,803484 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  8033ac:	e0bffe17 	ldw	r2,-8(fp)
  8033b0:	10800617 	ldw	r2,24(r2)
  8033b4:	1080008c 	andi	r2,r2,2
  8033b8:	1005003a 	cmpeq	r2,r2,zero
  8033bc:	1000041e 	bne	r2,zero,8033d0 <altera_avalon_uart_txirq+0x4c>
  8033c0:	e0bfff17 	ldw	r2,-4(fp)
  8033c4:	1082000c 	andi	r2,r2,2048
  8033c8:	1005003a 	cmpeq	r2,r2,zero
  8033cc:	10001e1e 	bne	r2,zero,803448 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
  8033d0:	e0bffe17 	ldw	r2,-8(fp)
  8033d4:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
  8033d8:	e0bffe17 	ldw	r2,-8(fp)
  8033dc:	10800017 	ldw	r2,0(r2)
  8033e0:	11000104 	addi	r4,r2,4
  8033e4:	e0bffe17 	ldw	r2,-8(fp)
  8033e8:	10c00417 	ldw	r3,16(r2)
  8033ec:	e0bffe17 	ldw	r2,-8(fp)
  8033f0:	1885883a 	add	r2,r3,r2
  8033f4:	10801704 	addi	r2,r2,92
  8033f8:	10800003 	ldbu	r2,0(r2)
  8033fc:	10c03fcc 	andi	r3,r2,255
  803400:	2005883a 	mov	r2,r4
  803404:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
  803408:	e0bffe17 	ldw	r2,-8(fp)
  80340c:	10800417 	ldw	r2,16(r2)
  803410:	10c00044 	addi	r3,r2,1
  803414:	e0bffe17 	ldw	r2,-8(fp)
  803418:	10c00415 	stw	r3,16(r2)
  80341c:	e0bffe17 	ldw	r2,-8(fp)
  803420:	10800417 	ldw	r2,16(r2)
  803424:	10c00fcc 	andi	r3,r2,63
  803428:	e0bffe17 	ldw	r2,-8(fp)
  80342c:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  803430:	e0bffe17 	ldw	r2,-8(fp)
  803434:	10800117 	ldw	r2,4(r2)
  803438:	10c01014 	ori	r3,r2,64
  80343c:	e0bffe17 	ldw	r2,-8(fp)
  803440:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
  803444:	00000f06 	br	803484 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
  803448:	e0bffe17 	ldw	r2,-8(fp)
  80344c:	10800017 	ldw	r2,0(r2)
  803450:	10800204 	addi	r2,r2,8
  803454:	10800037 	ldwio	r2,0(r2)
  803458:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
  80345c:	e0bfff17 	ldw	r2,-4(fp)
  803460:	1082000c 	andi	r2,r2,2048
  803464:	1004c03a 	cmpne	r2,r2,zero
  803468:	1000061e 	bne	r2,zero,803484 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
  80346c:	e0bffe17 	ldw	r2,-8(fp)
  803470:	10c00117 	ldw	r3,4(r2)
  803474:	00bfefc4 	movi	r2,-65
  803478:	1886703a 	and	r3,r3,r2
  80347c:	e0bffe17 	ldw	r2,-8(fp)
  803480:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  803484:	e0bffe17 	ldw	r2,-8(fp)
  803488:	10c00417 	ldw	r3,16(r2)
  80348c:	e0bffe17 	ldw	r2,-8(fp)
  803490:	10800517 	ldw	r2,20(r2)
  803494:	1880061e 	bne	r3,r2,8034b0 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  803498:	e0bffe17 	ldw	r2,-8(fp)
  80349c:	10c00117 	ldw	r3,4(r2)
  8034a0:	00beefc4 	movi	r2,-1089
  8034a4:	1886703a 	and	r3,r3,r2
  8034a8:	e0bffe17 	ldw	r2,-8(fp)
  8034ac:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  8034b0:	e0bffe17 	ldw	r2,-8(fp)
  8034b4:	10800017 	ldw	r2,0(r2)
  8034b8:	11000304 	addi	r4,r2,12
  8034bc:	e0bffe17 	ldw	r2,-8(fp)
  8034c0:	10800117 	ldw	r2,4(r2)
  8034c4:	1007883a 	mov	r3,r2
  8034c8:	2005883a 	mov	r2,r4
  8034cc:	10c00035 	stwio	r3,0(r2)
}
  8034d0:	e037883a 	mov	sp,fp
  8034d4:	df000017 	ldw	fp,0(sp)
  8034d8:	dec00104 	addi	sp,sp,4
  8034dc:	f800283a 	ret

008034e0 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  8034e0:	defffc04 	addi	sp,sp,-16
  8034e4:	df000315 	stw	fp,12(sp)
  8034e8:	df000304 	addi	fp,sp,12
  8034ec:	e13ffd15 	stw	r4,-12(fp)
  8034f0:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  8034f4:	00000706 	br	803514 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
  8034f8:	e0bffe17 	ldw	r2,-8(fp)
  8034fc:	1090000c 	andi	r2,r2,16384
  803500:	1005003a 	cmpeq	r2,r2,zero
  803504:	1000031e 	bne	r2,zero,803514 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
  803508:	00bffd44 	movi	r2,-11
  80350c:	e0bfff15 	stw	r2,-4(fp)
  803510:	00000606 	br	80352c <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
  803514:	e0bffd17 	ldw	r2,-12(fp)
  803518:	10c00417 	ldw	r3,16(r2)
  80351c:	e0bffd17 	ldw	r2,-12(fp)
  803520:	10800517 	ldw	r2,20(r2)
  803524:	18bff41e 	bne	r3,r2,8034f8 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
  803528:	e03fff15 	stw	zero,-4(fp)
  80352c:	e0bfff17 	ldw	r2,-4(fp)
}
  803530:	e037883a 	mov	sp,fp
  803534:	df000017 	ldw	fp,0(sp)
  803538:	dec00104 	addi	sp,sp,4
  80353c:	f800283a 	ret

00803540 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
  803540:	defff004 	addi	sp,sp,-64
  803544:	dfc00f15 	stw	ra,60(sp)
  803548:	df000e15 	stw	fp,56(sp)
  80354c:	df000e04 	addi	fp,sp,56
  803550:	e13ffb15 	stw	r4,-20(fp)
  803554:	e17ffc15 	stw	r5,-16(fp)
  803558:	e1bffd15 	stw	r6,-12(fp)
  80355c:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
  803560:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
  803564:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
  803568:	e0bffe17 	ldw	r2,-8(fp)
  80356c:	1090000c 	andi	r2,r2,16384
  803570:	1005003a 	cmpeq	r2,r2,zero
  803574:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
  803578:	e0bffb17 	ldw	r2,-20(fp)
  80357c:	10800217 	ldw	r2,8(r2)
  803580:	10800044 	addi	r2,r2,1
  803584:	10800fcc 	andi	r2,r2,63
  803588:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  80358c:	00001906 	br	8035f4 <altera_avalon_uart_read+0xb4>
    {
      count++;
  803590:	e0bff617 	ldw	r2,-40(fp)
  803594:	10800044 	addi	r2,r2,1
  803598:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
  80359c:	e0bffb17 	ldw	r2,-20(fp)
  8035a0:	10c00217 	ldw	r3,8(r2)
  8035a4:	e0bffb17 	ldw	r2,-20(fp)
  8035a8:	1885883a 	add	r2,r3,r2
  8035ac:	10800704 	addi	r2,r2,28
  8035b0:	10800003 	ldbu	r2,0(r2)
  8035b4:	1007883a 	mov	r3,r2
  8035b8:	e0bffc17 	ldw	r2,-16(fp)
  8035bc:	10c00005 	stb	r3,0(r2)
  8035c0:	e0bffc17 	ldw	r2,-16(fp)
  8035c4:	10800044 	addi	r2,r2,1
  8035c8:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
  8035cc:	e0bffb17 	ldw	r2,-20(fp)
  8035d0:	10800217 	ldw	r2,8(r2)
  8035d4:	10c00044 	addi	r3,r2,1
  8035d8:	e0bffb17 	ldw	r2,-20(fp)
  8035dc:	10c00215 	stw	r3,8(r2)
  8035e0:	e0bffb17 	ldw	r2,-20(fp)
  8035e4:	10800217 	ldw	r2,8(r2)
  8035e8:	10c00fcc 	andi	r3,r2,63
  8035ec:	e0bffb17 	ldw	r2,-20(fp)
  8035f0:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
  8035f4:	e0fff617 	ldw	r3,-40(fp)
  8035f8:	e0bffd17 	ldw	r2,-12(fp)
  8035fc:	1880050e 	bge	r3,r2,803614 <altera_avalon_uart_read+0xd4>
  803600:	e0bffb17 	ldw	r2,-20(fp)
  803604:	10c00217 	ldw	r3,8(r2)
  803608:	e0bffb17 	ldw	r2,-20(fp)
  80360c:	10800317 	ldw	r2,12(r2)
  803610:	18bfdf1e 	bne	r3,r2,803590 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
  803614:	e0bff617 	ldw	r2,-40(fp)
  803618:	1004c03a 	cmpne	r2,r2,zero
  80361c:	1000271e 	bne	r2,zero,8036bc <altera_avalon_uart_read+0x17c>
  803620:	e0bffb17 	ldw	r2,-20(fp)
  803624:	10c00217 	ldw	r3,8(r2)
  803628:	e0bffb17 	ldw	r2,-20(fp)
  80362c:	10800317 	ldw	r2,12(r2)
  803630:	1880221e 	bne	r3,r2,8036bc <altera_avalon_uart_read+0x17c>
    {
      if (!block)
  803634:	e0bff917 	ldw	r2,-28(fp)
  803638:	1004c03a 	cmpne	r2,r2,zero
  80363c:	1000061e 	bne	r2,zero,803658 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
  803640:	08037700 	call	803770 <alt_get_errno>
  803644:	00c002c4 	movi	r3,11
  803648:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
  80364c:	00800044 	movi	r2,1
  803650:	e0bff705 	stb	r2,-36(fp)
        break;
  803654:	00001f06 	br	8036d4 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803658:	0005303a 	rdctl	r2,status
  80365c:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803660:	e0fff517 	ldw	r3,-44(fp)
  803664:	00bfff84 	movi	r2,-2
  803668:	1884703a 	and	r2,r3,r2
  80366c:	1001703a 	wrctl	status,r2
  
  return context;
  803670:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
  803674:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  803678:	e0bffb17 	ldw	r2,-20(fp)
  80367c:	10800117 	ldw	r2,4(r2)
  803680:	10c02014 	ori	r3,r2,128
  803684:	e0bffb17 	ldw	r2,-20(fp)
  803688:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  80368c:	e0bffb17 	ldw	r2,-20(fp)
  803690:	10800017 	ldw	r2,0(r2)
  803694:	11000304 	addi	r4,r2,12
  803698:	e0bffb17 	ldw	r2,-20(fp)
  80369c:	10800117 	ldw	r2,4(r2)
  8036a0:	1007883a 	mov	r3,r2
  8036a4:	2005883a 	mov	r2,r4
  8036a8:	10c00035 	stwio	r3,0(r2)
  8036ac:	e0bffa17 	ldw	r2,-24(fp)
  8036b0:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8036b4:	e0bff417 	ldw	r2,-48(fp)
  8036b8:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
  8036bc:	e0bff617 	ldw	r2,-40(fp)
  8036c0:	1004c03a 	cmpne	r2,r2,zero
  8036c4:	1000031e 	bne	r2,zero,8036d4 <altera_avalon_uart_read+0x194>
  8036c8:	e0bffd17 	ldw	r2,-12(fp)
  8036cc:	1004c03a 	cmpne	r2,r2,zero
  8036d0:	103fc81e 	bne	r2,zero,8035f4 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8036d4:	0005303a 	rdctl	r2,status
  8036d8:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8036dc:	e0fff317 	ldw	r3,-52(fp)
  8036e0:	00bfff84 	movi	r2,-2
  8036e4:	1884703a 	and	r2,r3,r2
  8036e8:	1001703a 	wrctl	status,r2
  
  return context;
  8036ec:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  8036f0:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
  8036f4:	e0bffb17 	ldw	r2,-20(fp)
  8036f8:	10800117 	ldw	r2,4(r2)
  8036fc:	10c02014 	ori	r3,r2,128
  803700:	e0bffb17 	ldw	r2,-20(fp)
  803704:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  803708:	e0bffb17 	ldw	r2,-20(fp)
  80370c:	10800017 	ldw	r2,0(r2)
  803710:	11000304 	addi	r4,r2,12
  803714:	e0bffb17 	ldw	r2,-20(fp)
  803718:	10800117 	ldw	r2,4(r2)
  80371c:	1007883a 	mov	r3,r2
  803720:	2005883a 	mov	r2,r4
  803724:	10c00035 	stwio	r3,0(r2)
  803728:	e0bffa17 	ldw	r2,-24(fp)
  80372c:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803730:	e0bff217 	ldw	r2,-56(fp)
  803734:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
  803738:	e0bff703 	ldbu	r2,-36(fp)
  80373c:	1005003a 	cmpeq	r2,r2,zero
  803740:	1000031e 	bne	r2,zero,803750 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
  803744:	00bffd04 	movi	r2,-12
  803748:	e0bfff15 	stw	r2,-4(fp)
  80374c:	00000206 	br	803758 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
  803750:	e0bff617 	ldw	r2,-40(fp)
  803754:	e0bfff15 	stw	r2,-4(fp)
  803758:	e0bfff17 	ldw	r2,-4(fp)
  }
}
  80375c:	e037883a 	mov	sp,fp
  803760:	dfc00117 	ldw	ra,4(sp)
  803764:	df000017 	ldw	fp,0(sp)
  803768:	dec00204 	addi	sp,sp,8
  80376c:	f800283a 	ret

00803770 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803770:	defffd04 	addi	sp,sp,-12
  803774:	dfc00215 	stw	ra,8(sp)
  803778:	df000115 	stw	fp,4(sp)
  80377c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  803780:	00802034 	movhi	r2,128
  803784:	109e6a04 	addi	r2,r2,31144
  803788:	10800017 	ldw	r2,0(r2)
  80378c:	1005003a 	cmpeq	r2,r2,zero
  803790:	1000061e 	bne	r2,zero,8037ac <alt_get_errno+0x3c>
  803794:	00802034 	movhi	r2,128
  803798:	109e6a04 	addi	r2,r2,31144
  80379c:	10800017 	ldw	r2,0(r2)
  8037a0:	103ee83a 	callr	r2
  8037a4:	e0bfff15 	stw	r2,-4(fp)
  8037a8:	00000306 	br	8037b8 <alt_get_errno+0x48>
  8037ac:	00802074 	movhi	r2,129
  8037b0:	10a49504 	addi	r2,r2,-28076
  8037b4:	e0bfff15 	stw	r2,-4(fp)
  8037b8:	e0bfff17 	ldw	r2,-4(fp)
}
  8037bc:	e037883a 	mov	sp,fp
  8037c0:	dfc00117 	ldw	ra,4(sp)
  8037c4:	df000017 	ldw	fp,0(sp)
  8037c8:	dec00204 	addi	sp,sp,8
  8037cc:	f800283a 	ret

008037d0 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
  8037d0:	defff204 	addi	sp,sp,-56
  8037d4:	dfc00d15 	stw	ra,52(sp)
  8037d8:	df000c15 	stw	fp,48(sp)
  8037dc:	df000c04 	addi	fp,sp,48
  8037e0:	e13ffc15 	stw	r4,-16(fp)
  8037e4:	e17ffd15 	stw	r5,-12(fp)
  8037e8:	e1bffe15 	stw	r6,-8(fp)
  8037ec:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
  8037f0:	e0bffe17 	ldw	r2,-8(fp)
  8037f4:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
  8037f8:	e0bfff17 	ldw	r2,-4(fp)
  8037fc:	1090000c 	andi	r2,r2,16384
  803800:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  803804:	00004006 	br	803908 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
  803808:	e0bffc17 	ldw	r2,-16(fp)
  80380c:	10800517 	ldw	r2,20(r2)
  803810:	10800044 	addi	r2,r2,1
  803814:	10800fcc 	andi	r2,r2,63
  803818:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
  80381c:	e0bffc17 	ldw	r2,-16(fp)
  803820:	10c00417 	ldw	r3,16(r2)
  803824:	e0bff917 	ldw	r2,-28(fp)
  803828:	1880251e 	bne	r3,r2,8038c0 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
  80382c:	e0bffa17 	ldw	r2,-24(fp)
  803830:	1005003a 	cmpeq	r2,r2,zero
  803834:	1000051e 	bne	r2,zero,80384c <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
  803838:	08039980 	call	803998 <alt_get_errno>
  80383c:	1007883a 	mov	r3,r2
  803840:	008002c4 	movi	r2,11
  803844:	18800015 	stw	r2,0(r3)
        break;
  803848:	00003206 	br	803914 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80384c:	0005303a 	rdctl	r2,status
  803850:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803854:	e0fff717 	ldw	r3,-36(fp)
  803858:	00bfff84 	movi	r2,-2
  80385c:	1884703a 	and	r2,r3,r2
  803860:	1001703a 	wrctl	status,r2
  
  return context;
  803864:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
  803868:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  80386c:	e0bffc17 	ldw	r2,-16(fp)
  803870:	10800117 	ldw	r2,4(r2)
  803874:	10c11014 	ori	r3,r2,1088
  803878:	e0bffc17 	ldw	r2,-16(fp)
  80387c:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  803880:	e0bffc17 	ldw	r2,-16(fp)
  803884:	10800017 	ldw	r2,0(r2)
  803888:	11000304 	addi	r4,r2,12
  80388c:	e0bffc17 	ldw	r2,-16(fp)
  803890:	10800117 	ldw	r2,4(r2)
  803894:	1007883a 	mov	r3,r2
  803898:	2005883a 	mov	r2,r4
  80389c:	10c00035 	stwio	r3,0(r2)
  8038a0:	e0bffb17 	ldw	r2,-20(fp)
  8038a4:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8038a8:	e0bff617 	ldw	r2,-40(fp)
  8038ac:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
  8038b0:	e0bffc17 	ldw	r2,-16(fp)
  8038b4:	10c00417 	ldw	r3,16(r2)
  8038b8:	e0bff917 	ldw	r2,-28(fp)
  8038bc:	18bffc26 	beq	r3,r2,8038b0 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
  8038c0:	e0bff817 	ldw	r2,-32(fp)
  8038c4:	10bfffc4 	addi	r2,r2,-1
  8038c8:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
  8038cc:	e0bffc17 	ldw	r2,-16(fp)
  8038d0:	10c00517 	ldw	r3,20(r2)
  8038d4:	e0bffd17 	ldw	r2,-12(fp)
  8038d8:	10800003 	ldbu	r2,0(r2)
  8038dc:	1009883a 	mov	r4,r2
  8038e0:	e0bffc17 	ldw	r2,-16(fp)
  8038e4:	1885883a 	add	r2,r3,r2
  8038e8:	10801704 	addi	r2,r2,92
  8038ec:	11000005 	stb	r4,0(r2)
  8038f0:	e0bffd17 	ldw	r2,-12(fp)
  8038f4:	10800044 	addi	r2,r2,1
  8038f8:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
  8038fc:	e0fffc17 	ldw	r3,-16(fp)
  803900:	e0bff917 	ldw	r2,-28(fp)
  803904:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
  803908:	e0bff817 	ldw	r2,-32(fp)
  80390c:	1004c03a 	cmpne	r2,r2,zero
  803910:	103fbd1e 	bne	r2,zero,803808 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803914:	0005303a 	rdctl	r2,status
  803918:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  80391c:	e0fff517 	ldw	r3,-44(fp)
  803920:	00bfff84 	movi	r2,-2
  803924:	1884703a 	and	r2,r3,r2
  803928:	1001703a 	wrctl	status,r2
  
  return context;
  80392c:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  803930:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
  803934:	e0bffc17 	ldw	r2,-16(fp)
  803938:	10800117 	ldw	r2,4(r2)
  80393c:	10c11014 	ori	r3,r2,1088
  803940:	e0bffc17 	ldw	r2,-16(fp)
  803944:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
  803948:	e0bffc17 	ldw	r2,-16(fp)
  80394c:	10800017 	ldw	r2,0(r2)
  803950:	11000304 	addi	r4,r2,12
  803954:	e0bffc17 	ldw	r2,-16(fp)
  803958:	10800117 	ldw	r2,4(r2)
  80395c:	1007883a 	mov	r3,r2
  803960:	2005883a 	mov	r2,r4
  803964:	10c00035 	stwio	r3,0(r2)
  803968:	e0bffb17 	ldw	r2,-20(fp)
  80396c:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803970:	e0bff417 	ldw	r2,-48(fp)
  803974:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
  803978:	e0fffe17 	ldw	r3,-8(fp)
  80397c:	e0bff817 	ldw	r2,-32(fp)
  803980:	1885c83a 	sub	r2,r3,r2
}
  803984:	e037883a 	mov	sp,fp
  803988:	dfc00117 	ldw	ra,4(sp)
  80398c:	df000017 	ldw	fp,0(sp)
  803990:	dec00204 	addi	sp,sp,8
  803994:	f800283a 	ret

00803998 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  803998:	defffd04 	addi	sp,sp,-12
  80399c:	dfc00215 	stw	ra,8(sp)
  8039a0:	df000115 	stw	fp,4(sp)
  8039a4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  8039a8:	00802034 	movhi	r2,128
  8039ac:	109e6a04 	addi	r2,r2,31144
  8039b0:	10800017 	ldw	r2,0(r2)
  8039b4:	1005003a 	cmpeq	r2,r2,zero
  8039b8:	1000061e 	bne	r2,zero,8039d4 <alt_get_errno+0x3c>
  8039bc:	00802034 	movhi	r2,128
  8039c0:	109e6a04 	addi	r2,r2,31144
  8039c4:	10800017 	ldw	r2,0(r2)
  8039c8:	103ee83a 	callr	r2
  8039cc:	e0bfff15 	stw	r2,-4(fp)
  8039d0:	00000306 	br	8039e0 <alt_get_errno+0x48>
  8039d4:	00802074 	movhi	r2,129
  8039d8:	10a49504 	addi	r2,r2,-28076
  8039dc:	e0bfff15 	stw	r2,-4(fp)
  8039e0:	e0bfff17 	ldw	r2,-4(fp)
}
  8039e4:	e037883a 	mov	sp,fp
  8039e8:	dfc00117 	ldw	ra,4(sp)
  8039ec:	df000017 	ldw	fp,0(sp)
  8039f0:	dec00204 	addi	sp,sp,8
  8039f4:	f800283a 	ret

008039f8 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
  8039f8:	defffc04 	addi	sp,sp,-16
  8039fc:	dfc00315 	stw	ra,12(sp)
  803a00:	df000215 	stw	fp,8(sp)
  803a04:	df000204 	addi	fp,sp,8
  803a08:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
  803a0c:	e0bfff17 	ldw	r2,-4(fp)
  803a10:	10800217 	ldw	r2,8(r2)
  803a14:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
  803a18:	00000c06 	br	803a4c <alt_up_char_buffer_init+0x54>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
  803a1c:	e13ffe17 	ldw	r4,-8(fp)
  803a20:	01402034 	movhi	r5,128
  803a24:	29584a04 	addi	r5,r5,24872
  803a28:	0805ac80 	call	805ac8 <strcmp>
  803a2c:	1004c03a 	cmpne	r2,r2,zero
  803a30:	1000031e 	bne	r2,zero,803a40 <alt_up_char_buffer_init+0x48>
			(*name) = '\0';
  803a34:	e0bffe17 	ldw	r2,-8(fp)
  803a38:	10000005 	stb	zero,0(r2)
			break;
  803a3c:	00000a06 	br	803a68 <alt_up_char_buffer_init+0x70>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
  803a40:	e0bffe17 	ldw	r2,-8(fp)
  803a44:	10800044 	addi	r2,r2,1
  803a48:	e0bffe15 	stw	r2,-8(fp)
  803a4c:	e0bffe17 	ldw	r2,-8(fp)
  803a50:	10800003 	ldbu	r2,0(r2)
  803a54:	10803fcc 	andi	r2,r2,255
  803a58:	1080201c 	xori	r2,r2,128
  803a5c:	10bfe004 	addi	r2,r2,-128
  803a60:	1004c03a 	cmpne	r2,r2,zero
  803a64:	103fed1e 	bne	r2,zero,803a1c <alt_up_char_buffer_init+0x24>
			break;
		}
	}
	
	return;
}
  803a68:	e037883a 	mov	sp,fp
  803a6c:	dfc00117 	ldw	ra,4(sp)
  803a70:	df000017 	ldw	fp,0(sp)
  803a74:	dec00204 	addi	sp,sp,8
  803a78:	f800283a 	ret

00803a7c <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
  803a7c:	defffc04 	addi	sp,sp,-16
  803a80:	dfc00315 	stw	ra,12(sp)
  803a84:	df000215 	stw	fp,8(sp)
  803a88:	df000204 	addi	fp,sp,8
  803a8c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
  803a90:	e13fff17 	ldw	r4,-4(fp)
  803a94:	01402034 	movhi	r5,128
  803a98:	295e6704 	addi	r5,r5,31132
  803a9c:	08043bc0 	call	8043bc <alt_find_dev>
  803aa0:	e0bffe15 	stw	r2,-8(fp)

  return dev;
  803aa4:	e0bffe17 	ldw	r2,-8(fp)
}
  803aa8:	e037883a 	mov	sp,fp
  803aac:	dfc00117 	ldw	ra,4(sp)
  803ab0:	df000017 	ldw	fp,0(sp)
  803ab4:	dec00204 	addi	sp,sp,8
  803ab8:	f800283a 	ret

00803abc <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
  803abc:	defff904 	addi	sp,sp,-28
  803ac0:	df000615 	stw	fp,24(sp)
  803ac4:	df000604 	addi	fp,sp,24
  803ac8:	e13ffb15 	stw	r4,-20(fp)
  803acc:	e1bffd15 	stw	r6,-12(fp)
  803ad0:	e1fffe15 	stw	r7,-8(fp)
  803ad4:	e17ffc05 	stb	r5,-16(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
  803ad8:	e0bffb17 	ldw	r2,-20(fp)
  803adc:	10c00c17 	ldw	r3,48(r2)
  803ae0:	e0bffd17 	ldw	r2,-12(fp)
  803ae4:	10c0042e 	bgeu	r2,r3,803af8 <alt_up_char_buffer_draw+0x3c>
  803ae8:	e0bffb17 	ldw	r2,-20(fp)
  803aec:	10c00d17 	ldw	r3,52(r2)
  803af0:	e0bffe17 	ldw	r2,-8(fp)
  803af4:	10c00336 	bltu	r2,r3,803b04 <alt_up_char_buffer_draw+0x48>
		return -1;
  803af8:	00bfffc4 	movi	r2,-1
  803afc:	e0bfff15 	stw	r2,-4(fp)
  803b00:	00001d06 	br	803b78 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
  803b04:	e03ffa15 	stw	zero,-24(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
  803b08:	e0bffb17 	ldw	r2,-20(fp)
  803b0c:	10c00f17 	ldw	r3,60(r2)
  803b10:	e0bffd17 	ldw	r2,-12(fp)
  803b14:	1886703a 	and	r3,r3,r2
  803b18:	e0bffb17 	ldw	r2,-20(fp)
  803b1c:	10800e17 	ldw	r2,56(r2)
  803b20:	1886983a 	sll	r3,r3,r2
  803b24:	e0bffa17 	ldw	r2,-24(fp)
  803b28:	10c4b03a 	or	r2,r2,r3
  803b2c:	e0bffa15 	stw	r2,-24(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
  803b30:	e0bffb17 	ldw	r2,-20(fp)
  803b34:	10c01117 	ldw	r3,68(r2)
  803b38:	e0bffe17 	ldw	r2,-8(fp)
  803b3c:	1886703a 	and	r3,r3,r2
  803b40:	e0bffb17 	ldw	r2,-20(fp)
  803b44:	10801017 	ldw	r2,64(r2)
  803b48:	1886983a 	sll	r3,r3,r2
  803b4c:	e0bffa17 	ldw	r2,-24(fp)
  803b50:	10c4b03a 	or	r2,r2,r3
  803b54:	e0bffa15 	stw	r2,-24(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
  803b58:	e0bffb17 	ldw	r2,-20(fp)
  803b5c:	10800b17 	ldw	r2,44(r2)
  803b60:	1007883a 	mov	r3,r2
  803b64:	e0bffa17 	ldw	r2,-24(fp)
  803b68:	1885883a 	add	r2,r3,r2
  803b6c:	e0fffc03 	ldbu	r3,-16(fp)
  803b70:	10c00025 	stbio	r3,0(r2)

	return 0;
  803b74:	e03fff15 	stw	zero,-4(fp)
  803b78:	e0bfff17 	ldw	r2,-4(fp)
}
  803b7c:	e037883a 	mov	sp,fp
  803b80:	df000017 	ldw	fp,0(sp)
  803b84:	dec00104 	addi	sp,sp,4
  803b88:	f800283a 	ret

00803b8c <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
  803b8c:	defff904 	addi	sp,sp,-28
  803b90:	df000615 	stw	fp,24(sp)
  803b94:	df000604 	addi	fp,sp,24
  803b98:	e13ffb15 	stw	r4,-20(fp)
  803b9c:	e17ffc15 	stw	r5,-16(fp)
  803ba0:	e1bffd15 	stw	r6,-12(fp)
  803ba4:	e1fffe15 	stw	r7,-8(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
  803ba8:	e0bffb17 	ldw	r2,-20(fp)
  803bac:	10c00c17 	ldw	r3,48(r2)
  803bb0:	e0bffd17 	ldw	r2,-12(fp)
  803bb4:	10c0042e 	bgeu	r2,r3,803bc8 <alt_up_char_buffer_string+0x3c>
  803bb8:	e0bffb17 	ldw	r2,-20(fp)
  803bbc:	10c00d17 	ldw	r3,52(r2)
  803bc0:	e0bffe17 	ldw	r2,-8(fp)
  803bc4:	10c00336 	bltu	r2,r3,803bd4 <alt_up_char_buffer_string+0x48>
		return -1;
  803bc8:	00bfffc4 	movi	r2,-1
  803bcc:	e0bfff15 	stw	r2,-4(fp)
  803bd0:	00002e06 	br	803c8c <alt_up_char_buffer_string+0x100>
	
	unsigned int offset = 0;
  803bd4:	e03ffa15 	stw	zero,-24(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
  803bd8:	e0bffb17 	ldw	r2,-20(fp)
  803bdc:	10801017 	ldw	r2,64(r2)
  803be0:	1007883a 	mov	r3,r2
  803be4:	e0bffe17 	ldw	r2,-8(fp)
  803be8:	10c6983a 	sll	r3,r2,r3
  803bec:	e0bffd17 	ldw	r2,-12(fp)
  803bf0:	1885883a 	add	r2,r3,r2
  803bf4:	e0bffa15 	stw	r2,-24(fp)

	while ( *ptr )
  803bf8:	00001c06 	br	803c6c <alt_up_char_buffer_string+0xe0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
  803bfc:	e0bffb17 	ldw	r2,-20(fp)
  803c00:	10800b17 	ldw	r2,44(r2)
  803c04:	1007883a 	mov	r3,r2
  803c08:	e0bffa17 	ldw	r2,-24(fp)
  803c0c:	1889883a 	add	r4,r3,r2
  803c10:	e0bffc17 	ldw	r2,-16(fp)
  803c14:	10800003 	ldbu	r2,0(r2)
  803c18:	10c03fcc 	andi	r3,r2,255
  803c1c:	18c0201c 	xori	r3,r3,128
  803c20:	18ffe004 	addi	r3,r3,-128
  803c24:	2005883a 	mov	r2,r4
  803c28:	10c00025 	stbio	r3,0(r2)
		++ptr;
  803c2c:	e0bffc17 	ldw	r2,-16(fp)
  803c30:	10800044 	addi	r2,r2,1
  803c34:	e0bffc15 	stw	r2,-16(fp)
		if (++x >= char_buffer->x_resolution)
  803c38:	e0bffd17 	ldw	r2,-12(fp)
  803c3c:	10800044 	addi	r2,r2,1
  803c40:	e0bffd15 	stw	r2,-12(fp)
  803c44:	e0bffb17 	ldw	r2,-20(fp)
  803c48:	10c00c17 	ldw	r3,48(r2)
  803c4c:	e0bffd17 	ldw	r2,-12(fp)
  803c50:	10c00336 	bltu	r2,r3,803c60 <alt_up_char_buffer_string+0xd4>
			return -1;
  803c54:	00bfffc4 	movi	r2,-1
  803c58:	e0bfff15 	stw	r2,-4(fp)
  803c5c:	00000b06 	br	803c8c <alt_up_char_buffer_string+0x100>
		++offset;
  803c60:	e0bffa17 	ldw	r2,-24(fp)
  803c64:	10800044 	addi	r2,r2,1
  803c68:	e0bffa15 	stw	r2,-24(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
  803c6c:	e0bffc17 	ldw	r2,-16(fp)
  803c70:	10800003 	ldbu	r2,0(r2)
  803c74:	10803fcc 	andi	r2,r2,255
  803c78:	1080201c 	xori	r2,r2,128
  803c7c:	10bfe004 	addi	r2,r2,-128
  803c80:	1004c03a 	cmpne	r2,r2,zero
  803c84:	103fdd1e 	bne	r2,zero,803bfc <alt_up_char_buffer_string+0x70>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
  803c88:	e03fff15 	stw	zero,-4(fp)
  803c8c:	e0bfff17 	ldw	r2,-4(fp)
}
  803c90:	e037883a 	mov	sp,fp
  803c94:	df000017 	ldw	fp,0(sp)
  803c98:	dec00104 	addi	sp,sp,4
  803c9c:	f800283a 	ret

00803ca0 <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
  803ca0:	defffe04 	addi	sp,sp,-8
  803ca4:	df000115 	stw	fp,4(sp)
  803ca8:	df000104 	addi	fp,sp,4
  803cac:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
  803cb0:	e0bfff17 	ldw	r2,-4(fp)
  803cb4:	10800a17 	ldw	r2,40(r2)
  803cb8:	10800084 	addi	r2,r2,2
  803cbc:	1007883a 	mov	r3,r2
  803cc0:	00800044 	movi	r2,1
  803cc4:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
  803cc8:	e0bfff17 	ldw	r2,-4(fp)
  803ccc:	10800a17 	ldw	r2,40(r2)
  803cd0:	10800084 	addi	r2,r2,2
  803cd4:	10800023 	ldbuio	r2,0(r2)
  803cd8:	1080004c 	andi	r2,r2,1
  803cdc:	10803fcc 	andi	r2,r2,255
  803ce0:	1004c03a 	cmpne	r2,r2,zero
  803ce4:	103ff81e 	bne	r2,zero,803cc8 <alt_up_char_buffer_clear+0x28>
	return 0;
  803ce8:	0005883a 	mov	r2,zero
}
  803cec:	e037883a 	mov	sp,fp
  803cf0:	df000017 	ldw	fp,0(sp)
  803cf4:	dec00104 	addi	sp,sp,4
  803cf8:	f800283a 	ret

00803cfc <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
  803cfc:	defff404 	addi	sp,sp,-48
  803d00:	df000b15 	stw	fp,44(sp)
  803d04:	df000b04 	addi	fp,sp,44
  803d08:	e13ffb15 	stw	r4,-20(fp)
  803d0c:	e17ffc15 	stw	r5,-16(fp)
  803d10:	e1bffd15 	stw	r6,-12(fp)
  803d14:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  803d18:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
  803d1c:	00802074 	movhi	r2,129
  803d20:	10a49304 	addi	r2,r2,-28084
  803d24:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
  803d28:	1005003a 	cmpeq	r2,r2,zero
  803d2c:	1000411e 	bne	r2,zero,803e34 <alt_alarm_start+0x138>
  {
    if (alarm)
  803d30:	e0bffb17 	ldw	r2,-20(fp)
  803d34:	1005003a 	cmpeq	r2,r2,zero
  803d38:	10003b1e 	bne	r2,zero,803e28 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
  803d3c:	e0fffb17 	ldw	r3,-20(fp)
  803d40:	e0bffd17 	ldw	r2,-12(fp)
  803d44:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
  803d48:	e0fffb17 	ldw	r3,-20(fp)
  803d4c:	e0bffe17 	ldw	r2,-8(fp)
  803d50:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803d54:	0005303a 	rdctl	r2,status
  803d58:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803d5c:	e0fff817 	ldw	r3,-32(fp)
  803d60:	00bfff84 	movi	r2,-2
  803d64:	1884703a 	and	r2,r3,r2
  803d68:	1001703a 	wrctl	status,r2
  
  return context;
  803d6c:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
  803d70:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
  803d74:	00802074 	movhi	r2,129
  803d78:	10a49404 	addi	r2,r2,-28080
  803d7c:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
  803d80:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
  803d84:	e0fffc17 	ldw	r3,-16(fp)
  803d88:	e0bff917 	ldw	r2,-28(fp)
  803d8c:	1885883a 	add	r2,r3,r2
  803d90:	10c00044 	addi	r3,r2,1
  803d94:	e0bffb17 	ldw	r2,-20(fp)
  803d98:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
  803d9c:	e0bffb17 	ldw	r2,-20(fp)
  803da0:	10c00217 	ldw	r3,8(r2)
  803da4:	e0bff917 	ldw	r2,-28(fp)
  803da8:	1880042e 	bgeu	r3,r2,803dbc <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
  803dac:	e0fffb17 	ldw	r3,-20(fp)
  803db0:	00800044 	movi	r2,1
  803db4:	18800405 	stb	r2,16(r3)
  803db8:	00000206 	br	803dc4 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
  803dbc:	e0bffb17 	ldw	r2,-20(fp)
  803dc0:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
  803dc4:	e0fffb17 	ldw	r3,-20(fp)
  803dc8:	00802034 	movhi	r2,128
  803dcc:	109e6e04 	addi	r2,r2,31160
  803dd0:	e0bff615 	stw	r2,-40(fp)
  803dd4:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  803dd8:	e0fff717 	ldw	r3,-36(fp)
  803ddc:	e0bff617 	ldw	r2,-40(fp)
  803de0:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
  803de4:	e0bff617 	ldw	r2,-40(fp)
  803de8:	10c00017 	ldw	r3,0(r2)
  803dec:	e0bff717 	ldw	r2,-36(fp)
  803df0:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  803df4:	e0bff617 	ldw	r2,-40(fp)
  803df8:	10c00017 	ldw	r3,0(r2)
  803dfc:	e0bff717 	ldw	r2,-36(fp)
  803e00:	18800115 	stw	r2,4(r3)
  list->next           = entry;
  803e04:	e0fff617 	ldw	r3,-40(fp)
  803e08:	e0bff717 	ldw	r2,-36(fp)
  803e0c:	18800015 	stw	r2,0(r3)
  803e10:	e0bffa17 	ldw	r2,-24(fp)
  803e14:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803e18:	e0bff517 	ldw	r2,-44(fp)
  803e1c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
  803e20:	e03fff15 	stw	zero,-4(fp)
  803e24:	00000506 	br	803e3c <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
  803e28:	00bffa84 	movi	r2,-22
  803e2c:	e0bfff15 	stw	r2,-4(fp)
  803e30:	00000206 	br	803e3c <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
  803e34:	00bfde84 	movi	r2,-134
  803e38:	e0bfff15 	stw	r2,-4(fp)
  803e3c:	e0bfff17 	ldw	r2,-4(fp)
  }
}
  803e40:	e037883a 	mov	sp,fp
  803e44:	df000017 	ldw	fp,0(sp)
  803e48:	dec00104 	addi	sp,sp,4
  803e4c:	f800283a 	ret

00803e50 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
  803e50:	defffa04 	addi	sp,sp,-24
  803e54:	dfc00515 	stw	ra,20(sp)
  803e58:	df000415 	stw	fp,16(sp)
  803e5c:	df000404 	addi	fp,sp,16
  803e60:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
  803e64:	008000c4 	movi	r2,3
  803e68:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
  803e6c:	e0fffc17 	ldw	r3,-16(fp)
  803e70:	008003f4 	movhi	r2,15
  803e74:	10909004 	addi	r2,r2,16960
  803e78:	188b383a 	mul	r5,r3,r2
  803e7c:	0100bef4 	movhi	r4,763
  803e80:	213c2004 	addi	r4,r4,-3968
  803e84:	080601c0 	call	80601c <__udivsi3>
  803e88:	100b883a 	mov	r5,r2
  803e8c:	01200034 	movhi	r4,32768
  803e90:	213fffc4 	addi	r4,r4,-1
  803e94:	080601c0 	call	80601c <__udivsi3>
  803e98:	100b883a 	mov	r5,r2
  803e9c:	e13fff17 	ldw	r4,-4(fp)
  803ea0:	080601c0 	call	80601c <__udivsi3>
  803ea4:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  803ea8:	e0bffd17 	ldw	r2,-12(fp)
  803eac:	1005003a 	cmpeq	r2,r2,zero
  803eb0:	1000281e 	bne	r2,zero,803f54 <alt_busy_sleep+0x104>
  {
    for(i=0;i<big_loops;i++)
  803eb4:	e03ffe15 	stw	zero,-8(fp)
  803eb8:	00001606 	br	803f14 <alt_busy_sleep+0xc4>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
  803ebc:	00a00034 	movhi	r2,32768
  803ec0:	10bfffc4 	addi	r2,r2,-1
  803ec4:	10bfffc4 	addi	r2,r2,-1
  803ec8:	103ffe1e 	bne	r2,zero,803ec4 <alt_busy_sleep+0x74>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
  803ecc:	e0fffc17 	ldw	r3,-16(fp)
  803ed0:	008003f4 	movhi	r2,15
  803ed4:	10909004 	addi	r2,r2,16960
  803ed8:	188b383a 	mul	r5,r3,r2
  803edc:	0100bef4 	movhi	r4,763
  803ee0:	213c2004 	addi	r4,r4,-3968
  803ee4:	080601c0 	call	80601c <__udivsi3>
  803ee8:	100b883a 	mov	r5,r2
  803eec:	01200034 	movhi	r4,32768
  803ef0:	213fffc4 	addi	r4,r4,-1
  803ef4:	080601c0 	call	80601c <__udivsi3>
  803ef8:	1007883a 	mov	r3,r2
  803efc:	e0bfff17 	ldw	r2,-4(fp)
  803f00:	10c5c83a 	sub	r2,r2,r3
  803f04:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
  803f08:	e0bffe17 	ldw	r2,-8(fp)
  803f0c:	10800044 	addi	r2,r2,1
  803f10:	e0bffe15 	stw	r2,-8(fp)
  803f14:	e0fffe17 	ldw	r3,-8(fp)
  803f18:	e0bffd17 	ldw	r2,-12(fp)
  803f1c:	18bfe716 	blt	r3,r2,803ebc <alt_busy_sleep+0x6c>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  803f20:	e0fffc17 	ldw	r3,-16(fp)
  803f24:	008003f4 	movhi	r2,15
  803f28:	10909004 	addi	r2,r2,16960
  803f2c:	188b383a 	mul	r5,r3,r2
  803f30:	0100bef4 	movhi	r4,763
  803f34:	213c2004 	addi	r4,r4,-3968
  803f38:	080601c0 	call	80601c <__udivsi3>
  803f3c:	1007883a 	mov	r3,r2
  803f40:	e0bfff17 	ldw	r2,-4(fp)
  803f44:	1885383a 	mul	r2,r3,r2
  803f48:	10bfffc4 	addi	r2,r2,-1
  803f4c:	103ffe1e 	bne	r2,zero,803f48 <alt_busy_sleep+0xf8>
  803f50:	00000c06 	br	803f84 <alt_busy_sleep+0x134>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
  803f54:	e0fffc17 	ldw	r3,-16(fp)
  803f58:	008003f4 	movhi	r2,15
  803f5c:	10909004 	addi	r2,r2,16960
  803f60:	188b383a 	mul	r5,r3,r2
  803f64:	0100bef4 	movhi	r4,763
  803f68:	213c2004 	addi	r4,r4,-3968
  803f6c:	080601c0 	call	80601c <__udivsi3>
  803f70:	1007883a 	mov	r3,r2
  803f74:	e0bfff17 	ldw	r2,-4(fp)
  803f78:	1885383a 	mul	r2,r3,r2
  803f7c:	10bfffc4 	addi	r2,r2,-1
  803f80:	00bffe16 	blt	zero,r2,803f7c <alt_busy_sleep+0x12c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
  803f84:	0005883a 	mov	r2,zero
}
  803f88:	e037883a 	mov	sp,fp
  803f8c:	dfc00117 	ldw	ra,4(sp)
  803f90:	df000017 	ldw	fp,0(sp)
  803f94:	dec00204 	addi	sp,sp,8
  803f98:	f800283a 	ret

00803f9c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
  803f9c:	defff804 	addi	sp,sp,-32
  803fa0:	dfc00715 	stw	ra,28(sp)
  803fa4:	df000615 	stw	fp,24(sp)
  803fa8:	df000604 	addi	fp,sp,24
  803fac:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
  803fb0:	e0bffc17 	ldw	r2,-16(fp)
  803fb4:	1004803a 	cmplt	r2,r2,zero
  803fb8:	1000081e 	bne	r2,zero,803fdc <close+0x40>
  803fbc:	e0bffc17 	ldw	r2,-16(fp)
  803fc0:	10800324 	muli	r2,r2,12
  803fc4:	1007883a 	mov	r3,r2
  803fc8:	00802034 	movhi	r2,128
  803fcc:	109d0504 	addi	r2,r2,29716
  803fd0:	1887883a 	add	r3,r3,r2
  803fd4:	e0ffff15 	stw	r3,-4(fp)
  803fd8:	00000106 	br	803fe0 <close+0x44>
  803fdc:	e03fff15 	stw	zero,-4(fp)
  803fe0:	e0bfff17 	ldw	r2,-4(fp)
  803fe4:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
  803fe8:	e0bffb17 	ldw	r2,-20(fp)
  803fec:	1005003a 	cmpeq	r2,r2,zero
  803ff0:	10001d1e 	bne	r2,zero,804068 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
  803ff4:	e0bffb17 	ldw	r2,-20(fp)
  803ff8:	10800017 	ldw	r2,0(r2)
  803ffc:	10800417 	ldw	r2,16(r2)
  804000:	1005003a 	cmpeq	r2,r2,zero
  804004:	1000071e 	bne	r2,zero,804024 <close+0x88>
  804008:	e0bffb17 	ldw	r2,-20(fp)
  80400c:	10800017 	ldw	r2,0(r2)
  804010:	10800417 	ldw	r2,16(r2)
  804014:	e13ffb17 	ldw	r4,-20(fp)
  804018:	103ee83a 	callr	r2
  80401c:	e0bffe15 	stw	r2,-8(fp)
  804020:	00000106 	br	804028 <close+0x8c>
  804024:	e03ffe15 	stw	zero,-8(fp)
  804028:	e0bffe17 	ldw	r2,-8(fp)
  80402c:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
  804030:	e13ffc17 	ldw	r4,-16(fp)
  804034:	0804c1c0 	call	804c1c <alt_release_fd>
    if (rval < 0)
  804038:	e0bffa17 	ldw	r2,-24(fp)
  80403c:	1004403a 	cmpge	r2,r2,zero
  804040:	1000071e 	bne	r2,zero,804060 <close+0xc4>
    {
      ALT_ERRNO = -rval;
  804044:	08040980 	call	804098 <alt_get_errno>
  804048:	e0fffa17 	ldw	r3,-24(fp)
  80404c:	00c7c83a 	sub	r3,zero,r3
  804050:	10c00015 	stw	r3,0(r2)
      return -1;
  804054:	00bfffc4 	movi	r2,-1
  804058:	e0bffd15 	stw	r2,-12(fp)
  80405c:	00000806 	br	804080 <close+0xe4>
    }
    return 0;
  804060:	e03ffd15 	stw	zero,-12(fp)
  804064:	00000606 	br	804080 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
  804068:	08040980 	call	804098 <alt_get_errno>
  80406c:	1007883a 	mov	r3,r2
  804070:	00801444 	movi	r2,81
  804074:	18800015 	stw	r2,0(r3)
    return -1;
  804078:	00bfffc4 	movi	r2,-1
  80407c:	e0bffd15 	stw	r2,-12(fp)
  804080:	e0bffd17 	ldw	r2,-12(fp)
  }
}
  804084:	e037883a 	mov	sp,fp
  804088:	dfc00117 	ldw	ra,4(sp)
  80408c:	df000017 	ldw	fp,0(sp)
  804090:	dec00204 	addi	sp,sp,8
  804094:	f800283a 	ret

00804098 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804098:	defffd04 	addi	sp,sp,-12
  80409c:	dfc00215 	stw	ra,8(sp)
  8040a0:	df000115 	stw	fp,4(sp)
  8040a4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  8040a8:	00802034 	movhi	r2,128
  8040ac:	109e6a04 	addi	r2,r2,31144
  8040b0:	10800017 	ldw	r2,0(r2)
  8040b4:	1005003a 	cmpeq	r2,r2,zero
  8040b8:	1000061e 	bne	r2,zero,8040d4 <alt_get_errno+0x3c>
  8040bc:	00802034 	movhi	r2,128
  8040c0:	109e6a04 	addi	r2,r2,31144
  8040c4:	10800017 	ldw	r2,0(r2)
  8040c8:	103ee83a 	callr	r2
  8040cc:	e0bfff15 	stw	r2,-4(fp)
  8040d0:	00000306 	br	8040e0 <alt_get_errno+0x48>
  8040d4:	00802074 	movhi	r2,129
  8040d8:	10a49504 	addi	r2,r2,-28076
  8040dc:	e0bfff15 	stw	r2,-4(fp)
  8040e0:	e0bfff17 	ldw	r2,-4(fp)
}
  8040e4:	e037883a 	mov	sp,fp
  8040e8:	dfc00117 	ldw	ra,4(sp)
  8040ec:	df000017 	ldw	fp,0(sp)
  8040f0:	dec00204 	addi	sp,sp,8
  8040f4:	f800283a 	ret

008040f8 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
  8040f8:	defffb04 	addi	sp,sp,-20
  8040fc:	df000415 	stw	fp,16(sp)
  804100:	df000404 	addi	fp,sp,16
  804104:	e13ffe15 	stw	r4,-8(fp)
  804108:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
  80410c:	e0fffe17 	ldw	r3,-8(fp)
  804110:	e0bfff17 	ldw	r2,-4(fp)
  804114:	1885883a 	add	r2,r3,r2
  804118:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
  80411c:	e0bffe17 	ldw	r2,-8(fp)
  804120:	e0bffd15 	stw	r2,-12(fp)
  804124:	00000506 	br	80413c <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
  804128:	e0bffd17 	ldw	r2,-12(fp)
  80412c:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
  804130:	e0bffd17 	ldw	r2,-12(fp)
  804134:	10800804 	addi	r2,r2,32
  804138:	e0bffd15 	stw	r2,-12(fp)
  80413c:	e0fffd17 	ldw	r3,-12(fp)
  804140:	e0bffc17 	ldw	r2,-16(fp)
  804144:	18bff836 	bltu	r3,r2,804128 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
  804148:	e0bffe17 	ldw	r2,-8(fp)
  80414c:	108007cc 	andi	r2,r2,31
  804150:	1005003a 	cmpeq	r2,r2,zero
  804154:	1000021e 	bne	r2,zero,804160 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
  804158:	e0bffd17 	ldw	r2,-12(fp)
  80415c:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  804160:	e037883a 	mov	sp,fp
  804164:	df000017 	ldw	fp,0(sp)
  804168:	dec00104 	addi	sp,sp,4
  80416c:	f800283a 	ret

00804170 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  804170:	defffe04 	addi	sp,sp,-8
  804174:	df000115 	stw	fp,4(sp)
  804178:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  80417c:	e03fff15 	stw	zero,-4(fp)
  804180:	00000506 	br	804198 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  804184:	e0bfff17 	ldw	r2,-4(fp)
  804188:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  80418c:	e0bfff17 	ldw	r2,-4(fp)
  804190:	10800804 	addi	r2,r2,32
  804194:	e0bfff15 	stw	r2,-4(fp)
  804198:	e0bfff17 	ldw	r2,-4(fp)
  80419c:	10820030 	cmpltui	r2,r2,2048
  8041a0:	103ff81e 	bne	r2,zero,804184 <alt_dcache_flush_all+0x14>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
  8041a4:	e037883a 	mov	sp,fp
  8041a8:	df000017 	ldw	fp,0(sp)
  8041ac:	dec00104 	addi	sp,sp,4
  8041b0:	f800283a 	ret

008041b4 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  8041b4:	defffc04 	addi	sp,sp,-16
  8041b8:	df000315 	stw	fp,12(sp)
  8041bc:	df000304 	addi	fp,sp,12
  8041c0:	e13ffd15 	stw	r4,-12(fp)
  8041c4:	e17ffe15 	stw	r5,-8(fp)
  8041c8:	e1bfff15 	stw	r6,-4(fp)
  return len;
  8041cc:	e0bfff17 	ldw	r2,-4(fp)
}
  8041d0:	e037883a 	mov	sp,fp
  8041d4:	df000017 	ldw	fp,0(sp)
  8041d8:	dec00104 	addi	sp,sp,4
  8041dc:	f800283a 	ret

008041e0 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  8041e0:	defff904 	addi	sp,sp,-28
  8041e4:	dfc00615 	stw	ra,24(sp)
  8041e8:	df000515 	stw	fp,20(sp)
  8041ec:	df000504 	addi	fp,sp,20
  8041f0:	e13ffd15 	stw	r4,-12(fp)
  8041f4:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  8041f8:	e0bffd17 	ldw	r2,-12(fp)
  8041fc:	1005003a 	cmpeq	r2,r2,zero
  804200:	1000041e 	bne	r2,zero,804214 <alt_dev_llist_insert+0x34>
  804204:	e0bffd17 	ldw	r2,-12(fp)
  804208:	10800217 	ldw	r2,8(r2)
  80420c:	1004c03a 	cmpne	r2,r2,zero
  804210:	1000071e 	bne	r2,zero,804230 <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
  804214:	08042940 	call	804294 <alt_get_errno>
  804218:	1007883a 	mov	r3,r2
  80421c:	00800584 	movi	r2,22
  804220:	18800015 	stw	r2,0(r3)
    return -EINVAL;
  804224:	00bffa84 	movi	r2,-22
  804228:	e0bfff15 	stw	r2,-4(fp)
  80422c:	00001306 	br	80427c <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
  804230:	e0fffd17 	ldw	r3,-12(fp)
  804234:	e0bffe17 	ldw	r2,-8(fp)
  804238:	e0bffb15 	stw	r2,-20(fp)
  80423c:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  804240:	e0fffc17 	ldw	r3,-16(fp)
  804244:	e0bffb17 	ldw	r2,-20(fp)
  804248:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
  80424c:	e0bffb17 	ldw	r2,-20(fp)
  804250:	10c00017 	ldw	r3,0(r2)
  804254:	e0bffc17 	ldw	r2,-16(fp)
  804258:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
  80425c:	e0bffb17 	ldw	r2,-20(fp)
  804260:	10c00017 	ldw	r3,0(r2)
  804264:	e0bffc17 	ldw	r2,-16(fp)
  804268:	18800115 	stw	r2,4(r3)
  list->next           = entry;
  80426c:	e0fffb17 	ldw	r3,-20(fp)
  804270:	e0bffc17 	ldw	r2,-16(fp)
  804274:	18800015 	stw	r2,0(r3)

  return 0;  
  804278:	e03fff15 	stw	zero,-4(fp)
  80427c:	e0bfff17 	ldw	r2,-4(fp)
}
  804280:	e037883a 	mov	sp,fp
  804284:	dfc00117 	ldw	ra,4(sp)
  804288:	df000017 	ldw	fp,0(sp)
  80428c:	dec00204 	addi	sp,sp,8
  804290:	f800283a 	ret

00804294 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804294:	defffd04 	addi	sp,sp,-12
  804298:	dfc00215 	stw	ra,8(sp)
  80429c:	df000115 	stw	fp,4(sp)
  8042a0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  8042a4:	00802034 	movhi	r2,128
  8042a8:	109e6a04 	addi	r2,r2,31144
  8042ac:	10800017 	ldw	r2,0(r2)
  8042b0:	1005003a 	cmpeq	r2,r2,zero
  8042b4:	1000061e 	bne	r2,zero,8042d0 <alt_get_errno+0x3c>
  8042b8:	00802034 	movhi	r2,128
  8042bc:	109e6a04 	addi	r2,r2,31144
  8042c0:	10800017 	ldw	r2,0(r2)
  8042c4:	103ee83a 	callr	r2
  8042c8:	e0bfff15 	stw	r2,-4(fp)
  8042cc:	00000306 	br	8042dc <alt_get_errno+0x48>
  8042d0:	00802074 	movhi	r2,129
  8042d4:	10a49504 	addi	r2,r2,-28076
  8042d8:	e0bfff15 	stw	r2,-4(fp)
  8042dc:	e0bfff17 	ldw	r2,-4(fp)
}
  8042e0:	e037883a 	mov	sp,fp
  8042e4:	dfc00117 	ldw	ra,4(sp)
  8042e8:	df000017 	ldw	fp,0(sp)
  8042ec:	dec00204 	addi	sp,sp,8
  8042f0:	f800283a 	ret

008042f4 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
  8042f4:	defffd04 	addi	sp,sp,-12
  8042f8:	dfc00215 	stw	ra,8(sp)
  8042fc:	df000115 	stw	fp,4(sp)
  804300:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  804304:	00bfff04 	movi	r2,-4
  804308:	00c02034 	movhi	r3,128
  80430c:	18d82404 	addi	r3,r3,24720
  804310:	1885883a 	add	r2,r3,r2
  804314:	e0bfff15 	stw	r2,-4(fp)
  804318:	00000606 	br	804334 <_do_ctors+0x40>
        (*ctor) (); 
  80431c:	e0bfff17 	ldw	r2,-4(fp)
  804320:	10800017 	ldw	r2,0(r2)
  804324:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
  804328:	e0bfff17 	ldw	r2,-4(fp)
  80432c:	10bfff04 	addi	r2,r2,-4
  804330:	e0bfff15 	stw	r2,-4(fp)
  804334:	e0ffff17 	ldw	r3,-4(fp)
  804338:	00802034 	movhi	r2,128
  80433c:	10982304 	addi	r2,r2,24716
  804340:	18bff62e 	bgeu	r3,r2,80431c <_do_ctors+0x28>
        (*ctor) (); 
}
  804344:	e037883a 	mov	sp,fp
  804348:	dfc00117 	ldw	ra,4(sp)
  80434c:	df000017 	ldw	fp,0(sp)
  804350:	dec00204 	addi	sp,sp,8
  804354:	f800283a 	ret

00804358 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
  804358:	defffd04 	addi	sp,sp,-12
  80435c:	dfc00215 	stw	ra,8(sp)
  804360:	df000115 	stw	fp,4(sp)
  804364:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  804368:	00bfff04 	movi	r2,-4
  80436c:	00c02034 	movhi	r3,128
  804370:	18d82404 	addi	r3,r3,24720
  804374:	1885883a 	add	r2,r3,r2
  804378:	e0bfff15 	stw	r2,-4(fp)
  80437c:	00000606 	br	804398 <_do_dtors+0x40>
        (*dtor) (); 
  804380:	e0bfff17 	ldw	r2,-4(fp)
  804384:	10800017 	ldw	r2,0(r2)
  804388:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
  80438c:	e0bfff17 	ldw	r2,-4(fp)
  804390:	10bfff04 	addi	r2,r2,-4
  804394:	e0bfff15 	stw	r2,-4(fp)
  804398:	e0ffff17 	ldw	r3,-4(fp)
  80439c:	00802034 	movhi	r2,128
  8043a0:	10982404 	addi	r2,r2,24720
  8043a4:	18bff62e 	bgeu	r3,r2,804380 <_do_dtors+0x28>
        (*dtor) (); 
}
  8043a8:	e037883a 	mov	sp,fp
  8043ac:	dfc00117 	ldw	ra,4(sp)
  8043b0:	df000017 	ldw	fp,0(sp)
  8043b4:	dec00204 	addi	sp,sp,8
  8043b8:	f800283a 	ret

008043bc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  8043bc:	defff904 	addi	sp,sp,-28
  8043c0:	dfc00615 	stw	ra,24(sp)
  8043c4:	df000515 	stw	fp,20(sp)
  8043c8:	df000504 	addi	fp,sp,20
  8043cc:	e13ffd15 	stw	r4,-12(fp)
  8043d0:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
  8043d4:	e0bffe17 	ldw	r2,-8(fp)
  8043d8:	10800017 	ldw	r2,0(r2)
  8043dc:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
  8043e0:	e13ffd17 	ldw	r4,-12(fp)
  8043e4:	0805b840 	call	805b84 <strlen>
  8043e8:	10800044 	addi	r2,r2,1
  8043ec:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  8043f0:	00000d06 	br	804428 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  8043f4:	e0bffc17 	ldw	r2,-16(fp)
  8043f8:	11000217 	ldw	r4,8(r2)
  8043fc:	e1bffb17 	ldw	r6,-20(fp)
  804400:	e17ffd17 	ldw	r5,-12(fp)
  804404:	08059b40 	call	8059b4 <memcmp>
  804408:	1004c03a 	cmpne	r2,r2,zero
  80440c:	1000031e 	bne	r2,zero,80441c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
  804410:	e0bffc17 	ldw	r2,-16(fp)
  804414:	e0bfff15 	stw	r2,-4(fp)
  804418:	00000706 	br	804438 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
  80441c:	e0bffc17 	ldw	r2,-16(fp)
  804420:	10800017 	ldw	r2,0(r2)
  804424:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  804428:	e0fffe17 	ldw	r3,-8(fp)
  80442c:	e0bffc17 	ldw	r2,-16(fp)
  804430:	10fff01e 	bne	r2,r3,8043f4 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
  804434:	e03fff15 	stw	zero,-4(fp)
  804438:	e0bfff17 	ldw	r2,-4(fp)
}
  80443c:	e037883a 	mov	sp,fp
  804440:	dfc00117 	ldw	ra,4(sp)
  804444:	df000017 	ldw	fp,0(sp)
  804448:	dec00204 	addi	sp,sp,8
  80444c:	f800283a 	ret

00804450 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
  804450:	defffb04 	addi	sp,sp,-20
  804454:	dfc00415 	stw	ra,16(sp)
  804458:	df000315 	stw	fp,12(sp)
  80445c:	df000304 	addi	fp,sp,12
  804460:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
  804464:	e13ffe17 	ldw	r4,-8(fp)
  804468:	d1600604 	addi	r5,gp,-32744
  80446c:	08043bc0 	call	8043bc <alt_find_dev>
  804470:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
  804474:	e0bffd17 	ldw	r2,-12(fp)
  804478:	1005003a 	cmpeq	r2,r2,zero
  80447c:	10000b1e 	bne	r2,zero,8044ac <alt_flash_open_dev+0x5c>
  804480:	e0bffd17 	ldw	r2,-12(fp)
  804484:	10800317 	ldw	r2,12(r2)
  804488:	1005003a 	cmpeq	r2,r2,zero
  80448c:	1000071e 	bne	r2,zero,8044ac <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
  804490:	e0bffd17 	ldw	r2,-12(fp)
  804494:	10800317 	ldw	r2,12(r2)
  804498:	e13ffd17 	ldw	r4,-12(fp)
  80449c:	e17ffe17 	ldw	r5,-8(fp)
  8044a0:	103ee83a 	callr	r2
  8044a4:	e0bfff15 	stw	r2,-4(fp)
  8044a8:	00000206 	br	8044b4 <alt_flash_open_dev+0x64>
  }

  return dev;
  8044ac:	e0bffd17 	ldw	r2,-12(fp)
  8044b0:	e0bfff15 	stw	r2,-4(fp)
  8044b4:	e0bfff17 	ldw	r2,-4(fp)
}
  8044b8:	e037883a 	mov	sp,fp
  8044bc:	dfc00117 	ldw	ra,4(sp)
  8044c0:	df000017 	ldw	fp,0(sp)
  8044c4:	dec00204 	addi	sp,sp,8
  8044c8:	f800283a 	ret

008044cc <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
  8044cc:	defffd04 	addi	sp,sp,-12
  8044d0:	dfc00215 	stw	ra,8(sp)
  8044d4:	df000115 	stw	fp,4(sp)
  8044d8:	df000104 	addi	fp,sp,4
  8044dc:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
  8044e0:	e0bfff17 	ldw	r2,-4(fp)
  8044e4:	1005003a 	cmpeq	r2,r2,zero
  8044e8:	1000081e 	bne	r2,zero,80450c <alt_flash_close_dev+0x40>
  8044ec:	e0bfff17 	ldw	r2,-4(fp)
  8044f0:	10800417 	ldw	r2,16(r2)
  8044f4:	1005003a 	cmpeq	r2,r2,zero
  8044f8:	1000041e 	bne	r2,zero,80450c <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
  8044fc:	e0bfff17 	ldw	r2,-4(fp)
  804500:	10800417 	ldw	r2,16(r2)
  804504:	e13fff17 	ldw	r4,-4(fp)
  804508:	103ee83a 	callr	r2
  }
  return;
}
  80450c:	e037883a 	mov	sp,fp
  804510:	dfc00117 	ldw	ra,4(sp)
  804514:	df000017 	ldw	fp,0(sp)
  804518:	dec00204 	addi	sp,sp,8
  80451c:	f800283a 	ret

00804520 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  804520:	defffe04 	addi	sp,sp,-8
  804524:	dfc00115 	stw	ra,4(sp)
  804528:	df000015 	stw	fp,0(sp)
  80452c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
  804530:	0009883a 	mov	r4,zero
  804534:	01440004 	movi	r5,4096
  804538:	08058d80 	call	8058d8 <alt_icache_flush>
#endif
}
  80453c:	e037883a 	mov	sp,fp
  804540:	dfc00117 	ldw	ra,4(sp)
  804544:	df000017 	ldw	fp,0(sp)
  804548:	dec00204 	addi	sp,sp,8
  80454c:	f800283a 	ret

00804550 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  804550:	defff904 	addi	sp,sp,-28
  804554:	dfc00615 	stw	ra,24(sp)
  804558:	df000515 	stw	fp,20(sp)
  80455c:	df000504 	addi	fp,sp,20
  804560:	e13ffc15 	stw	r4,-16(fp)
  804564:	e17ffd15 	stw	r5,-12(fp)
  804568:	e1bffe15 	stw	r6,-8(fp)
  80456c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
  804570:	e0800217 	ldw	r2,8(fp)
  804574:	d8800015 	stw	r2,0(sp)
  804578:	e13ffc17 	ldw	r4,-16(fp)
  80457c:	e17ffd17 	ldw	r5,-12(fp)
  804580:	e1bffe17 	ldw	r6,-8(fp)
  804584:	e1ffff17 	ldw	r7,-4(fp)
  804588:	08047240 	call	804724 <alt_iic_isr_register>
}  
  80458c:	e037883a 	mov	sp,fp
  804590:	dfc00117 	ldw	ra,4(sp)
  804594:	df000017 	ldw	fp,0(sp)
  804598:	dec00204 	addi	sp,sp,8
  80459c:	f800283a 	ret

008045a0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
  8045a0:	defff904 	addi	sp,sp,-28
  8045a4:	df000615 	stw	fp,24(sp)
  8045a8:	df000604 	addi	fp,sp,24
  8045ac:	e13ffe15 	stw	r4,-8(fp)
  8045b0:	e17fff15 	stw	r5,-4(fp)
  8045b4:	e0bfff17 	ldw	r2,-4(fp)
  8045b8:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8045bc:	0005303a 	rdctl	r2,status
  8045c0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8045c4:	e0fffb17 	ldw	r3,-20(fp)
  8045c8:	00bfff84 	movi	r2,-2
  8045cc:	1884703a 	and	r2,r3,r2
  8045d0:	1001703a 	wrctl	status,r2
  
  return context;
  8045d4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  8045d8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
  8045dc:	e0fffc17 	ldw	r3,-16(fp)
  8045e0:	00800044 	movi	r2,1
  8045e4:	10c4983a 	sll	r2,r2,r3
  8045e8:	1007883a 	mov	r3,r2
  8045ec:	00802074 	movhi	r2,129
  8045f0:	10a49204 	addi	r2,r2,-28088
  8045f4:	10800017 	ldw	r2,0(r2)
  8045f8:	1886b03a 	or	r3,r3,r2
  8045fc:	00802074 	movhi	r2,129
  804600:	10a49204 	addi	r2,r2,-28088
  804604:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  804608:	00802074 	movhi	r2,129
  80460c:	10a49204 	addi	r2,r2,-28088
  804610:	10800017 	ldw	r2,0(r2)
  804614:	100170fa 	wrctl	ienable,r2
  804618:	e0bffd17 	ldw	r2,-12(fp)
  80461c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804620:	e0bffa17 	ldw	r2,-24(fp)
  804624:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  804628:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
  80462c:	e037883a 	mov	sp,fp
  804630:	df000017 	ldw	fp,0(sp)
  804634:	dec00104 	addi	sp,sp,4
  804638:	f800283a 	ret

0080463c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
  80463c:	defff904 	addi	sp,sp,-28
  804640:	df000615 	stw	fp,24(sp)
  804644:	df000604 	addi	fp,sp,24
  804648:	e13ffe15 	stw	r4,-8(fp)
  80464c:	e17fff15 	stw	r5,-4(fp)
  804650:	e0bfff17 	ldw	r2,-4(fp)
  804654:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804658:	0005303a 	rdctl	r2,status
  80465c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804660:	e0fffb17 	ldw	r3,-20(fp)
  804664:	00bfff84 	movi	r2,-2
  804668:	1884703a 	and	r2,r3,r2
  80466c:	1001703a 	wrctl	status,r2
  
  return context;
  804670:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
  804674:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
  804678:	e0fffc17 	ldw	r3,-16(fp)
  80467c:	00800044 	movi	r2,1
  804680:	10c4983a 	sll	r2,r2,r3
  804684:	0084303a 	nor	r2,zero,r2
  804688:	1007883a 	mov	r3,r2
  80468c:	00802074 	movhi	r2,129
  804690:	10a49204 	addi	r2,r2,-28088
  804694:	10800017 	ldw	r2,0(r2)
  804698:	1886703a 	and	r3,r3,r2
  80469c:	00802074 	movhi	r2,129
  8046a0:	10a49204 	addi	r2,r2,-28088
  8046a4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  8046a8:	00802074 	movhi	r2,129
  8046ac:	10a49204 	addi	r2,r2,-28088
  8046b0:	10800017 	ldw	r2,0(r2)
  8046b4:	100170fa 	wrctl	ienable,r2
  8046b8:	e0bffd17 	ldw	r2,-12(fp)
  8046bc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8046c0:	e0bffa17 	ldw	r2,-24(fp)
  8046c4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
  8046c8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
  8046cc:	e037883a 	mov	sp,fp
  8046d0:	df000017 	ldw	fp,0(sp)
  8046d4:	dec00104 	addi	sp,sp,4
  8046d8:	f800283a 	ret

008046dc <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
  8046dc:	defffc04 	addi	sp,sp,-16
  8046e0:	df000315 	stw	fp,12(sp)
  8046e4:	df000304 	addi	fp,sp,12
  8046e8:	e13ffe15 	stw	r4,-8(fp)
  8046ec:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
  8046f0:	000530fa 	rdctl	r2,ienable
  8046f4:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
  8046f8:	e0ffff17 	ldw	r3,-4(fp)
  8046fc:	00800044 	movi	r2,1
  804700:	10c4983a 	sll	r2,r2,r3
  804704:	1007883a 	mov	r3,r2
  804708:	e0bffd17 	ldw	r2,-12(fp)
  80470c:	1884703a 	and	r2,r3,r2
  804710:	1004c03a 	cmpne	r2,r2,zero
}
  804714:	e037883a 	mov	sp,fp
  804718:	df000017 	ldw	fp,0(sp)
  80471c:	dec00104 	addi	sp,sp,4
  804720:	f800283a 	ret

00804724 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  804724:	defff404 	addi	sp,sp,-48
  804728:	dfc00b15 	stw	ra,44(sp)
  80472c:	df000a15 	stw	fp,40(sp)
  804730:	df000a04 	addi	fp,sp,40
  804734:	e13ffb15 	stw	r4,-20(fp)
  804738:	e17ffc15 	stw	r5,-16(fp)
  80473c:	e1bffd15 	stw	r6,-12(fp)
  804740:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
  804744:	00bffa84 	movi	r2,-22
  804748:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  80474c:	e0bffc17 	ldw	r2,-16(fp)
  804750:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
  804754:	e0bff917 	ldw	r2,-28(fp)
  804758:	10800808 	cmpgei	r2,r2,32
  80475c:	1000291e 	bne	r2,zero,804804 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804760:	0005303a 	rdctl	r2,status
  804764:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804768:	e0fff717 	ldw	r3,-36(fp)
  80476c:	00bfff84 	movi	r2,-2
  804770:	1884703a 	and	r2,r3,r2
  804774:	1001703a 	wrctl	status,r2
  
  return context;
  804778:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
  80477c:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
  804780:	e0bff917 	ldw	r2,-28(fp)
  804784:	00c02074 	movhi	r3,129
  804788:	18e49604 	addi	r3,r3,-28072
  80478c:	100490fa 	slli	r2,r2,3
  804790:	10c7883a 	add	r3,r2,r3
  804794:	e0bffd17 	ldw	r2,-12(fp)
  804798:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
  80479c:	e0bff917 	ldw	r2,-28(fp)
  8047a0:	00c02074 	movhi	r3,129
  8047a4:	18e49604 	addi	r3,r3,-28072
  8047a8:	100490fa 	slli	r2,r2,3
  8047ac:	10c5883a 	add	r2,r2,r3
  8047b0:	10c00104 	addi	r3,r2,4
  8047b4:	e0bffe17 	ldw	r2,-8(fp)
  8047b8:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
  8047bc:	e0bffd17 	ldw	r2,-12(fp)
  8047c0:	1005003a 	cmpeq	r2,r2,zero
  8047c4:	1000051e 	bne	r2,zero,8047dc <alt_iic_isr_register+0xb8>
  8047c8:	e17ff917 	ldw	r5,-28(fp)
  8047cc:	e13ffb17 	ldw	r4,-20(fp)
  8047d0:	08045a00 	call	8045a0 <alt_ic_irq_enable>
  8047d4:	e0bfff15 	stw	r2,-4(fp)
  8047d8:	00000406 	br	8047ec <alt_iic_isr_register+0xc8>
  8047dc:	e17ff917 	ldw	r5,-28(fp)
  8047e0:	e13ffb17 	ldw	r4,-20(fp)
  8047e4:	080463c0 	call	80463c <alt_ic_irq_disable>
  8047e8:	e0bfff15 	stw	r2,-4(fp)
  8047ec:	e0bfff17 	ldw	r2,-4(fp)
  8047f0:	e0bffa15 	stw	r2,-24(fp)
  8047f4:	e0bff817 	ldw	r2,-32(fp)
  8047f8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8047fc:	e0bff617 	ldw	r2,-40(fp)
  804800:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
  804804:	e0bffa17 	ldw	r2,-24(fp)
}
  804808:	e037883a 	mov	sp,fp
  80480c:	dfc00117 	ldw	ra,4(sp)
  804810:	df000017 	ldw	fp,0(sp)
  804814:	dec00204 	addi	sp,sp,8
  804818:	f800283a 	ret

0080481c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
  80481c:	defff904 	addi	sp,sp,-28
  804820:	dfc00615 	stw	ra,24(sp)
  804824:	df000515 	stw	fp,20(sp)
  804828:	df000504 	addi	fp,sp,20
  80482c:	e13ffc15 	stw	r4,-16(fp)
  804830:	e17ffd15 	stw	r5,-12(fp)
  804834:	e1bffe15 	stw	r6,-8(fp)
  804838:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
  80483c:	e13ffd17 	ldw	r4,-12(fp)
  804840:	e17ffe17 	ldw	r5,-8(fp)
  804844:	e1bfff17 	ldw	r6,-4(fp)
  804848:	0804a340 	call	804a34 <open>
  80484c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
  804850:	e0bffb17 	ldw	r2,-20(fp)
  804854:	1004803a 	cmplt	r2,r2,zero
  804858:	10001c1e 	bne	r2,zero,8048cc <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
  80485c:	e0bffb17 	ldw	r2,-20(fp)
  804860:	00c02034 	movhi	r3,128
  804864:	18dd0504 	addi	r3,r3,29716
  804868:	10800324 	muli	r2,r2,12
  80486c:	10c5883a 	add	r2,r2,r3
  804870:	10c00017 	ldw	r3,0(r2)
  804874:	e0bffc17 	ldw	r2,-16(fp)
  804878:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
  80487c:	e0bffb17 	ldw	r2,-20(fp)
  804880:	00c02034 	movhi	r3,128
  804884:	18dd0504 	addi	r3,r3,29716
  804888:	10800324 	muli	r2,r2,12
  80488c:	10c5883a 	add	r2,r2,r3
  804890:	10800104 	addi	r2,r2,4
  804894:	10c00017 	ldw	r3,0(r2)
  804898:	e0bffc17 	ldw	r2,-16(fp)
  80489c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
  8048a0:	e0bffb17 	ldw	r2,-20(fp)
  8048a4:	00c02034 	movhi	r3,128
  8048a8:	18dd0504 	addi	r3,r3,29716
  8048ac:	10800324 	muli	r2,r2,12
  8048b0:	10c5883a 	add	r2,r2,r3
  8048b4:	10800204 	addi	r2,r2,8
  8048b8:	10c00017 	ldw	r3,0(r2)
  8048bc:	e0bffc17 	ldw	r2,-16(fp)
  8048c0:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
  8048c4:	e13ffb17 	ldw	r4,-20(fp)
  8048c8:	0804c1c0 	call	804c1c <alt_release_fd>
  }
} 
  8048cc:	e037883a 	mov	sp,fp
  8048d0:	dfc00117 	ldw	ra,4(sp)
  8048d4:	df000017 	ldw	fp,0(sp)
  8048d8:	dec00204 	addi	sp,sp,8
  8048dc:	f800283a 	ret

008048e0 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
  8048e0:	defffb04 	addi	sp,sp,-20
  8048e4:	dfc00415 	stw	ra,16(sp)
  8048e8:	df000315 	stw	fp,12(sp)
  8048ec:	df000304 	addi	fp,sp,12
  8048f0:	e13ffd15 	stw	r4,-12(fp)
  8048f4:	e17ffe15 	stw	r5,-8(fp)
  8048f8:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  8048fc:	01002034 	movhi	r4,128
  804900:	211d0804 	addi	r4,r4,29728
  804904:	e17ffd17 	ldw	r5,-12(fp)
  804908:	01800044 	movi	r6,1
  80490c:	01c07fc4 	movi	r7,511
  804910:	080481c0 	call	80481c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  804914:	01002034 	movhi	r4,128
  804918:	211d0504 	addi	r4,r4,29716
  80491c:	e17ffe17 	ldw	r5,-8(fp)
  804920:	000d883a 	mov	r6,zero
  804924:	01c07fc4 	movi	r7,511
  804928:	080481c0 	call	80481c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
  80492c:	01002034 	movhi	r4,128
  804930:	211d0b04 	addi	r4,r4,29740
  804934:	e17fff17 	ldw	r5,-4(fp)
  804938:	01800044 	movi	r6,1
  80493c:	01c07fc4 	movi	r7,511
  804940:	080481c0 	call	80481c <alt_open_fd>
}  
  804944:	e037883a 	mov	sp,fp
  804948:	dfc00117 	ldw	ra,4(sp)
  80494c:	df000017 	ldw	fp,0(sp)
  804950:	dec00204 	addi	sp,sp,8
  804954:	f800283a 	ret

00804958 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
  804958:	defffc04 	addi	sp,sp,-16
  80495c:	df000315 	stw	fp,12(sp)
  804960:	df000304 	addi	fp,sp,12
  804964:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
  804968:	e0bffe17 	ldw	r2,-8(fp)
  80496c:	10800217 	ldw	r2,8(r2)
  804970:	10d00034 	orhi	r3,r2,16384
  804974:	e0bffe17 	ldw	r2,-8(fp)
  804978:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  80497c:	e03ffd15 	stw	zero,-12(fp)
  804980:	00002006 	br	804a04 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
  804984:	e0bffd17 	ldw	r2,-12(fp)
  804988:	00c02034 	movhi	r3,128
  80498c:	18dd0504 	addi	r3,r3,29716
  804990:	10800324 	muli	r2,r2,12
  804994:	10c5883a 	add	r2,r2,r3
  804998:	10c00017 	ldw	r3,0(r2)
  80499c:	e0bffe17 	ldw	r2,-8(fp)
  8049a0:	10800017 	ldw	r2,0(r2)
  8049a4:	1880141e 	bne	r3,r2,8049f8 <alt_file_locked+0xa0>
  8049a8:	e0bffd17 	ldw	r2,-12(fp)
  8049ac:	00c02034 	movhi	r3,128
  8049b0:	18dd0504 	addi	r3,r3,29716
  8049b4:	10800324 	muli	r2,r2,12
  8049b8:	10c5883a 	add	r2,r2,r3
  8049bc:	10800204 	addi	r2,r2,8
  8049c0:	10800017 	ldw	r2,0(r2)
  8049c4:	1004403a 	cmpge	r2,r2,zero
  8049c8:	10000b1e 	bne	r2,zero,8049f8 <alt_file_locked+0xa0>
  8049cc:	e0bffd17 	ldw	r2,-12(fp)
  8049d0:	10800324 	muli	r2,r2,12
  8049d4:	1007883a 	mov	r3,r2
  8049d8:	00802034 	movhi	r2,128
  8049dc:	109d0504 	addi	r2,r2,29716
  8049e0:	1887883a 	add	r3,r3,r2
  8049e4:	e0bffe17 	ldw	r2,-8(fp)
  8049e8:	18800326 	beq	r3,r2,8049f8 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
  8049ec:	00bffcc4 	movi	r2,-13
  8049f0:	e0bfff15 	stw	r2,-4(fp)
  8049f4:	00000a06 	br	804a20 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  8049f8:	e0bffd17 	ldw	r2,-12(fp)
  8049fc:	10800044 	addi	r2,r2,1
  804a00:	e0bffd15 	stw	r2,-12(fp)
  804a04:	00802034 	movhi	r2,128
  804a08:	109e6904 	addi	r2,r2,31140
  804a0c:	10800017 	ldw	r2,0(r2)
  804a10:	1007883a 	mov	r3,r2
  804a14:	e0bffd17 	ldw	r2,-12(fp)
  804a18:	18bfda2e 	bgeu	r3,r2,804984 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
  804a1c:	e03fff15 	stw	zero,-4(fp)
  804a20:	e0bfff17 	ldw	r2,-4(fp)
}
  804a24:	e037883a 	mov	sp,fp
  804a28:	df000017 	ldw	fp,0(sp)
  804a2c:	dec00104 	addi	sp,sp,4
  804a30:	f800283a 	ret

00804a34 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  804a34:	defff404 	addi	sp,sp,-48
  804a38:	dfc00b15 	stw	ra,44(sp)
  804a3c:	df000a15 	stw	fp,40(sp)
  804a40:	df000a04 	addi	fp,sp,40
  804a44:	e13ffb15 	stw	r4,-20(fp)
  804a48:	e17ffc15 	stw	r5,-16(fp)
  804a4c:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  804a50:	00bfffc4 	movi	r2,-1
  804a54:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
  804a58:	00bffb44 	movi	r2,-19
  804a5c:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
  804a60:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  804a64:	e13ffb17 	ldw	r4,-20(fp)
  804a68:	01402034 	movhi	r5,128
  804a6c:	295e6704 	addi	r5,r5,31132
  804a70:	08043bc0 	call	8043bc <alt_find_dev>
  804a74:	e0bffa15 	stw	r2,-24(fp)
  804a78:	e0bffa17 	ldw	r2,-24(fp)
  804a7c:	1004c03a 	cmpne	r2,r2,zero
  804a80:	1000051e 	bne	r2,zero,804a98 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
  804a84:	e13ffb17 	ldw	r4,-20(fp)
  804a88:	08057000 	call	805700 <alt_find_file>
  804a8c:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
  804a90:	00800044 	movi	r2,1
  804a94:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  804a98:	e0bffa17 	ldw	r2,-24(fp)
  804a9c:	1005003a 	cmpeq	r2,r2,zero
  804aa0:	1000301e 	bne	r2,zero,804b64 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
  804aa4:	e13ffa17 	ldw	r4,-24(fp)
  804aa8:	08058200 	call	805820 <alt_get_fd>
  804aac:	e0bff815 	stw	r2,-32(fp)
  804ab0:	e0bff817 	ldw	r2,-32(fp)
  804ab4:	1004403a 	cmpge	r2,r2,zero
  804ab8:	1000031e 	bne	r2,zero,804ac8 <open+0x94>
    {
      status = index;
  804abc:	e0bff817 	ldw	r2,-32(fp)
  804ac0:	e0bff715 	stw	r2,-36(fp)
  804ac4:	00002906 	br	804b6c <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
  804ac8:	e0bff817 	ldw	r2,-32(fp)
  804acc:	10800324 	muli	r2,r2,12
  804ad0:	1007883a 	mov	r3,r2
  804ad4:	00802034 	movhi	r2,128
  804ad8:	109d0504 	addi	r2,r2,29716
  804adc:	1885883a 	add	r2,r3,r2
  804ae0:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
  804ae4:	e0fffc17 	ldw	r3,-16(fp)
  804ae8:	00900034 	movhi	r2,16384
  804aec:	10bfffc4 	addi	r2,r2,-1
  804af0:	1886703a 	and	r3,r3,r2
  804af4:	e0bff917 	ldw	r2,-28(fp)
  804af8:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
  804afc:	e0bff617 	ldw	r2,-40(fp)
  804b00:	1004c03a 	cmpne	r2,r2,zero
  804b04:	1000061e 	bne	r2,zero,804b20 <open+0xec>
  804b08:	e13ff917 	ldw	r4,-28(fp)
  804b0c:	08049580 	call	804958 <alt_file_locked>
  804b10:	e0bff715 	stw	r2,-36(fp)
  804b14:	e0bff717 	ldw	r2,-36(fp)
  804b18:	1004803a 	cmplt	r2,r2,zero
  804b1c:	1000131e 	bne	r2,zero,804b6c <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
  804b20:	e0bffa17 	ldw	r2,-24(fp)
  804b24:	10800317 	ldw	r2,12(r2)
  804b28:	1005003a 	cmpeq	r2,r2,zero
  804b2c:	1000091e 	bne	r2,zero,804b54 <open+0x120>
  804b30:	e0bffa17 	ldw	r2,-24(fp)
  804b34:	10800317 	ldw	r2,12(r2)
  804b38:	e13ff917 	ldw	r4,-28(fp)
  804b3c:	e17ffb17 	ldw	r5,-20(fp)
  804b40:	e1bffc17 	ldw	r6,-16(fp)
  804b44:	e1fffd17 	ldw	r7,-12(fp)
  804b48:	103ee83a 	callr	r2
  804b4c:	e0bfff15 	stw	r2,-4(fp)
  804b50:	00000106 	br	804b58 <open+0x124>
  804b54:	e03fff15 	stw	zero,-4(fp)
  804b58:	e0bfff17 	ldw	r2,-4(fp)
  804b5c:	e0bff715 	stw	r2,-36(fp)
  804b60:	00000206 	br	804b6c <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
  804b64:	00bffb44 	movi	r2,-19
  804b68:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  804b6c:	e0bff717 	ldw	r2,-36(fp)
  804b70:	1004403a 	cmpge	r2,r2,zero
  804b74:	1000091e 	bne	r2,zero,804b9c <open+0x168>
  {
    alt_release_fd (index);  
  804b78:	e13ff817 	ldw	r4,-32(fp)
  804b7c:	0804c1c0 	call	804c1c <alt_release_fd>
    ALT_ERRNO = -status;
  804b80:	0804bbc0 	call	804bbc <alt_get_errno>
  804b84:	e0fff717 	ldw	r3,-36(fp)
  804b88:	00c7c83a 	sub	r3,zero,r3
  804b8c:	10c00015 	stw	r3,0(r2)
    return -1;
  804b90:	00bfffc4 	movi	r2,-1
  804b94:	e0bffe15 	stw	r2,-8(fp)
  804b98:	00000206 	br	804ba4 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
  804b9c:	e0bff817 	ldw	r2,-32(fp)
  804ba0:	e0bffe15 	stw	r2,-8(fp)
  804ba4:	e0bffe17 	ldw	r2,-8(fp)
}
  804ba8:	e037883a 	mov	sp,fp
  804bac:	dfc00117 	ldw	ra,4(sp)
  804bb0:	df000017 	ldw	fp,0(sp)
  804bb4:	dec00204 	addi	sp,sp,8
  804bb8:	f800283a 	ret

00804bbc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  804bbc:	defffd04 	addi	sp,sp,-12
  804bc0:	dfc00215 	stw	ra,8(sp)
  804bc4:	df000115 	stw	fp,4(sp)
  804bc8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
  804bcc:	00802034 	movhi	r2,128
  804bd0:	109e6a04 	addi	r2,r2,31144
  804bd4:	10800017 	ldw	r2,0(r2)
  804bd8:	1005003a 	cmpeq	r2,r2,zero
  804bdc:	1000061e 	bne	r2,zero,804bf8 <alt_get_errno+0x3c>
  804be0:	00802034 	movhi	r2,128
  804be4:	109e6a04 	addi	r2,r2,31144
  804be8:	10800017 	ldw	r2,0(r2)
  804bec:	103ee83a 	callr	r2
  804bf0:	e0bfff15 	stw	r2,-4(fp)
  804bf4:	00000306 	br	804c04 <alt_get_errno+0x48>
  804bf8:	00802074 	movhi	r2,129
  804bfc:	10a49504 	addi	r2,r2,-28076
  804c00:	e0bfff15 	stw	r2,-4(fp)
  804c04:	e0bfff17 	ldw	r2,-4(fp)
}
  804c08:	e037883a 	mov	sp,fp
  804c0c:	dfc00117 	ldw	ra,4(sp)
  804c10:	df000017 	ldw	fp,0(sp)
  804c14:	dec00204 	addi	sp,sp,8
  804c18:	f800283a 	ret

00804c1c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  804c1c:	defffe04 	addi	sp,sp,-8
  804c20:	df000115 	stw	fp,4(sp)
  804c24:	df000104 	addi	fp,sp,4
  804c28:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
  804c2c:	e0bfff17 	ldw	r2,-4(fp)
  804c30:	108000d0 	cmplti	r2,r2,3
  804c34:	10000d1e 	bne	r2,zero,804c6c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
  804c38:	e0bfff17 	ldw	r2,-4(fp)
  804c3c:	00c02034 	movhi	r3,128
  804c40:	18dd0504 	addi	r3,r3,29716
  804c44:	10800324 	muli	r2,r2,12
  804c48:	10c5883a 	add	r2,r2,r3
  804c4c:	10800204 	addi	r2,r2,8
  804c50:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
  804c54:	e0bfff17 	ldw	r2,-4(fp)
  804c58:	00c02034 	movhi	r3,128
  804c5c:	18dd0504 	addi	r3,r3,29716
  804c60:	10800324 	muli	r2,r2,12
  804c64:	10c5883a 	add	r2,r2,r3
  804c68:	10000015 	stw	zero,0(r2)
  }
}
  804c6c:	e037883a 	mov	sp,fp
  804c70:	df000017 	ldw	fp,0(sp)
  804c74:	dec00104 	addi	sp,sp,4
  804c78:	f800283a 	ret

00804c7c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
  804c7c:	defffa04 	addi	sp,sp,-24
  804c80:	df000515 	stw	fp,20(sp)
  804c84:	df000504 	addi	fp,sp,20
  804c88:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804c8c:	0005303a 	rdctl	r2,status
  804c90:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804c94:	e0fffd17 	ldw	r3,-12(fp)
  804c98:	00bfff84 	movi	r2,-2
  804c9c:	1884703a 	and	r2,r3,r2
  804ca0:	1001703a 	wrctl	status,r2
  
  return context;
  804ca4:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
  804ca8:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
  804cac:	e0bfff17 	ldw	r2,-4(fp)
  804cb0:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  804cb4:	e0bffc17 	ldw	r2,-16(fp)
  804cb8:	10c00017 	ldw	r3,0(r2)
  804cbc:	e0bffc17 	ldw	r2,-16(fp)
  804cc0:	10800117 	ldw	r2,4(r2)
  804cc4:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
  804cc8:	e0bffc17 	ldw	r2,-16(fp)
  804ccc:	10c00117 	ldw	r3,4(r2)
  804cd0:	e0bffc17 	ldw	r2,-16(fp)
  804cd4:	10800017 	ldw	r2,0(r2)
  804cd8:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  804cdc:	e0fffc17 	ldw	r3,-16(fp)
  804ce0:	e0bffc17 	ldw	r2,-16(fp)
  804ce4:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
  804ce8:	e0fffc17 	ldw	r3,-16(fp)
  804cec:	e0bffc17 	ldw	r2,-16(fp)
  804cf0:	18800015 	stw	r2,0(r3)
  804cf4:	e0bffe17 	ldw	r2,-8(fp)
  804cf8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  804cfc:	e0bffb17 	ldw	r2,-20(fp)
  804d00:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
  804d04:	e037883a 	mov	sp,fp
  804d08:	df000017 	ldw	fp,0(sp)
  804d0c:	dec00104 	addi	sp,sp,4
  804d10:	f800283a 	ret

00804d14 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
  804d14:	defffb04 	addi	sp,sp,-20
  804d18:	dfc00415 	stw	ra,16(sp)
  804d1c:	df000315 	stw	fp,12(sp)
  804d20:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
  804d24:	d0a00917 	ldw	r2,-32732(gp)
  804d28:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
  804d2c:	d0a62f17 	ldw	r2,-26436(gp)
  804d30:	10800044 	addi	r2,r2,1
  804d34:	d0a62f15 	stw	r2,-26436(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  804d38:	00003106 	br	804e00 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
  804d3c:	e0bffe17 	ldw	r2,-8(fp)
  804d40:	10800017 	ldw	r2,0(r2)
  804d44:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
  804d48:	e0bffe17 	ldw	r2,-8(fp)
  804d4c:	10800403 	ldbu	r2,16(r2)
  804d50:	10803fcc 	andi	r2,r2,255
  804d54:	1005003a 	cmpeq	r2,r2,zero
  804d58:	1000051e 	bne	r2,zero,804d70 <alt_tick+0x5c>
  804d5c:	d0a62f17 	ldw	r2,-26436(gp)
  804d60:	1004c03a 	cmpne	r2,r2,zero
  804d64:	1000021e 	bne	r2,zero,804d70 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
  804d68:	e0bffe17 	ldw	r2,-8(fp)
  804d6c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
  804d70:	e0bffe17 	ldw	r2,-8(fp)
  804d74:	10c00217 	ldw	r3,8(r2)
  804d78:	d0a62f17 	ldw	r2,-26436(gp)
  804d7c:	10c01e36 	bltu	r2,r3,804df8 <alt_tick+0xe4>
  804d80:	e0bffe17 	ldw	r2,-8(fp)
  804d84:	10800403 	ldbu	r2,16(r2)
  804d88:	10803fcc 	andi	r2,r2,255
  804d8c:	1004c03a 	cmpne	r2,r2,zero
  804d90:	1000191e 	bne	r2,zero,804df8 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
  804d94:	e0bffe17 	ldw	r2,-8(fp)
  804d98:	10c00317 	ldw	r3,12(r2)
  804d9c:	e0bffe17 	ldw	r2,-8(fp)
  804da0:	11000517 	ldw	r4,20(r2)
  804da4:	183ee83a 	callr	r3
  804da8:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
  804dac:	e0bffd17 	ldw	r2,-12(fp)
  804db0:	1004c03a 	cmpne	r2,r2,zero
  804db4:	1000031e 	bne	r2,zero,804dc4 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
  804db8:	e13ffe17 	ldw	r4,-8(fp)
  804dbc:	0804c7c0 	call	804c7c <alt_alarm_stop>
  804dc0:	00000d06 	br	804df8 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
  804dc4:	e0bffe17 	ldw	r2,-8(fp)
  804dc8:	10c00217 	ldw	r3,8(r2)
  804dcc:	e0bffd17 	ldw	r2,-12(fp)
  804dd0:	1887883a 	add	r3,r3,r2
  804dd4:	e0bffe17 	ldw	r2,-8(fp)
  804dd8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
  804ddc:	e0bffe17 	ldw	r2,-8(fp)
  804de0:	10c00217 	ldw	r3,8(r2)
  804de4:	d0a62f17 	ldw	r2,-26436(gp)
  804de8:	1880032e 	bgeu	r3,r2,804df8 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
  804dec:	e0fffe17 	ldw	r3,-8(fp)
  804df0:	00800044 	movi	r2,1
  804df4:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
  804df8:	e0bfff17 	ldw	r2,-4(fp)
  804dfc:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  804e00:	d0e00904 	addi	r3,gp,-32732
  804e04:	e0bffe17 	ldw	r2,-8(fp)
  804e08:	10ffcc1e 	bne	r2,r3,804d3c <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
  804e0c:	e037883a 	mov	sp,fp
  804e10:	dfc00117 	ldw	ra,4(sp)
  804e14:	df000017 	ldw	fp,0(sp)
  804e18:	dec00204 	addi	sp,sp,8
  804e1c:	f800283a 	ret

00804e20 <altera_nios2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_irq_init(void) 
{
  804e20:	deffff04 	addi	sp,sp,-4
  804e24:	df000015 	stw	fp,0(sp)
  804e28:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
  804e2c:	000170fa 	wrctl	ienable,zero
}
  804e30:	e037883a 	mov	sp,fp
  804e34:	df000017 	ldw	fp,0(sp)
  804e38:	dec00104 	addi	sp,sp,4
  804e3c:	f800283a 	ret

00804e40 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  804e40:	defff704 	addi	sp,sp,-36
  804e44:	dfc00815 	stw	ra,32(sp)
  804e48:	df000715 	stw	fp,28(sp)
  804e4c:	df000704 	addi	fp,sp,28
  804e50:	e13ffc15 	stw	r4,-16(fp)
  804e54:	e17ffd15 	stw	r5,-12(fp)
  804e58:	e1bffe15 	stw	r6,-8(fp)
  804e5c:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  804e60:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  804e64:	e0bffc17 	ldw	r2,-16(fp)
  804e68:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  804e6c:	e1bfff17 	ldw	r6,-4(fp)
  804e70:	00802034 	movhi	r2,128
  804e74:	10947904 	addi	r2,r2,20964
  804e78:	d8800015 	stw	r2,0(sp)
  804e7c:	e13ffa17 	ldw	r4,-24(fp)
  804e80:	e17ffe17 	ldw	r5,-8(fp)
  804e84:	e1c00217 	ldw	r7,8(fp)
  804e88:	0800d7c0 	call	800d7c <alt_flash_program_block>
  804e8c:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
  804e90:	e0bffb17 	ldw	r2,-20(fp)
}
  804e94:	e037883a 	mov	sp,fp
  804e98:	dfc00117 	ldw	ra,4(sp)
  804e9c:	df000017 	ldw	fp,0(sp)
  804ea0:	dec00204 	addi	sp,sp,8
  804ea4:	f800283a 	ret

00804ea8 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
  804ea8:	defff804 	addi	sp,sp,-32
  804eac:	dfc00715 	stw	ra,28(sp)
  804eb0:	df000615 	stw	fp,24(sp)
  804eb4:	df000604 	addi	fp,sp,24
  804eb8:	e13ffe15 	stw	r4,-8(fp)
  804ebc:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
  804ec0:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  804ec4:	e0bffe17 	ldw	r2,-8(fp)
  804ec8:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  804ecc:	e0bffa17 	ldw	r2,-24(fp)
  804ed0:	10c03317 	ldw	r3,204(r2)
  804ed4:	e0bffa17 	ldw	r2,-24(fp)
  804ed8:	11000a17 	ldw	r4,40(r2)
  804edc:	01415544 	movi	r5,1365
  804ee0:	01802a84 	movi	r6,170
  804ee4:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  804ee8:	e0bffa17 	ldw	r2,-24(fp)
  804eec:	10c03317 	ldw	r3,204(r2)
  804ef0:	e0bffa17 	ldw	r2,-24(fp)
  804ef4:	11000a17 	ldw	r4,40(r2)
  804ef8:	0140aa84 	movi	r5,682
  804efc:	01801544 	movi	r6,85
  804f00:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
  804f04:	e0bffa17 	ldw	r2,-24(fp)
  804f08:	10c03317 	ldw	r3,204(r2)
  804f0c:	e0bffa17 	ldw	r2,-24(fp)
  804f10:	11000a17 	ldw	r4,40(r2)
  804f14:	01415544 	movi	r5,1365
  804f18:	01802004 	movi	r6,128
  804f1c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  804f20:	e0bffa17 	ldw	r2,-24(fp)
  804f24:	10c03317 	ldw	r3,204(r2)
  804f28:	e0bffa17 	ldw	r2,-24(fp)
  804f2c:	11000a17 	ldw	r4,40(r2)
  804f30:	01415544 	movi	r5,1365
  804f34:	01802a84 	movi	r6,170
  804f38:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  804f3c:	e0bffa17 	ldw	r2,-24(fp)
  804f40:	10c03317 	ldw	r3,204(r2)
  804f44:	e0bffa17 	ldw	r2,-24(fp)
  804f48:	11000a17 	ldw	r4,40(r2)
  804f4c:	0140aa84 	movi	r5,682
  804f50:	01801544 	movi	r6,85
  804f54:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
  804f58:	e0bffa17 	ldw	r2,-24(fp)
  804f5c:	11803517 	ldw	r6,212(r2)
  804f60:	e0bffa17 	ldw	r2,-24(fp)
  804f64:	10800a17 	ldw	r2,40(r2)
  804f68:	1007883a 	mov	r3,r2
  804f6c:	e0bfff17 	ldw	r2,-4(fp)
  804f70:	1889883a 	add	r4,r3,r2
  804f74:	01400c04 	movi	r5,48
  804f78:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
  804f7c:	0109c404 	movi	r4,10000
  804f80:	08003b40 	call	8003b4 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
  804f84:	00800c84 	movi	r2,50
  804f88:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  804f8c:	e0bffa17 	ldw	r2,-24(fp)
  804f90:	10800a17 	ldw	r2,40(r2)
  804f94:	1007883a 	mov	r3,r2
  804f98:	e0bfff17 	ldw	r2,-4(fp)
  804f9c:	1885883a 	add	r2,r3,r2
  804fa0:	10800023 	ldbuio	r2,0(r2)
  804fa4:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
  804fa8:	0100fa04 	movi	r4,1000
  804fac:	08003b40 	call	8003b4 <usleep>
    timeout--;
  804fb0:	e0bffb17 	ldw	r2,-20(fp)
  804fb4:	10bfffc4 	addi	r2,r2,-1
  804fb8:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
  804fbc:	e0bffd03 	ldbu	r2,-12(fp)
  804fc0:	10803fcc 	andi	r2,r2,255
  804fc4:	1080020c 	andi	r2,r2,8
  804fc8:	1004c03a 	cmpne	r2,r2,zero
  804fcc:	1000031e 	bne	r2,zero,804fdc <alt_erase_block_amd+0x134>
  804fd0:	e0bffb17 	ldw	r2,-20(fp)
  804fd4:	10800048 	cmpgei	r2,r2,1
  804fd8:	103fec1e 	bne	r2,zero,804f8c <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
  804fdc:	e0bffa17 	ldw	r2,-24(fp)
  804fe0:	10803117 	ldw	r2,196(r2)
  804fe4:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  804fe8:	00001706 	br	805048 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  804fec:	e0bffa17 	ldw	r2,-24(fp)
  804ff0:	10800a17 	ldw	r2,40(r2)
  804ff4:	1007883a 	mov	r3,r2
  804ff8:	e0bfff17 	ldw	r2,-4(fp)
  804ffc:	1885883a 	add	r2,r3,r2
  805000:	10800023 	ldbuio	r2,0(r2)
  805004:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
  805008:	e0bffd03 	ldbu	r2,-12(fp)
  80500c:	10803fcc 	andi	r2,r2,255
  805010:	1080201c 	xori	r2,r2,128
  805014:	10bfe004 	addi	r2,r2,-128
  805018:	1004803a 	cmplt	r2,r2,zero
  80501c:	10000d1e 	bne	r2,zero,805054 <alt_erase_block_amd+0x1ac>
  805020:	e0bffd03 	ldbu	r2,-12(fp)
  805024:	10803fcc 	andi	r2,r2,255
  805028:	1080080c 	andi	r2,r2,32
  80502c:	1004c03a 	cmpne	r2,r2,zero
  805030:	1000081e 	bne	r2,zero,805054 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
  805034:	0100fa04 	movi	r4,1000
  805038:	08003b40 	call	8003b4 <usleep>
    timeout -= 1000;
  80503c:	e0bffb17 	ldw	r2,-20(fp)
  805040:	10bf0604 	addi	r2,r2,-1000
  805044:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
  805048:	e0bffb17 	ldw	r2,-20(fp)
  80504c:	10800048 	cmpgei	r2,r2,1
  805050:	103fe61e 	bne	r2,zero,804fec <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
  805054:	e0bffb17 	ldw	r2,-20(fp)
  805058:	10800048 	cmpgei	r2,r2,1
  80505c:	1000031e 	bne	r2,zero,80506c <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
  805060:	00bfe304 	movi	r2,-116
  805064:	e0bffc15 	stw	r2,-16(fp)
  805068:	00000f06 	br	8050a8 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
  80506c:	e0bffa17 	ldw	r2,-24(fp)
  805070:	10800a17 	ldw	r2,40(r2)
  805074:	1007883a 	mov	r3,r2
  805078:	e0bfff17 	ldw	r2,-4(fp)
  80507c:	1885883a 	add	r2,r3,r2
  805080:	10800023 	ldbuio	r2,0(r2)
  805084:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
  805088:	e0bffd03 	ldbu	r2,-12(fp)
  80508c:	10803fcc 	andi	r2,r2,255
  805090:	1080201c 	xori	r2,r2,128
  805094:	10bfe004 	addi	r2,r2,-128
  805098:	1004803a 	cmplt	r2,r2,zero
  80509c:	1000021e 	bne	r2,zero,8050a8 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
  8050a0:	00bffec4 	movi	r2,-5
  8050a4:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
  8050a8:	e0bffc17 	ldw	r2,-16(fp)
}
  8050ac:	e037883a 	mov	sp,fp
  8050b0:	dfc00117 	ldw	ra,4(sp)
  8050b4:	df000017 	ldw	fp,0(sp)
  8050b8:	dec00204 	addi	sp,sp,8
  8050bc:	f800283a 	ret

008050c0 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
  8050c0:	defff804 	addi	sp,sp,-32
  8050c4:	dfc00715 	stw	ra,28(sp)
  8050c8:	df000615 	stw	fp,24(sp)
  8050cc:	df000604 	addi	fp,sp,24
  8050d0:	e13ffd15 	stw	r4,-12(fp)
  8050d4:	e17ffe15 	stw	r5,-8(fp)
  8050d8:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  8050dc:	e0bffd17 	ldw	r2,-12(fp)
  8050e0:	10803017 	ldw	r2,192(r2)
  8050e4:	10801924 	muli	r2,r2,100
  8050e8:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
  8050ec:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  8050f0:	e0bffd17 	ldw	r2,-12(fp)
  8050f4:	10800a17 	ldw	r2,40(r2)
  8050f8:	1007883a 	mov	r3,r2
  8050fc:	e0bffe17 	ldw	r2,-8(fp)
  805100:	1885883a 	add	r2,r3,r2
  805104:	10800023 	ldbuio	r2,0(r2)
  805108:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
  80510c:	00001706 	br	80516c <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
  805110:	e0bffc03 	ldbu	r2,-16(fp)
  805114:	10803fcc 	andi	r2,r2,255
  805118:	10c0200c 	andi	r3,r2,128
  80511c:	e0bfff03 	ldbu	r2,-4(fp)
  805120:	1080200c 	andi	r2,r2,128
  805124:	18801426 	beq	r3,r2,805178 <alt_wait_for_command_to_complete_amd+0xb8>
  805128:	e0bffc03 	ldbu	r2,-16(fp)
  80512c:	10803fcc 	andi	r2,r2,255
  805130:	1080080c 	andi	r2,r2,32
  805134:	1004c03a 	cmpne	r2,r2,zero
  805138:	10000f1e 	bne	r2,zero,805178 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
  80513c:	01000044 	movi	r4,1
  805140:	08003b40 	call	8003b4 <usleep>
    timeout--;
  805144:	e0bffb17 	ldw	r2,-20(fp)
  805148:	10bfffc4 	addi	r2,r2,-1
  80514c:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  805150:	e0bffd17 	ldw	r2,-12(fp)
  805154:	10800a17 	ldw	r2,40(r2)
  805158:	1007883a 	mov	r3,r2
  80515c:	e0bffe17 	ldw	r2,-8(fp)
  805160:	1885883a 	add	r2,r3,r2
  805164:	10800023 	ldbuio	r2,0(r2)
  805168:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  80516c:	e0bffb17 	ldw	r2,-20(fp)
  805170:	10800048 	cmpgei	r2,r2,1
  805174:	103fe61e 	bne	r2,zero,805110 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
  805178:	e0bffb17 	ldw	r2,-20(fp)
  80517c:	1004c03a 	cmpne	r2,r2,zero
  805180:	1000031e 	bne	r2,zero,805190 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
  805184:	00bfe304 	movi	r2,-116
  805188:	e0bffa15 	stw	r2,-24(fp)
  80518c:	00000f06 	br	8051cc <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  805190:	e0bffd17 	ldw	r2,-12(fp)
  805194:	10800a17 	ldw	r2,40(r2)
  805198:	1007883a 	mov	r3,r2
  80519c:	e0bffe17 	ldw	r2,-8(fp)
  8051a0:	1885883a 	add	r2,r3,r2
  8051a4:	10800023 	ldbuio	r2,0(r2)
  8051a8:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
  8051ac:	e0bffc03 	ldbu	r2,-16(fp)
  8051b0:	10803fcc 	andi	r2,r2,255
  8051b4:	10c0200c 	andi	r3,r2,128
  8051b8:	e0bfff03 	ldbu	r2,-4(fp)
  8051bc:	1080200c 	andi	r2,r2,128
  8051c0:	18800226 	beq	r3,r2,8051cc <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
  8051c4:	00bffec4 	movi	r2,-5
  8051c8:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
  8051cc:	e0bffa17 	ldw	r2,-24(fp)
}
  8051d0:	e037883a 	mov	sp,fp
  8051d4:	dfc00117 	ldw	ra,4(sp)
  8051d8:	df000017 	ldw	fp,0(sp)
  8051dc:	dec00204 	addi	sp,sp,8
  8051e0:	f800283a 	ret

008051e4 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
  8051e4:	defff904 	addi	sp,sp,-28
  8051e8:	dfc00615 	stw	ra,24(sp)
  8051ec:	df000515 	stw	fp,20(sp)
  8051f0:	df000504 	addi	fp,sp,20
  8051f4:	e13ffd15 	stw	r4,-12(fp)
  8051f8:	e17ffe15 	stw	r5,-8(fp)
  8051fc:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  805200:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
  805204:	e0bffd17 	ldw	r2,-12(fp)
  805208:	10c03317 	ldw	r3,204(r2)
  80520c:	e0bffd17 	ldw	r2,-12(fp)
  805210:	11000a17 	ldw	r4,40(r2)
  805214:	01415544 	movi	r5,1365
  805218:	01802a84 	movi	r6,170
  80521c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
  805220:	e0bffd17 	ldw	r2,-12(fp)
  805224:	10c03317 	ldw	r3,204(r2)
  805228:	e0bffd17 	ldw	r2,-12(fp)
  80522c:	11000a17 	ldw	r4,40(r2)
  805230:	0140aa84 	movi	r5,682
  805234:	01801544 	movi	r6,85
  805238:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
  80523c:	e0bffd17 	ldw	r2,-12(fp)
  805240:	10c03317 	ldw	r3,204(r2)
  805244:	e0bffd17 	ldw	r2,-12(fp)
  805248:	11000a17 	ldw	r4,40(r2)
  80524c:	01415544 	movi	r5,1365
  805250:	01802804 	movi	r6,160
  805254:	183ee83a 	callr	r3
  
  value = *src_addr;
  805258:	e0bfff17 	ldw	r2,-4(fp)
  80525c:	10800003 	ldbu	r2,0(r2)
  805260:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
  805264:	e13ffd17 	ldw	r4,-12(fp)
  805268:	e17ffe17 	ldw	r5,-8(fp)
  80526c:	e1bfff17 	ldw	r6,-4(fp)
  805270:	0800c180 	call	800c18 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
  805274:	e1bffb03 	ldbu	r6,-20(fp)
  805278:	e13ffd17 	ldw	r4,-12(fp)
  80527c:	e17ffe17 	ldw	r5,-8(fp)
  805280:	08050c00 	call	8050c0 <alt_wait_for_command_to_complete_amd>
  805284:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
  805288:	e0bffc17 	ldw	r2,-16(fp)
  
}
  80528c:	e037883a 	mov	sp,fp
  805290:	dfc00117 	ldw	ra,4(sp)
  805294:	df000017 	ldw	fp,0(sp)
  805298:	dec00204 	addi	sp,sp,8
  80529c:	f800283a 	ret

008052a0 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
  8052a0:	defff704 	addi	sp,sp,-36
  8052a4:	dfc00815 	stw	ra,32(sp)
  8052a8:	df000715 	stw	fp,28(sp)
  8052ac:	df000704 	addi	fp,sp,28
  8052b0:	e13ffc15 	stw	r4,-16(fp)
  8052b4:	e17ffd15 	stw	r5,-12(fp)
  8052b8:	e1bffe15 	stw	r6,-8(fp)
  8052bc:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
  8052c0:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  8052c4:	e0bffc17 	ldw	r2,-16(fp)
  8052c8:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  8052cc:	e13ffa17 	ldw	r4,-24(fp)
  8052d0:	e17ffd17 	ldw	r5,-12(fp)
  8052d4:	08054980 	call	805498 <alt_unlock_block_intel>
  8052d8:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
  8052dc:	e0bffb17 	ldw	r2,-20(fp)
  8052e0:	1004c03a 	cmpne	r2,r2,zero
  8052e4:	1000091e 	bne	r2,zero,80530c <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
  8052e8:	e1bfff17 	ldw	r6,-4(fp)
  8052ec:	00802034 	movhi	r2,128
  8052f0:	10958904 	addi	r2,r2,22052
  8052f4:	d8800015 	stw	r2,0(sp)
  8052f8:	e13ffa17 	ldw	r4,-24(fp)
  8052fc:	e17ffe17 	ldw	r5,-8(fp)
  805300:	e1c00217 	ldw	r7,8(fp)
  805304:	0800d7c0 	call	800d7c <alt_flash_program_block>
  805308:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
  80530c:	e0bffb17 	ldw	r2,-20(fp)
}
  805310:	e037883a 	mov	sp,fp
  805314:	dfc00117 	ldw	ra,4(sp)
  805318:	df000017 	ldw	fp,0(sp)
  80531c:	dec00204 	addi	sp,sp,8
  805320:	f800283a 	ret

00805324 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
  805324:	defff804 	addi	sp,sp,-32
  805328:	dfc00715 	stw	ra,28(sp)
  80532c:	df000615 	stw	fp,24(sp)
  805330:	df000604 	addi	fp,sp,24
  805334:	e13ffe15 	stw	r4,-8(fp)
  805338:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
  80533c:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
  805340:	e0bffe17 	ldw	r2,-8(fp)
  805344:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
  805348:	e0bffb17 	ldw	r2,-20(fp)
  80534c:	10803117 	ldw	r2,196(r2)
  805350:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
  805354:	e13ffb17 	ldw	r4,-20(fp)
  805358:	e17fff17 	ldw	r5,-4(fp)
  80535c:	08054980 	call	805498 <alt_unlock_block_intel>
  805360:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
  805364:	e0bffc17 	ldw	r2,-16(fp)
  805368:	1004c03a 	cmpne	r2,r2,zero
  80536c:	1000441e 	bne	r2,zero,805480 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
  805370:	e0bffb17 	ldw	r2,-20(fp)
  805374:	11803517 	ldw	r6,212(r2)
  805378:	e0bffb17 	ldw	r2,-20(fp)
  80537c:	10800a17 	ldw	r2,40(r2)
  805380:	1007883a 	mov	r3,r2
  805384:	e0bfff17 	ldw	r2,-4(fp)
  805388:	1889883a 	add	r4,r3,r2
  80538c:	01400804 	movi	r5,32
  805390:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  805394:	e0bffb17 	ldw	r2,-20(fp)
  805398:	11803517 	ldw	r6,212(r2)
  80539c:	e0bffb17 	ldw	r2,-20(fp)
  8053a0:	10800a17 	ldw	r2,40(r2)
  8053a4:	1007883a 	mov	r3,r2
  8053a8:	e0bfff17 	ldw	r2,-4(fp)
  8053ac:	1889883a 	add	r4,r3,r2
  8053b0:	01403404 	movi	r5,208
  8053b4:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  8053b8:	e0bffb17 	ldw	r2,-20(fp)
  8053bc:	10800a17 	ldw	r2,40(r2)
  8053c0:	1007883a 	mov	r3,r2
  8053c4:	e0bfff17 	ldw	r2,-4(fp)
  8053c8:	1885883a 	add	r2,r3,r2
  8053cc:	10800023 	ldbuio	r2,0(r2)
  8053d0:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
  8053d4:	e0bffd03 	ldbu	r2,-12(fp)
  8053d8:	10803fcc 	andi	r2,r2,255
  8053dc:	1080201c 	xori	r2,r2,128
  8053e0:	10bfe004 	addi	r2,r2,-128
  8053e4:	1004803a 	cmplt	r2,r2,zero
  8053e8:	1000081e 	bne	r2,zero,80540c <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
  8053ec:	0100fa04 	movi	r4,1000
  8053f0:	08003b40 	call	8003b4 <usleep>
      timeout -= 1000;
  8053f4:	e0bffa17 	ldw	r2,-24(fp)
  8053f8:	10bf0604 	addi	r2,r2,-1000
  8053fc:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
  805400:	e0bffa17 	ldw	r2,-24(fp)
  805404:	10800048 	cmpgei	r2,r2,1
  805408:	103feb1e 	bne	r2,zero,8053b8 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
  80540c:	e0bffa17 	ldw	r2,-24(fp)
  805410:	10800048 	cmpgei	r2,r2,1
  805414:	1000031e 	bne	r2,zero,805424 <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
  805418:	00bfe304 	movi	r2,-116
  80541c:	e0bffc15 	stw	r2,-16(fp)
  805420:	00000e06 	br	80545c <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
  805424:	e0bffd03 	ldbu	r2,-12(fp)
  805428:	10803fcc 	andi	r2,r2,255
  80542c:	10801fcc 	andi	r2,r2,127
  805430:	1005003a 	cmpeq	r2,r2,zero
  805434:	1000091e 	bne	r2,zero,80545c <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  805438:	00bffec4 	movi	r2,-5
  80543c:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  805440:	e0bffb17 	ldw	r2,-20(fp)
  805444:	10800a17 	ldw	r2,40(r2)
  805448:	1007883a 	mov	r3,r2
  80544c:	e0bfff17 	ldw	r2,-4(fp)
  805450:	1885883a 	add	r2,r3,r2
  805454:	10800023 	ldbuio	r2,0(r2)
  805458:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  80545c:	e0bffb17 	ldw	r2,-20(fp)
  805460:	11803517 	ldw	r6,212(r2)
  805464:	e0bffb17 	ldw	r2,-20(fp)
  805468:	10800a17 	ldw	r2,40(r2)
  80546c:	1007883a 	mov	r3,r2
  805470:	e0bfff17 	ldw	r2,-4(fp)
  805474:	1889883a 	add	r4,r3,r2
  805478:	01403fc4 	movi	r5,255
  80547c:	303ee83a 	callr	r6
  }
  
  return ret_code;
  805480:	e0bffc17 	ldw	r2,-16(fp)
}
  805484:	e037883a 	mov	sp,fp
  805488:	dfc00117 	ldw	ra,4(sp)
  80548c:	df000017 	ldw	fp,0(sp)
  805490:	dec00204 	addi	sp,sp,8
  805494:	f800283a 	ret

00805498 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
  805498:	defff904 	addi	sp,sp,-28
  80549c:	dfc00615 	stw	ra,24(sp)
  8054a0:	df000515 	stw	fp,20(sp)
  8054a4:	df000504 	addi	fp,sp,20
  8054a8:	e13ffe15 	stw	r4,-8(fp)
  8054ac:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
  8054b0:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
  8054b4:	e0bffe17 	ldw	r2,-8(fp)
  8054b8:	10803017 	ldw	r2,192(r2)
  8054bc:	10801924 	muli	r2,r2,100
  8054c0:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
  8054c4:	e0bffe17 	ldw	r2,-8(fp)
  8054c8:	11803517 	ldw	r6,212(r2)
  8054cc:	e0bffe17 	ldw	r2,-8(fp)
  8054d0:	10800a17 	ldw	r2,40(r2)
  8054d4:	1007883a 	mov	r3,r2
  8054d8:	e0bfff17 	ldw	r2,-4(fp)
  8054dc:	1889883a 	add	r4,r3,r2
  8054e0:	01402404 	movi	r5,144
  8054e4:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
  8054e8:	e0bffe17 	ldw	r2,-8(fp)
  8054ec:	10800a17 	ldw	r2,40(r2)
  8054f0:	1007883a 	mov	r3,r2
  8054f4:	e0bfff17 	ldw	r2,-4(fp)
  8054f8:	1885883a 	add	r2,r3,r2
  8054fc:	10800104 	addi	r2,r2,4
  805500:	10800023 	ldbuio	r2,0(r2)
  805504:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
  805508:	e0bffd43 	ldbu	r2,-11(fp)
  80550c:	1080004c 	andi	r2,r2,1
  805510:	10803fcc 	andi	r2,r2,255
  805514:	1005003a 	cmpeq	r2,r2,zero
  805518:	1000331e 	bne	r2,zero,8055e8 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
  80551c:	e0bffe17 	ldw	r2,-8(fp)
  805520:	11803517 	ldw	r6,212(r2)
  805524:	e0bffe17 	ldw	r2,-8(fp)
  805528:	10800a17 	ldw	r2,40(r2)
  80552c:	1007883a 	mov	r3,r2
  805530:	e0bfff17 	ldw	r2,-4(fp)
  805534:	1889883a 	add	r4,r3,r2
  805538:	01401804 	movi	r5,96
  80553c:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
  805540:	e0bffe17 	ldw	r2,-8(fp)
  805544:	11803517 	ldw	r6,212(r2)
  805548:	e0bffe17 	ldw	r2,-8(fp)
  80554c:	10800a17 	ldw	r2,40(r2)
  805550:	1007883a 	mov	r3,r2
  805554:	e0bfff17 	ldw	r2,-4(fp)
  805558:	1889883a 	add	r4,r3,r2
  80555c:	01403404 	movi	r5,208
  805560:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
  805564:	e0bffe17 	ldw	r2,-8(fp)
  805568:	10800a17 	ldw	r2,40(r2)
  80556c:	1007883a 	mov	r3,r2
  805570:	e0bfff17 	ldw	r2,-4(fp)
  805574:	1885883a 	add	r2,r3,r2
  805578:	10800023 	ldbuio	r2,0(r2)
  80557c:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
  805580:	e0bffd03 	ldbu	r2,-12(fp)
  805584:	10803fcc 	andi	r2,r2,255
  805588:	1080201c 	xori	r2,r2,128
  80558c:	10bfe004 	addi	r2,r2,-128
  805590:	1004803a 	cmplt	r2,r2,zero
  805594:	1000081e 	bne	r2,zero,8055b8 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
  805598:	e0bffb17 	ldw	r2,-20(fp)
  80559c:	10bfffc4 	addi	r2,r2,-1
  8055a0:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
  8055a4:	01000044 	movi	r4,1
  8055a8:	08003b40 	call	8003b4 <usleep>
    }while(timeout > 0);
  8055ac:	e0bffb17 	ldw	r2,-20(fp)
  8055b0:	10800048 	cmpgei	r2,r2,1
  8055b4:	103feb1e 	bne	r2,zero,805564 <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
  8055b8:	e0bffb17 	ldw	r2,-20(fp)
  8055bc:	1004c03a 	cmpne	r2,r2,zero
  8055c0:	1000031e 	bne	r2,zero,8055d0 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
  8055c4:	00bfe304 	movi	r2,-116
  8055c8:	e0bffc15 	stw	r2,-16(fp)
  8055cc:	00000606 	br	8055e8 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
  8055d0:	e0bffd03 	ldbu	r2,-12(fp)
  8055d4:	10801fcc 	andi	r2,r2,127
  8055d8:	1005003a 	cmpeq	r2,r2,zero
  8055dc:	1000021e 	bne	r2,zero,8055e8 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
  8055e0:	00bffec4 	movi	r2,-5
  8055e4:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
  8055e8:	e0bffe17 	ldw	r2,-8(fp)
  8055ec:	11803517 	ldw	r6,212(r2)
  8055f0:	e0bffe17 	ldw	r2,-8(fp)
  8055f4:	10800a17 	ldw	r2,40(r2)
  8055f8:	1007883a 	mov	r3,r2
  8055fc:	e0bfff17 	ldw	r2,-4(fp)
  805600:	1889883a 	add	r4,r3,r2
  805604:	01403fc4 	movi	r5,255
  805608:	303ee83a 	callr	r6

  return ret_code;
  80560c:	e0bffc17 	ldw	r2,-16(fp)
}
  805610:	e037883a 	mov	sp,fp
  805614:	dfc00117 	ldw	ra,4(sp)
  805618:	df000017 	ldw	fp,0(sp)
  80561c:	dec00204 	addi	sp,sp,8
  805620:	f800283a 	ret

00805624 <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
  805624:	defff904 	addi	sp,sp,-28
  805628:	dfc00615 	stw	ra,24(sp)
  80562c:	df000515 	stw	fp,20(sp)
  805630:	df000504 	addi	fp,sp,20
  805634:	e13ffd15 	stw	r4,-12(fp)
  805638:	e17ffe15 	stw	r5,-8(fp)
  80563c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
  805640:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
  805644:	e0bffd17 	ldw	r2,-12(fp)
  805648:	11803517 	ldw	r6,212(r2)
  80564c:	e0bffd17 	ldw	r2,-12(fp)
  805650:	10800a17 	ldw	r2,40(r2)
  805654:	1007883a 	mov	r3,r2
  805658:	e0bffe17 	ldw	r2,-8(fp)
  80565c:	1889883a 	add	r4,r3,r2
  805660:	01401004 	movi	r5,64
  805664:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
  805668:	e13ffd17 	ldw	r4,-12(fp)
  80566c:	e17ffe17 	ldw	r5,-8(fp)
  805670:	e1bfff17 	ldw	r6,-4(fp)
  805674:	0800c180 	call	800c18 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
  805678:	e0bffd17 	ldw	r2,-12(fp)
  80567c:	10800a17 	ldw	r2,40(r2)
  805680:	1007883a 	mov	r3,r2
  805684:	e0bffe17 	ldw	r2,-8(fp)
  805688:	1885883a 	add	r2,r3,r2
  80568c:	10800023 	ldbuio	r2,0(r2)
  805690:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
  805694:	e0bffb03 	ldbu	r2,-20(fp)
  805698:	10803fcc 	andi	r2,r2,255
  80569c:	1080201c 	xori	r2,r2,128
  8056a0:	10bfe004 	addi	r2,r2,-128
  8056a4:	1004403a 	cmpge	r2,r2,zero
  8056a8:	103ff31e 	bne	r2,zero,805678 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
  8056ac:	e0bffb03 	ldbu	r2,-20(fp)
  8056b0:	10801fcc 	andi	r2,r2,127
  8056b4:	1005003a 	cmpeq	r2,r2,zero
  8056b8:	1000021e 	bne	r2,zero,8056c4 <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
  8056bc:	00bffec4 	movi	r2,-5
  8056c0:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
  8056c4:	e0bffd17 	ldw	r2,-12(fp)
  8056c8:	11803517 	ldw	r6,212(r2)
  8056cc:	e0bffd17 	ldw	r2,-12(fp)
  8056d0:	10800a17 	ldw	r2,40(r2)
  8056d4:	1007883a 	mov	r3,r2
  8056d8:	e0bffe17 	ldw	r2,-8(fp)
  8056dc:	1889883a 	add	r4,r3,r2
  8056e0:	01403fc4 	movi	r5,255
  8056e4:	303ee83a 	callr	r6
  
  return ret_code;
  8056e8:	e0bffc17 	ldw	r2,-16(fp)
}
  8056ec:	e037883a 	mov	sp,fp
  8056f0:	dfc00117 	ldw	ra,4(sp)
  8056f4:	df000017 	ldw	fp,0(sp)
  8056f8:	dec00204 	addi	sp,sp,8
  8056fc:	f800283a 	ret

00805700 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
  805700:	defffa04 	addi	sp,sp,-24
  805704:	dfc00515 	stw	ra,20(sp)
  805708:	df000415 	stw	fp,16(sp)
  80570c:	df000404 	addi	fp,sp,16
  805710:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
  805714:	00802034 	movhi	r2,128
  805718:	109e6504 	addi	r2,r2,31124
  80571c:	10800017 	ldw	r2,0(r2)
  805720:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  805724:	00003306 	br	8057f4 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
  805728:	e0bffd17 	ldw	r2,-12(fp)
  80572c:	11000217 	ldw	r4,8(r2)
  805730:	0805b840 	call	805b84 <strlen>
  805734:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
  805738:	e0bffd17 	ldw	r2,-12(fp)
  80573c:	10c00217 	ldw	r3,8(r2)
  805740:	e0bffc17 	ldw	r2,-16(fp)
  805744:	1885883a 	add	r2,r3,r2
  805748:	10bfffc4 	addi	r2,r2,-1
  80574c:	10800003 	ldbu	r2,0(r2)
  805750:	10803fcc 	andi	r2,r2,255
  805754:	1080201c 	xori	r2,r2,128
  805758:	10bfe004 	addi	r2,r2,-128
  80575c:	10800bd8 	cmpnei	r2,r2,47
  805760:	1000031e 	bne	r2,zero,805770 <alt_find_file+0x70>
    {
      len -= 1;
  805764:	e0bffc17 	ldw	r2,-16(fp)
  805768:	10bfffc4 	addi	r2,r2,-1
  80576c:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
  805770:	e0bffc17 	ldw	r2,-16(fp)
  805774:	1007883a 	mov	r3,r2
  805778:	e0bffe17 	ldw	r2,-8(fp)
  80577c:	1885883a 	add	r2,r3,r2
  805780:	10800003 	ldbu	r2,0(r2)
  805784:	10803fcc 	andi	r2,r2,255
  805788:	1080201c 	xori	r2,r2,128
  80578c:	10bfe004 	addi	r2,r2,-128
  805790:	10800be0 	cmpeqi	r2,r2,47
  805794:	10000a1e 	bne	r2,zero,8057c0 <alt_find_file+0xc0>
  805798:	e0bffc17 	ldw	r2,-16(fp)
  80579c:	1007883a 	mov	r3,r2
  8057a0:	e0bffe17 	ldw	r2,-8(fp)
  8057a4:	1885883a 	add	r2,r3,r2
  8057a8:	10800003 	ldbu	r2,0(r2)
  8057ac:	10803fcc 	andi	r2,r2,255
  8057b0:	1080201c 	xori	r2,r2,128
  8057b4:	10bfe004 	addi	r2,r2,-128
  8057b8:	1004c03a 	cmpne	r2,r2,zero
  8057bc:	10000a1e 	bne	r2,zero,8057e8 <alt_find_file+0xe8>
  8057c0:	e0bffd17 	ldw	r2,-12(fp)
  8057c4:	11000217 	ldw	r4,8(r2)
  8057c8:	e1bffc17 	ldw	r6,-16(fp)
  8057cc:	e17ffe17 	ldw	r5,-8(fp)
  8057d0:	08059b40 	call	8059b4 <memcmp>
  8057d4:	1004c03a 	cmpne	r2,r2,zero
  8057d8:	1000031e 	bne	r2,zero,8057e8 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
  8057dc:	e0bffd17 	ldw	r2,-12(fp)
  8057e0:	e0bfff15 	stw	r2,-4(fp)
  8057e4:	00000806 	br	805808 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
  8057e8:	e0bffd17 	ldw	r2,-12(fp)
  8057ec:	10800017 	ldw	r2,0(r2)
  8057f0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
  8057f4:	00c02034 	movhi	r3,128
  8057f8:	18de6504 	addi	r3,r3,31124
  8057fc:	e0bffd17 	ldw	r2,-12(fp)
  805800:	10ffc91e 	bne	r2,r3,805728 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
  805804:	e03fff15 	stw	zero,-4(fp)
  805808:	e0bfff17 	ldw	r2,-4(fp)
}
  80580c:	e037883a 	mov	sp,fp
  805810:	dfc00117 	ldw	ra,4(sp)
  805814:	df000017 	ldw	fp,0(sp)
  805818:	dec00204 	addi	sp,sp,8
  80581c:	f800283a 	ret

00805820 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
  805820:	defffc04 	addi	sp,sp,-16
  805824:	df000315 	stw	fp,12(sp)
  805828:	df000304 	addi	fp,sp,12
  80582c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
  805830:	00bffa04 	movi	r2,-24
  805834:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  805838:	e03ffe15 	stw	zero,-8(fp)
  80583c:	00001e06 	br	8058b8 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
  805840:	e0bffe17 	ldw	r2,-8(fp)
  805844:	00c02034 	movhi	r3,128
  805848:	18dd0504 	addi	r3,r3,29716
  80584c:	10800324 	muli	r2,r2,12
  805850:	10c5883a 	add	r2,r2,r3
  805854:	10800017 	ldw	r2,0(r2)
  805858:	1004c03a 	cmpne	r2,r2,zero
  80585c:	1000131e 	bne	r2,zero,8058ac <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
  805860:	e0bffe17 	ldw	r2,-8(fp)
  805864:	00c02034 	movhi	r3,128
  805868:	18dd0504 	addi	r3,r3,29716
  80586c:	10800324 	muli	r2,r2,12
  805870:	10c7883a 	add	r3,r2,r3
  805874:	e0bfff17 	ldw	r2,-4(fp)
  805878:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
  80587c:	00802034 	movhi	r2,128
  805880:	109e6904 	addi	r2,r2,31140
  805884:	10c00017 	ldw	r3,0(r2)
  805888:	e0bffe17 	ldw	r2,-8(fp)
  80588c:	1880040e 	bge	r3,r2,8058a0 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
  805890:	00c02034 	movhi	r3,128
  805894:	18de6904 	addi	r3,r3,31140
  805898:	e0bffe17 	ldw	r2,-8(fp)
  80589c:	18800015 	stw	r2,0(r3)
      }
      rc = i;
  8058a0:	e0bffe17 	ldw	r2,-8(fp)
  8058a4:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
  8058a8:	00000606 	br	8058c4 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
  8058ac:	e0bffe17 	ldw	r2,-8(fp)
  8058b0:	10800044 	addi	r2,r2,1
  8058b4:	e0bffe15 	stw	r2,-8(fp)
  8058b8:	e0bffe17 	ldw	r2,-8(fp)
  8058bc:	10800810 	cmplti	r2,r2,32
  8058c0:	103fdf1e 	bne	r2,zero,805840 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
  8058c4:	e0bffd17 	ldw	r2,-12(fp)
}
  8058c8:	e037883a 	mov	sp,fp
  8058cc:	df000017 	ldw	fp,0(sp)
  8058d0:	dec00104 	addi	sp,sp,4
  8058d4:	f800283a 	ret

008058d8 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
  8058d8:	defffb04 	addi	sp,sp,-20
  8058dc:	df000415 	stw	fp,16(sp)
  8058e0:	df000404 	addi	fp,sp,16
  8058e4:	e13ffe15 	stw	r4,-8(fp)
  8058e8:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
  8058ec:	e0bfff17 	ldw	r2,-4(fp)
  8058f0:	10840070 	cmpltui	r2,r2,4097
  8058f4:	1000021e 	bne	r2,zero,805900 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
  8058f8:	00840004 	movi	r2,4096
  8058fc:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
  805900:	e0fffe17 	ldw	r3,-8(fp)
  805904:	e0bfff17 	ldw	r2,-4(fp)
  805908:	1885883a 	add	r2,r3,r2
  80590c:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  805910:	e0bffe17 	ldw	r2,-8(fp)
  805914:	e0bffd15 	stw	r2,-12(fp)
  805918:	00000506 	br	805930 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
  80591c:	e0bffd17 	ldw	r2,-12(fp)
  805920:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
  805924:	e0bffd17 	ldw	r2,-12(fp)
  805928:	10800804 	addi	r2,r2,32
  80592c:	e0bffd15 	stw	r2,-12(fp)
  805930:	e0fffd17 	ldw	r3,-12(fp)
  805934:	e0bffc17 	ldw	r2,-16(fp)
  805938:	18bff836 	bltu	r3,r2,80591c <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
  80593c:	e0bffe17 	ldw	r2,-8(fp)
  805940:	108007cc 	andi	r2,r2,31
  805944:	1005003a 	cmpeq	r2,r2,zero
  805948:	1000021e 	bne	r2,zero,805954 <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
  80594c:	e0bffd17 	ldw	r2,-12(fp)
  805950:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
  805954:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
  805958:	e037883a 	mov	sp,fp
  80595c:	df000017 	ldw	fp,0(sp)
  805960:	dec00104 	addi	sp,sp,4
  805964:	f800283a 	ret

00805968 <atexit>:
  805968:	200b883a 	mov	r5,r4
  80596c:	000d883a 	mov	r6,zero
  805970:	0009883a 	mov	r4,zero
  805974:	000f883a 	mov	r7,zero
  805978:	0805bf81 	jmpi	805bf8 <__register_exitproc>

0080597c <exit>:
  80597c:	defffe04 	addi	sp,sp,-8
  805980:	000b883a 	mov	r5,zero
  805984:	dc000015 	stw	r16,0(sp)
  805988:	dfc00115 	stw	ra,4(sp)
  80598c:	2021883a 	mov	r16,r4
  805990:	0805d300 	call	805d30 <__call_exitprocs>
  805994:	00802034 	movhi	r2,128
  805998:	109e7104 	addi	r2,r2,31172
  80599c:	11000017 	ldw	r4,0(r2)
  8059a0:	20800f17 	ldw	r2,60(r4)
  8059a4:	10000126 	beq	r2,zero,8059ac <exit+0x30>
  8059a8:	103ee83a 	callr	r2
  8059ac:	8009883a 	mov	r4,r16
  8059b0:	080606c0 	call	80606c <_exit>

008059b4 <memcmp>:
  8059b4:	00c000c4 	movi	r3,3
  8059b8:	1980032e 	bgeu	r3,r6,8059c8 <memcmp+0x14>
  8059bc:	2144b03a 	or	r2,r4,r5
  8059c0:	10c4703a 	and	r2,r2,r3
  8059c4:	10000f26 	beq	r2,zero,805a04 <memcmp+0x50>
  8059c8:	31ffffc4 	addi	r7,r6,-1
  8059cc:	3000061e 	bne	r6,zero,8059e8 <memcmp+0x34>
  8059d0:	00000a06 	br	8059fc <memcmp+0x48>
  8059d4:	39ffffc4 	addi	r7,r7,-1
  8059d8:	00bfffc4 	movi	r2,-1
  8059dc:	21000044 	addi	r4,r4,1
  8059e0:	29400044 	addi	r5,r5,1
  8059e4:	38800526 	beq	r7,r2,8059fc <memcmp+0x48>
  8059e8:	20c00003 	ldbu	r3,0(r4)
  8059ec:	28800003 	ldbu	r2,0(r5)
  8059f0:	18bff826 	beq	r3,r2,8059d4 <memcmp+0x20>
  8059f4:	1885c83a 	sub	r2,r3,r2
  8059f8:	f800283a 	ret
  8059fc:	0005883a 	mov	r2,zero
  805a00:	f800283a 	ret
  805a04:	180f883a 	mov	r7,r3
  805a08:	20c00017 	ldw	r3,0(r4)
  805a0c:	28800017 	ldw	r2,0(r5)
  805a10:	18bfed1e 	bne	r3,r2,8059c8 <memcmp+0x14>
  805a14:	31bfff04 	addi	r6,r6,-4
  805a18:	21000104 	addi	r4,r4,4
  805a1c:	29400104 	addi	r5,r5,4
  805a20:	39bff936 	bltu	r7,r6,805a08 <memcmp+0x54>
  805a24:	003fe806 	br	8059c8 <memcmp+0x14>

00805a28 <memcpy>:
  805a28:	01c003c4 	movi	r7,15
  805a2c:	2007883a 	mov	r3,r4
  805a30:	3980032e 	bgeu	r7,r6,805a40 <memcpy+0x18>
  805a34:	2904b03a 	or	r2,r5,r4
  805a38:	108000cc 	andi	r2,r2,3
  805a3c:	10000926 	beq	r2,zero,805a64 <memcpy+0x3c>
  805a40:	30000626 	beq	r6,zero,805a5c <memcpy+0x34>
  805a44:	30cd883a 	add	r6,r6,r3
  805a48:	28800003 	ldbu	r2,0(r5)
  805a4c:	29400044 	addi	r5,r5,1
  805a50:	18800005 	stb	r2,0(r3)
  805a54:	18c00044 	addi	r3,r3,1
  805a58:	30fffb1e 	bne	r6,r3,805a48 <memcpy+0x20>
  805a5c:	2005883a 	mov	r2,r4
  805a60:	f800283a 	ret
  805a64:	3811883a 	mov	r8,r7
  805a68:	200f883a 	mov	r7,r4
  805a6c:	28c00017 	ldw	r3,0(r5)
  805a70:	31bffc04 	addi	r6,r6,-16
  805a74:	38c00015 	stw	r3,0(r7)
  805a78:	28800117 	ldw	r2,4(r5)
  805a7c:	38800115 	stw	r2,4(r7)
  805a80:	28c00217 	ldw	r3,8(r5)
  805a84:	38c00215 	stw	r3,8(r7)
  805a88:	28800317 	ldw	r2,12(r5)
  805a8c:	29400404 	addi	r5,r5,16
  805a90:	38800315 	stw	r2,12(r7)
  805a94:	39c00404 	addi	r7,r7,16
  805a98:	41bff436 	bltu	r8,r6,805a6c <memcpy+0x44>
  805a9c:	008000c4 	movi	r2,3
  805aa0:	1180072e 	bgeu	r2,r6,805ac0 <memcpy+0x98>
  805aa4:	1007883a 	mov	r3,r2
  805aa8:	28800017 	ldw	r2,0(r5)
  805aac:	31bfff04 	addi	r6,r6,-4
  805ab0:	29400104 	addi	r5,r5,4
  805ab4:	38800015 	stw	r2,0(r7)
  805ab8:	39c00104 	addi	r7,r7,4
  805abc:	19bffa36 	bltu	r3,r6,805aa8 <memcpy+0x80>
  805ac0:	3807883a 	mov	r3,r7
  805ac4:	003fde06 	br	805a40 <memcpy+0x18>

00805ac8 <strcmp>:
  805ac8:	2144b03a 	or	r2,r4,r5
  805acc:	108000cc 	andi	r2,r2,3
  805ad0:	10001d1e 	bne	r2,zero,805b48 <strcmp+0x80>
  805ad4:	200f883a 	mov	r7,r4
  805ad8:	28800017 	ldw	r2,0(r5)
  805adc:	21000017 	ldw	r4,0(r4)
  805ae0:	280d883a 	mov	r6,r5
  805ae4:	2080161e 	bne	r4,r2,805b40 <strcmp+0x78>
  805ae8:	023fbff4 	movhi	r8,65279
  805aec:	423fbfc4 	addi	r8,r8,-257
  805af0:	2207883a 	add	r3,r4,r8
  805af4:	01602074 	movhi	r5,32897
  805af8:	29602004 	addi	r5,r5,-32640
  805afc:	1946703a 	and	r3,r3,r5
  805b00:	0104303a 	nor	r2,zero,r4
  805b04:	10c4703a 	and	r2,r2,r3
  805b08:	10001c1e 	bne	r2,zero,805b7c <strcmp+0xb4>
  805b0c:	4013883a 	mov	r9,r8
  805b10:	2811883a 	mov	r8,r5
  805b14:	00000106 	br	805b1c <strcmp+0x54>
  805b18:	1800181e 	bne	r3,zero,805b7c <strcmp+0xb4>
  805b1c:	39c00104 	addi	r7,r7,4
  805b20:	39000017 	ldw	r4,0(r7)
  805b24:	31800104 	addi	r6,r6,4
  805b28:	31400017 	ldw	r5,0(r6)
  805b2c:	2245883a 	add	r2,r4,r9
  805b30:	1204703a 	and	r2,r2,r8
  805b34:	0106303a 	nor	r3,zero,r4
  805b38:	1886703a 	and	r3,r3,r2
  805b3c:	217ff626 	beq	r4,r5,805b18 <strcmp+0x50>
  805b40:	3809883a 	mov	r4,r7
  805b44:	300b883a 	mov	r5,r6
  805b48:	20c00007 	ldb	r3,0(r4)
  805b4c:	1800051e 	bne	r3,zero,805b64 <strcmp+0x9c>
  805b50:	00000606 	br	805b6c <strcmp+0xa4>
  805b54:	21000044 	addi	r4,r4,1
  805b58:	20c00007 	ldb	r3,0(r4)
  805b5c:	29400044 	addi	r5,r5,1
  805b60:	18000226 	beq	r3,zero,805b6c <strcmp+0xa4>
  805b64:	28800007 	ldb	r2,0(r5)
  805b68:	18bffa26 	beq	r3,r2,805b54 <strcmp+0x8c>
  805b6c:	20c00003 	ldbu	r3,0(r4)
  805b70:	28800003 	ldbu	r2,0(r5)
  805b74:	1885c83a 	sub	r2,r3,r2
  805b78:	f800283a 	ret
  805b7c:	0005883a 	mov	r2,zero
  805b80:	f800283a 	ret

00805b84 <strlen>:
  805b84:	208000cc 	andi	r2,r4,3
  805b88:	2011883a 	mov	r8,r4
  805b8c:	1000161e 	bne	r2,zero,805be8 <strlen+0x64>
  805b90:	20c00017 	ldw	r3,0(r4)
  805b94:	017fbff4 	movhi	r5,65279
  805b98:	297fbfc4 	addi	r5,r5,-257
  805b9c:	01e02074 	movhi	r7,32897
  805ba0:	39e02004 	addi	r7,r7,-32640
  805ba4:	1945883a 	add	r2,r3,r5
  805ba8:	11c4703a 	and	r2,r2,r7
  805bac:	00c6303a 	nor	r3,zero,r3
  805bb0:	1886703a 	and	r3,r3,r2
  805bb4:	18000c1e 	bne	r3,zero,805be8 <strlen+0x64>
  805bb8:	280d883a 	mov	r6,r5
  805bbc:	380b883a 	mov	r5,r7
  805bc0:	21000104 	addi	r4,r4,4
  805bc4:	20800017 	ldw	r2,0(r4)
  805bc8:	1187883a 	add	r3,r2,r6
  805bcc:	1946703a 	and	r3,r3,r5
  805bd0:	0084303a 	nor	r2,zero,r2
  805bd4:	10c4703a 	and	r2,r2,r3
  805bd8:	103ff926 	beq	r2,zero,805bc0 <strlen+0x3c>
  805bdc:	20800007 	ldb	r2,0(r4)
  805be0:	10000326 	beq	r2,zero,805bf0 <strlen+0x6c>
  805be4:	21000044 	addi	r4,r4,1
  805be8:	20800007 	ldb	r2,0(r4)
  805bec:	103ffd1e 	bne	r2,zero,805be4 <strlen+0x60>
  805bf0:	2205c83a 	sub	r2,r4,r8
  805bf4:	f800283a 	ret

00805bf8 <__register_exitproc>:
  805bf8:	defffa04 	addi	sp,sp,-24
  805bfc:	00802034 	movhi	r2,128
  805c00:	109e7104 	addi	r2,r2,31172
  805c04:	dc000015 	stw	r16,0(sp)
  805c08:	14000017 	ldw	r16,0(r2)
  805c0c:	dd000415 	stw	r20,16(sp)
  805c10:	2829883a 	mov	r20,r5
  805c14:	81405217 	ldw	r5,328(r16)
  805c18:	dcc00315 	stw	r19,12(sp)
  805c1c:	dc800215 	stw	r18,8(sp)
  805c20:	dc400115 	stw	r17,4(sp)
  805c24:	dfc00515 	stw	ra,20(sp)
  805c28:	2023883a 	mov	r17,r4
  805c2c:	3027883a 	mov	r19,r6
  805c30:	3825883a 	mov	r18,r7
  805c34:	28002526 	beq	r5,zero,805ccc <__register_exitproc+0xd4>
  805c38:	29000117 	ldw	r4,4(r5)
  805c3c:	008007c4 	movi	r2,31
  805c40:	11002716 	blt	r2,r4,805ce0 <__register_exitproc+0xe8>
  805c44:	8800101e 	bne	r17,zero,805c88 <__register_exitproc+0x90>
  805c48:	2105883a 	add	r2,r4,r4
  805c4c:	1085883a 	add	r2,r2,r2
  805c50:	20c00044 	addi	r3,r4,1
  805c54:	1145883a 	add	r2,r2,r5
  805c58:	0009883a 	mov	r4,zero
  805c5c:	15000215 	stw	r20,8(r2)
  805c60:	28c00115 	stw	r3,4(r5)
  805c64:	2005883a 	mov	r2,r4
  805c68:	dfc00517 	ldw	ra,20(sp)
  805c6c:	dd000417 	ldw	r20,16(sp)
  805c70:	dcc00317 	ldw	r19,12(sp)
  805c74:	dc800217 	ldw	r18,8(sp)
  805c78:	dc400117 	ldw	r17,4(sp)
  805c7c:	dc000017 	ldw	r16,0(sp)
  805c80:	dec00604 	addi	sp,sp,24
  805c84:	f800283a 	ret
  805c88:	29802204 	addi	r6,r5,136
  805c8c:	00800044 	movi	r2,1
  805c90:	110e983a 	sll	r7,r2,r4
  805c94:	30c04017 	ldw	r3,256(r6)
  805c98:	2105883a 	add	r2,r4,r4
  805c9c:	1085883a 	add	r2,r2,r2
  805ca0:	1185883a 	add	r2,r2,r6
  805ca4:	19c6b03a 	or	r3,r3,r7
  805ca8:	14802015 	stw	r18,128(r2)
  805cac:	14c00015 	stw	r19,0(r2)
  805cb0:	00800084 	movi	r2,2
  805cb4:	30c04015 	stw	r3,256(r6)
  805cb8:	88bfe31e 	bne	r17,r2,805c48 <__register_exitproc+0x50>
  805cbc:	30804117 	ldw	r2,260(r6)
  805cc0:	11c4b03a 	or	r2,r2,r7
  805cc4:	30804115 	stw	r2,260(r6)
  805cc8:	003fdf06 	br	805c48 <__register_exitproc+0x50>
  805ccc:	00802074 	movhi	r2,129
  805cd0:	10a4d604 	addi	r2,r2,-27816
  805cd4:	100b883a 	mov	r5,r2
  805cd8:	80805215 	stw	r2,328(r16)
  805cdc:	003fd606 	br	805c38 <__register_exitproc+0x40>
  805ce0:	00800034 	movhi	r2,0
  805ce4:	10800004 	addi	r2,r2,0
  805ce8:	1000021e 	bne	r2,zero,805cf4 <__register_exitproc+0xfc>
  805cec:	013fffc4 	movi	r4,-1
  805cf0:	003fdc06 	br	805c64 <__register_exitproc+0x6c>
  805cf4:	01006404 	movi	r4,400
  805cf8:	103ee83a 	callr	r2
  805cfc:	1007883a 	mov	r3,r2
  805d00:	103ffa26 	beq	r2,zero,805cec <__register_exitproc+0xf4>
  805d04:	80805217 	ldw	r2,328(r16)
  805d08:	180b883a 	mov	r5,r3
  805d0c:	18000115 	stw	zero,4(r3)
  805d10:	18800015 	stw	r2,0(r3)
  805d14:	80c05215 	stw	r3,328(r16)
  805d18:	18006215 	stw	zero,392(r3)
  805d1c:	18006315 	stw	zero,396(r3)
  805d20:	0009883a 	mov	r4,zero
  805d24:	883fc826 	beq	r17,zero,805c48 <__register_exitproc+0x50>
  805d28:	003fd706 	br	805c88 <__register_exitproc+0x90>

00805d2c <register_fini>:
  805d2c:	f800283a 	ret

00805d30 <__call_exitprocs>:
  805d30:	00802034 	movhi	r2,128
  805d34:	109e7104 	addi	r2,r2,31172
  805d38:	10800017 	ldw	r2,0(r2)
  805d3c:	defff304 	addi	sp,sp,-52
  805d40:	df000b15 	stw	fp,44(sp)
  805d44:	d8800115 	stw	r2,4(sp)
  805d48:	00800034 	movhi	r2,0
  805d4c:	10800004 	addi	r2,r2,0
  805d50:	1005003a 	cmpeq	r2,r2,zero
  805d54:	d8800215 	stw	r2,8(sp)
  805d58:	d8800117 	ldw	r2,4(sp)
  805d5c:	dd400815 	stw	r21,32(sp)
  805d60:	dd000715 	stw	r20,28(sp)
  805d64:	10805204 	addi	r2,r2,328
  805d68:	dfc00c15 	stw	ra,48(sp)
  805d6c:	ddc00a15 	stw	r23,40(sp)
  805d70:	dd800915 	stw	r22,36(sp)
  805d74:	dcc00615 	stw	r19,24(sp)
  805d78:	dc800515 	stw	r18,20(sp)
  805d7c:	dc400415 	stw	r17,16(sp)
  805d80:	dc000315 	stw	r16,12(sp)
  805d84:	282b883a 	mov	r21,r5
  805d88:	2039883a 	mov	fp,r4
  805d8c:	d8800015 	stw	r2,0(sp)
  805d90:	2829003a 	cmpeq	r20,r5,zero
  805d94:	d8800117 	ldw	r2,4(sp)
  805d98:	14405217 	ldw	r17,328(r2)
  805d9c:	88001026 	beq	r17,zero,805de0 <__call_exitprocs+0xb0>
  805da0:	ddc00017 	ldw	r23,0(sp)
  805da4:	88800117 	ldw	r2,4(r17)
  805da8:	8c802204 	addi	r18,r17,136
  805dac:	143fffc4 	addi	r16,r2,-1
  805db0:	80000916 	blt	r16,zero,805dd8 <__call_exitprocs+0xa8>
  805db4:	05bfffc4 	movi	r22,-1
  805db8:	a000151e 	bne	r20,zero,805e10 <__call_exitprocs+0xe0>
  805dbc:	8409883a 	add	r4,r16,r16
  805dc0:	2105883a 	add	r2,r4,r4
  805dc4:	1485883a 	add	r2,r2,r18
  805dc8:	10c02017 	ldw	r3,128(r2)
  805dcc:	a8c01126 	beq	r21,r3,805e14 <__call_exitprocs+0xe4>
  805dd0:	843fffc4 	addi	r16,r16,-1
  805dd4:	85bff81e 	bne	r16,r22,805db8 <__call_exitprocs+0x88>
  805dd8:	d8800217 	ldw	r2,8(sp)
  805ddc:	10003126 	beq	r2,zero,805ea4 <__call_exitprocs+0x174>
  805de0:	dfc00c17 	ldw	ra,48(sp)
  805de4:	df000b17 	ldw	fp,44(sp)
  805de8:	ddc00a17 	ldw	r23,40(sp)
  805dec:	dd800917 	ldw	r22,36(sp)
  805df0:	dd400817 	ldw	r21,32(sp)
  805df4:	dd000717 	ldw	r20,28(sp)
  805df8:	dcc00617 	ldw	r19,24(sp)
  805dfc:	dc800517 	ldw	r18,20(sp)
  805e00:	dc400417 	ldw	r17,16(sp)
  805e04:	dc000317 	ldw	r16,12(sp)
  805e08:	dec00d04 	addi	sp,sp,52
  805e0c:	f800283a 	ret
  805e10:	8409883a 	add	r4,r16,r16
  805e14:	88c00117 	ldw	r3,4(r17)
  805e18:	2105883a 	add	r2,r4,r4
  805e1c:	1445883a 	add	r2,r2,r17
  805e20:	18ffffc4 	addi	r3,r3,-1
  805e24:	11800217 	ldw	r6,8(r2)
  805e28:	1c001526 	beq	r3,r16,805e80 <__call_exitprocs+0x150>
  805e2c:	10000215 	stw	zero,8(r2)
  805e30:	303fe726 	beq	r6,zero,805dd0 <__call_exitprocs+0xa0>
  805e34:	00c00044 	movi	r3,1
  805e38:	1c06983a 	sll	r3,r3,r16
  805e3c:	90804017 	ldw	r2,256(r18)
  805e40:	8cc00117 	ldw	r19,4(r17)
  805e44:	1884703a 	and	r2,r3,r2
  805e48:	10001426 	beq	r2,zero,805e9c <__call_exitprocs+0x16c>
  805e4c:	90804117 	ldw	r2,260(r18)
  805e50:	1884703a 	and	r2,r3,r2
  805e54:	10000c1e 	bne	r2,zero,805e88 <__call_exitprocs+0x158>
  805e58:	2105883a 	add	r2,r4,r4
  805e5c:	1485883a 	add	r2,r2,r18
  805e60:	11400017 	ldw	r5,0(r2)
  805e64:	e009883a 	mov	r4,fp
  805e68:	303ee83a 	callr	r6
  805e6c:	88800117 	ldw	r2,4(r17)
  805e70:	98bfc81e 	bne	r19,r2,805d94 <__call_exitprocs+0x64>
  805e74:	b8800017 	ldw	r2,0(r23)
  805e78:	147fd526 	beq	r2,r17,805dd0 <__call_exitprocs+0xa0>
  805e7c:	003fc506 	br	805d94 <__call_exitprocs+0x64>
  805e80:	8c000115 	stw	r16,4(r17)
  805e84:	003fea06 	br	805e30 <__call_exitprocs+0x100>
  805e88:	2105883a 	add	r2,r4,r4
  805e8c:	1485883a 	add	r2,r2,r18
  805e90:	11000017 	ldw	r4,0(r2)
  805e94:	303ee83a 	callr	r6
  805e98:	003ff406 	br	805e6c <__call_exitprocs+0x13c>
  805e9c:	303ee83a 	callr	r6
  805ea0:	003ff206 	br	805e6c <__call_exitprocs+0x13c>
  805ea4:	88800117 	ldw	r2,4(r17)
  805ea8:	1000081e 	bne	r2,zero,805ecc <__call_exitprocs+0x19c>
  805eac:	89000017 	ldw	r4,0(r17)
  805eb0:	20000726 	beq	r4,zero,805ed0 <__call_exitprocs+0x1a0>
  805eb4:	b9000015 	stw	r4,0(r23)
  805eb8:	8809883a 	mov	r4,r17
  805ebc:	00000000 	call	0 <__alt_mem_sdram-0x800000>
  805ec0:	bc400017 	ldw	r17,0(r23)
  805ec4:	883fb71e 	bne	r17,zero,805da4 <__call_exitprocs+0x74>
  805ec8:	003fc506 	br	805de0 <__call_exitprocs+0xb0>
  805ecc:	89000017 	ldw	r4,0(r17)
  805ed0:	882f883a 	mov	r23,r17
  805ed4:	2023883a 	mov	r17,r4
  805ed8:	883fb21e 	bne	r17,zero,805da4 <__call_exitprocs+0x74>
  805edc:	003fc006 	br	805de0 <__call_exitprocs+0xb0>

00805ee0 <udivmodsi4>:
  805ee0:	29001b2e 	bgeu	r5,r4,805f50 <udivmodsi4+0x70>
  805ee4:	28001a16 	blt	r5,zero,805f50 <udivmodsi4+0x70>
  805ee8:	00800044 	movi	r2,1
  805eec:	0007883a 	mov	r3,zero
  805ef0:	01c007c4 	movi	r7,31
  805ef4:	00000306 	br	805f04 <udivmodsi4+0x24>
  805ef8:	19c01326 	beq	r3,r7,805f48 <udivmodsi4+0x68>
  805efc:	18c00044 	addi	r3,r3,1
  805f00:	28000416 	blt	r5,zero,805f14 <udivmodsi4+0x34>
  805f04:	294b883a 	add	r5,r5,r5
  805f08:	1085883a 	add	r2,r2,r2
  805f0c:	293ffa36 	bltu	r5,r4,805ef8 <udivmodsi4+0x18>
  805f10:	10000d26 	beq	r2,zero,805f48 <udivmodsi4+0x68>
  805f14:	0007883a 	mov	r3,zero
  805f18:	21400236 	bltu	r4,r5,805f24 <udivmodsi4+0x44>
  805f1c:	2149c83a 	sub	r4,r4,r5
  805f20:	1886b03a 	or	r3,r3,r2
  805f24:	1004d07a 	srli	r2,r2,1
  805f28:	280ad07a 	srli	r5,r5,1
  805f2c:	103ffa1e 	bne	r2,zero,805f18 <udivmodsi4+0x38>
  805f30:	30000226 	beq	r6,zero,805f3c <udivmodsi4+0x5c>
  805f34:	2005883a 	mov	r2,r4
  805f38:	f800283a 	ret
  805f3c:	1809883a 	mov	r4,r3
  805f40:	2005883a 	mov	r2,r4
  805f44:	f800283a 	ret
  805f48:	0007883a 	mov	r3,zero
  805f4c:	003ff806 	br	805f30 <udivmodsi4+0x50>
  805f50:	00800044 	movi	r2,1
  805f54:	0007883a 	mov	r3,zero
  805f58:	003fef06 	br	805f18 <udivmodsi4+0x38>

00805f5c <__divsi3>:
  805f5c:	defffe04 	addi	sp,sp,-8
  805f60:	dc000015 	stw	r16,0(sp)
  805f64:	dfc00115 	stw	ra,4(sp)
  805f68:	0021883a 	mov	r16,zero
  805f6c:	20000c16 	blt	r4,zero,805fa0 <__divsi3+0x44>
  805f70:	000d883a 	mov	r6,zero
  805f74:	28000e16 	blt	r5,zero,805fb0 <__divsi3+0x54>
  805f78:	0805ee00 	call	805ee0 <udivmodsi4>
  805f7c:	1007883a 	mov	r3,r2
  805f80:	8005003a 	cmpeq	r2,r16,zero
  805f84:	1000011e 	bne	r2,zero,805f8c <__divsi3+0x30>
  805f88:	00c7c83a 	sub	r3,zero,r3
  805f8c:	1805883a 	mov	r2,r3
  805f90:	dfc00117 	ldw	ra,4(sp)
  805f94:	dc000017 	ldw	r16,0(sp)
  805f98:	dec00204 	addi	sp,sp,8
  805f9c:	f800283a 	ret
  805fa0:	0109c83a 	sub	r4,zero,r4
  805fa4:	04000044 	movi	r16,1
  805fa8:	000d883a 	mov	r6,zero
  805fac:	283ff20e 	bge	r5,zero,805f78 <__divsi3+0x1c>
  805fb0:	014bc83a 	sub	r5,zero,r5
  805fb4:	8021003a 	cmpeq	r16,r16,zero
  805fb8:	003fef06 	br	805f78 <__divsi3+0x1c>

00805fbc <__modsi3>:
  805fbc:	deffff04 	addi	sp,sp,-4
  805fc0:	dfc00015 	stw	ra,0(sp)
  805fc4:	01800044 	movi	r6,1
  805fc8:	2807883a 	mov	r3,r5
  805fcc:	20000416 	blt	r4,zero,805fe0 <__modsi3+0x24>
  805fd0:	28000c16 	blt	r5,zero,806004 <__modsi3+0x48>
  805fd4:	dfc00017 	ldw	ra,0(sp)
  805fd8:	dec00104 	addi	sp,sp,4
  805fdc:	0805ee01 	jmpi	805ee0 <udivmodsi4>
  805fe0:	0109c83a 	sub	r4,zero,r4
  805fe4:	28000b16 	blt	r5,zero,806014 <__modsi3+0x58>
  805fe8:	180b883a 	mov	r5,r3
  805fec:	01800044 	movi	r6,1
  805ff0:	0805ee00 	call	805ee0 <udivmodsi4>
  805ff4:	0085c83a 	sub	r2,zero,r2
  805ff8:	dfc00017 	ldw	ra,0(sp)
  805ffc:	dec00104 	addi	sp,sp,4
  806000:	f800283a 	ret
  806004:	014bc83a 	sub	r5,zero,r5
  806008:	dfc00017 	ldw	ra,0(sp)
  80600c:	dec00104 	addi	sp,sp,4
  806010:	0805ee01 	jmpi	805ee0 <udivmodsi4>
  806014:	0147c83a 	sub	r3,zero,r5
  806018:	003ff306 	br	805fe8 <__modsi3+0x2c>

0080601c <__udivsi3>:
  80601c:	000d883a 	mov	r6,zero
  806020:	0805ee01 	jmpi	805ee0 <udivmodsi4>

00806024 <__umodsi3>:
  806024:	01800044 	movi	r6,1
  806028:	0805ee01 	jmpi	805ee0 <udivmodsi4>

0080602c <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  80602c:	defffd04 	addi	sp,sp,-12
  806030:	df000215 	stw	fp,8(sp)
  806034:	df000204 	addi	fp,sp,8
  806038:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
  80603c:	e0bfff17 	ldw	r2,-4(fp)
  806040:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
  806044:	e0bffe17 	ldw	r2,-8(fp)
  806048:	1005003a 	cmpeq	r2,r2,zero
  80604c:	1000021e 	bne	r2,zero,806058 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
  806050:	002af070 	cmpltui	zero,zero,43969
  806054:	00000106 	br	80605c <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
  806058:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
  80605c:	e037883a 	mov	sp,fp
  806060:	df000017 	ldw	fp,0(sp)
  806064:	dec00104 	addi	sp,sp,4
  806068:	f800283a 	ret

0080606c <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
  80606c:	defffd04 	addi	sp,sp,-12
  806070:	dfc00215 	stw	ra,8(sp)
  806074:	df000115 	stw	fp,4(sp)
  806078:	df000104 	addi	fp,sp,4
  80607c:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
  806080:	e13fff17 	ldw	r4,-4(fp)
  806084:	080602c0 	call	80602c <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
  806088:	003fff06 	br	806088 <_exit+0x1c>
  80608c:	00805d2c 	andhi	r2,zero,372
