Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 89642ad1754641339ec5ed9214549400 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot four_bit_add_sub_testbench_behav xil_defaultlib.four_bit_add_sub_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_half
Compiling module xil_defaultlib.one_bit_full
Compiling module xil_defaultlib.four_bit_adder_subtractor
Compiling module xil_defaultlib.four_bit_add_sub_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot four_bit_add_sub_testbench_behav
