
AtmelStart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00011f54  00004000  00004000  00004000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005ac  20000000  00015f54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000205ac  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000205ac  2**0
                  CONTENTS
  4 .bss          000149b8  200005b0  00016510  000205b0  2**4
                  ALLOC
  5 .stack        00010000  20014f68  0002aec8  000205b0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000205ac  2**0
                  CONTENTS, READONLY
  7 .comment      000000a7  00000000  00000000  000205da  2**0
                  CONTENTS, READONLY
  8 .debug_info   000c2603  00000000  00000000  00020681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00014cbe  00000000  00000000  000e2c84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_loc    00032174  00000000  00000000  000f7942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00002c90  00000000  00000000  00129ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00008118  00000000  00000000  0012c748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0004c62f  00000000  00000000  00134860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00058c06  00000000  00000000  00180e8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00121fe8  00000000  00000000  001d9a95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_frame  00007b30  00000000  00000000  002fba80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00004000 <exception_table>:
    4000:	68 4f 02 20 d9 16 01 00 d5 16 01 00 d5 16 01 00     hO. ............
    4010:	d5 16 01 00 d5 16 01 00 d5 16 01 00 00 00 00 00     ................
	...
    402c:	d5 16 01 00 d5 16 01 00 00 00 00 00 d5 16 01 00     ................
    403c:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    404c:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    405c:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    406c:	39 f2 00 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     9...............
    407c:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    408c:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    409c:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    40ac:	d5 16 01 00 d5 16 01 00 19 bc 00 00 45 bc 00 00     ............E...
    40bc:	55 d3 00 00 5d d3 00 00 65 d3 00 00 6d d3 00 00     U...]...e...m...
    40cc:	75 d3 00 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     u...............
    40dc:	d5 16 01 00 d5 16 01 00 d5 16 01 00 00 00 00 00     ................
	...
    40f4:	cd ce 00 00 a9 0a 01 00 b9 0a 01 00 c1 0a 01 00     ................
    4104:	c9 0a 01 00 d1 0a 01 00 e1 0a 01 00 e9 0a 01 00     ................
    4114:	f1 0a 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    4124:	d5 16 01 00 f9 0a 01 00 3d 0b 01 00 45 0b 01 00     ........=...E...
    4134:	4d 0b 01 00 55 0b 01 00 65 0b 01 00 6d 0b 01 00     M...U...e...m...
    4144:	75 0b 01 00 7d 0b 01 00 0d 0c 01 00 15 0c 01 00     u...}...........
    4154:	1d 0c 01 00 25 0c 01 00 35 0c 01 00 3d 0c 01 00     ....%...5...=...
    4164:	45 0c 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     E...............
    4174:	d5 16 01 00 00 00 00 00 00 00 00 00 d9 cd 00 00     ................
    4184:	e1 cd 00 00 e9 cd 00 00 f1 cd 00 00 00 00 00 00     ................
    4194:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    41a4:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    41b4:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    41c4:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    41d4:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    41e4:	d5 16 01 00 d5 16 01 00 a9 20 01 00 b9 20 01 00     ......... ... ..
    41f4:	c9 20 01 00 d9 20 01 00 d5 16 01 00 d5 16 01 00     . ... ..........
    4204:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    4214:	d5 16 01 00 a5 16 01 00 b5 16 01 00 bd 16 01 00     ................
    4224:	cd 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    4234:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    4244:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................
    4254:	d5 16 01 00 d5 16 01 00 d5 16 01 00 d5 16 01 00     ................

00004264 <deregister_tm_clones>:
    4264:	4803      	ldr	r0, [pc, #12]	; (4274 <deregister_tm_clones+0x10>)
    4266:	4b04      	ldr	r3, [pc, #16]	; (4278 <deregister_tm_clones+0x14>)
    4268:	4283      	cmp	r3, r0
    426a:	d002      	beq.n	4272 <deregister_tm_clones+0xe>
    426c:	4b03      	ldr	r3, [pc, #12]	; (427c <deregister_tm_clones+0x18>)
    426e:	b103      	cbz	r3, 4272 <deregister_tm_clones+0xe>
    4270:	4718      	bx	r3
    4272:	4770      	bx	lr
    4274:	00015f54 	.word	0x00015f54
    4278:	00015f54 	.word	0x00015f54
    427c:	00000000 	.word	0x00000000

00004280 <register_tm_clones>:
    4280:	4805      	ldr	r0, [pc, #20]	; (4298 <register_tm_clones+0x18>)
    4282:	4906      	ldr	r1, [pc, #24]	; (429c <register_tm_clones+0x1c>)
    4284:	1a0b      	subs	r3, r1, r0
    4286:	0fd9      	lsrs	r1, r3, #31
    4288:	eb01 01a3 	add.w	r1, r1, r3, asr #2
    428c:	1049      	asrs	r1, r1, #1
    428e:	d002      	beq.n	4296 <register_tm_clones+0x16>
    4290:	4b03      	ldr	r3, [pc, #12]	; (42a0 <register_tm_clones+0x20>)
    4292:	b103      	cbz	r3, 4296 <register_tm_clones+0x16>
    4294:	4718      	bx	r3
    4296:	4770      	bx	lr
    4298:	00015f54 	.word	0x00015f54
    429c:	00015f54 	.word	0x00015f54
    42a0:	00000000 	.word	0x00000000

000042a4 <__do_global_dtors_aux>:
    42a4:	b510      	push	{r4, lr}
    42a6:	4c06      	ldr	r4, [pc, #24]	; (42c0 <__do_global_dtors_aux+0x1c>)
    42a8:	7823      	ldrb	r3, [r4, #0]
    42aa:	b943      	cbnz	r3, 42be <__do_global_dtors_aux+0x1a>
    42ac:	f7ff ffda 	bl	4264 <deregister_tm_clones>
    42b0:	4b04      	ldr	r3, [pc, #16]	; (42c4 <__do_global_dtors_aux+0x20>)
    42b2:	b113      	cbz	r3, 42ba <__do_global_dtors_aux+0x16>
    42b4:	4804      	ldr	r0, [pc, #16]	; (42c8 <__do_global_dtors_aux+0x24>)
    42b6:	f3af 8000 	nop.w
    42ba:	2301      	movs	r3, #1
    42bc:	7023      	strb	r3, [r4, #0]
    42be:	bd10      	pop	{r4, pc}
    42c0:	200005b0 	.word	0x200005b0
    42c4:	00000000 	.word	0x00000000
    42c8:	00015f54 	.word	0x00015f54

000042cc <frame_dummy>:
    42cc:	b508      	push	{r3, lr}
    42ce:	4b04      	ldr	r3, [pc, #16]	; (42e0 <frame_dummy+0x14>)
    42d0:	b11b      	cbz	r3, 42da <frame_dummy+0xe>
    42d2:	4904      	ldr	r1, [pc, #16]	; (42e4 <frame_dummy+0x18>)
    42d4:	4804      	ldr	r0, [pc, #16]	; (42e8 <frame_dummy+0x1c>)
    42d6:	f3af 8000 	nop.w
    42da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    42de:	e7cf      	b.n	4280 <register_tm_clones>
    42e0:	00000000 	.word	0x00000000
    42e4:	200005b4 	.word	0x200005b4
    42e8:	00015f54 	.word	0x00015f54

000042ec <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    42ec:	b410      	push	{r4}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    42ee:	780b      	ldrb	r3, [r1, #0]
    42f0:	2b81      	cmp	r3, #129	; 0x81
    42f2:	d110      	bne.n	4316 <audio_midi_req+0x2a>
    42f4:	4b1a      	ldr	r3, [pc, #104]	; (4360 <audio_midi_req+0x74>)
    42f6:	888a      	ldrh	r2, [r1, #4]
    42f8:	7919      	ldrb	r1, [r3, #4]
    42fa:	4291      	cmp	r1, r2
    42fc:	4619      	mov	r1, r3
    42fe:	d002      	beq.n	4306 <audio_midi_req+0x1a>
    4300:	795b      	ldrb	r3, [r3, #5]
    4302:	4293      	cmp	r3, r2
    4304:	d128      	bne.n	4358 <audio_midi_req+0x6c>
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
    4306:	6809      	ldr	r1, [r1, #0]
    4308:	780a      	ldrb	r2, [r1, #0]
    430a:	2300      	movs	r3, #0
			switch (req->bRequest) {
				case 0x03: /* Get Protocol */
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
    430c:	4c15      	ldr	r4, [pc, #84]	; (4364 <audio_midi_req+0x78>)
    430e:	46a4      	mov	ip, r4
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    4310:	f85d 4b04 	ldr.w	r4, [sp], #4
				return usbdc_xfer(ep, NULL, 0, 0);
    4314:	4760      	bx	ip
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    4316:	f3c3 1341 	ubfx	r3, r3, #5, #2
    431a:	2b01      	cmp	r3, #1
    431c:	d11c      	bne.n	4358 <audio_midi_req+0x6c>
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
    431e:	4b10      	ldr	r3, [pc, #64]	; (4360 <audio_midi_req+0x74>)
    4320:	888a      	ldrh	r2, [r1, #4]
    4322:	791c      	ldrb	r4, [r3, #4]
    4324:	4294      	cmp	r4, r2
    4326:	461c      	mov	r4, r3
    4328:	d002      	beq.n	4330 <audio_midi_req+0x44>
    432a:	795b      	ldrb	r3, [r3, #5]
    432c:	4293      	cmp	r3, r2
    432e:	d113      	bne.n	4358 <audio_midi_req+0x6c>
			switch (req->bRequest) {
    4330:	784b      	ldrb	r3, [r1, #1]
    4332:	2b03      	cmp	r3, #3
    4334:	d006      	beq.n	4344 <audio_midi_req+0x58>
    4336:	2b0b      	cmp	r3, #11
    4338:	d008      	beq.n	434c <audio_midi_req+0x60>
    433a:	f06f 000c 	mvn.w	r0, #12
}
    433e:	f85d 4b04 	ldr.w	r4, [sp], #4
    4342:	4770      	bx	lr
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
    4344:	4908      	ldr	r1, [pc, #32]	; (4368 <audio_midi_req+0x7c>)
    4346:	2300      	movs	r3, #0
    4348:	2201      	movs	r2, #1
    434a:	e7df      	b.n	430c <audio_midi_req+0x20>
				_audiodf_midi_funcd.protocol = req->wValue;
    434c:	884b      	ldrh	r3, [r1, #2]
    434e:	7223      	strb	r3, [r4, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
    4350:	2300      	movs	r3, #0
    4352:	461a      	mov	r2, r3
    4354:	4619      	mov	r1, r3
    4356:	e7d9      	b.n	430c <audio_midi_req+0x20>
			return ERR_NOT_FOUND; // Never hit breakpoint here
    4358:	f06f 0009 	mvn.w	r0, #9
	(void)stage;
    435c:	e7ef      	b.n	433e <audio_midi_req+0x52>
    435e:	bf00      	nop
    4360:	200005cc 	.word	0x200005cc
    4364:	000118d9 	.word	0x000118d9
    4368:	200005d4 	.word	0x200005d4

0000436c <audio_midi_ctrl>:
	switch (ctrl) {
    436c:	2901      	cmp	r1, #1
{
    436e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4372:	460d      	mov	r5, r1
    4374:	4614      	mov	r4, r2
	switch (ctrl) {
    4376:	d070      	beq.n	445a <audio_midi_ctrl+0xee>
    4378:	2902      	cmp	r1, #2
    437a:	f000 8092 	beq.w	44a2 <audio_midi_ctrl+0x136>
    437e:	2900      	cmp	r1, #0
    4380:	f040 8092 	bne.w	44a8 <audio_midi_ctrl+0x13c>
		return audio_midi_enable(drv, (struct usbd_descriptors *)param);
    4384:	6886      	ldr	r6, [r0, #8]
	ifc = desc->sod;
    4386:	f8df 8148 	ldr.w	r8, [pc, #328]	; 44d0 <audio_midi_ctrl+0x164>
    438a:	6810      	ldr	r0, [r2, #0]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    438c:	f8df 9144 	ldr.w	r9, [pc, #324]	; 44d4 <audio_midi_ctrl+0x168>
    4390:	1d37      	adds	r7, r6, #4
		if (NULL == ifc) {
    4392:	b920      	cbnz	r0, 439e <audio_midi_ctrl+0x32>
			return ERR_NOT_FOUND;
    4394:	f06f 0009 	mvn.w	r0, #9
}
    4398:	b003      	add	sp, #12
    439a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    439e:	7943      	ldrb	r3, [r0, #5]
		ifc_desc.bInterfaceNumber = ifc[2];
    43a0:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    43a2:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    43a6:	2b01      	cmp	r3, #1
    43a8:	d1f4      	bne.n	4394 <audio_midi_ctrl+0x28>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    43aa:	783b      	ldrb	r3, [r7, #0]
    43ac:	429a      	cmp	r2, r3
    43ae:	d07e      	beq.n	44ae <audio_midi_ctrl+0x142>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    43b0:	2bff      	cmp	r3, #255	; 0xff
    43b2:	d17f      	bne.n	44b4 <audio_midi_ctrl+0x148>
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    43b4:	2d01      	cmp	r5, #1
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    43b6:	f807 2b01 	strb.w	r2, [r7], #1
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    43ba:	d009      	beq.n	43d0 <audio_midi_ctrl+0x64>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    43bc:	6823      	ldr	r3, [r4, #0]
    43be:	6861      	ldr	r1, [r4, #4]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    43c0:	7818      	ldrb	r0, [r3, #0]
    43c2:	2204      	movs	r2, #4
    43c4:	4418      	add	r0, r3
    43c6:	47c0      	blx	r8
	for (i=0; i<2; i++){
    43c8:	2d01      	cmp	r5, #1
    43ca:	d042      	beq.n	4452 <audio_midi_ctrl+0xe6>
    43cc:	2501      	movs	r5, #1
    43ce:	e7e0      	b.n	4392 <audio_midi_ctrl+0x26>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    43d0:	6861      	ldr	r1, [r4, #4]
    43d2:	f8df a104 	ldr.w	sl, [pc, #260]	; 44d8 <audio_midi_ctrl+0x16c>
    43d6:	2205      	movs	r2, #5
    43d8:	47c0      	blx	r8
    43da:	4683      	mov	fp, r0
			while (NULL != ep) {
    43dc:	f1bb 0f00 	cmp.w	fp, #0
    43e0:	d0ec      	beq.n	43bc <audio_midi_ctrl+0x50>
				ep_desc.bEndpointAddress = ep[2];
    43e2:	f89b 2002 	ldrb.w	r2, [fp, #2]
    43e6:	f88d 2002 	strb.w	r2, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
    43ea:	f89b 2003 	ldrb.w	r2, [fp, #3]
    43ee:	f88d 2003 	strb.w	r2, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
    43f2:	f89b 1005 	ldrb.w	r1, [fp, #5]
    43f6:	f89b 2004 	ldrb.w	r2, [fp, #4]
				if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    43fa:	4b31      	ldr	r3, [pc, #196]	; (44c0 <audio_midi_ctrl+0x154>)
    43fc:	eb02 2201 	add.w	r2, r2, r1, lsl #8
    4400:	b292      	uxth	r2, r2
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
    4402:	f8ad 2004 	strh.w	r2, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    4406:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    440a:	b2d2      	uxtb	r2, r2
    440c:	f889 2004 	strb.w	r2, [r9, #4]
				usb_debug2[0] = i;
    4410:	2201      	movs	r2, #1
    4412:	f889 2000 	strb.w	r2, [r9]
				if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    4416:	f89d 0002 	ldrb.w	r0, [sp, #2]
    441a:	f89d 1003 	ldrb.w	r1, [sp, #3]
    441e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    4422:	b292      	uxth	r2, r2
    4424:	4798      	blx	r3
    4426:	2800      	cmp	r0, #0
    4428:	d147      	bne.n	44ba <audio_midi_ctrl+0x14e>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    442a:	f89d 2002 	ldrb.w	r2, [sp, #2]
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    442e:	f89d 0002 	ldrb.w	r0, [sp, #2]
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    4432:	0613      	lsls	r3, r2, #24
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    4434:	b2c0      	uxtb	r0, r0
    4436:	bf4c      	ite	mi
    4438:	71b0      	strbmi	r0, [r6, #6]
					func_data->func_ep_out = ep_desc.bEndpointAddress;
    443a:	71f0      	strbpl	r0, [r6, #7]
					usb_d_ep_enable(func_data->func_ep_out);
    443c:	47d0      	blx	sl
				desc->sod = ep;
    443e:	f8c4 b000 	str.w	fp, [r4]
	return (desc + usb_desc_len(desc));
    4442:	f89b 0000 	ldrb.w	r0, [fp]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    4446:	6861      	ldr	r1, [r4, #4]
    4448:	4b1e      	ldr	r3, [pc, #120]	; (44c4 <audio_midi_ctrl+0x158>)
    444a:	4458      	add	r0, fp
    444c:	4798      	blx	r3
    444e:	4683      	mov	fp, r0
    4450:	e7c4      	b.n	43dc <audio_midi_ctrl+0x70>
	_audiodf_midi_funcd.enabled = true;
    4452:	4b1d      	ldr	r3, [pc, #116]	; (44c8 <audio_midi_ctrl+0x15c>)
	return ERR_NONE;
    4454:	2000      	movs	r0, #0
	_audiodf_midi_funcd.enabled = true;
    4456:	745d      	strb	r5, [r3, #17]
	return ERR_NONE;
    4458:	e79e      	b.n	4398 <audio_midi_ctrl+0x2c>
		return audio_midi_disable(drv, (struct usbd_descriptors *)param);
    445a:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    445c:	b12a      	cbz	r2, 446a <audio_midi_ctrl+0xfe>
		ifc_desc.bInterfaceClass = desc->sod[5];
    445e:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
    4460:	795b      	ldrb	r3, [r3, #5]
    4462:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    4466:	2b01      	cmp	r3, #1
    4468:	d194      	bne.n	4394 <audio_midi_ctrl+0x28>
	if (func_data->func_iface[0] != 0xFF) {
    446a:	792b      	ldrb	r3, [r5, #4]
	if (func_data->func_ep_in != 0xFF) {
    446c:	79a8      	ldrb	r0, [r5, #6]
	if (func_data->func_iface[0] != 0xFF) {
    446e:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
    4470:	bf1c      	itt	ne
    4472:	23ff      	movne	r3, #255	; 0xff
    4474:	712b      	strbne	r3, [r5, #4]
	if (func_data->func_iface[1] != 0xFF) {
    4476:	796b      	ldrb	r3, [r5, #5]
    4478:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
    447a:	bf1c      	itt	ne
    447c:	23ff      	movne	r3, #255	; 0xff
    447e:	716b      	strbne	r3, [r5, #5]
	if (func_data->func_ep_in != 0xFF) {
    4480:	28ff      	cmp	r0, #255	; 0xff
    4482:	d003      	beq.n	448c <audio_midi_ctrl+0x120>
		usb_d_ep_deinit(func_data->func_ep_in);
    4484:	4b11      	ldr	r3, [pc, #68]	; (44cc <audio_midi_ctrl+0x160>)
    4486:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    4488:	23ff      	movs	r3, #255	; 0xff
    448a:	71ab      	strb	r3, [r5, #6]
	if (func_data->func_ep_out != 0xFF) {
    448c:	79e8      	ldrb	r0, [r5, #7]
    448e:	28ff      	cmp	r0, #255	; 0xff
    4490:	d003      	beq.n	449a <audio_midi_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
    4492:	4b0e      	ldr	r3, [pc, #56]	; (44cc <audio_midi_ctrl+0x160>)
    4494:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    4496:	23ff      	movs	r3, #255	; 0xff
    4498:	71eb      	strb	r3, [r5, #7]
	_audiodf_midi_funcd.enabled = false;
    449a:	4b0b      	ldr	r3, [pc, #44]	; (44c8 <audio_midi_ctrl+0x15c>)
    449c:	2000      	movs	r0, #0
    449e:	7458      	strb	r0, [r3, #17]
	return ERR_NONE;
    44a0:	e77a      	b.n	4398 <audio_midi_ctrl+0x2c>
		return ERR_UNSUPPORTED_OP;
    44a2:	f06f 001a 	mvn.w	r0, #26
    44a6:	e777      	b.n	4398 <audio_midi_ctrl+0x2c>
	switch (ctrl) {
    44a8:	f06f 000c 	mvn.w	r0, #12
    44ac:	e774      	b.n	4398 <audio_midi_ctrl+0x2c>
				return ERR_ALREADY_INITIALIZED;
    44ae:	f06f 0011 	mvn.w	r0, #17
    44b2:	e771      	b.n	4398 <audio_midi_ctrl+0x2c>
				return ERR_NO_RESOURCE;
    44b4:	f06f 001b 	mvn.w	r0, #27
    44b8:	e76e      	b.n	4398 <audio_midi_ctrl+0x2c>
					return ERR_NOT_INITIALIZED;
    44ba:	f06f 0013 	mvn.w	r0, #19
    44be:	e76b      	b.n	4398 <audio_midi_ctrl+0x2c>
    44c0:	0000e5e1 	.word	0x0000e5e1
    44c4:	0000b397 	.word	0x0000b397
    44c8:	200005cc 	.word	0x200005cc
    44cc:	0000e645 	.word	0x0000e645
    44d0:	0000b37d 	.word	0x0000b37d
    44d4:	200010cc 	.word	0x200010cc
    44d8:	0000e671 	.word	0x0000e671

000044dc <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
    44dc:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
    44de:	4b0a      	ldr	r3, [pc, #40]	; (4508 <audiodf_midi_init+0x2c>)
    44e0:	4798      	blx	r3
    44e2:	2801      	cmp	r0, #1
    44e4:	d80c      	bhi.n	4500 <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
    44e6:	4809      	ldr	r0, [pc, #36]	; (450c <audiodf_midi_init+0x30>)
    44e8:	4b09      	ldr	r3, [pc, #36]	; (4510 <audiodf_midi_init+0x34>)
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
    44ea:	e9c0 3006 	strd	r3, r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
    44ee:	4b09      	ldr	r3, [pc, #36]	; (4514 <audiodf_midi_init+0x38>)
    44f0:	3014      	adds	r0, #20
    44f2:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
    44f4:	2001      	movs	r0, #1
    44f6:	4908      	ldr	r1, [pc, #32]	; (4518 <audiodf_midi_init+0x3c>)
    44f8:	4b08      	ldr	r3, [pc, #32]	; (451c <audiodf_midi_init+0x40>)
    44fa:	4798      	blx	r3
	return ERR_NONE;
    44fc:	2000      	movs	r0, #0
}
    44fe:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    4500:	f06f 0010 	mvn.w	r0, #16
    4504:	e7fb      	b.n	44fe <audiodf_midi_init+0x22>
    4506:	bf00      	nop
    4508:	00011d11 	.word	0x00011d11
    450c:	200005cc 	.word	0x200005cc
    4510:	0000436d 	.word	0x0000436d
    4514:	00011cb9 	.word	0x00011cb9
    4518:	20000000 	.word	0x20000000
    451c:	00011c31 	.word	0x00011c31

00004520 <audiodf_midi_write>:
}



int32_t audiodf_midi_write(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
    4520:	b410      	push	{r4}
		return ERR_DENIED;
	}
	
	// if previous xfer is completed
	
	_audiodf_midi_funcd.midi_report[0] = byte0;
    4522:	4c07      	ldr	r4, [pc, #28]	; (4540 <audiodf_midi_write+0x20>)
    4524:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
    4526:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
    4528:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
    452a:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    452c:	79a0      	ldrb	r0, [r4, #6]
    452e:	f104 0109 	add.w	r1, r4, #9
    4532:	4c04      	ldr	r4, [pc, #16]	; (4544 <audiodf_midi_write+0x24>)
    4534:	2300      	movs	r3, #0
    4536:	46a4      	mov	ip, r4
    4538:	2204      	movs	r2, #4
	
}
    453a:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    453e:	4760      	bx	ip
    4540:	200005cc 	.word	0x200005cc
    4544:	000118d9 	.word	0x000118d9

00004548 <audiodf_midi_write_status>:

int32_t audiodf_midi_write_status(){
    4548:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	
	struct usb_d_ep_status epstat;
	return usb_d_ep_get_status(_audiodf_midi_funcd.func_ep_in, &epstat);
    454a:	4b04      	ldr	r3, [pc, #16]	; (455c <audiodf_midi_write_status+0x14>)
    454c:	a901      	add	r1, sp, #4
    454e:	7998      	ldrb	r0, [r3, #6]
    4550:	4b03      	ldr	r3, [pc, #12]	; (4560 <audiodf_midi_write_status+0x18>)
    4552:	4798      	blx	r3
	
}
    4554:	b005      	add	sp, #20
    4556:	f85d fb04 	ldr.w	pc, [sp], #4
    455a:	bf00      	nop
    455c:	200005cc 	.word	0x200005cc
    4560:	0000e799 	.word	0x0000e799

00004564 <audiodf_midi_read>:



int32_t audiodf_midi_read(uint8_t *buf, uint32_t size)
{
    4564:	b410      	push	{r4}
    4566:	460a      	mov	r2, r1
	if (!audiodf_midi_is_enabled()) {
		return ERR_DENIED;
	}
		
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_out, buf, size, false);
    4568:	4c04      	ldr	r4, [pc, #16]	; (457c <audiodf_midi_read+0x18>)
    456a:	4601      	mov	r1, r0
    456c:	4804      	ldr	r0, [pc, #16]	; (4580 <audiodf_midi_read+0x1c>)
    456e:	46a4      	mov	ip, r4
    4570:	79c0      	ldrb	r0, [r0, #7]
}
    4572:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_out, buf, size, false);
    4576:	2300      	movs	r3, #0
    4578:	4760      	bx	ip
    457a:	bf00      	nop
    457c:	000118d9 	.word	0x000118d9
    4580:	200005cc 	.word	0x200005cc

00004584 <audiodf_midi_register_callback>:


int32_t audiodf_midi_register_callback(enum audiodf_midi_cb_type cb_type, FUNC_PTR func)
{
    4584:	b510      	push	{r4, lr}
    4586:	460a      	mov	r2, r1
	switch (cb_type) {
    4588:	b120      	cbz	r0, 4594 <audiodf_midi_register_callback+0x10>
    458a:	2801      	cmp	r0, #1
    458c:	d009      	beq.n	45a2 <audiodf_midi_register_callback+0x1e>
    458e:	f06f 000c 	mvn.w	r0, #12
		break;
		default:
		return ERR_INVALID_ARG;
	}
	return ERR_NONE;
}
    4592:	bd10      	pop	{r4, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    4594:	4b05      	ldr	r3, [pc, #20]	; (45ac <audiodf_midi_register_callback+0x28>)
    4596:	79d8      	ldrb	r0, [r3, #7]
    4598:	2102      	movs	r1, #2
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
    459a:	4b05      	ldr	r3, [pc, #20]	; (45b0 <audiodf_midi_register_callback+0x2c>)
    459c:	4798      	blx	r3
	return ERR_NONE;
    459e:	2000      	movs	r0, #0
		break;
    45a0:	e7f7      	b.n	4592 <audiodf_midi_register_callback+0xe>
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
    45a2:	4b02      	ldr	r3, [pc, #8]	; (45ac <audiodf_midi_register_callback+0x28>)
    45a4:	2102      	movs	r1, #2
    45a6:	7998      	ldrb	r0, [r3, #6]
    45a8:	e7f7      	b.n	459a <audiodf_midi_register_callback+0x16>
    45aa:	bf00      	nop
    45ac:	200005cc 	.word	0x200005cc
    45b0:	0000e859 	.word	0x0000e859

000045b4 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    45b4:	b570      	push	{r4, r5, r6, lr}
	instance->buffer_depth = buffer_depth;
	
	instance->result_format = result_format;
	instance->result_resolution = result_resolution;
	
	instance->result_average = 0;
    45b6:	2500      	movs	r5, #0
	instance->result_format = result_format;
    45b8:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    45ba:	7183      	strb	r3, [r0, #6]
uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    45bc:	4604      	mov	r4, r0
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    45be:	4b0a      	ldr	r3, [pc, #40]	; (45e8 <grid_ain_channel_init+0x34>)
	instance->buffer_depth = buffer_depth;
    45c0:	7101      	strb	r1, [r0, #4]
	instance->result_average = 0;
    45c2:	8145      	strh	r5, [r0, #10]
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    45c4:	0048      	lsls	r0, r1, #1
uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    45c6:	460e      	mov	r6, r1
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    45c8:	4798      	blx	r3
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    45ca:	462b      	mov	r3, r5
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    45cc:	6020      	str	r0, [r4, #0]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    45ce:	462a      	mov	r2, r5
    45d0:	b2d9      	uxtb	r1, r3
    45d2:	428e      	cmp	r6, r1
    45d4:	d803      	bhi.n	45de <grid_ain_channel_init+0x2a>
		instance->buffer[i] = 0;
	}
	
	instance->result_changed = 0;
    45d6:	81a2      	strh	r2, [r4, #12]
	instance->result_value = 0;
    45d8:	8122      	strh	r2, [r4, #8]
		
	return 0;
}
    45da:	2000      	movs	r0, #0
    45dc:	bd70      	pop	{r4, r5, r6, pc}
		instance->buffer[i] = 0;
    45de:	f820 2013 	strh.w	r2, [r0, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    45e2:	3301      	adds	r3, #1
    45e4:	e7f4      	b.n	45d0 <grid_ain_channel_init+0x1c>
    45e6:	bf00      	nop
    45e8:	00012961 	.word	0x00012961

000045ec <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    45ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    45f0:	4605      	mov	r5, r0
    45f2:	4699      	mov	r9, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    45f4:	0100      	lsls	r0, r0, #4
    45f6:	4b0b      	ldr	r3, [pc, #44]	; (4624 <grid_ain_init+0x38>)
    45f8:	4e0b      	ldr	r6, [pc, #44]	; (4628 <grid_ain_init+0x3c>)

	for (uint8_t i=0; i<length; i++){
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    45fa:	f8df a030 	ldr.w	sl, [pc, #48]	; 462c <grid_ain_init+0x40>
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    45fe:	460f      	mov	r7, r1
    4600:	4690      	mov	r8, r2
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    4602:	4798      	blx	r3
	for (uint8_t i=0; i<length; i++){
    4604:	2400      	movs	r4, #0
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    4606:	6030      	str	r0, [r6, #0]
	for (uint8_t i=0; i<length; i++){
    4608:	42a5      	cmp	r5, r4
    460a:	d102      	bne.n	4612 <grid_ain_init+0x26>
	}

	return 0;
}
    460c:	2000      	movs	r0, #0
    460e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    4612:	6830      	ldr	r0, [r6, #0]
    4614:	464b      	mov	r3, r9
    4616:	eb00 1004 	add.w	r0, r0, r4, lsl #4
    461a:	4642      	mov	r2, r8
    461c:	4639      	mov	r1, r7
    461e:	47d0      	blx	sl
	for (uint8_t i=0; i<length; i++){
    4620:	3401      	adds	r4, #1
    4622:	e7f1      	b.n	4608 <grid_ain_init+0x1c>
    4624:	00012961 	.word	0x00012961
    4628:	20004034 	.word	0x20004034
    462c:	000045b5 	.word	0x000045b5

00004630 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    4630:	4b30      	ldr	r3, [pc, #192]	; (46f4 <grid_ain_add_sample+0xc4>)
uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    4632:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    4636:	681a      	ldr	r2, [r3, #0]
    4638:	0104      	lsls	r4, r0, #4
    463a:	eb02 1300 	add.w	r3, r2, r0, lsl #4
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    463e:	5914      	ldr	r4, [r2, r4]
    4640:	f893 e004 	ldrb.w	lr, [r3, #4]
    4644:	2200      	movs	r2, #0
	uint8_t maximum_index = 0;
    4646:	4615      	mov	r5, r2
	uint8_t minimum_index = 0;
    4648:	4616      	mov	r6, r2
	uint16_t maximum = 0;
    464a:	4691      	mov	r9, r2
	uint16_t minimum = -1; // -1 trick to get the largest possible number
    464c:	f64f 78ff 	movw	r8, #65535	; 0xffff
	uint32_t sum = 0;
    4650:	4610      	mov	r0, r2
    4652:	fa5f fc82 	uxtb.w	ip, r2
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    4656:	45e6      	cmp	lr, ip
    4658:	d83c      	bhi.n	46d4 <grid_ain_add_sample+0xa4>
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
	
	if (value>average){		
    465a:	180a      	adds	r2, r1, r0
	uint16_t average = sum/instance->buffer_depth;
    465c:	fbb0 f0fe 	udiv	r0, r0, lr
	if (value>average){		
    4660:	b280      	uxth	r0, r0
    4662:	4288      	cmp	r0, r1
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    4664:	bf34      	ite	cc
    4666:	b230      	sxthcc	r0, r6
		instance->buffer[minimum_index] = value;		
	}else{
		// Replace maximum in the buffer and recalculate sum
		sum = sum - instance->buffer[maximum_index] + value;
    4668:	b228      	sxthcs	r0, r5
    466a:	f834 5010 	ldrh.w	r5, [r4, r0, lsl #1]
		instance->buffer[maximum_index] = value;
    466e:	f824 1010 	strh.w	r1, [r4, r0, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
    4672:	1b52      	subs	r2, r2, r5
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    4674:	7919      	ldrb	r1, [r3, #4]
    4676:	fbb2 f2f1 	udiv	r2, r2, r1
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    467a:	7999      	ldrb	r1, [r3, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    467c:	795c      	ldrb	r4, [r3, #5]
	
	uint16_t downsampled = average>>downscale_factor;
	uint16_t upscaled    = downsampled<<upscale_factor;
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    467e:	895e      	ldrh	r6, [r3, #10]
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    4680:	f8b3 e008 	ldrh.w	lr, [r3, #8]
	uint8_t downscale_factor = (16-instance->result_resolution);
    4684:	f1c1 0710 	rsb	r7, r1, #16
	uint16_t downsampled = average>>downscale_factor;
    4688:	b295      	uxth	r5, r2
    468a:	b2ff      	uxtb	r7, r7
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    468c:	1a61      	subs	r1, r4, r1
	uint16_t upscaled    = downsampled<<upscale_factor;
    468e:	b2c8      	uxtb	r0, r1
	uint16_t downsampled = average>>downscale_factor;
    4690:	fa45 f107 	asr.w	r1, r5, r7
	uint16_t upscaled    = downsampled<<upscale_factor;
    4694:	b289      	uxth	r1, r1
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    4696:	1b76      	subs	r6, r6, r5
	uint16_t upscaled    = downsampled<<upscale_factor;
    4698:	4081      	lsls	r1, r0
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    469a:	2e00      	cmp	r6, #0
	uint16_t upscaled    = downsampled<<upscale_factor;
    469c:	fa1f fc81 	uxth.w	ip, r1
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    46a0:	bfb8      	it	lt
    46a2:	4276      	neglt	r6, r6
    46a4:	2501      	movs	r5, #1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    46a6:	45e6      	cmp	lr, ip
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    46a8:	fa05 f707 	lsl.w	r7, r5, r7
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    46ac:	d01f      	beq.n	46ee <grid_ain_add_sample+0xbe>
    46ae:	42be      	cmp	r6, r7
    46b0:	dc09      	bgt.n	46c6 <grid_ain_add_sample+0x96>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    46b2:	fa05 f404 	lsl.w	r4, r5, r4
    46b6:	fa05 f000 	lsl.w	r0, r5, r0
    46ba:	1a20      	subs	r0, r4, r0
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    46bc:	4560      	cmp	r0, ip
    46be:	d002      	beq.n	46c6 <grid_ain_add_sample+0x96>
    46c0:	f1bc 0f00 	cmp.w	ip, #0
    46c4:	d113      	bne.n	46ee <grid_ain_add_sample+0xbe>
		
		instance->result_average = average;
		instance->result_value = upscaled;
		instance->result_changed = 1;
    46c6:	2001      	movs	r0, #1
	average = sum/instance->buffer_depth;
    46c8:	815a      	strh	r2, [r3, #10]
		instance->result_value = upscaled;
    46ca:	f8a3 c008 	strh.w	ip, [r3, #8]
		instance->result_changed = 1;
    46ce:	8198      	strh	r0, [r3, #12]
		return 1;
	}else{		
		return 0;
	}
	
}
    46d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		uint16_t current = instance->buffer[i];
    46d4:	f834 7012 	ldrh.w	r7, [r4, r2, lsl #1]
		if (current > maximum){
    46d8:	45b9      	cmp	r9, r7
    46da:	bf3c      	itt	cc
    46dc:	4665      	movcc	r5, ip
    46de:	46b9      	movcc	r9, r7
		if (current < minimum){
    46e0:	45b8      	cmp	r8, r7
		sum += current;
    46e2:	4438      	add	r0, r7
		if (current < minimum){
    46e4:	bf84      	itt	hi
    46e6:	4666      	movhi	r6, ip
    46e8:	46b8      	movhi	r8, r7
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    46ea:	3201      	adds	r2, #1
    46ec:	e7b1      	b.n	4652 <grid_ain_add_sample+0x22>
		return 0;
    46ee:	2000      	movs	r0, #0
    46f0:	e7ee      	b.n	46d0 <grid_ain_add_sample+0xa0>
    46f2:	bf00      	nop
    46f4:	20004034 	.word	0x20004034

000046f8 <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    46f8:	4b02      	ldr	r3, [pc, #8]	; (4704 <grid_ain_get_changed+0xc>)
    46fa:	681b      	ldr	r3, [r3, #0]
    46fc:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    4700:	7b00      	ldrb	r0, [r0, #12]
    4702:	4770      	bx	lr
    4704:	20004034 	.word	0x20004034

00004708 <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    4708:	4b08      	ldr	r3, [pc, #32]	; (472c <grid_ain_get_average+0x24>)
    470a:	681a      	ldr	r2, [r3, #0]
	instance->result_changed = 0;
	
	if (resolution>6 && resolution<15){
    470c:	1fcb      	subs	r3, r1, #7
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    470e:	eb02 1200 	add.w	r2, r2, r0, lsl #4
	if (resolution>6 && resolution<15){
    4712:	2b07      	cmp	r3, #7
	instance->result_changed = 0;
    4714:	f04f 0000 	mov.w	r0, #0
    4718:	8190      	strh	r0, [r2, #12]
	if (resolution>6 && resolution<15){
    471a:	d805      	bhi.n	4728 <grid_ain_get_average+0x20>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    471c:	7950      	ldrb	r0, [r2, #5]
    471e:	8913      	ldrh	r3, [r2, #8]
    4720:	1a40      	subs	r0, r0, r1
    4722:	fa43 f000 	asr.w	r0, r3, r0
    4726:	b280      	uxth	r0, r0
		
	}
	else{
		return 0;
	}
}
    4728:	4770      	bx	lr
    472a:	bf00      	nop
    472c:	20004034 	.word	0x20004034

00004730 <grid_port_reset_receiver>:
#include "grid_buf.h"

// PORTS


void grid_port_reset_receiver(struct grid_port* por){
    4730:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	
	usart_async_disable(por->usart);
    4732:	4b24      	ldr	r3, [pc, #144]	; (47c4 <grid_port_reset_receiver+0x94>)
	
	
	por->ping_partner_token = 255;
	por->ping_local_token = 255;
	
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4734:	4e24      	ldr	r6, [pc, #144]	; (47c8 <grid_port_reset_receiver+0x98>)
void grid_port_reset_receiver(struct grid_port* por){
    4736:	4604      	mov	r4, r0
	usart_async_disable(por->usart);
    4738:	6840      	ldr	r0, [r0, #4]
    473a:	4798      	blx	r3
	por->partner_status = 0;
    473c:	f642 734b 	movw	r3, #12107	; 0x2f4b
	por->rx_double_buffer_seek_start_index = 0;
    4740:	2500      	movs	r5, #0
	por->rx_double_buffer_read_start_index = 0;
    4742:	e9c4 5509 	strd	r5, r5, [r4, #36]	; 0x24
	por->ping_local_token = 255;
    4746:	f642 7731 	movw	r7, #12081	; 0x2f31
	por->partner_status = 0;
    474a:	54e5      	strb	r5, [r4, r3]
	por->ping_partner_token = 255;
    474c:	f642 7332 	movw	r3, #12082	; 0x2f32
    4750:	22ff      	movs	r2, #255	; 0xff
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4752:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
	por->ping_partner_token = 255;
    4756:	54e2      	strb	r2, [r4, r3]
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4758:	2102      	movs	r1, #2
	por->ping_local_token = 255;
    475a:	55e2      	strb	r2, [r4, r7]
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    475c:	303b      	adds	r0, #59	; 0x3b
    475e:	47b0      	blx	r6
	grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    4760:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    4764:	5de2      	ldrb	r2, [r4, r7]
    4766:	2102      	movs	r1, #2
    4768:	3039      	adds	r0, #57	; 0x39
    476a:	47b0      	blx	r6
	grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    476c:	f642 7347 	movw	r3, #12103	; 0x2f47
    4770:	f504 563c 	add.w	r6, r4, #12032	; 0x2f00
    4774:	3633      	adds	r6, #51	; 0x33
    4776:	5ce1      	ldrb	r1, [r4, r3]
    4778:	4b14      	ldr	r3, [pc, #80]	; (47cc <grid_port_reset_receiver+0x9c>)
    477a:	9101      	str	r1, [sp, #4]
    477c:	4630      	mov	r0, r6
    477e:	4798      	blx	r3
    4780:	9901      	ldr	r1, [sp, #4]
    4782:	4b13      	ldr	r3, [pc, #76]	; (47d0 <grid_port_reset_receiver+0xa0>)
    4784:	4602      	mov	r2, r0
    4786:	4630      	mov	r0, r6
    4788:	4798      	blx	r3


	
	por->rx_double_buffer_timeout = 0;
	grid_sys_port_reset_dma(por);
    478a:	4b12      	ldr	r3, [pc, #72]	; (47d4 <grid_port_reset_receiver+0xa4>)
	por->rx_double_buffer_timeout = 0;
    478c:	61e5      	str	r5, [r4, #28]
	grid_sys_port_reset_dma(por);
    478e:	4620      	mov	r0, r4
    4790:	4798      	blx	r3
	
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    4792:	f504 539d 	add.w	r3, r4, #5024	; 0x13a0
    4796:	3314      	adds	r3, #20
    4798:	f504 521c 	add.w	r2, r4, #9984	; 0x2700
    479c:	323c      	adds	r2, #60	; 0x3c
    479e:	4619      	mov	r1, r3
		por->rx_double_buffer[i] = 0;
    47a0:	f803 5b01 	strb.w	r5, [r3], #1
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    47a4:	4293      	cmp	r3, r2
    47a6:	d1fb      	bne.n	47a0 <grid_port_reset_receiver+0x70>
    47a8:	f104 032c 	add.w	r3, r4, #44	; 0x2c
	}
	
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;
    47ac:	2200      	movs	r2, #0
    47ae:	f803 2b01 	strb.w	r2, [r3], #1
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    47b2:	428b      	cmp	r3, r1
    47b4:	d1fb      	bne.n	47ae <grid_port_reset_receiver+0x7e>
	}
	
	usart_async_enable(por->usart);
    47b6:	6860      	ldr	r0, [r4, #4]
    47b8:	4b07      	ldr	r3, [pc, #28]	; (47d8 <grid_port_reset_receiver+0xa8>)
	
}
    47ba:	b003      	add	sp, #12
    47bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	usart_async_enable(por->usart);
    47c0:	4718      	bx	r3
    47c2:	bf00      	nop
    47c4:	00010001 	.word	0x00010001
    47c8:	000098a5 	.word	0x000098a5
    47cc:	000099ed 	.word	0x000099ed
    47d0:	00009a21 	.word	0x00009a21
    47d4:	00009431 	.word	0x00009431
    47d8:	0000ffd5 	.word	0x0000ffd5

000047dc <grid_buffer_init>:



uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
	
	grid_buffer_error_count = 0;
    47dc:	4a0f      	ldr	r2, [pc, #60]	; (481c <grid_buffer_init+0x40>)
    47de:	2300      	movs	r3, #0
uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
    47e0:	b510      	push	{r4, lr}
    47e2:	3002      	adds	r0, #2
	grid_buffer_error_count = 0;
    47e4:	7013      	strb	r3, [r2, #0]
	
	buf->buffer_length = length;
	
	buf->read_length   = 0;
    47e6:	f8a0 33ee 	strh.w	r3, [r0, #1006]	; 0x3ee
	buf->buffer_length = length;
    47ea:	f820 1c02 	strh.w	r1, [r0, #-2]
	
	buf->read_start    = 0;
    47ee:	f8a0 33e8 	strh.w	r3, [r0, #1000]	; 0x3e8
	buf->read_stop     = 0;
    47f2:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
	buf->read_active   = 0;
    47f6:	f8a0 33ec 	strh.w	r3, [r0, #1004]	; 0x3ec
	
	buf->write_start    = 0;
    47fa:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
	buf->write_stop     = 0;
    47fe:	f8a0 33f2 	strh.w	r3, [r0, #1010]	; 0x3f2
	buf->write_active   = 0;
    4802:	f8a0 33f4 	strh.w	r3, [r0, #1012]	; 0x3f4
	

	for (uint16_t i=0; i<buf->buffer_length; i++){
		buf->buffer_storage[i] = 0;
    4806:	461c      	mov	r4, r3
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4808:	b29a      	uxth	r2, r3
    480a:	4291      	cmp	r1, r2
    480c:	d801      	bhi.n	4812 <grid_buffer_init+0x36>
	}
	
	return 1;
	
}
    480e:	2001      	movs	r0, #1
    4810:	bd10      	pop	{r4, pc}
		buf->buffer_storage[i] = 0;
    4812:	f800 4b01 	strb.w	r4, [r0], #1
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4816:	3301      	adds	r3, #1
    4818:	e7f6      	b.n	4808 <grid_buffer_init+0x2c>
    481a:	bf00      	nop
    481c:	20004028 	.word	0x20004028

00004820 <grid_buffer_get_space>:

uint16_t grid_buffer_get_space(struct grid_buffer* buf){
	
	uint16_t space = 0;
		
	if (buf->read_start > buf->write_start){
    4820:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    4824:	f8b0 23f2 	ldrh.w	r2, [r0, #1010]	; 0x3f2
    4828:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    482a:	bf9b      	ittet	ls
    482c:	8800      	ldrhls	r0, [r0, #0]
    482e:	18c0      	addls	r0, r0, r3
		space = buf->read_start - buf->write_start;
    4830:	1a98      	subhi	r0, r3, r2
		space = buf->buffer_length - buf->write_start + buf->read_start;
    4832:	1a80      	subls	r0, r0, r2
    4834:	b280      	uxth	r0, r0
	}
	
	return space;
}
    4836:	4770      	bx	lr

00004838 <grid_buffer_write_init>:





uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    4838:	b510      	push	{r4, lr}
	
	
	
	uint16_t space = grid_buffer_get_space(buf);
    483a:	4b0c      	ldr	r3, [pc, #48]	; (486c <grid_buffer_write_init+0x34>)
uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    483c:	4604      	mov	r4, r0
	uint16_t space = grid_buffer_get_space(buf);
    483e:	4798      	blx	r3

	
	if (space>length){
    4840:	4288      	cmp	r0, r1
    4842:	d90b      	bls.n	485c <grid_buffer_write_init+0x24>
		
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    4844:	f8b4 33f2 	ldrh.w	r3, [r4, #1010]	; 0x3f2
    4848:	8820      	ldrh	r0, [r4, #0]
    484a:	440b      	add	r3, r1
    484c:	fbb3 f2f0 	udiv	r2, r3, r0
    4850:	fb00 3312 	mls	r3, r0, r2, r3
    4854:	f8a4 33f4 	strh.w	r3, [r4, #1012]	; 0x3f4
	}
	
	
	
	
}
    4858:	4608      	mov	r0, r1
    485a:	bd10      	pop	{r4, pc}
		grid_buffer_error_count++;
    485c:	4a04      	ldr	r2, [pc, #16]	; (4870 <grid_buffer_write_init+0x38>)
    485e:	7813      	ldrb	r3, [r2, #0]
    4860:	3301      	adds	r3, #1
    4862:	b2db      	uxtb	r3, r3
    4864:	7013      	strb	r3, [r2, #0]
		return 0; // failed
    4866:	2100      	movs	r1, #0
    4868:	e7f6      	b.n	4858 <grid_buffer_write_init+0x20>
    486a:	bf00      	nop
    486c:	00004821 	.word	0x00004821
    4870:	20004028 	.word	0x20004028

00004874 <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    4874:	f8b0 33f6 	ldrh.w	r3, [r0, #1014]	; 0x3f6
    4878:	18c2      	adds	r2, r0, r3
		
	buf->write_active++;
    487a:	3301      	adds	r3, #1
	buf->buffer_storage[buf->write_active] = character;
    487c:	7091      	strb	r1, [r2, #2]
	buf->write_active %= buf->buffer_length;
    487e:	8801      	ldrh	r1, [r0, #0]
    4880:	b29b      	uxth	r3, r3
    4882:	fbb3 f2f1 	udiv	r2, r3, r1
    4886:	fb01 3312 	mls	r3, r1, r2, r3
    488a:	f8a0 33f6 	strh.w	r3, [r0, #1014]	; 0x3f6
		
	return 1;
		

}
    488e:	2001      	movs	r0, #1
    4890:	4770      	bx	lr
	...

00004894 <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    4894:	f8b0 33f4 	ldrh.w	r3, [r0, #1012]	; 0x3f4
    4898:	f8b0 23f6 	ldrh.w	r2, [r0, #1014]	; 0x3f6
    489c:	4293      	cmp	r3, r2
		buf->write_start = buf->write_active;
		return 1;
	}
	else{
		
		grid_buffer_error_count++;
    489e:	bf17      	itett	ne
    48a0:	4a05      	ldrne	r2, [pc, #20]	; (48b8 <grid_buffer_write_acknowledge+0x24>)
		buf->write_start = buf->write_active;
    48a2:	f8a0 33f2 	strheq.w	r3, [r0, #1010]	; 0x3f2
		grid_buffer_error_count++;
    48a6:	7813      	ldrbne	r3, [r2, #0]
    48a8:	3301      	addne	r3, #1
    48aa:	bf17      	itett	ne
    48ac:	b2db      	uxtbne	r3, r3
		return 1;
    48ae:	2001      	moveq	r0, #1
		grid_buffer_error_count++;
    48b0:	7013      	strbne	r3, [r2, #0]
    48b2:	2000      	movne	r0, #0
		return 0;
	}
	
	
}
    48b4:	4770      	bx	lr
    48b6:	bf00      	nop
    48b8:	20004028 	.word	0x20004028

000048bc <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    48bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    48c0:	ed2d 8b02 	vpush	{d8}
	uint8_t buffer[length];
    48c4:	1dd3      	adds	r3, r2, #7
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    48c6:	b08b      	sub	sp, #44	; 0x2c
    48c8:	4690      	mov	r8, r2
	uint8_t buffer[length];
    48ca:	08db      	lsrs	r3, r3, #3
    48cc:	466a      	mov	r2, sp
    48ce:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
	for (uint16_t i = 0; i<length; i++){
    48d2:	2200      	movs	r2, #0
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    48d4:	af02      	add	r7, sp, #8
	uint8_t buffer[length];
    48d6:	469d      	mov	sp, r3
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    48d8:	4604      	mov	r4, r0
    48da:	6a83      	ldr	r3, [r0, #40]	; 0x28
	uint8_t buffer[length];
    48dc:	f10d 0908 	add.w	r9, sp, #8
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    48e0:	f241 3088 	movw	r0, #5000	; 0x1388
    48e4:	f241 35b4 	movw	r5, #5044	; 0x13b4
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    48e8:	4694      	mov	ip, r2
	for (uint16_t i = 0; i<length; i++){
    48ea:	b291      	uxth	r1, r2
    48ec:	4588      	cmp	r8, r1
    48ee:	f200 80e3 	bhi.w	4ab8 <grid_port_receive_decode+0x1fc>
	for (uint16_t i = 0; i<length; i++){
    48f2:	2200      	movs	r2, #0
	message = &buffer[0];
    48f4:	464d      	mov	r5, r9
	for (uint16_t i = 0; i<length; i++){
    48f6:	f241 3088 	movw	r0, #5000	; 0x1388
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    48fa:	f241 3cb4 	movw	ip, #5044	; 0x13b4
    48fe:	4696      	mov	lr, r2
	for (uint16_t i = 0; i<length; i++){
    4900:	b291      	uxth	r1, r2
    4902:	4588      	cmp	r8, r1
    4904:	f200 80e5 	bhi.w	4ad2 <grid_port_receive_decode+0x216>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    4908:	4443      	add	r3, r8
    490a:	fbb3 f2f0 	udiv	r2, r3, r0
    490e:	fb00 3312 	mls	r3, r0, r2, r3
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    4912:	e9c4 3309 	strd	r3, r3, [r4, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    4916:	2300      	movs	r3, #0
    4918:	6223      	str	r3, [r4, #32]
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    491a:	f8df a250 	ldr.w	sl, [pc, #592]	; 4b6c <grid_port_receive_decode+0x2b0>
    491e:	f8df b250 	ldr.w	fp, [pc, #592]	; 4b70 <grid_port_receive_decode+0x2b4>
    4922:	4b88      	ldr	r3, [pc, #544]	; (4b44 <grid_port_receive_decode+0x288>)
	for (uint16_t i = 1; i<length; i++){
    4924:	2601      	movs	r6, #1
    4926:	45b0      	cmp	r8, r6
    4928:	f200 80dd 	bhi.w	4ae6 <grid_port_receive_decode+0x22a>
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    492c:	782b      	ldrb	r3, [r5, #0]
    492e:	2b01      	cmp	r3, #1
    4930:	f040 80bc 	bne.w	4aac <grid_port_receive_decode+0x1f0>
    4934:	eb05 0308 	add.w	r3, r5, r8
    4938:	f813 9c01 	ldrb.w	r9, [r3, #-1]
    493c:	f1b9 0f0a 	cmp.w	r9, #10
    4940:	f040 80b4 	bne.w	4aac <grid_port_receive_decode+0x1f0>
		checksum_received = grid_msg_checksum_read(message, length);
    4944:	4b80      	ldr	r3, [pc, #512]	; (4b48 <grid_port_receive_decode+0x28c>)
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    4946:	4e81      	ldr	r6, [pc, #516]	; (4b4c <grid_port_receive_decode+0x290>)
		checksum_received = grid_msg_checksum_read(message, length);
    4948:	4641      	mov	r1, r8
    494a:	4628      	mov	r0, r5
    494c:	4798      	blx	r3
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    494e:	4641      	mov	r1, r8
		checksum_received = grid_msg_checksum_read(message, length);
    4950:	4682      	mov	sl, r0
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    4952:	4628      	mov	r0, r5
    4954:	47b0      	blx	r6
		if (checksum_calculated == checksum_received && error_flag == 0){
    4956:	4582      	cmp	sl, r0
    4958:	f040 81fc 	bne.w	4d54 <grid_port_receive_decode+0x498>
			if (message[1] == GRID_CONST_BRC){ // Broadcast message
    495c:	786b      	ldrb	r3, [r5, #1]
    495e:	2b0f      	cmp	r3, #15
    4960:	f040 810c 	bne.w	4b7c <grid_port_receive_decode+0x2c0>
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    4964:	f107 061f 	add.w	r6, r7, #31
				uint8_t error=0;
    4968:	f04f 0300 	mov.w	r3, #0
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    496c:	f8df b204 	ldr.w	fp, [pc, #516]	; 4b74 <grid_port_receive_decode+0x2b8>
				uint8_t error=0;
    4970:	77fb      	strb	r3, [r7, #31]
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    4972:	2202      	movs	r2, #2
    4974:	4633      	mov	r3, r6
    4976:	2104      	movs	r1, #4
    4978:	4628      	mov	r0, r5
    497a:	47d8      	blx	fp
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    497c:	4649      	mov	r1, r9
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    497e:	6078      	str	r0, [r7, #4]
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    4980:	4633      	mov	r3, r6
    4982:	2202      	movs	r2, #2
    4984:	4628      	mov	r0, r5
    4986:	47d8      	blx	fp
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    4988:	4633      	mov	r3, r6
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    498a:	6038      	str	r0, [r7, #0]
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    498c:	2202      	movs	r2, #2
    498e:	2106      	movs	r1, #6
    4990:	4628      	mov	r0, r5
    4992:	47d8      	blx	fp
    4994:	b2c3      	uxtb	r3, r0
    4996:	617b      	str	r3, [r7, #20]
    4998:	f1a3 0a7f 	sub.w	sl, r3, #127	; 0x7f
				int8_t received_dy  = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error) - GRID_SYS_DEFAULT_POSITION;
    499c:	2202      	movs	r2, #2
    499e:	4633      	mov	r3, r6
    49a0:	2108      	movs	r1, #8
    49a2:	4628      	mov	r0, r5
    49a4:	47d8      	blx	fp
    49a6:	b2c3      	uxtb	r3, r0
    49a8:	613b      	str	r3, [r7, #16]
    49aa:	f1a3 097f 	sub.w	r9, r3, #127	; 0x7f
				uint8_t received_rot = grid_msg_get_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
    49ae:	2202      	movs	r2, #2
    49b0:	4633      	mov	r3, r6
    49b2:	210c      	movs	r1, #12
    49b4:	4628      	mov	r0, r5
    49b6:	47d8      	blx	fp
				uint8_t updated_rot = (received_rot + por->partner_fi)%4;
    49b8:	f642 7330 	movw	r3, #12080	; 0x2f30
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    49bc:	fa4f fa8a 	sxtb.w	sl, sl
				uint8_t updated_rot = (received_rot + por->partner_fi)%4;
    49c0:	5ce3      	ldrb	r3, [r4, r3]
    49c2:	4418      	add	r0, r3
    49c4:	f000 0203 	and.w	r2, r0, #3
    49c8:	ee08 2a10 	vmov	s16, r2
				int8_t received_dy  = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error) - GRID_SYS_DEFAULT_POSITION;
    49cc:	fa4f f989 	sxtb.w	r9, r9
				if (por->partner_fi == 0){ // 0 deg
    49d0:	b143      	cbz	r3, 49e4 <grid_port_receive_decode+0x128>
				else if(por->partner_fi == 1){ // 90 deg
    49d2:	2b01      	cmp	r3, #1
    49d4:	f040 8098 	bne.w	4b08 <grid_port_receive_decode+0x24c>
					rotated_dx  -= received_dy;
    49d8:	693b      	ldr	r3, [r7, #16]
    49da:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					rotated_dy  += received_dx;
    49de:	46d1      	mov	r9, sl
					rotated_dx  -= received_dy;
    49e0:	fa4f fa83 	sxtb.w	sl, r3
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    49e4:	f642 7349 	movw	r3, #12105	; 0x2f49
    49e8:	f897 b000 	ldrb.w	fp, [r7]
    49ec:	5ce3      	ldrb	r3, [r4, r3]
    49ee:	337f      	adds	r3, #127	; 0x7f
    49f0:	449a      	add	sl, r3
    49f2:	fa5f f38a 	uxtb.w	r3, sl
    49f6:	60fb      	str	r3, [r7, #12]
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    49f8:	f642 734a 	movw	r3, #12106	; 0x2f4a
    49fc:	f814 a003 	ldrb.w	sl, [r4, r3]
    4a00:	f10a 0a7f 	add.w	sl, sl, #127	; 0x7f
    4a04:	44d1      	add	r9, sl
    4a06:	fa5f f389 	uxtb.w	r3, r9
    4a0a:	60bb      	str	r3, [r7, #8]
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    4a0c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
    4a10:	4313      	orrs	r3, r2
    4a12:	f897 a004 	ldrb.w	sl, [r7, #4]
    4a16:	d020      	beq.n	4a5a <grid_port_receive_decode+0x19e>
					grid_msg_set_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, updated_id, &error);
    4a18:	f8df 915c 	ldr.w	r9, [pc, #348]	; 4b78 <grid_port_receive_decode+0x2bc>
    4a1c:	9600      	str	r6, [sp, #0]
    4a1e:	4653      	mov	r3, sl
    4a20:	2202      	movs	r2, #2
    4a22:	2104      	movs	r1, #4
    4a24:	4628      	mov	r0, r5
    4a26:	47c8      	blx	r9
					grid_msg_set_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, updated_dx, &error);
    4a28:	9600      	str	r6, [sp, #0]
    4a2a:	68fb      	ldr	r3, [r7, #12]
    4a2c:	2202      	movs	r2, #2
    4a2e:	2106      	movs	r1, #6
    4a30:	4628      	mov	r0, r5
    4a32:	47c8      	blx	r9
					grid_msg_set_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, updated_dy, &error);
    4a34:	9600      	str	r6, [sp, #0]
    4a36:	68bb      	ldr	r3, [r7, #8]
    4a38:	2202      	movs	r2, #2
    4a3a:	2108      	movs	r1, #8
    4a3c:	4628      	mov	r0, r5
    4a3e:	47c8      	blx	r9
					grid_msg_set_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, updated_age, &error);
    4a40:	465b      	mov	r3, fp
    4a42:	2202      	movs	r2, #2
    4a44:	210a      	movs	r1, #10
    4a46:	9600      	str	r6, [sp, #0]
    4a48:	4628      	mov	r0, r5
    4a4a:	47c8      	blx	r9
					grid_msg_set_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, updated_rot, &error);
    4a4c:	ee18 3a10 	vmov	r3, s16
    4a50:	9600      	str	r6, [sp, #0]
    4a52:	2202      	movs	r2, #2
    4a54:	210c      	movs	r1, #12
    4a56:	4628      	mov	r0, r5
    4a58:	47c8      	blx	r9
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    4a5a:	68fb      	ldr	r3, [r7, #12]
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    4a5c:	483c      	ldr	r0, [pc, #240]	; (4b50 <grid_port_receive_decode+0x294>)
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    4a5e:	eb03 2a0a 	add.w	sl, r3, sl, lsl #8
    4a62:	68bb      	ldr	r3, [r7, #8]
    4a64:	eb03 2a0a 	add.w	sl, r3, sl, lsl #8
    4a68:	eb0b 2a0a 	add.w	sl, fp, sl, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    4a6c:	4b39      	ldr	r3, [pc, #228]	; (4b54 <grid_port_receive_decode+0x298>)
    4a6e:	4651      	mov	r1, sl
    4a70:	4798      	blx	r3
    4a72:	b9d8      	cbnz	r0, 4aac <grid_port_receive_decode+0x1f0>
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    4a74:	4b35      	ldr	r3, [pc, #212]	; (4b4c <grid_port_receive_decode+0x290>)
    4a76:	4641      	mov	r1, r8
    4a78:	4628      	mov	r0, r5
    4a7a:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    4a7c:	f504 542c 	add.w	r4, r4, #11008	; 0x2b00
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    4a80:	4b35      	ldr	r3, [pc, #212]	; (4b58 <grid_port_receive_decode+0x29c>)
    4a82:	4602      	mov	r2, r0
    4a84:	4641      	mov	r1, r8
    4a86:	4628      	mov	r0, r5
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    4a88:	3434      	adds	r4, #52	; 0x34
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    4a8a:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    4a8c:	4b33      	ldr	r3, [pc, #204]	; (4b5c <grid_port_receive_decode+0x2a0>)
    4a8e:	4641      	mov	r1, r8
    4a90:	4620      	mov	r0, r4
    4a92:	4798      	blx	r3
    4a94:	b150      	cbz	r0, 4aac <grid_port_receive_decode+0x1f0>
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    4a96:	4e32      	ldr	r6, [pc, #200]	; (4b60 <grid_port_receive_decode+0x2a4>)
    4a98:	44a8      	add	r8, r5
						for (uint16_t i=0; i<length; i++){
    4a9a:	45a8      	cmp	r8, r5
    4a9c:	d14d      	bne.n	4b3a <grid_port_receive_decode+0x27e>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    4a9e:	4b31      	ldr	r3, [pc, #196]	; (4b64 <grid_port_receive_decode+0x2a8>)
    4aa0:	4620      	mov	r0, r4
    4aa2:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);
    4aa4:	482a      	ldr	r0, [pc, #168]	; (4b50 <grid_port_receive_decode+0x294>)
    4aa6:	4b30      	ldr	r3, [pc, #192]	; (4b68 <grid_port_receive_decode+0x2ac>)
    4aa8:	4651      	mov	r1, sl
    4aaa:	4798      	blx	r3
}
    4aac:	3724      	adds	r7, #36	; 0x24
    4aae:	46bd      	mov	sp, r7
    4ab0:	ecbd 8b02 	vpop	{d8}
    4ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    4ab8:	18d6      	adds	r6, r2, r3
    4aba:	fbb6 f1f0 	udiv	r1, r6, r0
    4abe:	fb00 6111 	mls	r1, r0, r1, r6
    4ac2:	4421      	add	r1, r4
    4ac4:	5d4e      	ldrb	r6, [r1, r5]
    4ac6:	f809 6002 	strb.w	r6, [r9, r2]
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    4aca:	f801 c005 	strb.w	ip, [r1, r5]
	for (uint16_t i = 0; i<length; i++){
    4ace:	3201      	adds	r2, #1
    4ad0:	e70b      	b.n	48ea <grid_port_receive_decode+0x2e>
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    4ad2:	18d6      	adds	r6, r2, r3
    4ad4:	fbb6 f1f0 	udiv	r1, r6, r0
    4ad8:	fb00 6111 	mls	r1, r0, r1, r6
    4adc:	4421      	add	r1, r4
    4ade:	3201      	adds	r2, #1
    4ae0:	f801 e00c 	strb.w	lr, [r1, ip]
	for (uint16_t i = 0; i<length; i++){
    4ae4:	e70c      	b.n	4900 <grid_port_receive_decode+0x44>
		if (buffer[i] == GRID_CONST_SOH){
    4ae6:	f819 2006 	ldrb.w	r2, [r9, r6]
    4aea:	2a01      	cmp	r2, #1
    4aec:	d109      	bne.n	4b02 <grid_port_receive_decode+0x246>
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    4aee:	4651      	mov	r1, sl
    4af0:	4658      	mov	r0, fp
    4af2:	4798      	blx	r3
			length -= i;
    4af4:	eba8 0806 	sub.w	r8, r8, r6
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    4af8:	4b12      	ldr	r3, [pc, #72]	; (4b44 <grid_port_receive_decode+0x288>)
			length -= i;
    4afa:	fa1f f888 	uxth.w	r8, r8
			message = &buffer[i];
    4afe:	eb09 0506 	add.w	r5, r9, r6
	for (uint16_t i = 1; i<length; i++){
    4b02:	3601      	adds	r6, #1
    4b04:	b2b6      	uxth	r6, r6
    4b06:	e70e      	b.n	4926 <grid_port_receive_decode+0x6a>
				else if(por->partner_fi == 2){ // 180 deg
    4b08:	2b02      	cmp	r3, #2
    4b0a:	d10a      	bne.n	4b22 <grid_port_receive_decode+0x266>
					rotated_dx  -= received_dx;
    4b0c:	697b      	ldr	r3, [r7, #20]
    4b0e:	f1c3 0a7f 	rsb	sl, r3, #127	; 0x7f
					rotated_dy  -= received_dy;
    4b12:	693b      	ldr	r3, [r7, #16]
					rotated_dx  -= received_dx;
    4b14:	fa4f fa8a 	sxtb.w	sl, sl
					rotated_dy  -= received_dy;
    4b18:	f1c3 097f 	rsb	r9, r3, #127	; 0x7f
					rotated_dy  -= received_dx;
    4b1c:	fa4f f989 	sxtb.w	r9, r9
    4b20:	e760      	b.n	49e4 <grid_port_receive_decode+0x128>
				else if(por->partner_fi == 3){ // 270 deg
    4b22:	2b03      	cmp	r3, #3
    4b24:	d105      	bne.n	4b32 <grid_port_receive_decode+0x276>
					rotated_dy  -= received_dx;
    4b26:	697b      	ldr	r3, [r7, #20]
    4b28:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					rotated_dx  += received_dy;
    4b2c:	46ca      	mov	sl, r9
					rotated_dy  -= received_dx;
    4b2e:	4699      	mov	r9, r3
    4b30:	e7f4      	b.n	4b1c <grid_port_receive_decode+0x260>
				int8_t rotated_dy = 0;
    4b32:	f04f 0900 	mov.w	r9, #0
				int8_t rotated_dx = 0;
    4b36:	46ca      	mov	sl, r9
    4b38:	e754      	b.n	49e4 <grid_port_receive_decode+0x128>
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    4b3a:	f815 1b01 	ldrb.w	r1, [r5], #1
    4b3e:	4620      	mov	r0, r4
    4b40:	47b0      	blx	r6
						for (uint16_t i=0; i<length; i++){
    4b42:	e7aa      	b.n	4a9a <grid_port_receive_decode+0x1de>
    4b44:	00012cf9 	.word	0x00012cf9
    4b48:	00009a05 	.word	0x00009a05
    4b4c:	000099ed 	.word	0x000099ed
    4b50:	20006f94 	.word	0x20006f94
    4b54:	00009a5d 	.word	0x00009a5d
    4b58:	00009a21 	.word	0x00009a21
    4b5c:	00004839 	.word	0x00004839
    4b60:	00004875 	.word	0x00004875
    4b64:	00004895 	.word	0x00004895
    4b68:	00009a77 	.word	0x00009a77
    4b6c:	00014f68 	.word	0x00014f68
    4b70:	00014f7b 	.word	0x00014f7b
    4b74:	00009a31 	.word	0x00009a31
    4b78:	00009a49 	.word	0x00009a49
			else if (message[1] == GRID_CONST_DCT){ // Direct Message
    4b7c:	2b0e      	cmp	r3, #14
    4b7e:	f040 80e5 	bne.w	4d4c <grid_port_receive_decode+0x490>
				if (message[2] == GRID_CONST_ACK){
    4b82:	78ab      	ldrb	r3, [r5, #2]
    4b84:	2b07      	cmp	r3, #7
    4b86:	d191      	bne.n	4aac <grid_port_receive_decode+0x1f0>
					uint8_t local_token_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    4b88:	f8df 91dc 	ldr.w	r9, [pc, #476]	; 4d68 <grid_port_receive_decode+0x4ac>
    4b8c:	2200      	movs	r2, #0
    4b8e:	2102      	movs	r1, #2
    4b90:	f105 0008 	add.w	r0, r5, #8
    4b94:	47c8      	blx	r9
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    4b96:	2200      	movs	r2, #0
					uint8_t local_token_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    4b98:	fa5f fa80 	uxtb.w	sl, r0
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    4b9c:	2102      	movs	r1, #2
    4b9e:	1da8      	adds	r0, r5, #6
    4ba0:	47c8      	blx	r9
					if (por->partner_status == 0){
    4ba2:	f642 724b 	movw	r2, #12107	; 0x2f4b
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    4ba6:	fa5f fb80 	uxtb.w	fp, r0
					if (por->partner_status == 0){
    4baa:	5ca2      	ldrb	r2, [r4, r2]
    4bac:	2a00      	cmp	r2, #0
    4bae:	d172      	bne.n	4c96 <grid_port_receive_decode+0x3da>
						if (por->ping_local_token == 255){ // I have no clue
    4bb0:	f642 7931 	movw	r9, #12081	; 0x2f31
    4bb4:	f814 2009 	ldrb.w	r2, [r4, r9]
    4bb8:	2aff      	cmp	r2, #255	; 0xff
    4bba:	d11b      	bne.n	4bf4 <grid_port_receive_decode+0x338>
							por->ping_local_token  = grid_sys_rtc_get_time(&grid_sys_state)%128;
    4bbc:	4a66      	ldr	r2, [pc, #408]	; (4d58 <grid_port_receive_decode+0x49c>)
    4bbe:	4867      	ldr	r0, [pc, #412]	; (4d5c <grid_port_receive_decode+0x4a0>)
    4bc0:	4790      	blx	r2
    4bc2:	f000 027f 	and.w	r2, r0, #127	; 0x7f
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    4bc6:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
							por->ping_local_token  = grid_sys_rtc_get_time(&grid_sys_state)%128;
    4bca:	f804 2009 	strb.w	r2, [r4, r9]
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    4bce:	4b64      	ldr	r3, [pc, #400]	; (4d60 <grid_port_receive_decode+0x4a4>)
    4bd0:	2102      	movs	r1, #2
    4bd2:	3039      	adds	r0, #57	; 0x39
    4bd4:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    4bd6:	f504 593c 	add.w	r9, r4, #12032	; 0x2f00
    4bda:	f642 7247 	movw	r2, #12103	; 0x2f47
    4bde:	f109 0933 	add.w	r9, r9, #51	; 0x33
    4be2:	5ca1      	ldrb	r1, [r4, r2]
    4be4:	6179      	str	r1, [r7, #20]
    4be6:	4648      	mov	r0, r9
    4be8:	47b0      	blx	r6
    4bea:	6979      	ldr	r1, [r7, #20]
    4bec:	4b5d      	ldr	r3, [pc, #372]	; (4d64 <grid_port_receive_decode+0x4a8>)
    4bee:	4602      	mov	r2, r0
    4bf0:	4648      	mov	r0, r9
    4bf2:	4798      	blx	r3
						if (partner_token_received != por->ping_partner_token){
    4bf4:	f642 7232 	movw	r2, #12082	; 0x2f32
    4bf8:	5ca1      	ldrb	r1, [r4, r2]
    4bfa:	4559      	cmp	r1, fp
    4bfc:	d017      	beq.n	4c2e <grid_port_receive_decode+0x372>
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, partner_token_received);
    4bfe:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
							por->ping_partner_token = partner_token_received;							
    4c02:	f804 b002 	strb.w	fp, [r4, r2]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, partner_token_received);
    4c06:	4b56      	ldr	r3, [pc, #344]	; (4d60 <grid_port_receive_decode+0x4a4>)
    4c08:	465a      	mov	r2, fp
    4c0a:	2102      	movs	r1, #2
    4c0c:	303b      	adds	r0, #59	; 0x3b
    4c0e:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    4c10:	f504 593c 	add.w	r9, r4, #12032	; 0x2f00
    4c14:	f642 7347 	movw	r3, #12103	; 0x2f47
    4c18:	f109 0933 	add.w	r9, r9, #51	; 0x33
    4c1c:	5ce1      	ldrb	r1, [r4, r3]
    4c1e:	6179      	str	r1, [r7, #20]
    4c20:	4648      	mov	r0, r9
    4c22:	47b0      	blx	r6
    4c24:	6979      	ldr	r1, [r7, #20]
    4c26:	4b4f      	ldr	r3, [pc, #316]	; (4d64 <grid_port_receive_decode+0x4a8>)
    4c28:	4602      	mov	r2, r0
    4c2a:	4648      	mov	r0, r9
    4c2c:	4798      	blx	r3
						if (por->ping_local_token != local_token_received){
    4c2e:	f642 7331 	movw	r3, #12081	; 0x2f31
    4c32:	5ce3      	ldrb	r3, [r4, r3]
    4c34:	4553      	cmp	r3, sl
    4c36:	d129      	bne.n	4c8c <grid_port_receive_decode+0x3d0>
							por->partner_fi = (message[3] - por->direction + 6)%4;
    4c38:	7a62      	ldrb	r2, [r4, #9]
    4c3a:	78eb      	ldrb	r3, [r5, #3]
    4c3c:	1a9b      	subs	r3, r3, r2
    4c3e:	3306      	adds	r3, #6
    4c40:	425a      	negs	r2, r3
    4c42:	f002 0203 	and.w	r2, r2, #3
    4c46:	f003 0303 	and.w	r3, r3, #3
    4c4a:	bf58      	it	pl
    4c4c:	4253      	negpl	r3, r2
    4c4e:	f642 7230 	movw	r2, #12080	; 0x2f30
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    4c52:	f1a8 000a 	sub.w	r0, r8, #10
							por->partner_fi = (message[3] - por->direction + 6)%4;
    4c56:	54a3      	strb	r3, [r4, r2]
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    4c58:	2102      	movs	r1, #2
    4c5a:	4b43      	ldr	r3, [pc, #268]	; (4d68 <grid_port_receive_decode+0x4ac>)
    4c5c:	2200      	movs	r2, #0
    4c5e:	4428      	add	r0, r5
    4c60:	4798      	blx	r3
    4c62:	f642 732c 	movw	r3, #12076	; 0x2f2c
							por->partner_status = 1;
    4c66:	2201      	movs	r2, #1
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    4c68:	50e0      	str	r0, [r4, r3]
							por->partner_status = 1;
    4c6a:	f642 734b 	movw	r3, #12107	; 0x2f4b
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    4c6e:	493f      	ldr	r1, [pc, #252]	; (4d6c <grid_port_receive_decode+0x4b0>)
							por->partner_status = 1;
    4c70:	54e2      	strb	r2, [r4, r3]
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    4c72:	483f      	ldr	r0, [pc, #252]	; (4d70 <grid_port_receive_decode+0x4b4>)
    4c74:	4b3f      	ldr	r3, [pc, #252]	; (4d74 <grid_port_receive_decode+0x4b8>)
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN
    4c76:	4d40      	ldr	r5, [pc, #256]	; (4d78 <grid_port_receive_decode+0x4bc>)
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    4c78:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN
    4c7a:	2300      	movs	r3, #0
    4c7c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    4c80:	e9cd 3200 	strd	r3, r2, [sp]
    4c84:	4835      	ldr	r0, [pc, #212]	; (4d5c <grid_port_receive_decode+0x4a0>)
    4c86:	22ff      	movs	r2, #255	; 0xff
    4c88:	4619      	mov	r1, r3
    4c8a:	47a8      	blx	r5
						por->ping_flag = 1;
    4c8c:	f642 7348 	movw	r3, #12104	; 0x2f48
    4c90:	2201      	movs	r2, #1
    4c92:	54e2      	strb	r2, [r4, r3]
    4c94:	e70a      	b.n	4aac <grid_port_receive_decode+0x1f0>
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    4c96:	7a61      	ldrb	r1, [r4, #9]
    4c98:	78ea      	ldrb	r2, [r5, #3]
    4c9a:	1a52      	subs	r2, r2, r1
    4c9c:	3206      	adds	r2, #6
    4c9e:	4251      	negs	r1, r2
						validator &= local_token_received == por->ping_local_token;
    4ca0:	f642 7031 	movw	r0, #12081	; 0x2f31
						validator &= partner_token_received == por->ping_partner_token;
    4ca4:	f642 7c32 	movw	ip, #12082	; 0x2f32
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    4ca8:	f001 0103 	and.w	r1, r1, #3
						validator &= local_token_received == por->ping_local_token;
    4cac:	5c20      	ldrb	r0, [r4, r0]
						validator &= partner_token_received == por->ping_partner_token;
    4cae:	f814 c00c 	ldrb.w	ip, [r4, ip]
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    4cb2:	f002 0203 	and.w	r2, r2, #3
    4cb6:	bf58      	it	pl
    4cb8:	424a      	negpl	r2, r1
    4cba:	f642 7130 	movw	r1, #12080	; 0x2f30
    4cbe:	4550      	cmp	r0, sl
    4cc0:	bf08      	it	eq
    4cc2:	45dc      	cmpeq	ip, fp
    4cc4:	5c61      	ldrb	r1, [r4, r1]
    4cc6:	bf0c      	ite	eq
    4cc8:	f04f 0a01 	moveq.w	sl, #1
    4ccc:	f04f 0a00 	movne.w	sl, #0
						validator &= por->partner_hwcfg == grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    4cd0:	f642 732c 	movw	r3, #12076	; 0x2f2c
    4cd4:	f1a8 000a 	sub.w	r0, r8, #10
    4cd8:	428a      	cmp	r2, r1
    4cda:	bf14      	ite	ne
    4cdc:	f04f 0a00 	movne.w	sl, #0
    4ce0:	f00a 0a01 	andeq.w	sl, sl, #1
    4ce4:	4428      	add	r0, r5
    4ce6:	2200      	movs	r2, #0
    4ce8:	2102      	movs	r1, #2
    4cea:	f854 b003 	ldr.w	fp, [r4, r3]
    4cee:	47c8      	blx	r9
						if (validator == 1){
    4cf0:	4558      	cmp	r0, fp
    4cf2:	d103      	bne.n	4cfc <grid_port_receive_decode+0x440>
    4cf4:	f1ba 0f00 	cmp.w	sl, #0
    4cf8:	f47f aed8 	bne.w	4aac <grid_port_receive_decode+0x1f0>
							por->partner_status = 0;
    4cfc:	f642 734b 	movw	r3, #12107	; 0x2f4b
    4d00:	2200      	movs	r2, #0
    4d02:	54e2      	strb	r2, [r4, r3]
							por->ping_local_token = 255;
    4d04:	f642 7831 	movw	r8, #12081	; 0x2f31
							por->ping_partner_token = 255;
    4d08:	f642 7332 	movw	r3, #12082	; 0x2f32
    4d0c:	22ff      	movs	r2, #255	; 0xff
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4d0e:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
							por->ping_partner_token = 255;
    4d12:	54e2      	strb	r2, [r4, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4d14:	4d12      	ldr	r5, [pc, #72]	; (4d60 <grid_port_receive_decode+0x4a4>)
							por->ping_local_token = 255;
    4d16:	f804 2008 	strb.w	r2, [r4, r8]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    4d1a:	2102      	movs	r1, #2
    4d1c:	303b      	adds	r0, #59	; 0x3b
    4d1e:	47a8      	blx	r5
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    4d20:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    4d24:	f814 2008 	ldrb.w	r2, [r4, r8]
    4d28:	2102      	movs	r1, #2
    4d2a:	3039      	adds	r0, #57	; 0x39
    4d2c:	47a8      	blx	r5
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    4d2e:	f642 7347 	movw	r3, #12103	; 0x2f47
    4d32:	f504 553c 	add.w	r5, r4, #12032	; 0x2f00
    4d36:	3533      	adds	r5, #51	; 0x33
    4d38:	5ce1      	ldrb	r1, [r4, r3]
    4d3a:	6179      	str	r1, [r7, #20]
    4d3c:	4628      	mov	r0, r5
    4d3e:	47b0      	blx	r6
    4d40:	6979      	ldr	r1, [r7, #20]
    4d42:	4b08      	ldr	r3, [pc, #32]	; (4d64 <grid_port_receive_decode+0x4a8>)
    4d44:	4602      	mov	r2, r0
    4d46:	4628      	mov	r0, r5
    4d48:	4798      	blx	r3
    4d4a:	e6af      	b.n	4aac <grid_port_receive_decode+0x1f0>
				printf("{\"type\": \"WARNING\", \"data\": [\"Unknow Message Type\"]}\r\n");
    4d4c:	480b      	ldr	r0, [pc, #44]	; (4d7c <grid_port_receive_decode+0x4c0>)
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    4d4e:	4b0c      	ldr	r3, [pc, #48]	; (4d80 <grid_port_receive_decode+0x4c4>)
    4d50:	4798      	blx	r3
	return;
    4d52:	e6ab      	b.n	4aac <grid_port_receive_decode+0x1f0>
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    4d54:	480b      	ldr	r0, [pc, #44]	; (4d84 <grid_port_receive_decode+0x4c8>)
    4d56:	e7fa      	b.n	4d4e <grid_port_receive_decode+0x492>
    4d58:	000097c5 	.word	0x000097c5
    4d5c:	20006f94 	.word	0x20006f94
    4d60:	000098a5 	.word	0x000098a5
    4d64:	00009a21 	.word	0x00009a21
    4d68:	0000987d 	.word	0x0000987d
    4d6c:	00014fa0 	.word	0x00014fa0
    4d70:	00014f7b 	.word	0x00014f7b
    4d74:	00012cf9 	.word	0x00012cf9
    4d78:	0000982f 	.word	0x0000982f
    4d7c:	00014fa8 	.word	0x00014fa8
    4d80:	00012e09 	.word	0x00012e09
    4d84:	00014fde 	.word	0x00014fde

00004d88 <grid_port_receive_task>:
void grid_port_receive_task(struct grid_port* por){
    4d88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if (por->usart_error_flag == 1){
    4d8a:	7e03      	ldrb	r3, [r0, #24]
    4d8c:	2b01      	cmp	r3, #1
void grid_port_receive_task(struct grid_port* por){
    4d8e:	4604      	mov	r4, r0
	if (por->usart_error_flag == 1){
    4d90:	d10d      	bne.n	4dae <grid_port_receive_task+0x26>
		por->usart_error_flag = 0;
    4d92:	2500      	movs	r5, #0
    4d94:	7605      	strb	r5, [r0, #24]
		grid_port_reset_receiver(por);
    4d96:	4b53      	ldr	r3, [pc, #332]	; (4ee4 <grid_port_receive_task+0x15c>)
    4d98:	4798      	blx	r3
		grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500); // White triangle
    4d9a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    4d9e:	e9cd 5300 	strd	r5, r3, [sp]
    4da2:	23ff      	movs	r3, #255	; 0xff
    4da4:	4850      	ldr	r0, [pc, #320]	; (4ee8 <grid_port_receive_task+0x160>)
    4da6:	4d51      	ldr	r5, [pc, #324]	; (4eec <grid_port_receive_task+0x164>)
    4da8:	461a      	mov	r2, r3
    4daa:	4619      	mov	r1, r3
    4dac:	47a8      	blx	r5
	if	(por->rx_double_buffer_status == 0){
    4dae:	6a25      	ldr	r5, [r4, #32]
    4db0:	bb7d      	cbnz	r5, 4e12 <grid_port_receive_task+0x8a>
		if (por->usart!=NULL){ // His is GRID usart port
    4db2:	6863      	ldr	r3, [r4, #4]
    4db4:	b1cb      	cbz	r3, 4dea <grid_port_receive_task+0x62>
			if (por->rx_double_buffer_timeout > 1000){
    4db6:	69e3      	ldr	r3, [r4, #28]
    4db8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    4dbc:	d93e      	bls.n	4e3c <grid_port_receive_task+0xb4>
				if (por->partner_status == 1){
    4dbe:	f642 734b 	movw	r3, #12107	; 0x2f4b
    4dc2:	5ce3      	ldrb	r3, [r4, r3]
    4dc4:	2b01      	cmp	r3, #1
    4dc6:	d12c      	bne.n	4e22 <grid_port_receive_task+0x9a>
					GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout Disconnect & Reset Receiver");
    4dc8:	4949      	ldr	r1, [pc, #292]	; (4ef0 <grid_port_receive_task+0x168>)
    4dca:	4b4a      	ldr	r3, [pc, #296]	; (4ef4 <grid_port_receive_task+0x16c>)
    4dcc:	484a      	ldr	r0, [pc, #296]	; (4ef8 <grid_port_receive_task+0x170>)
    4dce:	4798      	blx	r3
					grid_port_reset_receiver(por);
    4dd0:	4b44      	ldr	r3, [pc, #272]	; (4ee4 <grid_port_receive_task+0x15c>)
    4dd2:	4620      	mov	r0, r4
    4dd4:	4798      	blx	r3
					grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500);
    4dd6:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    4dda:	e9cd 5300 	strd	r5, r3, [sp]
    4dde:	23ff      	movs	r3, #255	; 0xff
    4de0:	4841      	ldr	r0, [pc, #260]	; (4ee8 <grid_port_receive_task+0x160>)
    4de2:	4d42      	ldr	r5, [pc, #264]	; (4eec <grid_port_receive_task+0x164>)
    4de4:	461a      	mov	r2, r3
    4de6:	4619      	mov	r1, r3
    4de8:	47a8      	blx	r5
			if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0)
    4dea:	f241 3687 	movw	r6, #4999	; 0x1387
void grid_port_receive_task(struct grid_port* por){
    4dee:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    4df2:	f241 30b4 	movw	r0, #5044	; 0x13b4
    4df6:	46b4      	mov	ip, r6
			if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    4df8:	f241 3788 	movw	r7, #5000	; 0x1388
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    4dfc:	f241 3e86 	movw	lr, #4998	; 0x1386
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    4e00:	6a62      	ldr	r2, [r4, #36]	; 0x24
    4e02:	18a3      	adds	r3, r4, r2
    4e04:	5c1b      	ldrb	r3, [r3, r0]
    4e06:	2b0a      	cmp	r3, #10
    4e08:	d11b      	bne.n	4e42 <grid_port_receive_task+0xba>
				por->rx_double_buffer_timeout = 0;
    4e0a:	2300      	movs	r3, #0
    4e0c:	2501      	movs	r5, #1
    4e0e:	e9c4 3507 	strd	r3, r5, [r4, #28]
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    4e12:	e9d4 2109 	ldrd	r2, r1, [r4, #36]	; 0x24
    4e16:	4291      	cmp	r1, r2
    4e18:	d359      	bcc.n	4ece <grid_port_receive_task+0x146>
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    4e1a:	f502 529c 	add.w	r2, r2, #4992	; 0x1380
    4e1e:	3209      	adds	r2, #9
    4e20:	e056      	b.n	4ed0 <grid_port_receive_task+0x148>
					if (por->rx_double_buffer_read_start_index == 0 && por->rx_double_buffer_seek_start_index == 0){
    4e22:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    4e24:	b913      	cbnz	r3, 4e2c <grid_port_receive_task+0xa4>
    4e26:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4e28:	2b00      	cmp	r3, #0
    4e2a:	d0de      	beq.n	4dea <grid_port_receive_task+0x62>
						GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout & Reset Receiver");
    4e2c:	4933      	ldr	r1, [pc, #204]	; (4efc <grid_port_receive_task+0x174>)
    4e2e:	4b31      	ldr	r3, [pc, #196]	; (4ef4 <grid_port_receive_task+0x16c>)
    4e30:	4831      	ldr	r0, [pc, #196]	; (4ef8 <grid_port_receive_task+0x170>)
    4e32:	4798      	blx	r3
						grid_port_reset_receiver(por);
    4e34:	4b2b      	ldr	r3, [pc, #172]	; (4ee4 <grid_port_receive_task+0x15c>)
    4e36:	4620      	mov	r0, r4
    4e38:	4798      	blx	r3
    4e3a:	e7d6      	b.n	4dea <grid_port_receive_task+0x62>
				por->rx_double_buffer_timeout++;
    4e3c:	3301      	adds	r3, #1
    4e3e:	61e3      	str	r3, [r4, #28]
    4e40:	e7d3      	b.n	4dea <grid_port_receive_task+0x62>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    4e42:	b923      	cbnz	r3, 4e4e <grid_port_receive_task+0xc6>
	if (por->rx_double_buffer_status == 0){
    4e44:	6a23      	ldr	r3, [r4, #32]
    4e46:	2b00      	cmp	r3, #0
    4e48:	d1e3      	bne.n	4e12 <grid_port_receive_task+0x8a>
}
    4e4a:	b003      	add	sp, #12
    4e4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1)
    4e4e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    4e50:	1e6b      	subs	r3, r5, #1
    4e52:	429a      	cmp	r2, r3
    4e54:	d10d      	bne.n	4e72 <grid_port_receive_task+0xea>
				grid_port_reset_receiver(por);	
    4e56:	4b23      	ldr	r3, [pc, #140]	; (4ee4 <grid_port_receive_task+0x15c>)
    4e58:	4620      	mov	r0, r4
    4e5a:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED
    4e5c:	2302      	movs	r3, #2
    4e5e:	20c8      	movs	r0, #200	; 0xc8
    4e60:	e9cd 3000 	strd	r3, r0, [sp]
    4e64:	2300      	movs	r3, #0
    4e66:	461a      	mov	r2, r3
    4e68:	21ff      	movs	r1, #255	; 0xff
				grid_sys_alert_set_alert(&grid_sys_state, 0, 0, 255, 2, 200); // RED
    4e6a:	481f      	ldr	r0, [pc, #124]	; (4ee8 <grid_port_receive_task+0x160>)
    4e6c:	4c1f      	ldr	r4, [pc, #124]	; (4eec <grid_port_receive_task+0x164>)
    4e6e:	47a0      	blx	r4
				return;
    4e70:	e7eb      	b.n	4e4a <grid_port_receive_task+0xc2>
			if (por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0)
    4e72:	42b2      	cmp	r2, r6
    4e74:	d10b      	bne.n	4e8e <grid_port_receive_task+0x106>
    4e76:	b955      	cbnz	r5, 4e8e <grid_port_receive_task+0x106>
				grid_port_reset_receiver(por);
    4e78:	4b1a      	ldr	r3, [pc, #104]	; (4ee4 <grid_port_receive_task+0x15c>)
    4e7a:	4620      	mov	r0, r4
    4e7c:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 2, 200); // RED
    4e7e:	2302      	movs	r3, #2
    4e80:	21c8      	movs	r1, #200	; 0xc8
    4e82:	e9cd 3100 	strd	r3, r1, [sp]
    4e86:	22ff      	movs	r2, #255	; 0xff
    4e88:	462b      	mov	r3, r5
    4e8a:	4629      	mov	r1, r5
    4e8c:	e7ed      	b.n	4e6a <grid_port_receive_task+0xe2>
			if (por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    4e8e:	4465      	add	r5, ip
    4e90:	fbb5 f3f7 	udiv	r3, r5, r7
    4e94:	fb07 5513 	mls	r5, r7, r3, r5
    4e98:	4425      	add	r5, r4
    4e9a:	5c2b      	ldrb	r3, [r5, r0]
    4e9c:	b153      	cbz	r3, 4eb4 <grid_port_receive_task+0x12c>
				grid_port_reset_receiver(por);
    4e9e:	4b11      	ldr	r3, [pc, #68]	; (4ee4 <grid_port_receive_task+0x15c>)
    4ea0:	4620      	mov	r0, r4
    4ea2:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 0, 0, 255, 2, 200); // RED
    4ea4:	2302      	movs	r3, #2
    4ea6:	22c8      	movs	r2, #200	; 0xc8
    4ea8:	e9cd 3200 	strd	r3, r2, [sp]
    4eac:	2200      	movs	r2, #0
    4eae:	23ff      	movs	r3, #255	; 0xff
    4eb0:	4611      	mov	r1, r2
    4eb2:	e7da      	b.n	4e6a <grid_port_receive_task+0xe2>
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    4eb4:	4572      	cmp	r2, lr
				por->rx_double_buffer_seek_start_index++;
    4eb6:	f101 31ff 	add.w	r1, r1, #4294967295	; 0xffffffff
    4eba:	bf98      	it	ls
    4ebc:	3201      	addls	r2, #1
    4ebe:	b289      	uxth	r1, r1
				por->rx_double_buffer_timeout = 0;
    4ec0:	61e3      	str	r3, [r4, #28]
				por->rx_double_buffer_seek_start_index++;
    4ec2:	bf94      	ite	ls
    4ec4:	6262      	strls	r2, [r4, #36]	; 0x24
				por->rx_double_buffer_seek_start_index=0;
    4ec6:	6263      	strhi	r3, [r4, #36]	; 0x24
		for(uint16_t i = 0; i<490; i++){
    4ec8:	2900      	cmp	r1, #0
    4eca:	d199      	bne.n	4e00 <grid_port_receive_task+0x78>
    4ecc:	e7ba      	b.n	4e44 <grid_port_receive_task+0xbc>
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    4ece:	3201      	adds	r2, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    4ed0:	1a52      	subs	r2, r2, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    4ed2:	4b0b      	ldr	r3, [pc, #44]	; (4f00 <grid_port_receive_task+0x178>)
    4ed4:	b292      	uxth	r2, r2
    4ed6:	b289      	uxth	r1, r1
    4ed8:	4620      	mov	r0, r4
    4eda:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    4edc:	2300      	movs	r3, #0
    4ede:	6223      	str	r3, [r4, #32]
    4ee0:	e7b3      	b.n	4e4a <grid_port_receive_task+0xc2>
    4ee2:	bf00      	nop
    4ee4:	00004731 	.word	0x00004731
    4ee8:	20006f94 	.word	0x20006f94
    4eec:	0000982f 	.word	0x0000982f
    4ef0:	00015011 	.word	0x00015011
    4ef4:	00012cf9 	.word	0x00012cf9
    4ef8:	00014f7b 	.word	0x00014f7b
    4efc:	00015035 	.word	0x00015035
    4f00:	000048bd 	.word	0x000048bd

00004f04 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    4f04:	f8b0 13ec 	ldrh.w	r1, [r0, #1004]	; 0x3ec
    4f08:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    4f0c:	428b      	cmp	r3, r1
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    4f0e:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f10:	4602      	mov	r2, r0
	if (buf->read_active != buf->read_stop) {
    4f12:	d000      	beq.n	4f16 <grid_buffer_read_size+0x12>
		while(1){
    4f14:	e7fe      	b.n	4f14 <grid_buffer_read_size+0x10>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    4f16:	f8b0 63ea 	ldrh.w	r6, [r0, #1002]	; 0x3ea
    4f1a:	42b3      	cmp	r3, r6
    4f1c:	d000      	beq.n	4f20 <grid_buffer_read_size+0x1c>
		while(1){
    4f1e:	e7fe      	b.n	4f1e <grid_buffer_read_size+0x1a>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    4f20:	f8b0 73f2 	ldrh.w	r7, [r0, #1010]	; 0x3f2
    4f24:	42be      	cmp	r6, r7
    4f26:	d016      	beq.n	4f56 <grid_buffer_read_size+0x52>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4f28:	8805      	ldrh	r5, [r0, #0]
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    4f2a:	2400      	movs	r4, #0
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4f2c:	b2a3      	uxth	r3, r4
    4f2e:	429d      	cmp	r5, r3
    4f30:	d800      	bhi.n	4f34 <grid_buffer_read_size+0x30>
		}
		
		
	}
	
	while(1){
    4f32:	e7fe      	b.n	4f32 <grid_buffer_read_size+0x2e>
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    4f34:	1930      	adds	r0, r6, r4
    4f36:	fbb0 f1f5 	udiv	r1, r0, r5
    4f3a:	fb05 0111 	mls	r1, r5, r1, r0
		if (index == buf->write_start) return 0;
    4f3e:	b288      	uxth	r0, r1
    4f40:	4287      	cmp	r7, r0
    4f42:	d008      	beq.n	4f56 <grid_buffer_read_size+0x52>
		if (buf->buffer_storage[index] == '\n'){
    4f44:	4411      	add	r1, r2
    4f46:	3301      	adds	r3, #1
    4f48:	b298      	uxth	r0, r3
    4f4a:	788b      	ldrb	r3, [r1, #2]
    4f4c:	2b0a      	cmp	r3, #10
    4f4e:	f104 0401 	add.w	r4, r4, #1
    4f52:	d1eb      	bne.n	4f2c <grid_buffer_read_size+0x28>
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    4f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 0;
    4f56:	2000      	movs	r0, #0
    4f58:	e7fc      	b.n	4f54 <grid_buffer_read_size+0x50>

00004f5a <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    4f5a:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    4f5e:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    4f62:	4293      	cmp	r3, r2
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    4f64:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (buf->read_active != buf->read_stop) {
    4f66:	d000      	beq.n	4f6a <grid_buffer_read_init+0x10>
		while(1){
    4f68:	e7fe      	b.n	4f68 <grid_buffer_read_init+0xe>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    4f6a:	f8b0 53ea 	ldrh.w	r5, [r0, #1002]	; 0x3ea
    4f6e:	42ab      	cmp	r3, r5
    4f70:	d000      	beq.n	4f74 <grid_buffer_read_init+0x1a>
		while(1){
    4f72:	e7fe      	b.n	4f72 <grid_buffer_read_init+0x18>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    4f74:	f8b0 63f2 	ldrh.w	r6, [r0, #1010]	; 0x3f2
    4f78:	42b5      	cmp	r5, r6
    4f7a:	d020      	beq.n	4fbe <grid_buffer_read_init+0x64>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4f7c:	8801      	ldrh	r1, [r0, #0]
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    4f7e:	2400      	movs	r4, #0
	for (uint16_t i=0; i<buf->buffer_length; i++){
    4f80:	b2a3      	uxth	r3, r4
    4f82:	4299      	cmp	r1, r3
    4f84:	d800      	bhi.n	4f88 <grid_buffer_read_init+0x2e>
		}
		
		
	}
		
	while(1){
    4f86:	e7fe      	b.n	4f86 <grid_buffer_read_init+0x2c>
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    4f88:	192f      	adds	r7, r5, r4
    4f8a:	fbb7 f2f1 	udiv	r2, r7, r1
    4f8e:	fb01 7212 	mls	r2, r1, r2, r7
		if (index == buf->write_start) return 0;	
    4f92:	b297      	uxth	r7, r2
    4f94:	42be      	cmp	r6, r7
    4f96:	d012      	beq.n	4fbe <grid_buffer_read_init+0x64>
		if (buf->buffer_storage[index] == '\n'){
    4f98:	1887      	adds	r7, r0, r2
    4f9a:	3301      	adds	r3, #1
    4f9c:	78bf      	ldrb	r7, [r7, #2]
    4f9e:	2f0a      	cmp	r7, #10
    4fa0:	b29b      	uxth	r3, r3
    4fa2:	f104 0401 	add.w	r4, r4, #1
    4fa6:	d1eb      	bne.n	4f80 <grid_buffer_read_init+0x26>
			buf->read_stop = (index+1)%buf->buffer_length;
    4fa8:	3201      	adds	r2, #1
    4faa:	fbb2 f4f1 	udiv	r4, r2, r1
    4fae:	fb01 2214 	mls	r2, r1, r4, r2
    4fb2:	f8a0 23ec 	strh.w	r2, [r0, #1004]	; 0x3ec
			buf->read_length = i+1;
    4fb6:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    4fba:	4618      	mov	r0, r3
    4fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return 0;
    4fbe:	2300      	movs	r3, #0
    4fc0:	e7fb      	b.n	4fba <grid_buffer_read_init+0x60>

00004fc2 <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    4fc2:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    4fc6:	f8b0 13ec 	ldrh.w	r1, [r0, #1004]	; 0x3ec
    4fca:	4299      	cmp	r1, r3
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    4fcc:	b510      	push	{r4, lr}
    4fce:	4602      	mov	r2, r0
	if (buf->read_active != buf->read_stop){
    4fd0:	d00b      	beq.n	4fea <grid_buffer_read_character+0x28>
		
		uint8_t character = buf->buffer_storage[buf->read_active];
		
		buf->read_active++;
		buf->read_active %= buf->buffer_length;
    4fd2:	8814      	ldrh	r4, [r2, #0]
		uint8_t character = buf->buffer_storage[buf->read_active];
    4fd4:	18c1      	adds	r1, r0, r3
		buf->read_active++;
    4fd6:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    4fd8:	b29b      	uxth	r3, r3
		uint8_t character = buf->buffer_storage[buf->read_active];
    4fda:	7888      	ldrb	r0, [r1, #2]
		buf->read_active %= buf->buffer_length;
    4fdc:	fbb3 f1f4 	udiv	r1, r3, r4
    4fe0:	fb04 3311 	mls	r3, r4, r1, r3
    4fe4:	f8a2 33ee 	strh.w	r3, [r2, #1006]	; 0x3ee
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    4fe8:	bd10      	pop	{r4, pc}
		while(1){
    4fea:	e7fe      	b.n	4fea <grid_buffer_read_character+0x28>

00004fec <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    4fec:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    4ff0:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    4ff4:	4293      	cmp	r3, r2
    4ff6:	d000      	beq.n	4ffa <grid_buffer_read_acknowledge+0xe>
		buf->read_start = buf->read_stop;
		return 1;
	}else{
		
		while(1){
    4ff8:	e7fe      	b.n	4ff8 <grid_buffer_read_acknowledge+0xc>
		buf->read_start = buf->read_stop;
    4ffa:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    4ffe:	2001      	movs	r0, #1
    5000:	4770      	bx	lr
	...

00005004 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    5004:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5008:	4604      	mov	r4, r0
	
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    500a:	f500 501c 	add.w	r0, r0, #9984	; 0x2700
void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    500e:	b087      	sub	sp, #28
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    5010:	f8df 8148 	ldr.w	r8, [pc, #328]	; 515c <grid_port_init+0x158>
void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    5014:	460d      	mov	r5, r1
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    5016:	303c      	adds	r0, #60	; 0x3c
    5018:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    501c:	4616      	mov	r6, r2
    501e:	461f      	mov	r7, r3
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    5020:	47c0      	blx	r8
	grid_buffer_init(&por->rx_buffer, GRID_BUFFER_SIZE);
    5022:	f504 502c 	add.w	r0, r4, #11008	; 0x2b00
    5026:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    502a:	3034      	adds	r0, #52	; 0x34
    502c:	47c0      	blx	r8
	
	
	por->cooldown = 0;
    502e:	2000      	movs	r0, #0
	
	por->dma_channel = dma;
    5030:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
	por->cooldown = 0;
    5034:	6020      	str	r0, [r4, #0]
	
	por->tx_double_buffer_status	= 0;
	por->rx_double_buffer_status	= 0;
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    5036:	f241 3288 	movw	r2, #5000	; 0x1388
	por->dma_channel = dma;
    503a:	72a3      	strb	r3, [r4, #10]
	por->direction = dir;
    503c:	7267      	strb	r7, [r4, #9]
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    503e:	4603      	mov	r3, r0
	por->usart	= usart;
    5040:	6065      	str	r5, [r4, #4]
	por->type		= type;
    5042:	7226      	strb	r6, [r4, #8]
	por->tx_double_buffer_status	= 0;
    5044:	81a0      	strh	r0, [r4, #12]
	por->rx_double_buffer_status	= 0;
    5046:	6220      	str	r0, [r4, #32]
		por->tx_double_buffer[i] = 0;		
    5048:	18e1      	adds	r1, r4, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    504a:	3301      	adds	r3, #1
    504c:	4293      	cmp	r3, r2
		por->tx_double_buffer[i] = 0;		
    504e:	f881 002c 	strb.w	r0, [r1, #44]	; 0x2c
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    5052:	d1f9      	bne.n	5048 <grid_port_init+0x44>
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    5054:	2300      	movs	r3, #0
		por->rx_double_buffer[i] = 0;
    5056:	f241 31b4 	movw	r1, #5044	; 0x13b4
    505a:	461d      	mov	r5, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    505c:	f241 3288 	movw	r2, #5000	; 0x1388
		por->rx_double_buffer[i] = 0;
    5060:	18e0      	adds	r0, r4, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    5062:	3301      	adds	r3, #1
    5064:	4293      	cmp	r3, r2
		por->rx_double_buffer[i] = 0;
    5066:	5445      	strb	r5, [r0, r1]
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    5068:	d1fa      	bne.n	5060 <grid_port_init+0x5c>
	}
	
	por->partner_fi = 0;
	
	por->partner_hwcfg = 0;
    506a:	f642 732c 	movw	r3, #12076	; 0x2f2c
	por->partner_fi = 0;
    506e:	f642 7130 	movw	r1, #12080	; 0x2f30
	por->partner_status = 1;
	
	por->ping_local_token = 255;
    5072:	f642 7031 	movw	r0, #12081	; 0x2f31
	por->partner_fi = 0;
    5076:	5465      	strb	r5, [r4, r1]
	por->partner_hwcfg = 0;
    5078:	50e5      	str	r5, [r4, r3]
	por->partner_status = 1;
    507a:	f642 734b 	movw	r3, #12107	; 0x2f4b
    507e:	2201      	movs	r2, #1
	por->ping_local_token = 255;
    5080:	27ff      	movs	r7, #255	; 0xff
	por->partner_status = 1;
    5082:	54e2      	strb	r2, [r4, r3]
	por->ping_local_token = 255;
    5084:	5427      	strb	r7, [r4, r0]
	por->ping_partner_token = 255;
    5086:	f642 7032 	movw	r0, #12082	; 0x2f32
	
	por->ping_flag = 0;
	
	if (type == GRID_PORT_TYPE_USART){	
    508a:	4296      	cmp	r6, r2
	por->ping_partner_token = 255;
    508c:	5427      	strb	r7, [r4, r0]
	por->ping_flag = 0;
    508e:	f642 7048 	movw	r0, #12104	; 0x2f48
    5092:	5425      	strb	r5, [r4, r0]
	if (type == GRID_PORT_TYPE_USART){	
    5094:	d156      	bne.n	5144 <grid_port_init+0x140>
		
		por->partner_status = 0;
    5096:	54e5      	strb	r5, [r4, r3]
		por->partner_fi = 0;
    5098:	5465      	strb	r5, [r4, r1]
		
		
		sprintf(por->ping_packet, "%c%c%c%c%02x%02x%02x%c00\n", GRID_CONST_SOH, GRID_CONST_DCT, GRID_CONST_BELL, por->direction, grid_sys_get_hwcfg(), 255, 255, GRID_CONST_EOT);
    509a:	4b2b      	ldr	r3, [pc, #172]	; (5148 <grid_port_init+0x144>)
    509c:	f894 9009 	ldrb.w	r9, [r4, #9]
    50a0:	4798      	blx	r3
    50a2:	f504 583c 	add.w	r8, r4, #12032	; 0x2f00
    50a6:	2304      	movs	r3, #4
    50a8:	f108 0833 	add.w	r8, r8, #51	; 0x33
    50ac:	e9cd 7304 	strd	r7, r3, [sp, #16]
    50b0:	fa5f f989 	uxtb.w	r9, r9
    50b4:	2307      	movs	r3, #7
    50b6:	4632      	mov	r2, r6
    50b8:	4924      	ldr	r1, [pc, #144]	; (514c <grid_port_init+0x148>)
    50ba:	f8cd 9004 	str.w	r9, [sp, #4]
    50be:	e9cd 0702 	strd	r0, r7, [sp, #8]
    50c2:	f8df 909c 	ldr.w	r9, [pc, #156]	; 5160 <grid_port_init+0x15c>
    50c6:	9300      	str	r3, [sp, #0]
    50c8:	4640      	mov	r0, r8
    50ca:	230e      	movs	r3, #14
    50cc:	47c8      	blx	r9
		
		por->ping_packet_length = strlen(por->ping_packet);	
    50ce:	4b20      	ldr	r3, [pc, #128]	; (5150 <grid_port_init+0x14c>)
    50d0:	4640      	mov	r0, r8
    50d2:	4798      	blx	r3
    50d4:	f642 7347 	movw	r3, #12103	; 0x2f47
    50d8:	b2c0      	uxtb	r0, r0
    50da:	54e0      	strb	r0, [r4, r3]
			
		grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    50dc:	4640      	mov	r0, r8
    50de:	f814 9003 	ldrb.w	r9, [r4, r3]
    50e2:	5ce1      	ldrb	r1, [r4, r3]
    50e4:	4b1b      	ldr	r3, [pc, #108]	; (5154 <grid_port_init+0x150>)
    50e6:	4798      	blx	r3
    50e8:	fa5f f989 	uxtb.w	r9, r9
    50ec:	4b1a      	ldr	r3, [pc, #104]	; (5158 <grid_port_init+0x154>)
    50ee:	4602      	mov	r2, r0
    50f0:	4649      	mov	r1, r9
    50f2:	4640      	mov	r0, r8
    50f4:	4798      	blx	r3
		

		
		if (por->direction == GRID_CONST_NORTH){
    50f6:	7a63      	ldrb	r3, [r4, #9]
    50f8:	2b11      	cmp	r3, #17
    50fa:	d108      	bne.n	510e <grid_port_init+0x10a>
			por->dx = 0;
    50fc:	f642 7349 	movw	r3, #12105	; 0x2f49
    5100:	54e5      	strb	r5, [r4, r3]
			por->dy = 1;
    5102:	f642 734a 	movw	r3, #12106	; 0x2f4a
    5106:	54e6      	strb	r6, [r4, r3]
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
	}
	
}
    5108:	b007      	add	sp, #28
    510a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		else if (por->direction == GRID_CONST_EAST){
    510e:	7a63      	ldrb	r3, [r4, #9]
    5110:	2b12      	cmp	r3, #18
    5112:	d106      	bne.n	5122 <grid_port_init+0x11e>
			por->dx = 1;
    5114:	f642 7349 	movw	r3, #12105	; 0x2f49
    5118:	54e6      	strb	r6, [r4, r3]
			por->dy = 0;
    511a:	f642 734a 	movw	r3, #12106	; 0x2f4a
    511e:	54e5      	strb	r5, [r4, r3]
    5120:	e7f2      	b.n	5108 <grid_port_init+0x104>
		else if (por->direction == GRID_CONST_SOUTH){
    5122:	7a63      	ldrb	r3, [r4, #9]
    5124:	2b13      	cmp	r3, #19
    5126:	d106      	bne.n	5136 <grid_port_init+0x132>
			por->dx = 0;
    5128:	f642 7349 	movw	r3, #12105	; 0x2f49
    512c:	54e5      	strb	r5, [r4, r3]
			por->dy = -1;
    512e:	f642 734a 	movw	r3, #12106	; 0x2f4a
    5132:	54e7      	strb	r7, [r4, r3]
    5134:	e7e8      	b.n	5108 <grid_port_init+0x104>
		else if (por->direction == GRID_CONST_WEST){
    5136:	7a63      	ldrb	r3, [r4, #9]
    5138:	2b14      	cmp	r3, #20
    513a:	d1e5      	bne.n	5108 <grid_port_init+0x104>
			por->dx = -1;
    513c:	f642 7349 	movw	r3, #12105	; 0x2f49
    5140:	54e7      	strb	r7, [r4, r3]
    5142:	e7ea      	b.n	511a <grid_port_init+0x116>
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    5144:	54e2      	strb	r2, [r4, r3]
}
    5146:	e7df      	b.n	5108 <grid_port_init+0x104>
    5148:	00009909 	.word	0x00009909
    514c:	0001504e 	.word	0x0001504e
    5150:	000135c1 	.word	0x000135c1
    5154:	000099ed 	.word	0x000099ed
    5158:	00009a21 	.word	0x00009a21
    515c:	000047dd 	.word	0x000047dd
    5160:	00013111 	.word	0x00013111

00005164 <grid_port_init_all>:

void grid_port_init_all(void){
    5164:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	
	grid_port_init(&GRID_PORT_N, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_CONST_NORTH ,0);
    5168:	2600      	movs	r6, #0
    516a:	4d1c      	ldr	r5, [pc, #112]	; (51dc <grid_port_init_all+0x78>)
    516c:	491c      	ldr	r1, [pc, #112]	; (51e0 <grid_port_init_all+0x7c>)
    516e:	481d      	ldr	r0, [pc, #116]	; (51e4 <grid_port_init_all+0x80>)
    5170:	9600      	str	r6, [sp, #0]
	grid_port_init(&GRID_PORT_E, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_CONST_EAST  ,1);
    5172:	2401      	movs	r4, #1
	grid_port_init(&GRID_PORT_N, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_CONST_NORTH ,0);
    5174:	2311      	movs	r3, #17
    5176:	2201      	movs	r2, #1
    5178:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_S, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_CONST_SOUTH ,2);
    517a:	f04f 0902 	mov.w	r9, #2
	grid_port_init(&GRID_PORT_E, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_CONST_EAST  ,1);
    517e:	4622      	mov	r2, r4
    5180:	4919      	ldr	r1, [pc, #100]	; (51e8 <grid_port_init_all+0x84>)
    5182:	481a      	ldr	r0, [pc, #104]	; (51ec <grid_port_init_all+0x88>)
    5184:	9400      	str	r4, [sp, #0]
    5186:	2312      	movs	r3, #18
    5188:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_W, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_CONST_WEST  ,3);
    518a:	2703      	movs	r7, #3
	grid_port_init(&GRID_PORT_S, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_CONST_SOUTH ,2);
    518c:	4622      	mov	r2, r4
    518e:	4918      	ldr	r1, [pc, #96]	; (51f0 <grid_port_init_all+0x8c>)
    5190:	4818      	ldr	r0, [pc, #96]	; (51f4 <grid_port_init_all+0x90>)
    5192:	f8cd 9000 	str.w	r9, [sp]
    5196:	2313      	movs	r3, #19
    5198:	47a8      	blx	r5
	
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    519a:	f8df 8068 	ldr.w	r8, [pc, #104]	; 5204 <grid_port_init_all+0xa0>
	grid_port_init(&GRID_PORT_W, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_CONST_WEST  ,3);
    519e:	9700      	str	r7, [sp, #0]
    51a0:	4622      	mov	r2, r4
    51a2:	4915      	ldr	r1, [pc, #84]	; (51f8 <grid_port_init_all+0x94>)
    51a4:	4815      	ldr	r0, [pc, #84]	; (51fc <grid_port_init_all+0x98>)
    51a6:	2314      	movs	r3, #20
    51a8:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    51aa:	f04f 0aff 	mov.w	sl, #255	; 0xff
    51ae:	463a      	mov	r2, r7
	grid_port_init(&GRID_PORT_H, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    51b0:	4f13      	ldr	r7, [pc, #76]	; (5200 <grid_port_init_all+0x9c>)
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    51b2:	f8cd a000 	str.w	sl, [sp]
    51b6:	4633      	mov	r3, r6
    51b8:	4631      	mov	r1, r6
    51ba:	4640      	mov	r0, r8
    51bc:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_H, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    51be:	4633      	mov	r3, r6
    51c0:	f8cd a000 	str.w	sl, [sp]
    51c4:	464a      	mov	r2, r9
    51c6:	4631      	mov	r1, r6
    51c8:	4638      	mov	r0, r7
    51ca:	47a8      	blx	r5
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    51cc:	f642 734b 	movw	r3, #12107	; 0x2f4b
    51d0:	f808 4003 	strb.w	r4, [r8, r3]
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    51d4:	54fc      	strb	r4, [r7, r3]
	
	
}
    51d6:	b002      	add	sp, #8
    51d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    51dc:	00005005 	.word	0x00005005
    51e0:	20014d94 	.word	0x20014d94
    51e4:	200010dc 	.word	0x200010dc
    51e8:	20014d40 	.word	0x20014d40
    51ec:	200117fc 	.word	0x200117fc
    51f0:	20014e98 	.word	0x20014e98
    51f4:	2000b860 	.word	0x2000b860
    51f8:	20014e48 	.word	0x20014e48
    51fc:	20008260 	.word	0x20008260
    5200:	2000e7b0 	.word	0x2000e7b0
    5204:	2000403c 	.word	0x2000403c

00005208 <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    5208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    520c:	f500 582c 	add.w	r8, r0, #11008	; 0x2b00
uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    5210:	b091      	sub	sp, #68	; 0x44
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    5212:	f108 0834 	add.w	r8, r8, #52	; 0x34
uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    5216:	af02      	add	r7, sp, #8
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    5218:	4b5c      	ldr	r3, [pc, #368]	; (538c <grid_port_process_inbound+0x184>)
uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    521a:	6079      	str	r1, [r7, #4]
    521c:	4606      	mov	r6, r0
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    521e:	4640      	mov	r0, r8
    5220:	4798      	blx	r3
	
	if (!packet_size){
    5222:	4605      	mov	r5, r0
    5224:	2800      	cmp	r0, #0
    5226:	f000 80af 	beq.w	5388 <grid_port_process_inbound+0x180>
		uint8_t port_count = 6;
		struct grid_port* port_array_default[port_count];
		struct grid_port* port_array[port_count];
		
		
		port_array_default[0] = &GRID_PORT_N;
    522a:	4b59      	ldr	r3, [pc, #356]	; (5390 <grid_port_process_inbound+0x188>)
    522c:	60bb      	str	r3, [r7, #8]
		port_array_default[1] = &GRID_PORT_E;
    522e:	4b59      	ldr	r3, [pc, #356]	; (5394 <grid_port_process_inbound+0x18c>)
    5230:	60fb      	str	r3, [r7, #12]
		port_array_default[2] = &GRID_PORT_S;
    5232:	4b59      	ldr	r3, [pc, #356]	; (5398 <grid_port_process_inbound+0x190>)
    5234:	613b      	str	r3, [r7, #16]
		port_array_default[3] = &GRID_PORT_W;
    5236:	4b59      	ldr	r3, [pc, #356]	; (539c <grid_port_process_inbound+0x194>)
    5238:	617b      	str	r3, [r7, #20]
		
		port_array_default[4] = &GRID_PORT_U;
    523a:	4b59      	ldr	r3, [pc, #356]	; (53a0 <grid_port_process_inbound+0x198>)
    523c:	61bb      	str	r3, [r7, #24]
		port_array_default[5] = &GRID_PORT_H;
    523e:	4b59      	ldr	r3, [pc, #356]	; (53a4 <grid_port_process_inbound+0x19c>)
    5240:	61fb      	str	r3, [r7, #28]
	}else{
    5242:	46eb      	mov	fp, sp
		
		uint8_t j=0;
		
		for(uint8_t i=0; i<port_count; i++){
    5244:	f107 0308 	add.w	r3, r7, #8
		port_array_default[5] = &GRID_PORT_H;
    5248:	f04f 0906 	mov.w	r9, #6
		uint8_t j=0;
    524c:	2400      	movs	r4, #0
			if (port_array_default[i]->partner_status != 0){
    524e:	f642 714b 	movw	r1, #12107	; 0x2f4b
    5252:	f853 2b04 	ldr.w	r2, [r3], #4
    5256:	5c50      	ldrb	r0, [r2, r1]
    5258:	b138      	cbz	r0, 526a <grid_port_process_inbound+0x62>
				port_array[j] = port_array_default[i];
    525a:	f107 0038 	add.w	r0, r7, #56	; 0x38
    525e:	eb00 0084 	add.w	r0, r0, r4, lsl #2
				j++;
    5262:	3401      	adds	r4, #1
				port_array[j] = port_array_default[i];
    5264:	f840 2c18 	str.w	r2, [r0, #-24]
				j++;
    5268:	b2e4      	uxtb	r4, r4
		for(uint8_t i=0; i<port_count; i++){
    526a:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
    526e:	f019 09ff 	ands.w	r9, r9, #255	; 0xff
    5272:	d1ee      	bne.n	5252 <grid_port_process_inbound+0x4a>
		
		for (uint8_t i=0; i<port_count; i++)
		{
			if (port_array[i] != por || loopback){
			
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    5274:	4a4c      	ldr	r2, [pc, #304]	; (53a8 <grid_port_process_inbound+0x1a0>)
    5276:	4649      	mov	r1, r9
			if (port_array[i] != por || loopback){
    5278:	f107 0a20 	add.w	sl, r7, #32
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    527c:	f242 7c3c 	movw	ip, #10044	; 0x273c
		for (uint8_t i=0; i<port_count; i++)
    5280:	b2c8      	uxtb	r0, r1
    5282:	4284      	cmp	r4, r0
    5284:	d805      	bhi.n	5292 <grid_port_process_inbound+0x8a>
					return 0;
				}	
			}	
		}
		
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    5286:	4b49      	ldr	r3, [pc, #292]	; (53ac <grid_port_process_inbound+0x1a4>)
    5288:	4640      	mov	r0, r8
    528a:	4798      	blx	r3
    528c:	42a8      	cmp	r0, r5
    528e:	d047      	beq.n	5320 <grid_port_process_inbound+0x118>
			while(1){			
    5290:	e7fe      	b.n	5290 <grid_port_process_inbound+0x88>
			if (port_array[i] != por || loopback){
    5292:	f85a 0021 	ldr.w	r0, [sl, r1, lsl #2]
    5296:	42b0      	cmp	r0, r6
    5298:	d101      	bne.n	529e <grid_port_process_inbound+0x96>
    529a:	687b      	ldr	r3, [r7, #4]
    529c:	b1b3      	cbz	r3, 52cc <grid_port_process_inbound+0xc4>
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    529e:	4460      	add	r0, ip
    52a0:	4790      	blx	r2
    52a2:	42a8      	cmp	r0, r5
    52a4:	4a40      	ldr	r2, [pc, #256]	; (53a8 <grid_port_process_inbound+0x1a0>)
    52a6:	f242 7c3c 	movw	ip, #10044	; 0x273c
    52aa:	d20f      	bcs.n	52cc <grid_port_process_inbound+0xc4>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    52ac:	2302      	movs	r3, #2
    52ae:	22c8      	movs	r2, #200	; 0xc8
    52b0:	e9cd 3200 	strd	r3, r2, [sp]
    52b4:	2264      	movs	r2, #100	; 0x64
    52b6:	483e      	ldr	r0, [pc, #248]	; (53b0 <grid_port_process_inbound+0x1a8>)
    52b8:	4c3e      	ldr	r4, [pc, #248]	; (53b4 <grid_port_process_inbound+0x1ac>)
    52ba:	2300      	movs	r3, #0
    52bc:	4611      	mov	r1, r2
    52be:	47a0      	blx	r4
					return 0;
    52c0:	46dd      	mov	sp, fp
		}	

		return 1;
	}
		
}
    52c2:	4648      	mov	r0, r9
    52c4:	373c      	adds	r7, #60	; 0x3c
    52c6:	46bd      	mov	sp, r7
    52c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		for (uint8_t i=0; i<port_count; i++)
    52cc:	3101      	adds	r1, #1
    52ce:	e7d7      	b.n	5280 <grid_port_process_inbound+0x78>
			if (port_array[i] != por || loopback){
    52d0:	f85a 0029 	ldr.w	r0, [sl, r9, lsl #2]
    52d4:	42b0      	cmp	r0, r6
    52d6:	d101      	bne.n	52dc <grid_port_process_inbound+0xd4>
    52d8:	6879      	ldr	r1, [r7, #4]
    52da:	b129      	cbz	r1, 52e8 <grid_port_process_inbound+0xe0>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    52dc:	4418      	add	r0, r3
    52de:	4629      	mov	r1, r5
    52e0:	4790      	blx	r2
    52e2:	4a35      	ldr	r2, [pc, #212]	; (53b8 <grid_port_process_inbound+0x1b0>)
    52e4:	f242 733c 	movw	r3, #10044	; 0x273c
		for (uint8_t i=0; i<port_count; i++)
    52e8:	f109 0901 	add.w	r9, r9, #1
    52ec:	fa5f f189 	uxtb.w	r1, r9
    52f0:	428c      	cmp	r4, r1
    52f2:	d8ed      	bhi.n	52d0 <grid_port_process_inbound+0xc8>
    52f4:	f04f 0a00 	mov.w	sl, #0
		for (uint16_t j=0; j<packet_size; j++)
    52f8:	fa1f f38a 	uxth.w	r3, sl
    52fc:	429d      	cmp	r5, r3
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    52fe:	4640      	mov	r0, r8
		for (uint16_t j=0; j<packet_size; j++)
    5300:	d816      	bhi.n	5330 <grid_port_process_inbound+0x128>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    5302:	4b2e      	ldr	r3, [pc, #184]	; (53bc <grid_port_process_inbound+0x1b4>)
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    5304:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 53c8 <grid_port_process_inbound+0x1c0>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    5308:	4798      	blx	r3
			if (port_array[i] != por || loopback){
    530a:	f107 0520 	add.w	r5, r7, #32
		for (uint8_t i=0; i<port_count; i++)
    530e:	2100      	movs	r1, #0
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    5310:	f242 783c 	movw	r8, #10044	; 0x273c
		for (uint8_t i=0; i<port_count; i++)
    5314:	b2cb      	uxtb	r3, r1
    5316:	429c      	cmp	r4, r3
    5318:	d82c      	bhi.n	5374 <grid_port_process_inbound+0x16c>
		return 1;
    531a:	f04f 0901 	mov.w	r9, #1
    531e:	e7cf      	b.n	52c0 <grid_port_process_inbound+0xb8>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    5320:	4a25      	ldr	r2, [pc, #148]	; (53b8 <grid_port_process_inbound+0x1b0>)
    5322:	f04f 0900 	mov.w	r9, #0
			if (port_array[i] != por || loopback){
    5326:	f107 0a20 	add.w	sl, r7, #32
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    532a:	f242 733c 	movw	r3, #10044	; 0x273c
    532e:	e7dd      	b.n	52ec <grid_port_process_inbound+0xe4>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    5330:	4b23      	ldr	r3, [pc, #140]	; (53c0 <grid_port_process_inbound+0x1b8>)
    5332:	4798      	blx	r3
			for (uint8_t i=0; i<port_count; i++){
    5334:	f04f 0900 	mov.w	r9, #0
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    5338:	4601      	mov	r1, r0
				if (port_array[i] != por || loopback){
    533a:	f107 0320 	add.w	r3, r7, #32
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    533e:	f242 7c3c 	movw	ip, #10044	; 0x273c
			for (uint8_t i=0; i<port_count; i++){
    5342:	fa5f f089 	uxtb.w	r0, r9
    5346:	4284      	cmp	r4, r0
    5348:	d802      	bhi.n	5350 <grid_port_process_inbound+0x148>
		for (uint16_t j=0; j<packet_size; j++)
    534a:	f10a 0a01 	add.w	sl, sl, #1
    534e:	e7d3      	b.n	52f8 <grid_port_process_inbound+0xf0>
				if (port_array[i] != por || loopback){
    5350:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
    5354:	42b0      	cmp	r0, r6
    5356:	d101      	bne.n	535c <grid_port_process_inbound+0x154>
    5358:	687a      	ldr	r2, [r7, #4]
    535a:	b142      	cbz	r2, 536e <grid_port_process_inbound+0x166>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    535c:	4b19      	ldr	r3, [pc, #100]	; (53c4 <grid_port_process_inbound+0x1bc>)
    535e:	6039      	str	r1, [r7, #0]
    5360:	4460      	add	r0, ip
    5362:	4798      	blx	r3
    5364:	6839      	ldr	r1, [r7, #0]
    5366:	f107 0320 	add.w	r3, r7, #32
    536a:	f242 7c3c 	movw	ip, #10044	; 0x273c
			for (uint8_t i=0; i<port_count; i++){
    536e:	f109 0901 	add.w	r9, r9, #1
    5372:	e7e6      	b.n	5342 <grid_port_process_inbound+0x13a>
			if (port_array[i] != por || loopback){
    5374:	f855 0021 	ldr.w	r0, [r5, r1, lsl #2]
    5378:	42b0      	cmp	r0, r6
    537a:	d101      	bne.n	5380 <grid_port_process_inbound+0x178>
    537c:	687b      	ldr	r3, [r7, #4]
    537e:	b10b      	cbz	r3, 5384 <grid_port_process_inbound+0x17c>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    5380:	4440      	add	r0, r8
    5382:	47c8      	blx	r9
		for (uint8_t i=0; i<port_count; i++)
    5384:	3101      	adds	r1, #1
    5386:	e7c5      	b.n	5314 <grid_port_process_inbound+0x10c>
		return 0;
    5388:	4681      	mov	r9, r0
    538a:	e79a      	b.n	52c2 <grid_port_process_inbound+0xba>
    538c:	00004f05 	.word	0x00004f05
    5390:	200010dc 	.word	0x200010dc
    5394:	200117fc 	.word	0x200117fc
    5398:	2000b860 	.word	0x2000b860
    539c:	20008260 	.word	0x20008260
    53a0:	2000403c 	.word	0x2000403c
    53a4:	2000e7b0 	.word	0x2000e7b0
    53a8:	00004821 	.word	0x00004821
    53ac:	00004f5b 	.word	0x00004f5b
    53b0:	20006f94 	.word	0x20006f94
    53b4:	0000982f 	.word	0x0000982f
    53b8:	00004839 	.word	0x00004839
    53bc:	00004fed 	.word	0x00004fed
    53c0:	00004fc3 	.word	0x00004fc3
    53c4:	00004875 	.word	0x00004875
    53c8:	00004895 	.word	0x00004895

000053cc <grid_port_process_outbound_usb>:



//=============================== PROCESS OUTBOUND ==============================//

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    53cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
			

	// OLD DEBUG IMPLEMENTATION
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    53d0:	f500 551c 	add.w	r5, r0, #9984	; 0x2700
    53d4:	353c      	adds	r5, #60	; 0x3c
    53d6:	4ba7      	ldr	r3, [pc, #668]	; (5674 <grid_port_process_outbound_usb+0x2a8>)
uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    53d8:	b0ed      	sub	sp, #436	; 0x1b4
    53da:	4680      	mov	r8, r0
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    53dc:	4628      	mov	r0, r5
    53de:	4798      	blx	r3
	
	if (!length){		
    53e0:	4604      	mov	r4, r0
    53e2:	b910      	cbnz	r0, 53ea <grid_port_process_outbound_usb+0x1e>
			
	// Let's send the packet through USB
	cdcdf_acm_write(por->tx_double_buffer, packet_length);

	
}
    53e4:	b06d      	add	sp, #436	; 0x1b4
    53e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    53ea:	f108 0b2c 	add.w	fp, r8, #44	; 0x2c
    53ee:	f508 539d 	add.w	r3, r8, #5024	; 0x13a0
    53f2:	3314      	adds	r3, #20
	if (!length){		
    53f4:	465a      	mov	r2, fp
		por->tx_double_buffer[i] = 0;
    53f6:	2100      	movs	r1, #0
    53f8:	f802 1b01 	strb.w	r1, [r2], #1
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    53fc:	429a      	cmp	r2, r3
    53fe:	d1fb      	bne.n	53f8 <grid_port_process_outbound_usb+0x2c>
	grid_msg_init(&message);
    5400:	4b9d      	ldr	r3, [pc, #628]	; (5678 <grid_port_process_outbound_usb+0x2ac>)
		grid_msg_packet_receive_char(&message, nextchar);
    5402:	f8df 92b8 	ldr.w	r9, [pc, #696]	; 56bc <grid_port_process_outbound_usb+0x2f0>
	grid_msg_init(&message);
    5406:	a805      	add	r0, sp, #20
    5408:	4798      	blx	r3
	grid_buffer_read_init(&por->tx_buffer);
    540a:	4b9c      	ldr	r3, [pc, #624]	; (567c <grid_port_process_outbound_usb+0x2b0>)
    540c:	4628      	mov	r0, r5
    540e:	4798      	blx	r3
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    5410:	4b9b      	ldr	r3, [pc, #620]	; (5680 <grid_port_process_outbound_usb+0x2b4>)
	for (uint16_t i = 0; i<length; i++){
    5412:	46da      	mov	sl, fp
    5414:	2700      	movs	r7, #0
    5416:	b2ba      	uxth	r2, r7
    5418:	4294      	cmp	r4, r2
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    541a:	4628      	mov	r0, r5
	for (uint16_t i = 0; i<length; i++){
    541c:	d825      	bhi.n	546a <grid_port_process_outbound_usb+0x9e>
	grid_buffer_read_acknowledge(&por->tx_buffer);
    541e:	4b99      	ldr	r3, [pc, #612]	; (5684 <grid_port_process_outbound_usb+0x2b8>)
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    5420:	4c99      	ldr	r4, [pc, #612]	; (5688 <grid_port_process_outbound_usb+0x2bc>)
	grid_buffer_read_acknowledge(&por->tx_buffer);
    5422:	4798      	blx	r3
	int8_t dx = grid_msg_header_get_dx(&message) - GRID_SYS_DEFAULT_POSITION;
    5424:	4b99      	ldr	r3, [pc, #612]	; (568c <grid_port_process_outbound_usb+0x2c0>)
    5426:	a805      	add	r0, sp, #20
    5428:	4798      	blx	r3
    542a:	387f      	subs	r0, #127	; 0x7f
    542c:	b243      	sxtb	r3, r0
    542e:	9300      	str	r3, [sp, #0]
	int8_t dy = grid_msg_header_get_dy(&message) - GRID_SYS_DEFAULT_POSITION;	
    5430:	a805      	add	r0, sp, #20
    5432:	4b97      	ldr	r3, [pc, #604]	; (5690 <grid_port_process_outbound_usb+0x2c4>)
    5434:	4798      	blx	r3
    5436:	387f      	subs	r0, #127	; 0x7f
    5438:	b243      	sxtb	r3, r0
	for (uint16_t i=0; i<message.body_length; i++){
    543a:	f04f 0a00 	mov.w	sl, #0
	int8_t dy = grid_msg_header_get_dy(&message) - GRID_SYS_DEFAULT_POSITION;	
    543e:	9301      	str	r3, [sp, #4]
	uint8_t current_start		= 0;
    5440:	4656      	mov	r6, sl
	for (uint16_t i=0; i<message.body_length; i++){
    5442:	9a6a      	ldr	r2, [sp, #424]	; 0x1a8
    5444:	fa1f f38a 	uxth.w	r3, sl
    5448:	429a      	cmp	r2, r3
    544a:	d818      	bhi.n	547e <grid_port_process_outbound_usb+0xb2>
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    544c:	4b91      	ldr	r3, [pc, #580]	; (5694 <grid_port_process_outbound_usb+0x2c8>)
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    544e:	4e92      	ldr	r6, [pc, #584]	; (5698 <grid_port_process_outbound_usb+0x2cc>)
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    5450:	a805      	add	r0, sp, #20
    5452:	4798      	blx	r3
	for (uint32_t i=0; i<packet_length; i++){
    5454:	2400      	movs	r4, #0
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    5456:	4605      	mov	r5, r0
	for (uint32_t i=0; i<packet_length; i++){
    5458:	42ac      	cmp	r4, r5
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    545a:	4621      	mov	r1, r4
	for (uint32_t i=0; i<packet_length; i++){
    545c:	f040 8104 	bne.w	5668 <grid_port_process_outbound_usb+0x29c>
	cdcdf_acm_write(por->tx_double_buffer, packet_length);
    5460:	4b8e      	ldr	r3, [pc, #568]	; (569c <grid_port_process_outbound_usb+0x2d0>)
    5462:	f108 002c 	add.w	r0, r8, #44	; 0x2c
    5466:	4798      	blx	r3
}
    5468:	e7bc      	b.n	53e4 <grid_port_process_outbound_usb+0x18>
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    546a:	4798      	blx	r3
    546c:	4606      	mov	r6, r0
		grid_msg_packet_receive_char(&message, nextchar);
    546e:	4601      	mov	r1, r0
    5470:	a805      	add	r0, sp, #20
    5472:	47c8      	blx	r9
		por->tx_double_buffer[i] = nextchar;	
    5474:	3701      	adds	r7, #1
    5476:	f80a 6b01 	strb.w	r6, [sl], #1
	for (uint16_t i = 0; i<length; i++){
    547a:	4b81      	ldr	r3, [pc, #516]	; (5680 <grid_port_process_outbound_usb+0x2b4>)
    547c:	e7cb      	b.n	5416 <grid_port_process_outbound_usb+0x4a>
		if (message.body[i] == GRID_CONST_STX){
    547e:	aa05      	add	r2, sp, #20
    5480:	4413      	add	r3, r2
    5482:	7d1b      	ldrb	r3, [r3, #20]
    5484:	2b02      	cmp	r3, #2
    5486:	d104      	bne.n	5492 <grid_port_process_outbound_usb+0xc6>
			current_start = i;
    5488:	fa5f f68a 	uxtb.w	r6, sl
	for (uint16_t i=0; i<message.body_length; i++){
    548c:	f10a 0a01 	add.w	sl, sl, #1
    5490:	e7d7      	b.n	5442 <grid_port_process_outbound_usb+0x76>
		else if (message.body[i] == GRID_CONST_ETX && current_start!=0){
    5492:	2b03      	cmp	r3, #3
    5494:	d1fa      	bne.n	548c <grid_port_process_outbound_usb+0xc0>
    5496:	b90e      	cbnz	r6, 549c <grid_port_process_outbound_usb+0xd0>
			current_start = 0;
    5498:	2600      	movs	r6, #0
			else if (msg_class == GRID_CLASS_HIDKEYBOARD_code && msg_instr == GRID_INSTR_EXECUTE_code){
    549a:	e7f7      	b.n	548c <grid_port_process_outbound_usb+0xc0>
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    549c:	4631      	mov	r1, r6
    549e:	2201      	movs	r2, #1
    54a0:	a805      	add	r0, sp, #20
    54a2:	47a0      	blx	r4
    54a4:	4635      	mov	r5, r6
			uint8_t msg_instr = grid_msg_text_get_parameter(&message, current_start, GRID_INSTR_offset, GRID_INSTR_length);
    54a6:	2301      	movs	r3, #1
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    54a8:	b2c6      	uxtb	r6, r0
			uint8_t msg_instr = grid_msg_text_get_parameter(&message, current_start, GRID_INSTR_offset, GRID_INSTR_length);
    54aa:	2204      	movs	r2, #4
    54ac:	4629      	mov	r1, r5
    54ae:	a805      	add	r0, sp, #20
    54b0:	47a0      	blx	r4
    54b2:	b2c0      	uxtb	r0, r0
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    54b4:	2e00      	cmp	r6, #0
    54b6:	d13f      	bne.n	5538 <grid_port_process_outbound_usb+0x16c>
    54b8:	280e      	cmp	r0, #14
    54ba:	d1ed      	bne.n	5498 <grid_port_process_outbound_usb+0xcc>
				uint8_t midi_cablecommand = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_offset,		GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_length);
    54bc:	4629      	mov	r1, r5
    54be:	2302      	movs	r3, #2
    54c0:	2205      	movs	r2, #5
    54c2:	a805      	add	r0, sp, #20
    54c4:	47a0      	blx	r4
				uint8_t midi_commandchannel = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_offset ,		GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_length);
    54c6:	4629      	mov	r1, r5
    54c8:	2302      	movs	r3, #2
    54ca:	2207      	movs	r2, #7
    54cc:	a805      	add	r0, sp, #20
    54ce:	47a0      	blx	r4
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    54d0:	4629      	mov	r1, r5
				uint8_t midi_commandchannel = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_offset ,		GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_length);
    54d2:	4681      	mov	r9, r0
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    54d4:	2302      	movs	r3, #2
    54d6:	2209      	movs	r2, #9
    54d8:	a805      	add	r0, sp, #20
    54da:	47a0      	blx	r4
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    54dc:	4629      	mov	r1, r5
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    54de:	4607      	mov	r7, r0
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    54e0:	2302      	movs	r3, #2
    54e2:	220b      	movs	r2, #11
    54e4:	a805      	add	r0, sp, #20
    54e6:	47a0      	blx	r4
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    54e8:	9901      	ldr	r1, [sp, #4]
    54ea:	4a6d      	ldr	r2, [pc, #436]	; (56a0 <grid_port_process_outbound_usb+0x2d4>)
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    54ec:	f88d 000f 	strb.w	r0, [sp, #15]
				uint8_t midi_command = 	(midi_commandchannel&0xF0)>>4;
    54f0:	f3c9 1303 	ubfx	r3, r9, #4, #4
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    54f4:	7bd2      	ldrb	r2, [r2, #15]
				midievent.byte0 = 0<<4|midi_command;
    54f6:	f88d 300c 	strb.w	r3, [sp, #12]
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    54fa:	f1c1 0900 	rsb	r9, r1, #0
    54fe:	f009 0903 	and.w	r9, r9, #3
    5502:	eb09 0982 	add.w	r9, r9, r2, lsl #2
    5506:	f009 090f 	and.w	r9, r9, #15
				midievent.byte1 = midi_command<<4|midi_channel;
    550a:	ea49 1903 	orr.w	r9, r9, r3, lsl #4
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    550e:	b2ff      	uxtb	r7, r7
    5510:	9b00      	ldr	r3, [sp, #0]
				midievent.byte1 = midi_command<<4|midi_channel;
    5512:	f88d 900d 	strb.w	r9, [sp, #13]
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    5516:	37e0      	adds	r7, #224	; 0xe0
    5518:	2260      	movs	r2, #96	; 0x60
    551a:	eb07 1703 	add.w	r7, r7, r3, lsl #4
    551e:	fb97 f3f2 	sdiv	r3, r7, r2
    5522:	fb02 7713 	mls	r7, r2, r3, r7
    5526:	f88d 700e 	strb.w	r7, [sp, #14]
				grid_midi_tx_push(midievent);
    552a:	9803      	ldr	r0, [sp, #12]
    552c:	4b5d      	ldr	r3, [pc, #372]	; (56a4 <grid_port_process_outbound_usb+0x2d8>)
    552e:	4798      	blx	r3
				grid_midi_tx_pop(midievent);				
    5530:	9803      	ldr	r0, [sp, #12]
    5532:	4b5d      	ldr	r3, [pc, #372]	; (56a8 <grid_port_process_outbound_usb+0x2dc>)
    5534:	4798      	blx	r3
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    5536:	e7a9      	b.n	548c <grid_port_process_outbound_usb+0xc0>
			else if (msg_class == GRID_CLASS_MIDIABSOLUTE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    5538:	2e01      	cmp	r6, #1
    553a:	d127      	bne.n	558c <grid_port_process_outbound_usb+0x1c0>
    553c:	280e      	cmp	r0, #14
    553e:	d1ab      	bne.n	5498 <grid_port_process_outbound_usb+0xcc>
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    5540:	4629      	mov	r1, r5
    5542:	2302      	movs	r3, #2
    5544:	2205      	movs	r2, #5
    5546:	a805      	add	r0, sp, #20
    5548:	47a0      	blx	r4
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    554a:	4629      	mov	r1, r5
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    554c:	4681      	mov	r9, r0
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    554e:	2302      	movs	r3, #2
    5550:	2207      	movs	r2, #7
    5552:	a805      	add	r0, sp, #20
    5554:	47a0      	blx	r4
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    5556:	4629      	mov	r1, r5
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    5558:	4607      	mov	r7, r0
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    555a:	2302      	movs	r3, #2
    555c:	2209      	movs	r2, #9
    555e:	a805      	add	r0, sp, #20
    5560:	47a0      	blx	r4
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    5562:	220b      	movs	r2, #11
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    5564:	4606      	mov	r6, r0
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    5566:	4629      	mov	r1, r5
    5568:	2302      	movs	r3, #2
    556a:	a805      	add	r0, sp, #20
    556c:	47a0      	blx	r4
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    556e:	f88d 900c 	strb.w	r9, [sp, #12]
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    5572:	f88d 700d 	strb.w	r7, [sp, #13]
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    5576:	f88d 600e 	strb.w	r6, [sp, #14]
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    557a:	f88d 000f 	strb.w	r0, [sp, #15]
				grid_midi_tx_push(midievent);
    557e:	9803      	ldr	r0, [sp, #12]
    5580:	4b48      	ldr	r3, [pc, #288]	; (56a4 <grid_port_process_outbound_usb+0x2d8>)
    5582:	4798      	blx	r3
				grid_midi_tx_pop(midievent);	
    5584:	9803      	ldr	r0, [sp, #12]
    5586:	4b48      	ldr	r3, [pc, #288]	; (56a8 <grid_port_process_outbound_usb+0x2dc>)
    5588:	4798      	blx	r3
    558a:	e785      	b.n	5498 <grid_port_process_outbound_usb+0xcc>
			else if (msg_class == GRID_CLASS_HIDKEYBOARD_code && msg_instr == GRID_INSTR_EXECUTE_code){
    558c:	2e90      	cmp	r6, #144	; 0x90
    558e:	d11d      	bne.n	55cc <grid_port_process_outbound_usb+0x200>
    5590:	280e      	cmp	r0, #14
    5592:	d181      	bne.n	5498 <grid_port_process_outbound_usb+0xcc>
				uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_offset,		GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_length);
    5594:	4629      	mov	r1, r5
    5596:	2302      	movs	r3, #2
    5598:	2205      	movs	r2, #5
    559a:	a805      	add	r0, sp, #20
    559c:	47a0      	blx	r4
				uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYCODE_offset,				GRID_CLASS_HIDKEYBOARD_KEYCODE_length);
    559e:	4629      	mov	r1, r5
				uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_offset,		GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_length);
    55a0:	4607      	mov	r7, r0
				uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYCODE_offset,				GRID_CLASS_HIDKEYBOARD_KEYCODE_length);
    55a2:	2302      	movs	r3, #2
    55a4:	2207      	movs	r2, #7
    55a6:	a805      	add	r0, sp, #20
    55a8:	47a0      	blx	r4
				uint8_t key_state  =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYSTATE_offset  ,			GRID_CLASS_HIDKEYBOARD_KEYSTATE_length);
    55aa:	4629      	mov	r1, r5
				uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYCODE_offset,				GRID_CLASS_HIDKEYBOARD_KEYCODE_length);
    55ac:	4606      	mov	r6, r0
				uint8_t key_state  =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYSTATE_offset  ,			GRID_CLASS_HIDKEYBOARD_KEYSTATE_length);
    55ae:	2302      	movs	r3, #2
    55b0:	2209      	movs	r2, #9
    55b2:	a805      	add	r0, sp, #20
    55b4:	47a0      	blx	r4
				grid_keyboard_keychange(&grid_keyboard_state, &key);
    55b6:	4b3d      	ldr	r3, [pc, #244]	; (56ac <grid_port_process_outbound_usb+0x2e0>)
				uint8_t key_state  =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYSTATE_offset  ,			GRID_CLASS_HIDKEYBOARD_KEYSTATE_length);
    55b8:	f88d 000e 	strb.w	r0, [sp, #14]
				grid_keyboard_keychange(&grid_keyboard_state, &key);
    55bc:	a903      	add	r1, sp, #12
    55be:	483c      	ldr	r0, [pc, #240]	; (56b0 <grid_port_process_outbound_usb+0x2e4>)
				uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_offset,		GRID_CLASS_HIDKEYBOARD_KEYISMODIFIER_length);
    55c0:	f88d 700d 	strb.w	r7, [sp, #13]
				uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYBOARD_KEYCODE_offset,				GRID_CLASS_HIDKEYBOARD_KEYCODE_length);
    55c4:	f88d 600c 	strb.w	r6, [sp, #12]
				grid_keyboard_keychange(&grid_keyboard_state, &key);
    55c8:	4798      	blx	r3
    55ca:	e765      	b.n	5498 <grid_port_process_outbound_usb+0xcc>
			else if (msg_class == GRID_CLASS_HIDKEYMACRO_code && msg_instr == GRID_INSTR_EXECUTE_code){
    55cc:	2e91      	cmp	r6, #145	; 0x91
    55ce:	f47f af63 	bne.w	5498 <grid_port_process_outbound_usb+0xcc>
    55d2:	280e      	cmp	r0, #14
    55d4:	f47f af60 	bne.w	5498 <grid_port_process_outbound_usb+0xcc>
    55d8:	2605      	movs	r6, #5
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    55da:	2302      	movs	r3, #2
    55dc:	4632      	mov	r2, r6
    55de:	4629      	mov	r1, r5
    55e0:	a805      	add	r0, sp, #20
    55e2:	47a0      	blx	r4
                    uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYCODE0_offset + k*4,          GRID_CLASS_HIDKEYMACRO_KEYCODE0_length);
    55e4:	1cb2      	adds	r2, r6, #2
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    55e6:	4607      	mov	r7, r0
                    uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYCODE0_offset + k*4,          GRID_CLASS_HIDKEYMACRO_KEYCODE0_length);
    55e8:	2302      	movs	r3, #2
    55ea:	b2d2      	uxtb	r2, r2
    55ec:	4629      	mov	r1, r5
    55ee:	a805      	add	r0, sp, #20
    55f0:	47a0      	blx	r4
    55f2:	b2c0      	uxtb	r0, r0
                    if (key_code != 255){
    55f4:	28ff      	cmp	r0, #255	; 0xff
    55f6:	d00d      	beq.n	5614 <grid_port_process_outbound_usb+0x248>
                        key.ispressed = 1;
    55f8:	2201      	movs	r2, #1
    55fa:	f88d 200e 	strb.w	r2, [sp, #14]
                        key.delay = 100;
    55fe:	2264      	movs	r2, #100	; 0x64
                        key.ismodifier = key_ismodifier;
    5600:	ab03      	add	r3, sp, #12
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    5602:	f88d 700d 	strb.w	r7, [sp, #13]
                        key.keycode = key_code;
    5606:	f88d 000c 	strb.w	r0, [sp, #12]
                        key.delay = 100;
    560a:	9204      	str	r2, [sp, #16]
                        grid_keyboard_tx_push(key);
    560c:	e893 0003 	ldmia.w	r3, {r0, r1}
    5610:	4b28      	ldr	r3, [pc, #160]	; (56b4 <grid_port_process_outbound_usb+0x2e8>)
    5612:	4798      	blx	r3
				for (uint8_t k=0; k<6; k++){
    5614:	3604      	adds	r6, #4
    5616:	b2f6      	uxtb	r6, r6
    5618:	2e1d      	cmp	r6, #29
    561a:	d1de      	bne.n	55da <grid_port_process_outbound_usb+0x20e>
                delay_ms(5);
    561c:	4b26      	ldr	r3, [pc, #152]	; (56b8 <grid_port_process_outbound_usb+0x2ec>)
    561e:	2005      	movs	r0, #5
    5620:	4798      	blx	r3
    5622:	2605      	movs	r6, #5
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    5624:	2302      	movs	r3, #2
    5626:	4632      	mov	r2, r6
    5628:	4629      	mov	r1, r5
    562a:	a805      	add	r0, sp, #20
    562c:	47a0      	blx	r4
                    uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYCODE0_offset + k*4,          GRID_CLASS_HIDKEYMACRO_KEYCODE0_length);
    562e:	1cb2      	adds	r2, r6, #2
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    5630:	4607      	mov	r7, r0
                    uint8_t key_code =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYCODE0_offset + k*4,          GRID_CLASS_HIDKEYMACRO_KEYCODE0_length);
    5632:	2302      	movs	r3, #2
    5634:	b2d2      	uxtb	r2, r2
    5636:	4629      	mov	r1, r5
    5638:	a805      	add	r0, sp, #20
    563a:	47a0      	blx	r4
    563c:	b2c0      	uxtb	r0, r0
                    if (key_code != 255){
    563e:	28ff      	cmp	r0, #255	; 0xff
    5640:	d00d      	beq.n	565e <grid_port_process_outbound_usb+0x292>
                        key.ispressed = 0;
    5642:	2200      	movs	r2, #0
    5644:	f88d 200e 	strb.w	r2, [sp, #14]
                        key.delay = 100;
    5648:	2264      	movs	r2, #100	; 0x64
                        key.ismodifier = key_ismodifier;
    564a:	ab03      	add	r3, sp, #12
                    uint8_t key_ismodifier =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_offset + k*4,	GRID_CLASS_HIDKEYMACRO_KEYISMODIFIER0_length);
    564c:	f88d 700d 	strb.w	r7, [sp, #13]
                        key.keycode = key_code;
    5650:	f88d 000c 	strb.w	r0, [sp, #12]
                        key.delay = 100;
    5654:	9204      	str	r2, [sp, #16]
                        grid_keyboard_tx_push(key);
    5656:	e893 0003 	ldmia.w	r3, {r0, r1}
    565a:	4b16      	ldr	r3, [pc, #88]	; (56b4 <grid_port_process_outbound_usb+0x2e8>)
    565c:	4798      	blx	r3
				for (uint8_t k=0; k<6; k++){
    565e:	3604      	adds	r6, #4
    5660:	b2f6      	uxtb	r6, r6
    5662:	2e1d      	cmp	r6, #29
    5664:	d1de      	bne.n	5624 <grid_port_process_outbound_usb+0x258>
    5666:	e717      	b.n	5498 <grid_port_process_outbound_usb+0xcc>
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    5668:	a805      	add	r0, sp, #20
    566a:	47b0      	blx	r6
	for (uint32_t i=0; i<packet_length; i++){
    566c:	3401      	adds	r4, #1
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    566e:	f80b 0b01 	strb.w	r0, [fp], #1
	for (uint32_t i=0; i<packet_length; i++){
    5672:	e6f1      	b.n	5458 <grid_port_process_outbound_usb+0x8c>
    5674:	00004f05 	.word	0x00004f05
    5678:	000085c5 	.word	0x000085c5
    567c:	00004f5b 	.word	0x00004f5b
    5680:	00004fc3 	.word	0x00004fc3
    5684:	00004fed 	.word	0x00004fed
    5688:	0000858d 	.word	0x0000858d
    568c:	00008481 	.word	0x00008481
    5690:	000084c1 	.word	0x000084c1
    5694:	00008521 	.word	0x00008521
    5698:	000086bb 	.word	0x000086bb
    569c:	0000b885 	.word	0x0000b885
    56a0:	20006f94 	.word	0x20006f94
    56a4:	0000af9d 	.word	0x0000af9d
    56a8:	0000afc5 	.word	0x0000afc5
    56ac:	0000add5 	.word	0x0000add5
    56b0:	200081f0 	.word	0x200081f0
    56b4:	0000b0ad 	.word	0x0000b0ad
    56b8:	0000ce4d 	.word	0x0000ce4d
    56bc:	0000866d 	.word	0x0000866d

000056c0 <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    56c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    56c4:	ed2d 8b02 	vpush	{d8}
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    56c8:	f500 541c 	add.w	r4, r0, #9984	; 0x2700
    56cc:	343c      	adds	r4, #60	; 0x3c
uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    56ce:	f5ad 7d7b 	sub.w	sp, sp, #1004	; 0x3ec
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    56d2:	4bb5      	ldr	r3, [pc, #724]	; (59a8 <grid_port_process_outbound_ui+0x2e8>)
    56d4:	4620      	mov	r0, r4
    56d6:	4798      	blx	r3
	
	if (!length){
    56d8:	2500      	movs	r5, #0
    56da:	9006      	str	r0, [sp, #24]
    56dc:	b928      	cbnz	r0, 56ea <grid_port_process_outbound_ui+0x2a>

		
	}
	
	
}
    56de:	f50d 7d7b 	add.w	sp, sp, #1004	; 0x3ec
    56e2:	ecbd 8b02 	vpop	{d8}
    56e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint8_t message[GRID_PARAMETER_PACKET_maxlength] = {0};
    56ea:	4bb0      	ldr	r3, [pc, #704]	; (59ac <grid_port_process_outbound_ui+0x2ec>)
    56ec:	952f      	str	r5, [sp, #188]	; 0xbc
    56ee:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    56f2:	4629      	mov	r1, r5
    56f4:	a830      	add	r0, sp, #192	; 0xc0
    56f6:	4798      	blx	r3
		grid_buffer_read_init(&por->tx_buffer);
    56f8:	4bad      	ldr	r3, [pc, #692]	; (59b0 <grid_port_process_outbound_ui+0x2f0>)
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    56fa:	4fae      	ldr	r7, [pc, #696]	; (59b4 <grid_port_process_outbound_ui+0x2f4>)
		grid_buffer_read_init(&por->tx_buffer);
    56fc:	4620      	mov	r0, r4
    56fe:	4798      	blx	r3
		uint8_t message[GRID_PARAMETER_PACKET_maxlength] = {0};
    5700:	ae2f      	add	r6, sp, #188	; 0xbc
		for (uint16_t i = 0; i<length; i++){
    5702:	9a06      	ldr	r2, [sp, #24]
    5704:	b2ab      	uxth	r3, r5
    5706:	429a      	cmp	r2, r3
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    5708:	4620      	mov	r0, r4
		for (uint16_t i = 0; i<length; i++){
    570a:	d839      	bhi.n	5780 <grid_port_process_outbound_ui+0xc0>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    570c:	4baa      	ldr	r3, [pc, #680]	; (59b8 <grid_port_process_outbound_ui+0x2f8>)
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    570e:	4fab      	ldr	r7, [pc, #684]	; (59bc <grid_port_process_outbound_ui+0x2fc>)
		grid_buffer_read_acknowledge(&por->tx_buffer);
    5710:	4798      	blx	r3
		uint8_t error=0;
    5712:	2500      	movs	r5, #0
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    5714:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    5718:	2202      	movs	r2, #2
    571a:	2106      	movs	r1, #6
    571c:	4630      	mov	r0, r6
		uint8_t error=0;
    571e:	f88d 5026 	strb.w	r5, [sp, #38]	; 0x26
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    5722:	47b8      	blx	r7
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    5724:	f10d 0326 	add.w	r3, sp, #38	; 0x26
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    5728:	fa5f fb80 	uxtb.w	fp, r0
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    572c:	2202      	movs	r2, #2
    572e:	2108      	movs	r1, #8
    5730:	4630      	mov	r0, r6
    5732:	47b8      	blx	r7
		if (dx == GRID_SYS_DEFAULT_POSITION && dy == GRID_SYS_DEFAULT_POSITION){
    5734:	f1bb 0f7f 	cmp.w	fp, #127	; 0x7f
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    5738:	b2c0      	uxtb	r0, r0
		if (dx == GRID_SYS_DEFAULT_POSITION && dy == GRID_SYS_DEFAULT_POSITION){
    573a:	d125      	bne.n	5788 <grid_port_process_outbound_ui+0xc8>
			position_is_me = 1;
    573c:	f1a0 027f 	sub.w	r2, r0, #127	; 0x7f
    5740:	f1d2 0b00 	rsbs	fp, r2, #0
    5744:	eb4b 0b02 	adc.w	fp, fp, r2
		uint8_t position_is_local = 0;
    5748:	462c      	mov	r4, r5
		uint8_t position_is_global = 0;
    574a:	9502      	str	r5, [sp, #8]
		uint8_t error_flag = 0;	
    574c:	2300      	movs	r3, #0
				uint8_t msg_class = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_offset], GRID_CLASS_length, &error_flag);
    574e:	4d9c      	ldr	r5, [pc, #624]	; (59c0 <grid_port_process_outbound_ui+0x300>)
					grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    5750:	f8df a298 	ldr.w	sl, [pc, #664]	; 59ec <grid_port_process_outbound_ui+0x32c>
		uint8_t error_flag = 0;	
    5754:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    5758:	9303      	str	r3, [sp, #12]
		uint8_t current_start		= 0;
    575a:	4698      	mov	r8, r3
			if (message[i] == GRID_CONST_STX){
    575c:	9b03      	ldr	r3, [sp, #12]
    575e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
    5762:	f813 1009 	ldrb.w	r1, [r3, r9]
    5766:	2902      	cmp	r1, #2
    5768:	d120      	bne.n	57ac <grid_port_process_outbound_ui+0xec>
				current_start = i;
    576a:	f89d 800c 	ldrb.w	r8, [sp, #12]
		for (uint16_t i=0; i<length; i++){
    576e:	9b03      	ldr	r3, [sp, #12]
    5770:	9a06      	ldr	r2, [sp, #24]
    5772:	3301      	adds	r3, #1
    5774:	9303      	str	r3, [sp, #12]
    5776:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    577a:	429a      	cmp	r2, r3
    577c:	d8ee      	bhi.n	575c <grid_port_process_outbound_ui+0x9c>
    577e:	e7ae      	b.n	56de <grid_port_process_outbound_ui+0x1e>
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    5780:	47b8      	blx	r7
    5782:	5570      	strb	r0, [r6, r5]
		for (uint16_t i = 0; i<length; i++){
    5784:	3501      	adds	r5, #1
    5786:	e7bc      	b.n	5702 <grid_port_process_outbound_ui+0x42>
		else if (dx == GRID_SYS_GLOBAL_POSITION && dy==GRID_SYS_GLOBAL_POSITION){
    5788:	f1bb 0f00 	cmp.w	fp, #0
    578c:	d105      	bne.n	579a <grid_port_process_outbound_ui+0xda>
		uint8_t position_is_global = 0;
    578e:	fab0 f380 	clz	r3, r0
    5792:	095b      	lsrs	r3, r3, #5
    5794:	9302      	str	r3, [sp, #8]
		uint8_t position_is_local = 0;
    5796:	465c      	mov	r4, fp
    5798:	e7d8      	b.n	574c <grid_port_process_outbound_ui+0x8c>
		else if (dx == GRID_SYS_LOCAL_POSITION && dy==GRID_SYS_LOCAL_POSITION){
    579a:	ea0b 0000 	and.w	r0, fp, r0
    579e:	f1a0 03ff 	sub.w	r3, r0, #255	; 0xff
    57a2:	425c      	negs	r4, r3
    57a4:	415c      	adcs	r4, r3
		uint8_t position_is_global = 0;
    57a6:	46ab      	mov	fp, r5
		uint8_t position_is_me = 0;
    57a8:	9502      	str	r5, [sp, #8]
    57aa:	e7cf      	b.n	574c <grid_port_process_outbound_ui+0x8c>
			else if (message[i] == GRID_CONST_ETX && current_start!=0){
    57ac:	2903      	cmp	r1, #3
    57ae:	d1de      	bne.n	576e <grid_port_process_outbound_ui+0xae>
    57b0:	f1b8 0f00 	cmp.w	r8, #0
    57b4:	d102      	bne.n	57bc <grid_port_process_outbound_ui+0xfc>
				current_start = 0;
    57b6:	f04f 0800 	mov.w	r8, #0
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    57ba:	e7d8      	b.n	576e <grid_port_process_outbound_ui+0xae>
				uint8_t msg_class = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_offset], GRID_CLASS_length, &error_flag);
    57bc:	f108 0001 	add.w	r0, r8, #1
    57c0:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    57c4:	4448      	add	r0, r9
    57c6:	47a8      	blx	r5
    57c8:	b2c6      	uxtb	r6, r0
				uint8_t msg_instr = grid_sys_read_hex_string_value(&message[current_start+GRID_INSTR_offset], GRID_INSTR_length, &error_flag);
    57ca:	f108 0004 	add.w	r0, r8, #4
    57ce:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    57d2:	2101      	movs	r1, #1
    57d4:	4448      	add	r0, r9
    57d6:	47a8      	blx	r5
				if (msg_class == GRID_CLASS_BANKACTIVE_code){
    57d8:	2e30      	cmp	r6, #48	; 0x30
				uint8_t msg_instr = grid_sys_read_hex_string_value(&message[current_start+GRID_INSTR_offset], GRID_INSTR_length, &error_flag);
    57da:	b2c7      	uxtb	r7, r0
				if (msg_class == GRID_CLASS_BANKACTIVE_code){
    57dc:	d126      	bne.n	582c <grid_port_process_outbound_ui+0x16c>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKACTIVE_BANKNUMBER_offset], GRID_CLASS_BANKACTIVE_BANKNUMBER_length, &error_flag);
    57de:	f108 0005 	add.w	r0, r8, #5
    57e2:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    57e6:	2102      	movs	r1, #2
    57e8:	4448      	add	r0, r9
    57ea:	47a8      	blx	r5
					if (msg_instr == GRID_INSTR_EXECUTE_code){ //SET BANK
    57ec:	2f0e      	cmp	r7, #14
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKACTIVE_BANKNUMBER_offset], GRID_CLASS_BANKACTIVE_BANKNUMBER_length, &error_flag);
    57ee:	4606      	mov	r6, r0
					if (msg_instr == GRID_INSTR_EXECUTE_code){ //SET BANK
    57f0:	d10e      	bne.n	5810 <grid_port_process_outbound_ui+0x150>
						if (grid_sys_get_bank_valid(&grid_sys_state) == 0){
    57f2:	4874      	ldr	r0, [pc, #464]	; (59c4 <grid_port_process_outbound_ui+0x304>)
    57f4:	4b74      	ldr	r3, [pc, #464]	; (59c8 <grid_port_process_outbound_ui+0x308>)
    57f6:	4798      	blx	r3
    57f8:	4602      	mov	r2, r0
    57fa:	b920      	cbnz	r0, 5806 <grid_port_process_outbound_ui+0x146>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    57fc:	4601      	mov	r1, r0
    57fe:	4f73      	ldr	r7, [pc, #460]	; (59cc <grid_port_process_outbound_ui+0x30c>)
    5800:	4873      	ldr	r0, [pc, #460]	; (59d0 <grid_port_process_outbound_ui+0x310>)
    5802:	230c      	movs	r3, #12
    5804:	47b8      	blx	r7
						grid_sys_set_bank(&grid_sys_state, banknumber);
    5806:	486f      	ldr	r0, [pc, #444]	; (59c4 <grid_port_process_outbound_ui+0x304>)
    5808:	b2f1      	uxtb	r1, r6
								grid_sys_set_bank(&grid_sys_state, banknumber);
    580a:	4b72      	ldr	r3, [pc, #456]	; (59d4 <grid_port_process_outbound_ui+0x314>)
					grid_sys_recall_configuration(&grid_sys_state, banknumber);
    580c:	4798      	blx	r3
    580e:	e7d2      	b.n	57b6 <grid_port_process_outbound_ui+0xf6>
					else if (msg_instr == GRID_INSTR_FETCH_code){ //GET BANK
    5810:	2f0f      	cmp	r7, #15
    5812:	d1d0      	bne.n	57b6 <grid_port_process_outbound_ui+0xf6>
						if (grid_sys_get_bank_valid(&grid_sys_state) != 0){
    5814:	486b      	ldr	r0, [pc, #428]	; (59c4 <grid_port_process_outbound_ui+0x304>)
    5816:	4b6c      	ldr	r3, [pc, #432]	; (59c8 <grid_port_process_outbound_ui+0x308>)
    5818:	4798      	blx	r3
    581a:	2800      	cmp	r0, #0
    581c:	d0cb      	beq.n	57b6 <grid_port_process_outbound_ui+0xf6>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    581e:	2200      	movs	r2, #0
    5820:	486b      	ldr	r0, [pc, #428]	; (59d0 <grid_port_process_outbound_ui+0x310>)
    5822:	4e6a      	ldr	r6, [pc, #424]	; (59cc <grid_port_process_outbound_ui+0x30c>)
    5824:	2309      	movs	r3, #9
    5826:	4611      	mov	r1, r2
    5828:	47b0      	blx	r6
    582a:	e7c4      	b.n	57b6 <grid_port_process_outbound_ui+0xf6>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    582c:	2e31      	cmp	r6, #49	; 0x31
    582e:	d140      	bne.n	58b2 <grid_port_process_outbound_ui+0x1f2>
    5830:	2f0e      	cmp	r7, #14
    5832:	d1c0      	bne.n	57b6 <grid_port_process_outbound_ui+0xf6>
    5834:	9b02      	ldr	r3, [sp, #8]
    5836:	ea4b 0303 	orr.w	r3, fp, r3
    583a:	4323      	orrs	r3, r4
    583c:	d0bb      	beq.n	57b6 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_BANKNUMBER_offset], GRID_CLASS_BANKENABLED_BANKNUMBER_length, &error_flag);
    583e:	f108 0005 	add.w	r0, r8, #5
    5842:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5846:	2102      	movs	r1, #2
    5848:	4448      	add	r0, r9
    584a:	47a8      	blx	r5
    584c:	b2c6      	uxtb	r6, r0
					uint8_t isenabled  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_ISENABLED_offset], GRID_CLASS_BANKENABLED_ISENABLED_length, &error_flag);
    584e:	f108 0007 	add.w	r0, r8, #7
    5852:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5856:	2102      	movs	r1, #2
    5858:	4448      	add	r0, r9
    585a:	47a8      	blx	r5
    585c:	fa5f f880 	uxtb.w	r8, r0
					if (isenabled == 1){
    5860:	f1b8 0f01 	cmp.w	r8, #1
    5864:	d110      	bne.n	5888 <grid_port_process_outbound_ui+0x1c8>
						grid_sys_bank_enable(&grid_sys_state, banknumber);
    5866:	4f57      	ldr	r7, [pc, #348]	; (59c4 <grid_port_process_outbound_ui+0x304>)
    5868:	4b5b      	ldr	r3, [pc, #364]	; (59d8 <grid_port_process_outbound_ui+0x318>)
    586a:	4631      	mov	r1, r6
    586c:	4638      	mov	r0, r7
    586e:	4798      	blx	r3
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    5870:	4b5a      	ldr	r3, [pc, #360]	; (59dc <grid_port_process_outbound_ui+0x31c>)
    5872:	4638      	mov	r0, r7
    5874:	4798      	blx	r3
    5876:	42b0      	cmp	r0, r6
    5878:	d19d      	bne.n	57b6 <grid_port_process_outbound_ui+0xf6>
							if (grid_sys_state.bank_activebank_valid == 1){
    587a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    587e:	2b01      	cmp	r3, #1
    5880:	d199      	bne.n	57b6 <grid_port_process_outbound_ui+0xf6>
								grid_sys_set_bank(&grid_sys_state, banknumber);
    5882:	4631      	mov	r1, r6
    5884:	4638      	mov	r0, r7
    5886:	e7c0      	b.n	580a <grid_port_process_outbound_ui+0x14a>
					}else if (isenabled == 0){	
    5888:	f1b8 0f00 	cmp.w	r8, #0
    588c:	d193      	bne.n	57b6 <grid_port_process_outbound_ui+0xf6>
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    588e:	484d      	ldr	r0, [pc, #308]	; (59c4 <grid_port_process_outbound_ui+0x304>)
    5890:	4b52      	ldr	r3, [pc, #328]	; (59dc <grid_port_process_outbound_ui+0x31c>)
    5892:	4798      	blx	r3
    5894:	42b0      	cmp	r0, r6
    5896:	d107      	bne.n	58a8 <grid_port_process_outbound_ui+0x1e8>
							if (grid_sys_state.bank_activebank_valid == 1){
    5898:	484a      	ldr	r0, [pc, #296]	; (59c4 <grid_port_process_outbound_ui+0x304>)
    589a:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
    589e:	2b01      	cmp	r3, #1
    58a0:	d102      	bne.n	58a8 <grid_port_process_outbound_ui+0x1e8>
								grid_sys_set_bank(&grid_sys_state, 255);
    58a2:	4b4c      	ldr	r3, [pc, #304]	; (59d4 <grid_port_process_outbound_ui+0x314>)
    58a4:	21ff      	movs	r1, #255	; 0xff
    58a6:	4798      	blx	r3
						grid_sys_bank_disable(&grid_sys_state, banknumber);
    58a8:	4b4d      	ldr	r3, [pc, #308]	; (59e0 <grid_port_process_outbound_ui+0x320>)
    58aa:	4846      	ldr	r0, [pc, #280]	; (59c4 <grid_port_process_outbound_ui+0x304>)
    58ac:	4631      	mov	r1, r6
    58ae:	4798      	blx	r3
    58b0:	e75d      	b.n	576e <grid_port_process_outbound_ui+0xae>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    58b2:	2e32      	cmp	r6, #50	; 0x32
    58b4:	d147      	bne.n	5946 <grid_port_process_outbound_ui+0x286>
    58b6:	2f0e      	cmp	r7, #14
    58b8:	f47f af7d 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    58bc:	9b02      	ldr	r3, [sp, #8]
    58be:	ea4b 0303 	orr.w	r3, fp, r3
    58c2:	4323      	orrs	r3, r4
    58c4:	f43f af77 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_NUM_offset], GRID_CLASS_BANKCOLOR_NUM_length, &error_flag);
    58c8:	f108 0005 	add.w	r0, r8, #5
    58cc:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    58d0:	2102      	movs	r1, #2
    58d2:	4448      	add	r0, r9
    58d4:	47a8      	blx	r5
    58d6:	b2c3      	uxtb	r3, r0
					uint8_t red		   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_RED_offset], GRID_CLASS_BANKCOLOR_RED_length, &error_flag);
    58d8:	f108 0007 	add.w	r0, r8, #7
    58dc:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    58e0:	2102      	movs	r1, #2
    58e2:	4448      	add	r0, r9
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_NUM_offset], GRID_CLASS_BANKCOLOR_NUM_length, &error_flag);
    58e4:	ee08 3a10 	vmov	s16, r3
					uint8_t red		   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_RED_offset], GRID_CLASS_BANKCOLOR_RED_length, &error_flag);
    58e8:	47a8      	blx	r5
    58ea:	4606      	mov	r6, r0
					uint8_t green	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_GRE_offset], GRID_CLASS_BANKCOLOR_GRE_length, &error_flag);
    58ec:	f108 0009 	add.w	r0, r8, #9
    58f0:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    58f4:	2102      	movs	r1, #2
    58f6:	4448      	add	r0, r9
    58f8:	47a8      	blx	r5
    58fa:	4607      	mov	r7, r0
					uint8_t blue	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_BLU_offset], GRID_CLASS_BANKCOLOR_BLU_length, &error_flag);
    58fc:	f108 000b 	add.w	r0, r8, #11
    5900:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5904:	2102      	movs	r1, #2
    5906:	4448      	add	r0, r9
					grid_sys_bank_set_color(&grid_sys_state, banknumber, (red<<16) + (green<<8) + (blue<<0) );
    5908:	0436      	lsls	r6, r6, #16
    590a:	023f      	lsls	r7, r7, #8
					uint8_t blue	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_BLU_offset], GRID_CLASS_BANKCOLOR_BLU_length, &error_flag);
    590c:	47a8      	blx	r5
					grid_sys_bank_set_color(&grid_sys_state, banknumber, (red<<16) + (green<<8) + (blue<<0) );
    590e:	b2bf      	uxth	r7, r7
    5910:	f406 067f 	and.w	r6, r6, #16711680	; 0xff0000
    5914:	433e      	orrs	r6, r7
    5916:	4f2b      	ldr	r7, [pc, #172]	; (59c4 <grid_port_process_outbound_ui+0x304>)
    5918:	4b32      	ldr	r3, [pc, #200]	; (59e4 <grid_port_process_outbound_ui+0x324>)
    591a:	fa56 f280 	uxtab	r2, r6, r0
    591e:	ee18 1a10 	vmov	r1, s16
    5922:	4638      	mov	r0, r7
    5924:	4798      	blx	r3
					if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    5926:	4b2d      	ldr	r3, [pc, #180]	; (59dc <grid_port_process_outbound_ui+0x31c>)
    5928:	4638      	mov	r0, r7
    592a:	4798      	blx	r3
    592c:	ee18 3a10 	vmov	r3, s16
    5930:	4298      	cmp	r0, r3
    5932:	f47f af40 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
						if (grid_sys_state.bank_activebank_valid == 1){
    5936:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
    593a:	2b01      	cmp	r3, #1
    593c:	f47f af3b 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
							grid_sys_set_bank(&grid_sys_state, banknumber);
    5940:	ee18 1a10 	vmov	r1, s16
    5944:	e79e      	b.n	5884 <grid_port_process_outbound_ui+0x1c4>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    5946:	2e40      	cmp	r6, #64	; 0x40
    5948:	d154      	bne.n	59f4 <grid_port_process_outbound_ui+0x334>
    594a:	2f0e      	cmp	r7, #14
    594c:	f47f af33 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5950:	ea5b 0304 	orrs.w	r3, fp, r4
    5954:	f43f af2f 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					uint8_t led_num  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_NUM_offset], GRID_CLASS_LEDPHASE_NUM_length, &error_flag);
    5958:	f108 0005 	add.w	r0, r8, #5
    595c:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5960:	2102      	movs	r1, #2
    5962:	4448      	add	r0, r9
    5964:	47a8      	blx	r5
    5966:	b2c6      	uxtb	r6, r0
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_LAY_offset], GRID_CLASS_LEDPHASE_LAY_length, &error_flag);
    5968:	f108 0007 	add.w	r0, r8, #7
    596c:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5970:	2102      	movs	r1, #2
    5972:	4448      	add	r0, r9
    5974:	47a8      	blx	r5
    5976:	b2c7      	uxtb	r7, r0
					uint16_t led_pha  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_PHA_offset], GRID_CLASS_LEDPHASE_PHA_length, &error_flag);
    5978:	f108 0009 	add.w	r0, r8, #9
    597c:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5980:	2102      	movs	r1, #2
    5982:	4448      	add	r0, r9
    5984:	47a8      	blx	r5
					if (led_pha*2 > 255){
    5986:	b283      	uxth	r3, r0
    5988:	005b      	lsls	r3, r3, #1
    598a:	2bff      	cmp	r3, #255	; 0xff
						grid_led_set_phase(&grid_led_state, led_num, led_lay, led_pha*2);
    598c:	bfdc      	itt	le
    598e:	0040      	lslle	r0, r0, #1
    5990:	f000 03fe 	andle.w	r3, r0, #254	; 0xfe
    5994:	f8df 8058 	ldr.w	r8, [pc, #88]	; 59f0 <grid_port_process_outbound_ui+0x330>
    5998:	4813      	ldr	r0, [pc, #76]	; (59e8 <grid_port_process_outbound_ui+0x328>)
						grid_led_set_phase(&grid_led_state, led_num, led_lay, 255);
    599a:	bfc8      	it	gt
    599c:	23ff      	movgt	r3, #255	; 0xff
						grid_led_set_phase(&grid_led_state, led_num, led_lay, led_pha*2);
    599e:	463a      	mov	r2, r7
    59a0:	4631      	mov	r1, r6
    59a2:	47c0      	blx	r8
    59a4:	e707      	b.n	57b6 <grid_port_process_outbound_ui+0xf6>
    59a6:	bf00      	nop
    59a8:	00004f05 	.word	0x00004f05
    59ac:	00012ab5 	.word	0x00012ab5
    59b0:	00004f5b 	.word	0x00004f5b
    59b4:	00004fc3 	.word	0x00004fc3
    59b8:	00004fed 	.word	0x00004fed
    59bc:	00009a31 	.word	0x00009a31
    59c0:	0000987d 	.word	0x0000987d
    59c4:	20006f94 	.word	0x20006f94
    59c8:	00009727 	.word	0x00009727
    59cc:	0000a1ad 	.word	0x0000a1ad
    59d0:	2001474c 	.word	0x2001474c
    59d4:	0000977f 	.word	0x0000977f
    59d8:	000096f5 	.word	0x000096f5
    59dc:	00009723 	.word	0x00009723
    59e0:	00009701 	.word	0x00009701
    59e4:	0000970d 	.word	0x0000970d
    59e8:	200147c4 	.word	0x200147c4
    59ec:	20006f88 	.word	0x20006f88
    59f0:	00006d91 	.word	0x00006d91
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    59f4:	2e41      	cmp	r6, #65	; 0x41
    59f6:	d13a      	bne.n	5a6e <grid_port_process_outbound_ui+0x3ae>
    59f8:	2f0e      	cmp	r7, #14
    59fa:	f47f aedc 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    59fe:	ea5b 0304 	orrs.w	r3, fp, r4
    5a02:	f43f aed8 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					uint8_t led_num = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_NUM_offset], GRID_CLASS_LEDCOLOR_NUM_length, &error_flag);
    5a06:	f108 0005 	add.w	r0, r8, #5
    5a0a:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5a0e:	2102      	movs	r1, #2
    5a10:	4448      	add	r0, r9
    5a12:	47a8      	blx	r5
    5a14:	4607      	mov	r7, r0
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_LAY_offset], GRID_CLASS_LEDCOLOR_LAY_length, &error_flag);
    5a16:	f108 0007 	add.w	r0, r8, #7
    5a1a:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5a1e:	2102      	movs	r1, #2
    5a20:	4448      	add	r0, r9
    5a22:	47a8      	blx	r5
    5a24:	9004      	str	r0, [sp, #16]
					uint8_t led_red	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_RED_offset], GRID_CLASS_LEDCOLOR_RED_length, &error_flag);
    5a26:	f108 0009 	add.w	r0, r8, #9
    5a2a:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5a2e:	2102      	movs	r1, #2
    5a30:	4448      	add	r0, r9
    5a32:	47a8      	blx	r5
    5a34:	9005      	str	r0, [sp, #20]
					uint8_t led_gre	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_GRE_offset], GRID_CLASS_LEDCOLOR_GRE_length, &error_flag);
    5a36:	f108 000b 	add.w	r0, r8, #11
    5a3a:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5a3e:	2102      	movs	r1, #2
    5a40:	4448      	add	r0, r9
    5a42:	47a8      	blx	r5
    5a44:	4606      	mov	r6, r0
					uint8_t led_blu	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_BLU_offset], GRID_CLASS_LEDCOLOR_BLU_length, &error_flag);
    5a46:	f108 000d 	add.w	r0, r8, #13
    5a4a:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5a4e:	2102      	movs	r1, #2
    5a50:	4448      	add	r0, r9
    5a52:	47a8      	blx	r5
					grid_led_set_color(&grid_led_state, led_num, led_lay, led_red, led_gre, led_blu);
    5a54:	9b05      	ldr	r3, [sp, #20]
    5a56:	f89d 2010 	ldrb.w	r2, [sp, #16]
    5a5a:	b2c0      	uxtb	r0, r0
    5a5c:	b2f6      	uxtb	r6, r6
    5a5e:	9001      	str	r0, [sp, #4]
    5a60:	9600      	str	r6, [sp, #0]
    5a62:	48a9      	ldr	r0, [pc, #676]	; (5d08 <grid_port_process_outbound_ui+0x648>)
    5a64:	4ea9      	ldr	r6, [pc, #676]	; (5d0c <grid_port_process_outbound_ui+0x64c>)
    5a66:	b2db      	uxtb	r3, r3
    5a68:	b2f9      	uxtb	r1, r7
    5a6a:	47b0      	blx	r6
    5a6c:	e6a3      	b.n	57b6 <grid_port_process_outbound_ui+0xf6>
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    5a6e:	2e11      	cmp	r6, #17
    5a70:	d15d      	bne.n	5b2e <grid_port_process_outbound_ui+0x46e>
    5a72:	2f0f      	cmp	r7, #15
    5a74:	f47f ae9f 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5a78:	9b02      	ldr	r3, [sp, #8]
    5a7a:	ea5b 0303 	orrs.w	r3, fp, r3
    5a7e:	f43f ae9a 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					uint32_t uniqueid[4] = {0};
    5a82:	2210      	movs	r2, #16
    5a84:	2100      	movs	r1, #0
    5a86:	4fa2      	ldr	r7, [pc, #648]	; (5d10 <grid_port_process_outbound_ui+0x650>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5a88:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 5d38 <grid_port_process_outbound_ui+0x678>
					uint32_t uniqueid[4] = {0};
    5a8c:	a80a      	add	r0, sp, #40	; 0x28
    5a8e:	47b8      	blx	r7
					grid_sys_get_id(uniqueid);					
    5a90:	4ba0      	ldr	r3, [pc, #640]	; (5d14 <grid_port_process_outbound_ui+0x654>)
    5a92:	a80a      	add	r0, sp, #40	; 0x28
    5a94:	4798      	blx	r3
					grid_msg_init(&response);
    5a96:	4ba0      	ldr	r3, [pc, #640]	; (5d18 <grid_port_process_outbound_ui+0x658>)
    5a98:	a893      	add	r0, sp, #588	; 0x24c
    5a9a:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5a9c:	227f      	movs	r2, #127	; 0x7f
    5a9e:	2300      	movs	r3, #0
    5aa0:	4611      	mov	r1, r2
    5aa2:	a893      	add	r0, sp, #588	; 0x24c
    5aa4:	47c0      	blx	r8
					uint8_t response_payload[50] = {0};
    5aa6:	f04f 0800 	mov.w	r8, #0
    5aaa:	222e      	movs	r2, #46	; 0x2e
    5aac:	4641      	mov	r1, r8
    5aae:	a80f      	add	r0, sp, #60	; 0x3c
    5ab0:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    5ab4:	47b8      	blx	r7
					snprintf(response_payload, 49, GRID_CLASS_SERIALNUMBER_frame);
    5ab6:	2303      	movs	r3, #3
    5ab8:	e9cd 6300 	strd	r6, r3, [sp]
    5abc:	4a97      	ldr	r2, [pc, #604]	; (5d1c <grid_port_process_outbound_ui+0x65c>)
    5abe:	4e98      	ldr	r6, [pc, #608]	; (5d20 <grid_port_process_outbound_ui+0x660>)
    5ac0:	2131      	movs	r1, #49	; 0x31
    5ac2:	2302      	movs	r3, #2
    5ac4:	a80e      	add	r0, sp, #56	; 0x38
    5ac6:	47b0      	blx	r6
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5ac8:	4b96      	ldr	r3, [pc, #600]	; (5d24 <grid_port_process_outbound_ui+0x664>)
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);					
    5aca:	4e97      	ldr	r6, [pc, #604]	; (5d28 <grid_port_process_outbound_ui+0x668>)
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5acc:	a80e      	add	r0, sp, #56	; 0x38
    5ace:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);					
    5ad0:	270d      	movs	r7, #13
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5ad2:	4602      	mov	r2, r0
    5ad4:	4b95      	ldr	r3, [pc, #596]	; (5d2c <grid_port_process_outbound_ui+0x66c>)
    5ad6:	a90e      	add	r1, sp, #56	; 0x38
    5ad8:	a893      	add	r0, sp, #588	; 0x24c
    5ada:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);					
    5adc:	2301      	movs	r3, #1
    5ade:	2204      	movs	r2, #4
    5ae0:	4641      	mov	r1, r8
    5ae2:	a893      	add	r0, sp, #588	; 0x24c
    5ae4:	9700      	str	r7, [sp, #0]
    5ae6:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD0_offset, GRID_CLASS_SERIALNUMBER_WORD0_length, uniqueid[0]);
    5ae8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5aea:	9300      	str	r3, [sp, #0]
    5aec:	2205      	movs	r2, #5
    5aee:	2308      	movs	r3, #8
    5af0:	4641      	mov	r1, r8
    5af2:	a893      	add	r0, sp, #588	; 0x24c
    5af4:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD1_offset, GRID_CLASS_SERIALNUMBER_WORD1_length, uniqueid[1]);
    5af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5af8:	9300      	str	r3, [sp, #0]
    5afa:	463a      	mov	r2, r7
    5afc:	2308      	movs	r3, #8
    5afe:	4641      	mov	r1, r8
    5b00:	a893      	add	r0, sp, #588	; 0x24c
    5b02:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD2_offset, GRID_CLASS_SERIALNUMBER_WORD2_length, uniqueid[2]);
    5b04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5b06:	9300      	str	r3, [sp, #0]
    5b08:	2215      	movs	r2, #21
    5b0a:	2308      	movs	r3, #8
    5b0c:	4641      	mov	r1, r8
    5b0e:	a893      	add	r0, sp, #588	; 0x24c
    5b10:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD3_offset, GRID_CLASS_SERIALNUMBER_WORD3_length, uniqueid[3]);
    5b12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    5b14:	9300      	str	r3, [sp, #0]
    5b16:	221d      	movs	r2, #29
    5b18:	2308      	movs	r3, #8
    5b1a:	4641      	mov	r1, r8
    5b1c:	a893      	add	r0, sp, #588	; 0x24c
    5b1e:	47b0      	blx	r6
					grid_msg_packet_close(&response);
    5b20:	4b83      	ldr	r3, [pc, #524]	; (5d30 <grid_port_process_outbound_ui+0x670>)
    5b22:	a893      	add	r0, sp, #588	; 0x24c
    5b24:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    5b26:	4b83      	ldr	r3, [pc, #524]	; (5d34 <grid_port_process_outbound_ui+0x674>)
    5b28:	a893      	add	r0, sp, #588	; 0x24c
    5b2a:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    5b2c:	e61f      	b.n	576e <grid_port_process_outbound_ui+0xae>
    5b2e:	2e14      	cmp	r6, #20
    5b30:	d13f      	bne.n	5bb2 <grid_port_process_outbound_ui+0x4f2>
    5b32:	2f0f      	cmp	r7, #15
    5b34:	f47f ae3f 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5b38:	9b02      	ldr	r3, [sp, #8]
    5b3a:	ea5b 0303 	orrs.w	r3, fp, r3
    5b3e:	f43f ae3a 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					grid_msg_init(&response);
    5b42:	4b75      	ldr	r3, [pc, #468]	; (5d18 <grid_port_process_outbound_ui+0x658>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5b44:	4f7c      	ldr	r7, [pc, #496]	; (5d38 <grid_port_process_outbound_ui+0x678>)
					grid_msg_init(&response);
    5b46:	a893      	add	r0, sp, #588	; 0x24c
    5b48:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5b4a:	227f      	movs	r2, #127	; 0x7f
					uint8_t response_payload[50] = {0};
    5b4c:	f04f 0800 	mov.w	r8, #0
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5b50:	4611      	mov	r1, r2
    5b52:	2300      	movs	r3, #0
    5b54:	a893      	add	r0, sp, #588	; 0x24c
    5b56:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    5b58:	4b6d      	ldr	r3, [pc, #436]	; (5d10 <grid_port_process_outbound_ui+0x650>)
    5b5a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    5b5e:	222e      	movs	r2, #46	; 0x2e
    5b60:	4641      	mov	r1, r8
    5b62:	a80f      	add	r0, sp, #60	; 0x3c
    5b64:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_UPTIME_frame);
    5b66:	2303      	movs	r3, #3
    5b68:	e9cd 6300 	strd	r6, r3, [sp]
    5b6c:	4a73      	ldr	r2, [pc, #460]	; (5d3c <grid_port_process_outbound_ui+0x67c>)
    5b6e:	4e6c      	ldr	r6, [pc, #432]	; (5d20 <grid_port_process_outbound_ui+0x660>)
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5b70:	4f6d      	ldr	r7, [pc, #436]	; (5d28 <grid_port_process_outbound_ui+0x668>)
					snprintf(response_payload, 49, GRID_CLASS_UPTIME_frame);
    5b72:	2131      	movs	r1, #49	; 0x31
    5b74:	2302      	movs	r3, #2
    5b76:	a80e      	add	r0, sp, #56	; 0x38
    5b78:	47b0      	blx	r6
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5b7a:	4b6a      	ldr	r3, [pc, #424]	; (5d24 <grid_port_process_outbound_ui+0x664>)
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_UPTIME_UPTIME_offset, GRID_CLASS_UPTIME_UPTIME_length, grid_sys_state.uptime);
    5b7c:	4e70      	ldr	r6, [pc, #448]	; (5d40 <grid_port_process_outbound_ui+0x680>)
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5b7e:	a80e      	add	r0, sp, #56	; 0x38
    5b80:	4798      	blx	r3
    5b82:	4b6a      	ldr	r3, [pc, #424]	; (5d2c <grid_port_process_outbound_ui+0x66c>)
    5b84:	4602      	mov	r2, r0
    5b86:	a90e      	add	r1, sp, #56	; 0x38
    5b88:	a893      	add	r0, sp, #588	; 0x24c
    5b8a:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5b8c:	230d      	movs	r3, #13
    5b8e:	9300      	str	r3, [sp, #0]
    5b90:	2204      	movs	r2, #4
    5b92:	2301      	movs	r3, #1
    5b94:	4641      	mov	r1, r8
    5b96:	a893      	add	r0, sp, #588	; 0x24c
    5b98:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_UPTIME_UPTIME_offset, GRID_CLASS_UPTIME_UPTIME_length, grid_sys_state.uptime);
    5b9a:	6833      	ldr	r3, [r6, #0]
    5b9c:	9300      	str	r3, [sp, #0]
    5b9e:	2205      	movs	r2, #5
    5ba0:	2308      	movs	r3, #8
    5ba2:	4641      	mov	r1, r8
    5ba4:	a893      	add	r0, sp, #588	; 0x24c
    5ba6:	47b8      	blx	r7
					uint32_t milliseconds = grid_sys_state.uptime/RTC1MS%1000;
    5ba8:	6833      	ldr	r3, [r6, #0]
					uint32_t seconds =		grid_sys_state.uptime/RTC1MS/1000%60;
    5baa:	6833      	ldr	r3, [r6, #0]
					uint32_t minutes =		grid_sys_state.uptime/RTC1MS/1000/60%60;
    5bac:	6833      	ldr	r3, [r6, #0]
					uint32_t hours =		grid_sys_state.uptime/RTC1MS/1000/60/60%60;
    5bae:	6833      	ldr	r3, [r6, #0]
    5bb0:	e7b6      	b.n	5b20 <grid_port_process_outbound_ui+0x460>
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    5bb2:	2e12      	cmp	r6, #18
    5bb4:	d137      	bne.n	5c26 <grid_port_process_outbound_ui+0x566>
    5bb6:	2f0f      	cmp	r7, #15
    5bb8:	f47f adfd 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5bbc:	9b02      	ldr	r3, [sp, #8]
    5bbe:	ea5b 0303 	orrs.w	r3, fp, r3
    5bc2:	f43f adf8 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					grid_msg_init(&response);
    5bc6:	4b54      	ldr	r3, [pc, #336]	; (5d18 <grid_port_process_outbound_ui+0x658>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5bc8:	4f5b      	ldr	r7, [pc, #364]	; (5d38 <grid_port_process_outbound_ui+0x678>)
					grid_msg_init(&response);
    5bca:	a893      	add	r0, sp, #588	; 0x24c
    5bcc:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5bce:	227f      	movs	r2, #127	; 0x7f
    5bd0:	4611      	mov	r1, r2
    5bd2:	2300      	movs	r3, #0
    5bd4:	a893      	add	r0, sp, #588	; 0x24c
    5bd6:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    5bd8:	2700      	movs	r7, #0
    5bda:	4b4d      	ldr	r3, [pc, #308]	; (5d10 <grid_port_process_outbound_ui+0x650>)
    5bdc:	970e      	str	r7, [sp, #56]	; 0x38
    5bde:	222e      	movs	r2, #46	; 0x2e
    5be0:	4639      	mov	r1, r7
    5be2:	a80f      	add	r0, sp, #60	; 0x3c
    5be4:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_RESETCAUSE_frame);
    5be6:	2303      	movs	r3, #3
    5be8:	e9cd 6300 	strd	r6, r3, [sp]
    5bec:	4a55      	ldr	r2, [pc, #340]	; (5d44 <grid_port_process_outbound_ui+0x684>)
    5bee:	4e4c      	ldr	r6, [pc, #304]	; (5d20 <grid_port_process_outbound_ui+0x660>)
    5bf0:	2131      	movs	r1, #49	; 0x31
    5bf2:	2302      	movs	r3, #2
    5bf4:	a80e      	add	r0, sp, #56	; 0x38
    5bf6:	47b0      	blx	r6
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5bf8:	4b4a      	ldr	r3, [pc, #296]	; (5d24 <grid_port_process_outbound_ui+0x664>)
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5bfa:	4e4b      	ldr	r6, [pc, #300]	; (5d28 <grid_port_process_outbound_ui+0x668>)
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5bfc:	a80e      	add	r0, sp, #56	; 0x38
    5bfe:	4798      	blx	r3
    5c00:	4b4a      	ldr	r3, [pc, #296]	; (5d2c <grid_port_process_outbound_ui+0x66c>)
    5c02:	4602      	mov	r2, r0
    5c04:	a90e      	add	r1, sp, #56	; 0x38
    5c06:	a893      	add	r0, sp, #588	; 0x24c
    5c08:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5c0a:	230d      	movs	r3, #13
    5c0c:	9300      	str	r3, [sp, #0]
    5c0e:	2204      	movs	r2, #4
    5c10:	2301      	movs	r3, #1
    5c12:	4639      	mov	r1, r7
    5c14:	a893      	add	r0, sp, #588	; 0x24c
    5c16:	47b0      	blx	r6
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_RESETCAUSE_CAUSE_offset, GRID_CLASS_RESETCAUSE_CAUSE_length,grid_sys_state.reset_cause);
    5c18:	4b49      	ldr	r3, [pc, #292]	; (5d40 <grid_port_process_outbound_ui+0x680>)
    5c1a:	791b      	ldrb	r3, [r3, #4]
    5c1c:	9300      	str	r3, [sp, #0]
    5c1e:	2205      	movs	r2, #5
    5c20:	2302      	movs	r3, #2
                    grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    5c22:	4639      	mov	r1, r7
    5c24:	e26e      	b.n	6104 <grid_port_process_outbound_ui+0xa44>
				else if(msg_class == GRID_CLASS_RESET_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me)){
    5c26:	2e13      	cmp	r6, #19
    5c28:	d113      	bne.n	5c52 <grid_port_process_outbound_ui+0x592>
    5c2a:	2f0e      	cmp	r7, #14
    5c2c:	f47f adc3 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5c30:	f1bb 0f00 	cmp.w	fp, #0
    5c34:	f43f adbf 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    5c38:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5c3c:	4942      	ldr	r1, [pc, #264]	; (5d48 <grid_port_process_outbound_ui+0x688>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5c3e:	4b43      	ldr	r3, [pc, #268]	; (5d4c <grid_port_process_outbound_ui+0x68c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5c40:	68ca      	ldr	r2, [r1, #12]
    5c42:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5c46:	4313      	orrs	r3, r2
    5c48:	60cb      	str	r3, [r1, #12]
    5c4a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    5c4e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    5c50:	e7fd      	b.n	5c4e <grid_port_process_outbound_ui+0x58e>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5c52:	2e61      	cmp	r6, #97	; 0x61
    5c54:	d10c      	bne.n	5c70 <grid_port_process_outbound_ui+0x5b0>
    5c56:	2f0e      	cmp	r7, #14
    5c58:	f47f adad 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5c5c:	9b02      	ldr	r3, [sp, #8]
    5c5e:	ea5b 0303 	orrs.w	r3, fp, r3
    5c62:	f43f ada8 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    5c66:	493a      	ldr	r1, [pc, #232]	; (5d50 <grid_port_process_outbound_ui+0x690>)
    5c68:	4835      	ldr	r0, [pc, #212]	; (5d40 <grid_port_process_outbound_ui+0x680>)
    5c6a:	4b3a      	ldr	r3, [pc, #232]	; (5d54 <grid_port_process_outbound_ui+0x694>)
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    5c6c:	4798      	blx	r3
    5c6e:	e5a2      	b.n	57b6 <grid_port_process_outbound_ui+0xf6>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5c70:	2e60      	cmp	r6, #96	; 0x60
    5c72:	d117      	bne.n	5ca4 <grid_port_process_outbound_ui+0x5e4>
    5c74:	2f0e      	cmp	r7, #14
    5c76:	f47f ad9e 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5c7a:	9b02      	ldr	r3, [sp, #8]
    5c7c:	ea5b 0303 	orrs.w	r3, fp, r3
    5c80:	f43f ad99 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    5c84:	4932      	ldr	r1, [pc, #200]	; (5d50 <grid_port_process_outbound_ui+0x690>)
    5c86:	482e      	ldr	r0, [pc, #184]	; (5d40 <grid_port_process_outbound_ui+0x680>)
    5c88:	4b33      	ldr	r3, [pc, #204]	; (5d58 <grid_port_process_outbound_ui+0x698>)
                    grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 1000);
    5c8a:	4e34      	ldr	r6, [pc, #208]	; (5d5c <grid_port_process_outbound_ui+0x69c>)
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    5c8c:	4798      	blx	r3
                    grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 1000);
    5c8e:	2700      	movs	r7, #0
    5c90:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    5c94:	e9cd 7300 	strd	r7, r3, [sp]
    5c98:	4829      	ldr	r0, [pc, #164]	; (5d40 <grid_port_process_outbound_ui+0x680>)
    5c9a:	463b      	mov	r3, r7
    5c9c:	22ff      	movs	r2, #255	; 0xff
    5c9e:	4639      	mov	r1, r7
    5ca0:	47b0      	blx	r6
    5ca2:	e588      	b.n	57b6 <grid_port_process_outbound_ui+0xf6>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5ca4:	2e62      	cmp	r6, #98	; 0x62
    5ca6:	d10b      	bne.n	5cc0 <grid_port_process_outbound_ui+0x600>
    5ca8:	2f0e      	cmp	r7, #14
    5caa:	f47f ad84 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5cae:	9b02      	ldr	r3, [sp, #8]
    5cb0:	ea5b 0303 	orrs.w	r3, fp, r3
    5cb4:	f43f ad7f 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    5cb8:	4925      	ldr	r1, [pc, #148]	; (5d50 <grid_port_process_outbound_ui+0x690>)
    5cba:	4b29      	ldr	r3, [pc, #164]	; (5d60 <grid_port_process_outbound_ui+0x6a0>)
    5cbc:	4650      	mov	r0, sl
    5cbe:	e7e4      	b.n	5c8a <grid_port_process_outbound_ui+0x5ca>
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5cc0:	2e63      	cmp	r6, #99	; 0x63
    5cc2:	d112      	bne.n	5cea <grid_port_process_outbound_ui+0x62a>
    5cc4:	2f0e      	cmp	r7, #14
    5cc6:	f47f ad76 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5cca:	9b02      	ldr	r3, [sp, #8]
    5ccc:	ea5b 0303 	orrs.w	r3, fp, r3
    5cd0:	f43f ad71 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_GLOBALRECALL_BANKNUMBER_offset], GRID_CLASS_GLOBALRECALL_BANKNUMBER_length	, &error_flag);
    5cd4:	f108 0005 	add.w	r0, r8, #5
    5cd8:	2102      	movs	r1, #2
    5cda:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5cde:	4448      	add	r0, r9
    5ce0:	47a8      	blx	r5
					grid_sys_recall_configuration(&grid_sys_state, banknumber);
    5ce2:	4b20      	ldr	r3, [pc, #128]	; (5d64 <grid_port_process_outbound_ui+0x6a4>)
    5ce4:	b2c1      	uxtb	r1, r0
    5ce6:	4816      	ldr	r0, [pc, #88]	; (5d40 <grid_port_process_outbound_ui+0x680>)
    5ce8:	e590      	b.n	580c <grid_port_process_outbound_ui+0x14c>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5cea:	2e71      	cmp	r6, #113	; 0x71
    5cec:	d13e      	bne.n	5d6c <grid_port_process_outbound_ui+0x6ac>
    5cee:	2f0e      	cmp	r7, #14
    5cf0:	f47f ad61 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5cf4:	9b02      	ldr	r3, [sp, #8]
    5cf6:	ea5b 0303 	orrs.w	r3, fp, r3
    5cfa:	f43f ad5c 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    5cfe:	4914      	ldr	r1, [pc, #80]	; (5d50 <grid_port_process_outbound_ui+0x690>)
    5d00:	4b19      	ldr	r3, [pc, #100]	; (5d68 <grid_port_process_outbound_ui+0x6a8>)
    5d02:	4650      	mov	r0, sl
    5d04:	e7b2      	b.n	5c6c <grid_port_process_outbound_ui+0x5ac>
    5d06:	bf00      	nop
    5d08:	200147c4 	.word	0x200147c4
    5d0c:	00006d21 	.word	0x00006d21
    5d10:	00012ab5 	.word	0x00012ab5
    5d14:	000098dd 	.word	0x000098dd
    5d18:	000085c5 	.word	0x000085c5
    5d1c:	00015068 	.word	0x00015068
    5d20:	00013049 	.word	0x00013049
    5d24:	000135c1 	.word	0x000135c1
    5d28:	000085a9 	.word	0x000085a9
    5d2c:	00008535 	.word	0x00008535
    5d30:	000086f1 	.word	0x000086f1
    5d34:	000087c5 	.word	0x000087c5
    5d38:	000085f9 	.word	0x000085f9
    5d3c:	00015092 	.word	0x00015092
    5d40:	20006f94 	.word	0x20006f94
    5d44:	000150a4 	.word	0x000150a4
    5d48:	e000ed00 	.word	0xe000ed00
    5d4c:	05fa0004 	.word	0x05fa0004
    5d50:	200079a8 	.word	0x200079a8
    5d54:	00009101 	.word	0x00009101
    5d58:	00008dad 	.word	0x00008dad
    5d5c:	0000982f 	.word	0x0000982f
    5d60:	000091f9 	.word	0x000091f9
    5d64:	00008fa5 	.word	0x00008fa5
    5d68:	00009b11 	.word	0x00009b11
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5d6c:	2e70      	cmp	r6, #112	; 0x70
    5d6e:	d10b      	bne.n	5d88 <grid_port_process_outbound_ui+0x6c8>
    5d70:	2f0e      	cmp	r7, #14
    5d72:	f47f ad20 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5d76:	9b02      	ldr	r3, [sp, #8]
    5d78:	ea5b 0303 	orrs.w	r3, fp, r3
    5d7c:	f43f ad1b 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    5d80:	49b4      	ldr	r1, [pc, #720]	; (6054 <grid_port_process_outbound_ui+0x994>)
    5d82:	4bb5      	ldr	r3, [pc, #724]	; (6058 <grid_port_process_outbound_ui+0x998>)
    5d84:	4650      	mov	r0, sl
    5d86:	e771      	b.n	5c6c <grid_port_process_outbound_ui+0x5ac>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    5d88:	2e72      	cmp	r6, #114	; 0x72
    5d8a:	d10b      	bne.n	5da4 <grid_port_process_outbound_ui+0x6e4>
    5d8c:	2f0e      	cmp	r7, #14
    5d8e:	f47f ad12 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5d92:	9b02      	ldr	r3, [sp, #8]
    5d94:	ea5b 0303 	orrs.w	r3, fp, r3
    5d98:	f43f ad0d 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    5d9c:	49ad      	ldr	r1, [pc, #692]	; (6054 <grid_port_process_outbound_ui+0x994>)
    5d9e:	4baf      	ldr	r3, [pc, #700]	; (605c <grid_port_process_outbound_ui+0x99c>)
    5da0:	4650      	mov	r0, sl
    5da2:	e763      	b.n	5c6c <grid_port_process_outbound_ui+0x5ac>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    5da4:	2e80      	cmp	r6, #128	; 0x80
    5da6:	f040 81b0 	bne.w	610a <grid_port_process_outbound_ui+0xa4a>
    5daa:	2f0f      	cmp	r7, #15
    5dac:	d122      	bne.n	5df4 <grid_port_process_outbound_ui+0x734>
    5dae:	9b02      	ldr	r3, [sp, #8]
    5db0:	ea5b 0303 	orrs.w	r3, fp, r3
    5db4:	f43f acff 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    5db8:	f108 0005 	add.w	r0, r8, #5
    5dbc:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5dc0:	2102      	movs	r1, #2
    5dc2:	4448      	add	r0, r9
    5dc4:	47a8      	blx	r5
    5dc6:	4606      	mov	r6, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    5dc8:	f108 0007 	add.w	r0, r8, #7
    5dcc:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5dd0:	2102      	movs	r1, #2
    5dd2:	4448      	add	r0, r9
    5dd4:	47a8      	blx	r5
    5dd6:	4607      	mov	r7, r0
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    5dd8:	f108 0009 	add.w	r0, r8, #9
    5ddc:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5de0:	2102      	movs	r1, #2
    5de2:	4448      	add	r0, r9
    5de4:	47a8      	blx	r5
					grid_ui_recall_event_configuration(&grid_ui_state, banknumber, elementnumber, eventtype);
    5de6:	b2f1      	uxtb	r1, r6
    5de8:	b2c3      	uxtb	r3, r0
    5dea:	4e9d      	ldr	r6, [pc, #628]	; (6060 <grid_port_process_outbound_ui+0x9a0>)
    5dec:	b2fa      	uxtb	r2, r7
    5dee:	4650      	mov	r0, sl
    5df0:	47b0      	blx	r6
    5df2:	e4e0      	b.n	57b6 <grid_port_process_outbound_ui+0xf6>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    5df4:	2f0e      	cmp	r7, #14
    5df6:	f47f acde 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    5dfa:	f1bb 0f00 	cmp.w	fp, #0
    5dfe:	f040 80e0 	bne.w	5fc2 <grid_port_process_outbound_ui+0x902>
    5e02:	2c00      	cmp	r4, #0
    5e04:	f000 8150 	beq.w	60a8 <grid_port_process_outbound_ui+0x9e8>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    5e08:	ab2f      	add	r3, sp, #188	; 0xbc
    5e0a:	f108 0005 	add.w	r0, r8, #5
    5e0e:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5e12:	2102      	movs	r1, #2
    5e14:	4418      	add	r0, r3
    5e16:	47a8      	blx	r5
    5e18:	b2c3      	uxtb	r3, r0
    5e1a:	9305      	str	r3, [sp, #20]
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    5e1c:	f108 0007 	add.w	r0, r8, #7
    5e20:	ab2f      	add	r3, sp, #188	; 0xbc
    5e22:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5e26:	2102      	movs	r1, #2
    5e28:	4418      	add	r0, r3
    5e2a:	47a8      	blx	r5
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    5e2c:	ab2f      	add	r3, sp, #188	; 0xbc
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    5e2e:	9007      	str	r0, [sp, #28]
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    5e30:	f108 0009 	add.w	r0, r8, #9
    5e34:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    5e38:	2102      	movs	r1, #2
    5e3a:	4418      	add	r0, r3
    5e3c:	47a8      	blx	r5
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    5e3e:	2700      	movs	r7, #0
    5e40:	4b88      	ldr	r3, [pc, #544]	; (6064 <grid_port_process_outbound_ui+0x9a4>)
    5e42:	970e      	str	r7, [sp, #56]	; 0x38
    5e44:	227e      	movs	r2, #126	; 0x7e
    5e46:	4639      	mov	r1, r7
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    5e48:	fa5f f980 	uxtb.w	r9, r0
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    5e4c:	a80f      	add	r0, sp, #60	; 0x3c
    5e4e:	4798      	blx	r3
					uint32_t actionstring_length = current_stop-current_start-GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset;
    5e50:	f89d 300c 	ldrb.w	r3, [sp, #12]
    5e54:	f108 000b 	add.w	r0, r8, #11
    5e58:	eba3 0308 	sub.w	r3, r3, r8
    5e5c:	aa2f      	add	r2, sp, #188	; 0xbc
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    5e5e:	ae0e      	add	r6, sp, #56	; 0x38
					uint32_t actionstring_length = current_stop-current_start-GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset;
    5e60:	3b0b      	subs	r3, #11
					for(uint32_t j = 0; j<actionstring_length; j++){
    5e62:	eb02 0800 	add.w	r8, r2, r0
    5e66:	4639      	mov	r1, r7
    5e68:	4299      	cmp	r1, r3
    5e6a:	f0c0 80ed 	bcc.w	6048 <grid_port_process_outbound_ui+0x988>
					grid_ui_event_register_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype, actionstring, actionstring_length);
    5e6e:	9905      	ldr	r1, [sp, #20]
    5e70:	f8da 2004 	ldr.w	r2, [sl, #4]
    5e74:	f89d 801c 	ldrb.w	r8, [sp, #28]
    5e78:	4f7b      	ldr	r7, [pc, #492]	; (6068 <grid_port_process_outbound_ui+0x9a8>)
    5e7a:	0109      	lsls	r1, r1, #4
    5e7c:	9104      	str	r1, [sp, #16]
    5e7e:	9905      	ldr	r1, [sp, #20]
    5e80:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    5e84:	2664      	movs	r6, #100	; 0x64
    5e86:	68d0      	ldr	r0, [r2, #12]
    5e88:	fb06 f608 	mul.w	r6, r6, r8
    5e8c:	aa0e      	add	r2, sp, #56	; 0x38
    5e8e:	4649      	mov	r1, r9
    5e90:	4430      	add	r0, r6
    5e92:	47b8      	blx	r7
					if (banknumber == grid_sys_state.bank_activebank_number){
    5e94:	4b75      	ldr	r3, [pc, #468]	; (606c <grid_port_process_outbound_ui+0x9ac>)
    5e96:	9a05      	ldr	r2, [sp, #20]
    5e98:	7bdb      	ldrb	r3, [r3, #15]
    5e9a:	4293      	cmp	r3, r2
    5e9c:	d105      	bne.n	5eaa <grid_port_process_outbound_ui+0x7ea>
						grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    5e9e:	9905      	ldr	r1, [sp, #20]
    5ea0:	4f73      	ldr	r7, [pc, #460]	; (6070 <grid_port_process_outbound_ui+0x9b0>)
    5ea2:	464b      	mov	r3, r9
    5ea4:	4642      	mov	r2, r8
    5ea6:	4650      	mov	r0, sl
    5ea8:	47b8      	blx	r7
					uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    5eaa:	f8da 3004 	ldr.w	r3, [sl, #4]
    5eae:	9a04      	ldr	r2, [sp, #16]
    5eb0:	4413      	add	r3, r2
    5eb2:	4649      	mov	r1, r9
    5eb4:	68d8      	ldr	r0, [r3, #12]
    5eb6:	4b6f      	ldr	r3, [pc, #444]	; (6074 <grid_port_process_outbound_ui+0x9b4>)
    5eb8:	4430      	add	r0, r6
    5eba:	4798      	blx	r3
					if (event_index != 255){
    5ebc:	28ff      	cmp	r0, #255	; 0xff
    5ebe:	d03d      	beq.n	5f3c <grid_port_process_outbound_ui+0x87c>
						if (position_is_local){
    5ec0:	b304      	cbz	r4, 5f04 <grid_port_process_outbound_ui+0x844>
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_flashempty_flag=0;
    5ec2:	f8da 2004 	ldr.w	r2, [sl, #4]
    5ec6:	9904      	ldr	r1, [sp, #16]
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 0;
    5ec8:	9f04      	ldr	r7, [sp, #16]
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_flashempty_flag=0;
    5eca:	440a      	add	r2, r1
    5ecc:	23bc      	movs	r3, #188	; 0xbc
    5ece:	68d2      	ldr	r2, [r2, #12]
    5ed0:	4432      	add	r2, r6
    5ed2:	fb10 f303 	smulbb	r3, r0, r3
    5ed6:	6e12      	ldr	r2, [r2, #96]	; 0x60
    5ed8:	441a      	add	r2, r3
    5eda:	2100      	movs	r1, #0
    5edc:	f882 10b8 	strb.w	r1, [r2, #184]	; 0xb8
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 0;
    5ee0:	f8da 2004 	ldr.w	r2, [sl, #4]
    5ee4:	443a      	add	r2, r7
    5ee6:	68d2      	ldr	r2, [r2, #12]
    5ee8:	4432      	add	r2, r6
    5eea:	6e12      	ldr	r2, [r2, #96]	; 0x60
    5eec:	441a      	add	r2, r3
    5eee:	f882 10b6 	strb.w	r1, [r2, #182]	; 0xb6
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    5ef2:	f8da 2004 	ldr.w	r2, [sl, #4]
    5ef6:	443a      	add	r2, r7
    5ef8:	68d2      	ldr	r2, [r2, #12]
    5efa:	4432      	add	r2, r6
    5efc:	6e12      	ldr	r2, [r2, #96]	; 0x60
    5efe:	4413      	add	r3, r2
    5f00:	f883 10b7 	strb.w	r1, [r3, #183]	; 0xb7
						if (position_is_me){
    5f04:	f1bb 0f00 	cmp.w	fp, #0
    5f08:	d018      	beq.n	5f3c <grid_port_process_outbound_ui+0x87c>
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    5f0a:	22bc      	movs	r2, #188	; 0xbc
    5f0c:	fb10 f002 	smulbb	r0, r0, r2
    5f10:	f8da 3004 	ldr.w	r3, [sl, #4]
    5f14:	9a04      	ldr	r2, [sp, #16]
    5f16:	4413      	add	r3, r2
    5f18:	2201      	movs	r2, #1
    5f1a:	68db      	ldr	r3, [r3, #12]
    5f1c:	4433      	add	r3, r6
    5f1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    5f20:	4403      	add	r3, r0
    5f22:	f883 20b6 	strb.w	r2, [r3, #182]	; 0xb6
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    5f26:	f8da 3004 	ldr.w	r3, [sl, #4]
    5f2a:	9a04      	ldr	r2, [sp, #16]
    5f2c:	441a      	add	r2, r3
    5f2e:	68d3      	ldr	r3, [r2, #12]
    5f30:	441e      	add	r6, r3
    5f32:	6e33      	ldr	r3, [r6, #96]	; 0x60
    5f34:	4418      	add	r0, r3
    5f36:	2300      	movs	r3, #0
    5f38:	f880 30b7 	strb.w	r3, [r0, #183]	; 0xb7
					grid_msg_init(&response);
    5f3c:	4b4e      	ldr	r3, [pc, #312]	; (6078 <grid_port_process_outbound_ui+0x9b8>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5f3e:	4e4f      	ldr	r6, [pc, #316]	; (607c <grid_port_process_outbound_ui+0x9bc>)
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    5f40:	4f4f      	ldr	r7, [pc, #316]	; (6080 <grid_port_process_outbound_ui+0x9c0>)
					grid_msg_init(&response);
    5f42:	a893      	add	r0, sp, #588	; 0x24c
    5f44:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5f46:	227f      	movs	r2, #127	; 0x7f
    5f48:	4611      	mov	r1, r2
    5f4a:	2300      	movs	r3, #0
    5f4c:	a893      	add	r0, sp, #588	; 0x24c
    5f4e:	47b0      	blx	r6
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    5f50:	2303      	movs	r3, #3
					uint8_t response_payload[10] = {0};
    5f52:	2600      	movs	r6, #0
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    5f54:	494b      	ldr	r1, [pc, #300]	; (6084 <grid_port_process_outbound_ui+0x9c4>)
    5f56:	9300      	str	r3, [sp, #0]
    5f58:	2202      	movs	r2, #2
    5f5a:	2380      	movs	r3, #128	; 0x80
    5f5c:	a80a      	add	r0, sp, #40	; 0x28
					uint8_t response_payload[10] = {0};
    5f5e:	e9cd 660a 	strd	r6, r6, [sp, #40]	; 0x28
    5f62:	f8ad 6030 	strh.w	r6, [sp, #48]	; 0x30
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    5f66:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5f68:	4b47      	ldr	r3, [pc, #284]	; (6088 <grid_port_process_outbound_ui+0x9c8>)
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    5f6a:	4f48      	ldr	r7, [pc, #288]	; (608c <grid_port_process_outbound_ui+0x9cc>)
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5f6c:	a80a      	add	r0, sp, #40	; 0x28
    5f6e:	4798      	blx	r3
    5f70:	4b47      	ldr	r3, [pc, #284]	; (6090 <grid_port_process_outbound_ui+0x9d0>)
    5f72:	4602      	mov	r2, r0
    5f74:	a90a      	add	r1, sp, #40	; 0x28
    5f76:	a893      	add	r0, sp, #588	; 0x24c
    5f78:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    5f7a:	9b05      	ldr	r3, [sp, #20]
    5f7c:	9300      	str	r3, [sp, #0]
    5f7e:	2205      	movs	r2, #5
    5f80:	2302      	movs	r3, #2
    5f82:	4631      	mov	r1, r6
    5f84:	a893      	add	r0, sp, #588	; 0x24c
    5f86:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, elementnumber);
    5f88:	2302      	movs	r3, #2
    5f8a:	2207      	movs	r2, #7
    5f8c:	4631      	mov	r1, r6
    5f8e:	a893      	add	r0, sp, #588	; 0x24c
    5f90:	f8cd 8000 	str.w	r8, [sp]
    5f94:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eventtype);
    5f96:	2302      	movs	r3, #2
    5f98:	2209      	movs	r2, #9
    5f9a:	4631      	mov	r1, r6
    5f9c:	a893      	add	r0, sp, #588	; 0x24c
    5f9e:	f8cd 9000 	str.w	r9, [sp]
    5fa2:	47b8      	blx	r7
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    5fa4:	230a      	movs	r3, #10
    5fa6:	9300      	str	r3, [sp, #0]
    5fa8:	2204      	movs	r2, #4
    5faa:	2301      	movs	r3, #1
    5fac:	4631      	mov	r1, r6
    5fae:	a893      	add	r0, sp, #588	; 0x24c
    5fb0:	47b8      	blx	r7
                        grid_msg_packet_close(&response);
    5fb2:	4b38      	ldr	r3, [pc, #224]	; (6094 <grid_port_process_outbound_ui+0x9d4>)
    5fb4:	a893      	add	r0, sp, #588	; 0x24c
    5fb6:	4798      	blx	r3
                        grid_msg_packet_send_everywhere(&response);
    5fb8:	4b37      	ldr	r3, [pc, #220]	; (6098 <grid_port_process_outbound_ui+0x9d8>)
    5fba:	a893      	add	r0, sp, #588	; 0x24c
    5fbc:	4798      	blx	r3
    5fbe:	f7ff bbfa 	b.w	57b6 <grid_port_process_outbound_ui+0xf6>
                    if (!position_is_local){
    5fc2:	2c00      	cmp	r4, #0
    5fc4:	f47f af20 	bne.w	5e08 <grid_port_process_outbound_ui+0x748>
                        grid_keyboard_state.isenabled = 0;             
    5fc8:	4e34      	ldr	r6, [pc, #208]	; (609c <grid_port_process_outbound_ui+0x9dc>)
                        grid_msg_init(&response);
    5fca:	4b2b      	ldr	r3, [pc, #172]	; (6078 <grid_port_process_outbound_ui+0x9b8>)
                        grid_keyboard_state.isenabled = 0;             
    5fcc:	f886 4045 	strb.w	r4, [r6, #69]	; 0x45
                        grid_msg_init(&response);
    5fd0:	a893      	add	r0, sp, #588	; 0x24c
    5fd2:	4798      	blx	r3
                        grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    5fd4:	227f      	movs	r2, #127	; 0x7f
    5fd6:	4623      	mov	r3, r4
    5fd8:	4611      	mov	r1, r2
    5fda:	a893      	add	r0, sp, #588	; 0x24c
    5fdc:	4f27      	ldr	r7, [pc, #156]	; (607c <grid_port_process_outbound_ui+0x9bc>)
    5fde:	47b8      	blx	r7
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    5fe0:	2303      	movs	r3, #3
    5fe2:	492f      	ldr	r1, [pc, #188]	; (60a0 <grid_port_process_outbound_ui+0x9e0>)
    5fe4:	9300      	str	r3, [sp, #0]
    5fe6:	2202      	movs	r2, #2
    5fe8:	4f25      	ldr	r7, [pc, #148]	; (6080 <grid_port_process_outbound_ui+0x9c0>)
                        uint8_t response_payload[10] = {0};
    5fea:	f8ad 4040 	strh.w	r4, [sp, #64]	; 0x40
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    5fee:	2392      	movs	r3, #146	; 0x92
    5ff0:	a80e      	add	r0, sp, #56	; 0x38
                        uint8_t response_payload[10] = {0};
    5ff2:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    5ff6:	47b8      	blx	r7
                        grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5ff8:	4b23      	ldr	r3, [pc, #140]	; (6088 <grid_port_process_outbound_ui+0x9c8>)
    5ffa:	a80e      	add	r0, sp, #56	; 0x38
    5ffc:	4798      	blx	r3
    5ffe:	a90e      	add	r1, sp, #56	; 0x38
    6000:	4602      	mov	r2, r0
    6002:	4b23      	ldr	r3, [pc, #140]	; (6090 <grid_port_process_outbound_ui+0x9d0>)
    6004:	a893      	add	r0, sp, #588	; 0x24c
    6006:	4798      	blx	r3
                        grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, grid_keyboard_state.isenabled);
    6008:	f896 3045 	ldrb.w	r3, [r6, #69]	; 0x45
    600c:	9300      	str	r3, [sp, #0]
    600e:	4e1f      	ldr	r6, [pc, #124]	; (608c <grid_port_process_outbound_ui+0x9cc>)
    6010:	4621      	mov	r1, r4
    6012:	a893      	add	r0, sp, #588	; 0x24c
    6014:	2302      	movs	r3, #2
    6016:	2205      	movs	r2, #5
    6018:	47b0      	blx	r6
                        grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    601a:	230d      	movs	r3, #13
    601c:	4621      	mov	r1, r4
    601e:	2204      	movs	r2, #4
    6020:	9300      	str	r3, [sp, #0]
    6022:	a893      	add	r0, sp, #588	; 0x24c
    6024:	2301      	movs	r3, #1
    6026:	47b0      	blx	r6
                        grid_msg_packet_close(&response);
    6028:	4b1a      	ldr	r3, [pc, #104]	; (6094 <grid_port_process_outbound_ui+0x9d4>)
                        grid_sys_alert_set_alert(&grid_sys_state, 100, 100, 100, 0, 250);
    602a:	4e1e      	ldr	r6, [pc, #120]	; (60a4 <grid_port_process_outbound_ui+0x9e4>)
                        grid_msg_packet_close(&response);
    602c:	a893      	add	r0, sp, #588	; 0x24c
    602e:	4798      	blx	r3
                        grid_msg_packet_send_everywhere(&response);
    6030:	4b19      	ldr	r3, [pc, #100]	; (6098 <grid_port_process_outbound_ui+0x9d8>)
    6032:	a893      	add	r0, sp, #588	; 0x24c
    6034:	4798      	blx	r3
                        grid_sys_alert_set_alert(&grid_sys_state, 100, 100, 100, 0, 250);
    6036:	23fa      	movs	r3, #250	; 0xfa
    6038:	e9cd 4300 	strd	r4, r3, [sp]
    603c:	2364      	movs	r3, #100	; 0x64
    603e:	480b      	ldr	r0, [pc, #44]	; (606c <grid_port_process_outbound_ui+0x9ac>)
    6040:	461a      	mov	r2, r3
    6042:	4619      	mov	r1, r3
    6044:	47b0      	blx	r6
    6046:	e6df      	b.n	5e08 <grid_port_process_outbound_ui+0x748>
						actionstring[j] = message[current_start+GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset + j];
    6048:	f818 2b01 	ldrb.w	r2, [r8], #1
    604c:	558a      	strb	r2, [r1, r6]
					for(uint32_t j = 0; j<actionstring_length; j++){
    604e:	3101      	adds	r1, #1
    6050:	e70a      	b.n	5e68 <grid_port_process_outbound_ui+0x7a8>
    6052:	bf00      	nop
    6054:	200079a8 	.word	0x200079a8
    6058:	00009b01 	.word	0x00009b01
    605c:	00009b21 	.word	0x00009b21
    6060:	00009b31 	.word	0x00009b31
    6064:	00012ab5 	.word	0x00012ab5
    6068:	00009f51 	.word	0x00009f51
    606c:	20006f94 	.word	0x20006f94
    6070:	0000a1ad 	.word	0x0000a1ad
    6074:	0000a161 	.word	0x0000a161
    6078:	000085c5 	.word	0x000085c5
    607c:	000085f9 	.word	0x000085f9
    6080:	00013111 	.word	0x00013111
    6084:	000150b0 	.word	0x000150b0
    6088:	000135c1 	.word	0x000135c1
    608c:	000085a9 	.word	0x000085a9
    6090:	00008535 	.word	0x00008535
    6094:	000086f1 	.word	0x000086f1
    6098:	000087c5 	.word	0x000087c5
    609c:	200081f0 	.word	0x200081f0
    60a0:	000150a4 	.word	0x000150a4
    60a4:	0000982f 	.word	0x0000982f
                        grid_keyboard_state.isenabled = 0;             
    60a8:	4e8b      	ldr	r6, [pc, #556]	; (62d8 <grid_port_process_outbound_ui+0xc18>)
                        grid_msg_init(&response);
    60aa:	4b8c      	ldr	r3, [pc, #560]	; (62dc <grid_port_process_outbound_ui+0xc1c>)
                        grid_keyboard_state.isenabled = 0;             
    60ac:	f886 4045 	strb.w	r4, [r6, #69]	; 0x45
                        grid_msg_init(&response);
    60b0:	a893      	add	r0, sp, #588	; 0x24c
    60b2:	4798      	blx	r3
                        grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    60b4:	227f      	movs	r2, #127	; 0x7f
    60b6:	4611      	mov	r1, r2
    60b8:	4f89      	ldr	r7, [pc, #548]	; (62e0 <grid_port_process_outbound_ui+0xc20>)
    60ba:	4623      	mov	r3, r4
    60bc:	a893      	add	r0, sp, #588	; 0x24c
    60be:	47b8      	blx	r7
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    60c0:	2303      	movs	r3, #3
    60c2:	4988      	ldr	r1, [pc, #544]	; (62e4 <grid_port_process_outbound_ui+0xc24>)
    60c4:	9300      	str	r3, [sp, #0]
    60c6:	2202      	movs	r2, #2
    60c8:	2392      	movs	r3, #146	; 0x92
    60ca:	4f87      	ldr	r7, [pc, #540]	; (62e8 <grid_port_process_outbound_ui+0xc28>)
                        uint8_t response_payload[10] = {0};
    60cc:	f8ad 4040 	strh.w	r4, [sp, #64]	; 0x40
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    60d0:	a80e      	add	r0, sp, #56	; 0x38
                        uint8_t response_payload[10] = {0};
    60d2:	e9cd 440e 	strd	r4, r4, [sp, #56]	; 0x38
                        sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    60d6:	47b8      	blx	r7
                        grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    60d8:	4b84      	ldr	r3, [pc, #528]	; (62ec <grid_port_process_outbound_ui+0xc2c>)
    60da:	a80e      	add	r0, sp, #56	; 0x38
    60dc:	4798      	blx	r3
    60de:	4b84      	ldr	r3, [pc, #528]	; (62f0 <grid_port_process_outbound_ui+0xc30>)
    60e0:	4602      	mov	r2, r0
    60e2:	a90e      	add	r1, sp, #56	; 0x38
    60e4:	a893      	add	r0, sp, #588	; 0x24c
    60e6:	4798      	blx	r3
                        grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, grid_keyboard_state.isenabled);
    60e8:	f896 3045 	ldrb.w	r3, [r6, #69]	; 0x45
    60ec:	9300      	str	r3, [sp, #0]
    60ee:	2205      	movs	r2, #5
    60f0:	2302      	movs	r3, #2
    60f2:	4621      	mov	r1, r4
    60f4:	4e7f      	ldr	r6, [pc, #508]	; (62f4 <grid_port_process_outbound_ui+0xc34>)
    60f6:	a893      	add	r0, sp, #588	; 0x24c
    60f8:	47b0      	blx	r6
                        grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    60fa:	230d      	movs	r3, #13
    60fc:	9300      	str	r3, [sp, #0]
    60fe:	2204      	movs	r2, #4
    6100:	2301      	movs	r3, #1
    6102:	4621      	mov	r1, r4
    6104:	a893      	add	r0, sp, #588	; 0x24c
    6106:	47b0      	blx	r6
    6108:	e753      	b.n	5fb2 <grid_port_process_outbound_ui+0x8f2>
                else if (msg_class == GRID_CLASS_HIDKEYSTATUS_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    610a:	2e92      	cmp	r6, #146	; 0x92
    610c:	d13e      	bne.n	618c <grid_port_process_outbound_ui+0xacc>
    610e:	2f0e      	cmp	r7, #14
    6110:	f47f ab51 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    6114:	9b02      	ldr	r3, [sp, #8]
    6116:	ea5b 0303 	orrs.w	r3, fp, r3
    611a:	f43f ab4c 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
                    uint8_t isenabled =	grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset]		, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length	, &error_flag);
    611e:	f108 0005 	add.w	r0, r8, #5
    6122:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    6126:	2102      	movs	r1, #2
    6128:	4448      	add	r0, r9
    612a:	47a8      	blx	r5
                    grid_keyboard_state.isenabled = isenabled;
    612c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 62d8 <grid_port_process_outbound_ui+0xc18>
                    grid_msg_init(&response);
    6130:	4b6a      	ldr	r3, [pc, #424]	; (62dc <grid_port_process_outbound_ui+0xc1c>)
                    uint8_t isenabled =	grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset]		, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length	, &error_flag);
    6132:	f888 0045 	strb.w	r0, [r8, #69]	; 0x45
                    grid_msg_init(&response);
    6136:	a893      	add	r0, sp, #588	; 0x24c
    6138:	4798      	blx	r3
                    grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    613a:	227f      	movs	r2, #127	; 0x7f
    613c:	4611      	mov	r1, r2
    613e:	4f68      	ldr	r7, [pc, #416]	; (62e0 <grid_port_process_outbound_ui+0xc20>)
    6140:	2300      	movs	r3, #0
    6142:	a893      	add	r0, sp, #588	; 0x24c
    6144:	47b8      	blx	r7
                    sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    6146:	2303      	movs	r3, #3
    6148:	4966      	ldr	r1, [pc, #408]	; (62e4 <grid_port_process_outbound_ui+0xc24>)
    614a:	9300      	str	r3, [sp, #0]
                    uint8_t response_payload[10] = {0};
    614c:	2700      	movs	r7, #0
                    sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    614e:	4633      	mov	r3, r6
    6150:	2202      	movs	r2, #2
    6152:	4e65      	ldr	r6, [pc, #404]	; (62e8 <grid_port_process_outbound_ui+0xc28>)
                    uint8_t response_payload[10] = {0};
    6154:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
                    sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    6158:	a80e      	add	r0, sp, #56	; 0x38
                    uint8_t response_payload[10] = {0};
    615a:	e9cd 770e 	strd	r7, r7, [sp, #56]	; 0x38
                    sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    615e:	47b0      	blx	r6
                    grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    6160:	4b62      	ldr	r3, [pc, #392]	; (62ec <grid_port_process_outbound_ui+0xc2c>)
                    grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, grid_keyboard_state.isenabled);
    6162:	4e64      	ldr	r6, [pc, #400]	; (62f4 <grid_port_process_outbound_ui+0xc34>)
                    grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    6164:	a80e      	add	r0, sp, #56	; 0x38
    6166:	4798      	blx	r3
    6168:	4b61      	ldr	r3, [pc, #388]	; (62f0 <grid_port_process_outbound_ui+0xc30>)
    616a:	4602      	mov	r2, r0
    616c:	a90e      	add	r1, sp, #56	; 0x38
    616e:	a893      	add	r0, sp, #588	; 0x24c
    6170:	4798      	blx	r3
                    grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, grid_keyboard_state.isenabled);
    6172:	f898 3045 	ldrb.w	r3, [r8, #69]	; 0x45
    6176:	9300      	str	r3, [sp, #0]
    6178:	2205      	movs	r2, #5
    617a:	2302      	movs	r3, #2
    617c:	4639      	mov	r1, r7
    617e:	a893      	add	r0, sp, #588	; 0x24c
    6180:	47b0      	blx	r6
                    grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    6182:	230a      	movs	r3, #10
    6184:	9300      	str	r3, [sp, #0]
    6186:	2204      	movs	r2, #4
    6188:	2301      	movs	r3, #1
    618a:	e54a      	b.n	5c22 <grid_port_process_outbound_ui+0x562>
				else if (msg_class == GRID_CLASS_CONFIGDEFAULT_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    618c:	2e81      	cmp	r6, #129	; 0x81
    618e:	f47f ab12 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    6192:	2f0e      	cmp	r7, #14
    6194:	f47f ab0f 	bne.w	57b6 <grid_port_process_outbound_ui+0xf6>
    6198:	ea5b 0304 	orrs.w	r3, fp, r4
    619c:	f43f ab0b 	beq.w	57b6 <grid_port_process_outbound_ui+0xf6>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGDEFAULT_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    61a0:	f108 0005 	add.w	r0, r8, #5
    61a4:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    61a8:	2102      	movs	r1, #2
    61aa:	4448      	add	r0, r9
    61ac:	47a8      	blx	r5
    61ae:	b2c7      	uxtb	r7, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGDEFAULT_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    61b0:	f108 0007 	add.w	r0, r8, #7
    61b4:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    61b8:	2102      	movs	r1, #2
    61ba:	4448      	add	r0, r9
    61bc:	47a8      	blx	r5
    61be:	4606      	mov	r6, r0
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGDEFAULT_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    61c0:	f108 0009 	add.w	r0, r8, #9
    61c4:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    61c8:	2102      	movs	r1, #2
    61ca:	4448      	add	r0, r9
    61cc:	47a8      	blx	r5
					grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    61ce:	f8da 3004 	ldr.w	r3, [sl, #4]
    61d2:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    61d6:	b2f2      	uxtb	r2, r6
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGDEFAULT_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    61d8:	fa5f f880 	uxtb.w	r8, r0
					grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    61dc:	f04f 0964 	mov.w	r9, #100	; 0x64
    61e0:	68d8      	ldr	r0, [r3, #12]
    61e2:	4b45      	ldr	r3, [pc, #276]	; (62f8 <grid_port_process_outbound_ui+0xc38>)
    61e4:	9204      	str	r2, [sp, #16]
    61e6:	fb09 f902 	mul.w	r9, r9, r2
    61ea:	4641      	mov	r1, r8
    61ec:	4448      	add	r0, r9
    61ee:	4798      	blx	r3
					if (banknumber == grid_sys_state.bank_activebank_number){
    61f0:	4b42      	ldr	r3, [pc, #264]	; (62fc <grid_port_process_outbound_ui+0xc3c>)
    61f2:	7bdb      	ldrb	r3, [r3, #15]
    61f4:	42bb      	cmp	r3, r7
    61f6:	d105      	bne.n	6204 <grid_port_process_outbound_ui+0xb44>
						grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    61f8:	9a04      	ldr	r2, [sp, #16]
    61fa:	4e41      	ldr	r6, [pc, #260]	; (6300 <grid_port_process_outbound_ui+0xc40>)
    61fc:	4643      	mov	r3, r8
    61fe:	4639      	mov	r1, r7
    6200:	4650      	mov	r0, sl
    6202:	47b0      	blx	r6
					uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    6204:	f8da 3004 	ldr.w	r3, [sl, #4]
    6208:	013a      	lsls	r2, r7, #4
    620a:	4413      	add	r3, r2
    620c:	4641      	mov	r1, r8
    620e:	68d8      	ldr	r0, [r3, #12]
    6210:	4b3c      	ldr	r3, [pc, #240]	; (6304 <grid_port_process_outbound_ui+0xc44>)
    6212:	4448      	add	r0, r9
    6214:	4798      	blx	r3
					if (event_index != 255){
    6216:	28ff      	cmp	r0, #255	; 0xff
    6218:	d018      	beq.n	624c <grid_port_process_outbound_ui+0xb8c>
						grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    621a:	f8da 3004 	ldr.w	r3, [sl, #4]
    621e:	22bc      	movs	r2, #188	; 0xbc
    6220:	fb10 f002 	smulbb	r0, r0, r2
    6224:	013a      	lsls	r2, r7, #4
    6226:	4413      	add	r3, r2
    6228:	2201      	movs	r2, #1
    622a:	68db      	ldr	r3, [r3, #12]
    622c:	444b      	add	r3, r9
						grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 1;
    622e:	0139      	lsls	r1, r7, #4
						grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    6230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    6232:	4403      	add	r3, r0
    6234:	f883 20b6 	strb.w	r2, [r3, #182]	; 0xb6
						grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 1;
    6238:	f8da 3004 	ldr.w	r3, [sl, #4]
    623c:	440b      	add	r3, r1
    623e:	68db      	ldr	r3, [r3, #12]
    6240:	4499      	add	r9, r3
    6242:	f8d9 3060 	ldr.w	r3, [r9, #96]	; 0x60
    6246:	4418      	add	r0, r3
    6248:	f880 20b7 	strb.w	r2, [r0, #183]	; 0xb7
					grid_msg_init(&response);
    624c:	4b23      	ldr	r3, [pc, #140]	; (62dc <grid_port_process_outbound_ui+0xc1c>)
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    624e:	f8df 9090 	ldr.w	r9, [pc, #144]	; 62e0 <grid_port_process_outbound_ui+0xc20>
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    6252:	4e25      	ldr	r6, [pc, #148]	; (62e8 <grid_port_process_outbound_ui+0xc28>)
					grid_msg_init(&response);
    6254:	a893      	add	r0, sp, #588	; 0x24c
    6256:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    6258:	227f      	movs	r2, #127	; 0x7f
    625a:	4611      	mov	r1, r2
    625c:	2300      	movs	r3, #0
    625e:	a893      	add	r0, sp, #588	; 0x24c
    6260:	47c8      	blx	r9
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    6262:	2303      	movs	r3, #3
					uint8_t response_payload[10] = {0};
    6264:	f04f 0900 	mov.w	r9, #0
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    6268:	4927      	ldr	r1, [pc, #156]	; (6308 <grid_port_process_outbound_ui+0xc48>)
    626a:	9300      	str	r3, [sp, #0]
    626c:	2202      	movs	r2, #2
    626e:	2380      	movs	r3, #128	; 0x80
    6270:	a80e      	add	r0, sp, #56	; 0x38
					uint8_t response_payload[10] = {0};
    6272:	e9cd 990e 	strd	r9, r9, [sp, #56]	; 0x38
    6276:	f8ad 9040 	strh.w	r9, [sp, #64]	; 0x40
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    627a:	47b0      	blx	r6
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    627c:	4b1b      	ldr	r3, [pc, #108]	; (62ec <grid_port_process_outbound_ui+0xc2c>)
    627e:	a80e      	add	r0, sp, #56	; 0x38
    6280:	4798      	blx	r3
    6282:	4b1b      	ldr	r3, [pc, #108]	; (62f0 <grid_port_process_outbound_ui+0xc30>)
    6284:	4602      	mov	r2, r0
    6286:	a90e      	add	r1, sp, #56	; 0x38
    6288:	a893      	add	r0, sp, #588	; 0x24c
    628a:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    628c:	9700      	str	r7, [sp, #0]
    628e:	2302      	movs	r3, #2
    6290:	4f18      	ldr	r7, [pc, #96]	; (62f4 <grid_port_process_outbound_ui+0xc34>)
    6292:	2205      	movs	r2, #5
    6294:	4649      	mov	r1, r9
    6296:	a893      	add	r0, sp, #588	; 0x24c
    6298:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, elementnumber);
    629a:	9b04      	ldr	r3, [sp, #16]
    629c:	9300      	str	r3, [sp, #0]
    629e:	2207      	movs	r2, #7
    62a0:	2302      	movs	r3, #2
    62a2:	4649      	mov	r1, r9
    62a4:	a893      	add	r0, sp, #588	; 0x24c
    62a6:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eventtype);
    62a8:	f8cd 8000 	str.w	r8, [sp]
    62ac:	2302      	movs	r3, #2
    62ae:	2209      	movs	r2, #9
    62b0:	4649      	mov	r1, r9
    62b2:	a893      	add	r0, sp, #588	; 0x24c
    62b4:	47b8      	blx	r7
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    62b6:	230a      	movs	r3, #10
    62b8:	2204      	movs	r2, #4
    62ba:	4649      	mov	r1, r9
    62bc:	9300      	str	r3, [sp, #0]
    62be:	a893      	add	r0, sp, #588	; 0x24c
    62c0:	2301      	movs	r3, #1
    62c2:	47b8      	blx	r7
					grid_msg_packet_close(&response);
    62c4:	4b11      	ldr	r3, [pc, #68]	; (630c <grid_port_process_outbound_ui+0xc4c>)
    62c6:	a893      	add	r0, sp, #588	; 0x24c
    62c8:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    62ca:	4b11      	ldr	r3, [pc, #68]	; (6310 <grid_port_process_outbound_ui+0xc50>)
    62cc:	a893      	add	r0, sp, #588	; 0x24c
    62ce:	4798      	blx	r3
				current_start = 0;
    62d0:	46c8      	mov	r8, r9
    62d2:	f7ff ba4c 	b.w	576e <grid_port_process_outbound_ui+0xae>
    62d6:	bf00      	nop
    62d8:	200081f0 	.word	0x200081f0
    62dc:	000085c5 	.word	0x000085c5
    62e0:	000085f9 	.word	0x000085f9
    62e4:	000150a4 	.word	0x000150a4
    62e8:	00013111 	.word	0x00013111
    62ec:	000135c1 	.word	0x000135c1
    62f0:	00008535 	.word	0x00008535
    62f4:	000085a9 	.word	0x000085a9
    62f8:	00009fbd 	.word	0x00009fbd
    62fc:	20006f94 	.word	0x20006f94
    6300:	0000a1ad 	.word	0x0000a1ad
    6304:	0000a161 	.word	0x0000a161
    6308:	000150b0 	.word	0x000150b0
    630c:	000086f1 	.word	0x000086f1
    6310:	000087c5 	.word	0x000087c5

00006314 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    6314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    6318:	8987      	ldrh	r7, [r0, #12]
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    631a:	4605      	mov	r5, r0
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    631c:	bb1f      	cbnz	r7, 6366 <grid_port_process_outbound_usart+0x52>
		
		uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    631e:	f500 561c 	add.w	r6, r0, #9984	; 0x2700
    6322:	363c      	adds	r6, #60	; 0x3c
    6324:	4b11      	ldr	r3, [pc, #68]	; (636c <grid_port_process_outbound_usart+0x58>)
    6326:	4630      	mov	r0, r6
    6328:	4798      	blx	r3
		
		if (!packet_size){
    632a:	4604      	mov	r4, r0
    632c:	b1a0      	cbz	r0, 6358 <grid_port_process_outbound_usart+0x44>
			// NO PACKET IN RX BUFFER
			return 0;
		}else{
			
			// Let's transfer the packet to local memory
			grid_buffer_read_init(&por->tx_buffer);
    632e:	4b10      	ldr	r3, [pc, #64]	; (6370 <grid_port_process_outbound_usart+0x5c>)
			
			por->tx_double_buffer_status = packet_size;
			
			for (uint16_t i = 0; i<packet_size; i++){
				
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    6330:	f8df a048 	ldr.w	sl, [pc, #72]	; 637c <grid_port_process_outbound_usart+0x68>
			grid_buffer_read_init(&por->tx_buffer);
    6334:	4630      	mov	r0, r6
    6336:	f105 082c 	add.w	r8, r5, #44	; 0x2c
    633a:	4798      	blx	r3
			por->tx_double_buffer_status = packet_size;
    633c:	46c1      	mov	r9, r8
    633e:	81ac      	strh	r4, [r5, #12]
			for (uint16_t i = 0; i<packet_size; i++){
    6340:	b2bb      	uxth	r3, r7
    6342:	429c      	cmp	r4, r3
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    6344:	4630      	mov	r0, r6
			for (uint16_t i = 0; i<packet_size; i++){
    6346:	d809      	bhi.n	635c <grid_port_process_outbound_usart+0x48>
				por->tx_double_buffer[i] = character;
				
			}
		
			// Let's acknowledge the transaction
			grid_buffer_read_acknowledge(&por->tx_buffer);
    6348:	4b0a      	ldr	r3, [pc, #40]	; (6374 <grid_port_process_outbound_usart+0x60>)
    634a:	4798      	blx	r3
			
			// Let's send the packet through USART
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    634c:	89aa      	ldrh	r2, [r5, #12]
    634e:	6868      	ldr	r0, [r5, #4]
    6350:	4b09      	ldr	r3, [pc, #36]	; (6378 <grid_port_process_outbound_usart+0x64>)
    6352:	4649      	mov	r1, r9
    6354:	4798      	blx	r3
			
			return 1;
    6356:	2001      	movs	r0, #1
		}
		
	}
	
	return 0;
}
    6358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    635c:	47d0      	blx	sl
				por->tx_double_buffer[i] = character;
    635e:	3701      	adds	r7, #1
    6360:	f808 0b01 	strb.w	r0, [r8], #1
			for (uint16_t i = 0; i<packet_size; i++){
    6364:	e7ec      	b.n	6340 <grid_port_process_outbound_usart+0x2c>
	return 0;
    6366:	2000      	movs	r0, #0
    6368:	e7f6      	b.n	6358 <grid_port_process_outbound_usart+0x44>
    636a:	bf00      	nop
    636c:	00004f05 	.word	0x00004f05
    6370:	00004f5b 	.word	0x00004f5b
    6374:	00004fed 	.word	0x00004fed
    6378:	0000b169 	.word	0x0000b169
    637c:	00004fc3 	.word	0x00004fc3

00006380 <grid_d51_init>:
	
}



void grid_d51_init(){
    6380:	b570      	push	{r4, r5, r6, lr}
	
	uint32_t hwid = grid_sys_get_hwcfg();
    6382:	4b09      	ldr	r3, [pc, #36]	; (63a8 <grid_d51_init+0x28>)
	
	#ifdef NDEBUG		
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "USER ROW CHECK!");
	grid_d51_verify_user_row();
	#else
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "NO USER ROW CHECK!");
    6384:	4d09      	ldr	r5, [pc, #36]	; (63ac <grid_d51_init+0x2c>)
	printf("{\"type\":\"HWCFG\", \"data\": \"%d\"}\r\n", hwid);
    6386:	4c0a      	ldr	r4, [pc, #40]	; (63b0 <grid_d51_init+0x30>)
	uint32_t hwid = grid_sys_get_hwcfg();
    6388:	4798      	blx	r3
    638a:	4601      	mov	r1, r0
	printf("{\"type\":\"HWCFG\", \"data\": \"%d\"}\r\n", hwid);
    638c:	4809      	ldr	r0, [pc, #36]	; (63b4 <grid_d51_init+0x34>)
    638e:	47a0      	blx	r4
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "NO USER ROW CHECK!");
    6390:	4909      	ldr	r1, [pc, #36]	; (63b8 <grid_d51_init+0x38>)
    6392:	4628      	mov	r0, r5
    6394:	47a0      	blx	r4
	{
	}
	
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Unit Test");
    6396:	4909      	ldr	r1, [pc, #36]	; (63bc <grid_d51_init+0x3c>)
    6398:	4628      	mov	r0, r5
    639a:	47a0      	blx	r4
	while (1)
	{
	}
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Hardware Test");
    639c:	4628      	mov	r0, r5
    639e:	4623      	mov	r3, r4
    63a0:	4907      	ldr	r1, [pc, #28]	; (63c0 <grid_d51_init+0x40>)
	#endif
		
}
    63a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Hardware Test");
    63a6:	4718      	bx	r3
    63a8:	00009909 	.word	0x00009909
    63ac:	00014f7b 	.word	0x00014f7b
    63b0:	00012cf9 	.word	0x00012cf9
    63b4:	000150c0 	.word	0x000150c0
    63b8:	000150e1 	.word	0x000150e1
    63bc:	000150f4 	.word	0x000150f4
    63c0:	00015101 	.word	0x00015101

000063c4 <grid_expr_clear_input>:
}


grid_expr_clear_input(struct grid_expr_model* expr){

    expr->input_string_length = 0;
    63c4:	2300      	movs	r3, #0
    63c6:	f880 30fe 	strb.w	r3, [r0, #254]	; 0xfe

    for (uint32_t i=0; i<GRID_EXPR_INPUT_STRING_MAXLENGTH; i++){
    63ca:	1d02      	adds	r2, r0, #4
    63cc:	30fe      	adds	r0, #254	; 0xfe

        expr->input_string[i] = 0;
    63ce:	f802 3b01 	strb.w	r3, [r2], #1
    for (uint32_t i=0; i<GRID_EXPR_INPUT_STRING_MAXLENGTH; i++){
    63d2:	4282      	cmp	r2, r0
    63d4:	d1fb      	bne.n	63ce <grid_expr_clear_input+0xa>

    }

}
    63d6:	4770      	bx	lr

000063d8 <grid_expr_clear_output>:

grid_expr_clear_output(struct grid_expr_model* expr){


    expr->output_string_length = 0;
    63d8:	2300      	movs	r3, #0
    63da:	f880 31fa 	strb.w	r3, [r0, #506]	; 0x1fa

    for (uint32_t i=0; i<GRID_EXPR_OUTPUT_STRING_MAXLENGTH; i++){
    63de:	f100 02ff 	add.w	r2, r0, #255	; 0xff
    63e2:	f200 10f9 	addw	r0, r0, #505	; 0x1f9

        expr->output_string[i] = 0;
    63e6:	f802 3b01 	strb.w	r3, [r2], #1
    for (uint32_t i=0; i<GRID_EXPR_OUTPUT_STRING_MAXLENGTH; i++){
    63ea:	4282      	cmp	r2, r0
    63ec:	d1fb      	bne.n	63e6 <grid_expr_clear_output+0xe>

    }

}
    63ee:	4770      	bx	lr

000063f0 <grid_expr_init>:
void grid_expr_init(struct grid_expr_model* expr){
    63f0:	b510      	push	{r4, lr}
    expr->current_event = NULL;
    63f2:	2300      	movs	r3, #0
    63f4:	6003      	str	r3, [r0, #0]
    grid_expr_clear_input(expr);
    63f6:	4b04      	ldr	r3, [pc, #16]	; (6408 <grid_expr_init+0x18>)
void grid_expr_init(struct grid_expr_model* expr){
    63f8:	4601      	mov	r1, r0
    grid_expr_clear_input(expr);
    63fa:	4798      	blx	r3
}
    63fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    grid_expr_clear_output(expr);
    6400:	4b02      	ldr	r3, [pc, #8]	; (640c <grid_expr_init+0x1c>)
    6402:	4608      	mov	r0, r1
    6404:	4718      	bx	r3
    6406:	bf00      	nop
    6408:	000063c5 	.word	0x000063c5
    640c:	000063d9 	.word	0x000063d9

00006410 <grid_expr_set_current_event>:



grid_expr_set_current_event(struct grid_expr_model* expr, struct grid_ui_event* eve){

    expr->current_event = eve;
    6410:	6001      	str	r1, [r0, #0]
}
    6412:	4770      	bx	lr

00006414 <get>:
}


char get(char** e)
{
    char ret = **e;
    6414:	6802      	ldr	r2, [r0, #0]
{
    6416:	4603      	mov	r3, r0
    char ret = **e;
    6418:	f812 0b01 	ldrb.w	r0, [r2], #1
    ++*e;
    641c:	601a      	str	r2, [r3, #0]
    return ret;
}
    641e:	4770      	bx	lr

00006420 <number>:

int number(char** e)
{
    6420:	b530      	push	{r4, r5, lr}
    char ret = **e;
    6422:	6801      	ldr	r1, [r0, #0]
    6424:	f811 3b01 	ldrb.w	r3, [r1], #1
    ++*e;
    6428:	6001      	str	r1, [r0, #0]
{
    642a:	4602      	mov	r2, r0
    int result = get(e) - '0';
    while (peek(e) >= '0' && peek(e) <= '9') // HEX para
    {
        result = 10*result + get(e) - '0'; // HEX para
    642c:	250a      	movs	r5, #10
    int result = get(e) - '0';
    642e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    return **e;
    6432:	6811      	ldr	r1, [r2, #0]
    6434:	780b      	ldrb	r3, [r1, #0]
    while (peek(e) >= '0' && peek(e) <= '9') // HEX para
    6436:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
    643a:	2c09      	cmp	r4, #9
    643c:	d900      	bls.n	6440 <number+0x20>
    }
    return result;
}
    643e:	bd30      	pop	{r4, r5, pc}
    ++*e;
    6440:	3101      	adds	r1, #1
        result = 10*result + get(e) - '0'; // HEX para
    6442:	fb05 3300 	mla	r3, r5, r0, r3
    ++*e;
    6446:	6011      	str	r1, [r2, #0]
        result = 10*result + get(e) - '0'; // HEX para
    6448:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
    644c:	e7f1      	b.n	6432 <number+0x12>
	...

00006450 <expr_level_0>:
            result -= expr_level_2(e);
    return result;
}

int expr_level_0(char ** e) // equality
{
    6450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    int result = expr_level_1(e);
    6452:	4e2a      	ldr	r6, [pc, #168]	; (64fc <expr_level_0+0xac>)
        else if (peeked == '=' && peeked2 == '='){
            get(e); // burn the second character
            result = (result == expr_level_1(e));
        }
        else if (peeked == '!' && peeked2 == '='){
            get(e); // burn the second character
    6454:	4f2a      	ldr	r7, [pc, #168]	; (6500 <expr_level_0+0xb0>)
{
    6456:	4605      	mov	r5, r0
    int result = expr_level_1(e);
    6458:	47b0      	blx	r6
    645a:	4604      	mov	r4, r0
    return **e;
    645c:	682a      	ldr	r2, [r5, #0]
    645e:	7813      	ldrb	r3, [r2, #0]
    while (     (peek(e) == '>' && peek2(e) != '=') || 
    6460:	f003 01fd 	and.w	r1, r3, #253	; 0xfd
    6464:	293c      	cmp	r1, #60	; 0x3c
    6466:	d004      	beq.n	6472 <expr_level_0+0x22>
                (peek(e) == '<' && peek2(e) != '=') || 
    6468:	2b3d      	cmp	r3, #61	; 0x3d
    646a:	d143      	bne.n	64f4 <expr_level_0+0xa4>
                (peek(e) == '!' && peek2(e) == '=') ||
    646c:	7851      	ldrb	r1, [r2, #1]
    646e:	293d      	cmp	r1, #61	; 0x3d
    6470:	d142      	bne.n	64f8 <expr_level_0+0xa8>
    ++*e;
    6472:	1c51      	adds	r1, r2, #1
    6474:	6029      	str	r1, [r5, #0]
        if ((peeked == '>' && peeked2 != '=')){
    6476:	2b3e      	cmp	r3, #62	; 0x3e
    return **e;
    6478:	7852      	ldrb	r2, [r2, #1]
        if ((peeked == '>' && peeked2 != '=')){
    647a:	d108      	bne.n	648e <expr_level_0+0x3e>
    647c:	2a3d      	cmp	r2, #61	; 0x3d
            result = (result>expr_level_1(e));
    647e:	4628      	mov	r0, r5
        if ((peeked == '>' && peeked2 != '=')){
    6480:	d028      	beq.n	64d4 <expr_level_0+0x84>
            result = (result>expr_level_1(e));
    6482:	47b0      	blx	r6
    6484:	42a0      	cmp	r0, r4
    6486:	bfac      	ite	ge
    6488:	2400      	movge	r4, #0
    648a:	2401      	movlt	r4, #1
    648c:	e7e6      	b.n	645c <expr_level_0+0xc>
        else if (peeked == '<' && peeked2 != '='){
    648e:	2b3c      	cmp	r3, #60	; 0x3c
    6490:	d108      	bne.n	64a4 <expr_level_0+0x54>
    6492:	2a3d      	cmp	r2, #61	; 0x3d
            result = (result<expr_level_1(e));
    6494:	4628      	mov	r0, r5
        else if (peeked == '<' && peeked2 != '='){
    6496:	d025      	beq.n	64e4 <expr_level_0+0x94>
            result = (result<expr_level_1(e));
    6498:	47b0      	blx	r6
    649a:	42a0      	cmp	r0, r4
    649c:	bfd4      	ite	le
    649e:	2400      	movle	r4, #0
    64a0:	2401      	movgt	r4, #1
    64a2:	e7db      	b.n	645c <expr_level_0+0xc>
        else if (peeked == '=' && peeked2 == '='){
    64a4:	2b3d      	cmp	r3, #61	; 0x3d
    64a6:	d109      	bne.n	64bc <expr_level_0+0x6c>
    64a8:	2a3d      	cmp	r2, #61	; 0x3d
    64aa:	d1d7      	bne.n	645c <expr_level_0+0xc>
            get(e); // burn the second character
    64ac:	4628      	mov	r0, r5
    64ae:	47b8      	blx	r7
            result = (result == expr_level_1(e));
    64b0:	4628      	mov	r0, r5
    64b2:	47b0      	blx	r6
    64b4:	1b03      	subs	r3, r0, r4
    64b6:	425c      	negs	r4, r3
    64b8:	415c      	adcs	r4, r3
    64ba:	e7cf      	b.n	645c <expr_level_0+0xc>
        else if (peeked == '!' && peeked2 == '='){
    64bc:	2b21      	cmp	r3, #33	; 0x21
    64be:	d1cd      	bne.n	645c <expr_level_0+0xc>
    64c0:	2a3d      	cmp	r2, #61	; 0x3d
    64c2:	d1cb      	bne.n	645c <expr_level_0+0xc>
            get(e); // burn the second character
    64c4:	4628      	mov	r0, r5
    64c6:	47b8      	blx	r7
            result = (result != expr_level_1(e));
    64c8:	4628      	mov	r0, r5
    64ca:	47b0      	blx	r6
    64cc:	1b04      	subs	r4, r0, r4
    64ce:	bf18      	it	ne
    64d0:	2401      	movne	r4, #1
    64d2:	e7c3      	b.n	645c <expr_level_0+0xc>
        }
        else if (peeked == '>' && peeked2 == '='){
            get(e); // burn the second character
    64d4:	47b8      	blx	r7
            result = (result >= expr_level_1(e));
    64d6:	4628      	mov	r0, r5
    64d8:	47b0      	blx	r6
    64da:	42a0      	cmp	r0, r4
    64dc:	bfcc      	ite	gt
    64de:	2400      	movgt	r4, #0
    64e0:	2401      	movle	r4, #1
    64e2:	e7bb      	b.n	645c <expr_level_0+0xc>
        }
        else if (peeked == '<' && peeked2 == '='){
            get(e); // burn the second character
    64e4:	47b8      	blx	r7
            result = (result <= expr_level_1(e));
    64e6:	4628      	mov	r0, r5
    64e8:	47b0      	blx	r6
    64ea:	42a0      	cmp	r0, r4
    64ec:	bfb4      	ite	lt
    64ee:	2400      	movlt	r4, #0
    64f0:	2401      	movge	r4, #1
    64f2:	e7b3      	b.n	645c <expr_level_0+0xc>
                (peek(e) == '=' && peek2(e) == '=') ||
    64f4:	2b21      	cmp	r3, #33	; 0x21
    64f6:	d0b9      	beq.n	646c <expr_level_0+0x1c>
        }
    }
    return result;
}
    64f8:	4620      	mov	r0, r4
    64fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    64fc:	000065bd 	.word	0x000065bd
    6500:	00006415 	.word	0x00006415

00006504 <expr_level_3>:
        get(e);
    6504:	4913      	ldr	r1, [pc, #76]	; (6554 <expr_level_3+0x50>)
{
    6506:	b570      	push	{r4, r5, r6, lr}
    6508:	4604      	mov	r4, r0
    650a:	2501      	movs	r5, #1
    return **e;
    650c:	6823      	ldr	r3, [r4, #0]
    650e:	781b      	ldrb	r3, [r3, #0]
    if (peek(e) >= '0' && peek(e) <= '9') // HEX para
    6510:	2b2f      	cmp	r3, #47	; 0x2f
    6512:	d908      	bls.n	6526 <expr_level_3+0x22>
    6514:	2b39      	cmp	r3, #57	; 0x39
    6516:	d818      	bhi.n	654a <expr_level_3+0x46>
        return number(e);
    6518:	4b0f      	ldr	r3, [pc, #60]	; (6558 <expr_level_3+0x54>)
    651a:	4620      	mov	r0, r4
    651c:	4798      	blx	r3
    651e:	4601      	mov	r1, r0
}
    6520:	fb05 f001 	mul.w	r0, r5, r1
    6524:	bd70      	pop	{r4, r5, r6, pc}
    else if (peek(e) == '(')
    6526:	2b28      	cmp	r3, #40	; 0x28
    6528:	d109      	bne.n	653e <expr_level_3+0x3a>
        get(e); // '('
    652a:	4e0a      	ldr	r6, [pc, #40]	; (6554 <expr_level_3+0x50>)
    652c:	4620      	mov	r0, r4
    652e:	47b0      	blx	r6
        int result = expr_level_0(e);
    6530:	4b0a      	ldr	r3, [pc, #40]	; (655c <expr_level_3+0x58>)
    6532:	4620      	mov	r0, r4
    6534:	4798      	blx	r3
    6536:	4601      	mov	r1, r0
        get(e); // ')'
    6538:	4620      	mov	r0, r4
    653a:	47b0      	blx	r6
        return result;
    653c:	e7f0      	b.n	6520 <expr_level_3+0x1c>
    else if (peek(e) == '-')
    653e:	2b2d      	cmp	r3, #45	; 0x2d
    6540:	d103      	bne.n	654a <expr_level_3+0x46>
        get(e);
    6542:	4620      	mov	r0, r4
    6544:	4788      	blx	r1
        return -expr_level_3(e);
    6546:	426d      	negs	r5, r5
    6548:	e7e0      	b.n	650c <expr_level_3+0x8>
    printf("ERROR in expr_level_3()\n");
    654a:	4805      	ldr	r0, [pc, #20]	; (6560 <expr_level_3+0x5c>)
    654c:	4b05      	ldr	r3, [pc, #20]	; (6564 <expr_level_3+0x60>)
    654e:	4798      	blx	r3
    return 0; // error
    6550:	2100      	movs	r1, #0
    6552:	e7e5      	b.n	6520 <expr_level_3+0x1c>
    6554:	00006415 	.word	0x00006415
    6558:	00006421 	.word	0x00006421
    655c:	00006451 	.word	0x00006451
    6560:	00015189 	.word	0x00015189
    6564:	00012e09 	.word	0x00012e09

00006568 <expr_level_2>:
{
    6568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    int result = expr_level_3(e);
    656a:	4e13      	ldr	r6, [pc, #76]	; (65b8 <expr_level_2+0x50>)
{
    656c:	4605      	mov	r5, r0
    int result = expr_level_3(e);
    656e:	47b0      	blx	r6
    while (peek(e) == '*' || peek(e) == '/' || peek(e) == '%'){
    6570:	f240 4721 	movw	r7, #1057	; 0x421
    int result = expr_level_3(e);
    6574:	4604      	mov	r4, r0
    return **e;
    6576:	682a      	ldr	r2, [r5, #0]
    6578:	7811      	ldrb	r1, [r2, #0]
    while (peek(e) == '*' || peek(e) == '/' || peek(e) == '%'){
    657a:	f1a1 0325 	sub.w	r3, r1, #37	; 0x25
    657e:	b2db      	uxtb	r3, r3
    6580:	2b0a      	cmp	r3, #10
    6582:	d803      	bhi.n	658c <expr_level_2+0x24>
    6584:	fa27 f303 	lsr.w	r3, r7, r3
    6588:	07db      	lsls	r3, r3, #31
    658a:	d401      	bmi.n	6590 <expr_level_2+0x28>
}
    658c:	4620      	mov	r0, r4
    658e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ++*e;
    6590:	3201      	adds	r2, #1
        if (peeked == '*'){
    6592:	292a      	cmp	r1, #42	; 0x2a
    ++*e;
    6594:	602a      	str	r2, [r5, #0]
            result *= expr_level_3(e);
    6596:	4628      	mov	r0, r5
        if (peeked == '*'){
    6598:	d102      	bne.n	65a0 <expr_level_2+0x38>
            result *= expr_level_3(e);
    659a:	47b0      	blx	r6
    659c:	4344      	muls	r4, r0
    659e:	e7ea      	b.n	6576 <expr_level_2+0xe>
        else if (peeked == '%'){
    65a0:	2925      	cmp	r1, #37	; 0x25
    65a2:	d105      	bne.n	65b0 <expr_level_2+0x48>
            result %= expr_level_3(e);
    65a4:	47b0      	blx	r6
    65a6:	fb94 f3f0 	sdiv	r3, r4, r0
    65aa:	fb03 4410 	mls	r4, r3, r0, r4
    65ae:	e7e2      	b.n	6576 <expr_level_2+0xe>
            result /= expr_level_3(e);
    65b0:	47b0      	blx	r6
    65b2:	fb94 f4f0 	sdiv	r4, r4, r0
    65b6:	e7de      	b.n	6576 <expr_level_2+0xe>
    65b8:	00006505 	.word	0x00006505

000065bc <expr_level_1>:
{
    65bc:	b570      	push	{r4, r5, r6, lr}
    int result = expr_level_2(e);
    65be:	4e0b      	ldr	r6, [pc, #44]	; (65ec <expr_level_1+0x30>)
{
    65c0:	4605      	mov	r5, r0
    int result = expr_level_2(e);
    65c2:	47b0      	blx	r6
    65c4:	4604      	mov	r4, r0
    return **e;
    65c6:	682b      	ldr	r3, [r5, #0]
    65c8:	781a      	ldrb	r2, [r3, #0]
    while (peek(e) == '+' || peek(e) == '-')
    65ca:	2a2b      	cmp	r2, #43	; 0x2b
    65cc:	d003      	beq.n	65d6 <expr_level_1+0x1a>
    65ce:	2a2d      	cmp	r2, #45	; 0x2d
    65d0:	d001      	beq.n	65d6 <expr_level_1+0x1a>
}
    65d2:	4620      	mov	r0, r4
    65d4:	bd70      	pop	{r4, r5, r6, pc}
    ++*e;
    65d6:	3301      	adds	r3, #1
        if (get(e) == '+')
    65d8:	2a2b      	cmp	r2, #43	; 0x2b
    ++*e;
    65da:	602b      	str	r3, [r5, #0]
            result += expr_level_2(e);
    65dc:	4628      	mov	r0, r5
        if (get(e) == '+')
    65de:	d102      	bne.n	65e6 <expr_level_1+0x2a>
            result += expr_level_2(e);
    65e0:	47b0      	blx	r6
    65e2:	4404      	add	r4, r0
    65e4:	e7ef      	b.n	65c6 <expr_level_1+0xa>
            result -= expr_level_2(e);
    65e6:	47b0      	blx	r6
    65e8:	1a24      	subs	r4, r4, r0
    65ea:	e7ec      	b.n	65c6 <expr_level_1+0xa>
    65ec:	00006569 	.word	0x00006569

000065f0 <insertTo>:


    return expression_inner(&str);
}

void insertTo(char* start,int length,char* that){
    65f0:	b570      	push	{r4, r5, r6, lr}
    65f2:	b09a      	sub	sp, #104	; 0x68
    65f4:	4604      	mov	r4, r0
    
    char ending[100] = {0};
    65f6:	4b0b      	ldr	r3, [pc, #44]	; (6624 <insertTo+0x34>)
void insertTo(char* start,int length,char* that){
    65f8:	4615      	mov	r5, r2
    65fa:	460e      	mov	r6, r1
    char ending[100] = {0};
    65fc:	2260      	movs	r2, #96	; 0x60
    65fe:	2100      	movs	r1, #0
    6600:	a802      	add	r0, sp, #8
    6602:	9101      	str	r1, [sp, #4]
    6604:	4798      	blx	r3
    
    //printf("insertTo: Hova: %s Milyen hosszú helyre: %d Mit: %s\n", start, length, that);
    
    sprintf(ending,"%s",start+length);
    6606:	19a1      	adds	r1, r4, r6
    6608:	a801      	add	r0, sp, #4
    660a:	4e07      	ldr	r6, [pc, #28]	; (6628 <insertTo+0x38>)
    660c:	47b0      	blx	r6
    sprintf(start,"%s",that);
    660e:	4629      	mov	r1, r5
    6610:	4620      	mov	r0, r4
    6612:	47b0      	blx	r6
    sprintf(start+strlen(that),"%s",ending);
    6614:	4b05      	ldr	r3, [pc, #20]	; (662c <insertTo+0x3c>)
    6616:	4628      	mov	r0, r5
    6618:	4798      	blx	r3
    661a:	a901      	add	r1, sp, #4
    661c:	4420      	add	r0, r4
    661e:	47b0      	blx	r6
}
    6620:	b01a      	add	sp, #104	; 0x68
    6622:	bd70      	pop	{r4, r5, r6, pc}
    6624:	00012ab5 	.word	0x00012ab5
    6628:	000134fd 	.word	0x000134fd
    662c:	000135c1 	.word	0x000135c1

00006630 <brack_len>:
        // START: SUKU
    
    int nyitCount = 0;
    int zarCount = 0;
    
    for(int i=0; i<maxLen; i++){
    6630:	2300      	movs	r3, #0
int brack_len(char* funcDesc,int maxLen){ //pl.: almafa(6*(2+2))*45
    6632:	b530      	push	{r4, r5, lr}
    int nyitCount = 0;
    6634:	461a      	mov	r2, r3
    int zarCount = 0;
    6636:	461c      	mov	r4, r3
    for(int i=0; i<maxLen; i++){
    6638:	428b      	cmp	r3, r1
    663a:	da0c      	bge.n	6656 <brack_len+0x26>
        
        if (funcDesc[i] == '('){
    663c:	5cc5      	ldrb	r5, [r0, r3]
    663e:	2d28      	cmp	r5, #40	; 0x28
    6640:	f103 0301 	add.w	r3, r3, #1
    6644:	d101      	bne.n	664a <brack_len+0x1a>
            
            nyitCount++;
    6646:	3201      	adds	r2, #1
    6648:	e7f6      	b.n	6638 <brack_len+0x8>
        }
        else if (funcDesc[i] == ')'){
    664a:	2d29      	cmp	r5, #41	; 0x29
    664c:	d1f4      	bne.n	6638 <brack_len+0x8>
            zarCount++;
    664e:	3401      	adds	r4, #1
            
            if (zarCount == nyitCount){
    6650:	42a2      	cmp	r2, r4
    6652:	d1f1      	bne.n	6638 <brack_len+0x8>
                return i+1;
    6654:	4618      	mov	r0, r3
            }
        }
        
    }
}
    6656:	bd30      	pop	{r4, r5, pc}

00006658 <calcSubFnc>:



void calcSubFnc(char* startposition){
    6658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

    uint8_t debug_level = 0; 

    char* fName = startposition;
    char* fNameEnd = strstr(fName,"(");
    665c:	4b82      	ldr	r3, [pc, #520]	; (6868 <calcSubFnc+0x210>)
void calcSubFnc(char* startposition){
    665e:	b0ab      	sub	sp, #172	; 0xac
    char* fNameEnd = strstr(fName,"(");
    6660:	2128      	movs	r1, #40	; 0x28
void calcSubFnc(char* startposition){
    6662:	4680      	mov	r8, r0
    char* fNameEnd = strstr(fName,"(");
    6664:	4798      	blx	r3


    if (debug_level) printf("FNC name: ");
    if (debug_level) delay_ms(1);

    for(uint8_t i=0; i<fNameEnd-fName; i++){
    6666:	eba0 0208 	sub.w	r2, r0, r8
    char* fNameEnd = strstr(fName,"(");
    666a:	4681      	mov	r9, r0
    for(uint8_t i=0; i<fNameEnd-fName; i++){
    666c:	2300      	movs	r3, #0
    666e:	9200      	str	r2, [sp, #0]
    6670:	9900      	ldr	r1, [sp, #0]
    6672:	b2da      	uxtb	r2, r3
    6674:	428a      	cmp	r2, r1
    6676:	f103 0301 	add.w	r3, r3, #1
    667a:	dbf9      	blt.n	6670 <calcSubFnc+0x18>
    }

    if (debug_level) printf("\r\n");
    if (debug_level) delay_ms(1);
    
    int max_offset = brack_len(fNameEnd,strlen(fNameEnd)) -2;
    667c:	4b7b      	ldr	r3, [pc, #492]	; (686c <calcSubFnc+0x214>)
    
    if (debug_level) printf("calcSubFnc Maxoffset: %d  ## \r\n", max_offset);
    if (debug_level) delay_ms(5);;
    
    int param_expr_results[10] = {0};
    667e:	4f7c      	ldr	r7, [pc, #496]	; (6870 <calcSubFnc+0x218>)
    int max_offset = brack_len(fNameEnd,strlen(fNameEnd)) -2;
    6680:	4648      	mov	r0, r9
    6682:	4798      	blx	r3
    6684:	4b7b      	ldr	r3, [pc, #492]	; (6874 <calcSubFnc+0x21c>)
    6686:	4601      	mov	r1, r0
    6688:	4648      	mov	r0, r9
    668a:	4798      	blx	r3
    int param_expr_results[10] = {0};
    668c:	2228      	movs	r2, #40	; 0x28
    int max_offset = brack_len(fNameEnd,strlen(fNameEnd)) -2;
    668e:	1e86      	subs	r6, r0, #2
    int param_expr_results[10] = {0};
    6690:	2100      	movs	r1, #0
    6692:	a807      	add	r0, sp, #28
    6694:	47b8      	blx	r7
    char* comma = strstr(start, ",");
    int commaoffset = -1;
    
    
    
    for (int i=0; i<max_offset; i=i){
    6696:	2500      	movs	r5, #0
    int param_expr_results_count = 0;
    6698:	462c      	mov	r4, r5
    for (int i=0; i<max_offset; i=i){
    669a:	42b5      	cmp	r5, r6
    669c:	da2a      	bge.n	66f4 <calcSubFnc+0x9c>
    669e:	eb09 0a05 	add.w	sl, r9, r5
    66a2:	4652      	mov	r2, sl
    66a4:	46ab      	mov	fp, r5
        
        int commaoffset = -1;
        
        for(int j=i; j<max_offset; j++){
            
            if (start[j] == ','){
    66a6:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    66aa:	f8cd b004 	str.w	fp, [sp, #4]
    66ae:	292c      	cmp	r1, #44	; 0x2c
    66b0:	f10b 0b01 	add.w	fp, fp, #1
    66b4:	f000 80cc 	beq.w	6850 <calcSubFnc+0x1f8>
        for(int j=i; j<max_offset; j++){
    66b8:	455e      	cmp	r6, fp
    66ba:	dcf4      	bgt.n	66a6 <calcSubFnc+0x4e>
 
        if (commaoffset==-1){
            
           // printf("No more commas! \r\n");
            
            char param_expr[20] = {0};
    66bc:	f04f 0900 	mov.w	r9, #0
    66c0:	4649      	mov	r1, r9
    66c2:	2210      	movs	r2, #16
    66c4:	a812      	add	r0, sp, #72	; 0x48
    66c6:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
            
            for (int j=0; j<(max_offset-i); j++){
    66ca:	1b75      	subs	r5, r6, r5
            char param_expr[20] = {0};
    66cc:	47b8      	blx	r7
            for (int j=0; j<(max_offset-i); j++){
    66ce:	4649      	mov	r1, r9
    66d0:	ab11      	add	r3, sp, #68	; 0x44
    66d2:	e003      	b.n	66dc <calcSubFnc+0x84>
                param_expr[j] = start[i+j];
    66d4:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
    66d8:	545a      	strb	r2, [r3, r1]
            for (int j=0; j<(max_offset-i); j++){
    66da:	3101      	adds	r1, #1
    66dc:	428d      	cmp	r5, r1
    66de:	dcf9      	bgt.n	66d4 <calcSubFnc+0x7c>
            }
            
            if (debug_level) printf("Parameter: \"%s\", ", param_expr);
            if (debug_level) delay_ms(2);
            
            param_expr_results[param_expr_results_count] = expression(param_expr);
    66e0:	9304      	str	r3, [sp, #16]
    int result = expr_level_0(e);
    66e2:	a804      	add	r0, sp, #16
    66e4:	4b64      	ldr	r3, [pc, #400]	; (6878 <calcSubFnc+0x220>)
    66e6:	4798      	blx	r3
            param_expr_results[param_expr_results_count] = expression(param_expr);
    66e8:	ab2a      	add	r3, sp, #168	; 0xa8
    66ea:	eb03 0384 	add.w	r3, r3, r4, lsl #2
            
            
            if (debug_level) printf("Result: \"%d\" \r\n", param_expr_results[param_expr_results_count]);
            if (debug_level) delay_ms(2);
            
            param_expr_results_count++;
    66ee:	3401      	adds	r4, #1
            param_expr_results[param_expr_results_count] = expression(param_expr);
    66f0:	f843 0c8c 	str.w	r0, [r3, #-140]
    
    
    // START: CALC BUILTIN


    char justName[10] = {0};
    66f4:	2300      	movs	r3, #0
    66f6:	aa04      	add	r2, sp, #16
    66f8:	e9cd 3304 	strd	r3, r3, [sp, #16]
    66fc:	f8ad 3018 	strh.w	r3, [sp, #24]
    
    for (int i=0; i<9; i++){
    6700:	f108 0008 	add.w	r0, r8, #8
    6704:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
    6708:	4693      	mov	fp, r2
        
        if (fName[i] == '('){
    670a:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    670e:	2928      	cmp	r1, #40	; 0x28
    6710:	d127      	bne.n	6762 <calcSubFnc+0x10a>
        }
        
    }

    
    if(strcmp(justName,"abs")==0){
    6712:	495a      	ldr	r1, [pc, #360]	; (687c <calcSubFnc+0x224>)
    6714:	4d5a      	ldr	r5, [pc, #360]	; (6880 <calcSubFnc+0x228>)
    6716:	f8df a19c 	ldr.w	sl, [pc, #412]	; 68b4 <calcSubFnc+0x25c>
    671a:	4658      	mov	r0, fp
    671c:	47a8      	blx	r5
    671e:	f10d 0944 	add.w	r9, sp, #68	; 0x44
    6722:	b318      	cbz	r0, 676c <calcSubFnc+0x114>
        resultOfFnc = abs(param_expr_results[0]);
    }
    else if(strcmp(justName,"six")==0){
    6724:	4957      	ldr	r1, [pc, #348]	; (6884 <calcSubFnc+0x22c>)
    6726:	4658      	mov	r0, fp
    6728:	47a8      	blx	r5
    672a:	2800      	cmp	r0, #0
    672c:	f000 808e 	beq.w	684c <calcSubFnc+0x1f4>
        resultOfFnc = 666666;
    }
    else if(strcmp(justName,"add")==0){
    6730:	4955      	ldr	r1, [pc, #340]	; (6888 <calcSubFnc+0x230>)
    6732:	4658      	mov	r0, fp
    6734:	47a8      	blx	r5
    6736:	2800      	cmp	r0, #0
    6738:	d130      	bne.n	679c <calcSubFnc+0x144>
        resultOfFnc = param_expr_results[0] + param_expr_results[1];
    673a:	e9dd 5307 	ldrd	r5, r3, [sp, #28]
    673e:	441d      	add	r5, r3
    6740:	e018      	b.n	6774 <calcSubFnc+0x11c>
                param_expr[j] = start[i+j];
    6742:	f81a 0f01 	ldrb.w	r0, [sl, #1]!
    6746:	5488      	strb	r0, [r1, r2]
            for (int j=0; j<commaoffset-i; j++){
    6748:	3201      	adds	r2, #1
    674a:	4295      	cmp	r5, r2
    674c:	dcf9      	bgt.n	6742 <calcSubFnc+0xea>
    int result = expr_level_0(e);
    674e:	4b4a      	ldr	r3, [pc, #296]	; (6878 <calcSubFnc+0x220>)
    6750:	9104      	str	r1, [sp, #16]
    6752:	a804      	add	r0, sp, #16
    6754:	4798      	blx	r3
            param_expr_results[param_expr_results_count] = expression(param_expr);
    6756:	ab07      	add	r3, sp, #28
    6758:	465d      	mov	r5, fp
    675a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
            param_expr_results_count++;
    675e:	3401      	adds	r4, #1
    for (int i=0; i<max_offset; i=i){
    6760:	e79b      	b.n	669a <calcSubFnc+0x42>
    for (int i=0; i<9; i++){
    6762:	4283      	cmp	r3, r0
            justName[i] = fName[i];
    6764:	f802 1b01 	strb.w	r1, [r2], #1
    for (int i=0; i<9; i++){
    6768:	d1cf      	bne.n	670a <calcSubFnc+0xb2>
    676a:	e7d2      	b.n	6712 <calcSubFnc+0xba>
        resultOfFnc = abs(param_expr_results[0]);
    676c:	9d07      	ldr	r5, [sp, #28]
    676e:	2d00      	cmp	r5, #0
    6770:	bfb8      	it	lt
    6772:	426d      	neglt	r5, r5
    
    //printf("resultOfFnc: %d\n", resultOfFnc);
    

    
    char buff[100] = {0};
    6774:	2100      	movs	r1, #0
    6776:	2260      	movs	r2, #96	; 0x60
    6778:	a812      	add	r0, sp, #72	; 0x48
    677a:	9111      	str	r1, [sp, #68]	; 0x44
    677c:	47b8      	blx	r7
    
    sprintf(buff,"(%d)",resultOfFnc); //HEX para, sign para
    677e:	462a      	mov	r2, r5
    6780:	4942      	ldr	r1, [pc, #264]	; (688c <calcSubFnc+0x234>)
    6782:	4648      	mov	r0, r9
    6784:	47d0      	blx	sl
    
    // hova, milyen hosszan, mit
    insertTo(startposition,(fNameEnd-fName)+max_offset+2,buff);
    6786:	9b00      	ldr	r3, [sp, #0]
    6788:	4433      	add	r3, r6
    678a:	4619      	mov	r1, r3
    678c:	464a      	mov	r2, r9
    678e:	4b40      	ldr	r3, [pc, #256]	; (6890 <calcSubFnc+0x238>)
    6790:	3102      	adds	r1, #2
    6792:	4640      	mov	r0, r8
    6794:	4798      	blx	r3
    
        
    //printf(" @@ debug: %s @@\n", startposition);
}
    6796:	b02b      	add	sp, #172	; 0xac
    6798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    else if(strcmp(justName,"print")==0 || strcmp(justName,"p")==0 ){
    679c:	493d      	ldr	r1, [pc, #244]	; (6894 <calcSubFnc+0x23c>)
    679e:	4658      	mov	r0, fp
    67a0:	47a8      	blx	r5
    67a2:	b120      	cbz	r0, 67ae <calcSubFnc+0x156>
    67a4:	493c      	ldr	r1, [pc, #240]	; (6898 <calcSubFnc+0x240>)
    67a6:	4658      	mov	r0, fp
    67a8:	47a8      	blx	r5
    67aa:	2800      	cmp	r0, #0
    67ac:	d13e      	bne.n	682c <calcSubFnc+0x1d4>
        char fmt_str[] = "%02x";
    67ae:	4b3b      	ldr	r3, [pc, #236]	; (689c <calcSubFnc+0x244>)
        if (param_expr_results_count>1){
    67b0:	2c01      	cmp	r4, #1
        char fmt_str[] = "%02x";
    67b2:	6818      	ldr	r0, [r3, #0]
    67b4:	791b      	ldrb	r3, [r3, #4]
    67b6:	9002      	str	r0, [sp, #8]
    67b8:	f88d 300c 	strb.w	r3, [sp, #12]
        if (param_expr_results_count>1){
    67bc:	dd0a      	ble.n	67d4 <calcSubFnc+0x17c>
            if (param_expr_results[param_expr_results_count-1]<=8){
    67be:	ab2a      	add	r3, sp, #168	; 0xa8
    67c0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    67c4:	f853 3c90 	ldr.w	r3, [r3, #-144]
    67c8:	2b08      	cmp	r3, #8
                fmt_str[2] = param_expr_results[param_expr_results_count-1]+'0';
    67ca:	bfd4      	ite	le
    67cc:	3330      	addle	r3, #48	; 0x30
                fmt_str[2] = 8+'0';
    67ce:	2338      	movgt	r3, #56	; 0x38
    67d0:	f88d 300a 	strb.w	r3, [sp, #10]
        uint8_t temp_array[20] = {0};
    67d4:	2100      	movs	r1, #0
    67d6:	2210      	movs	r2, #16
    67d8:	a812      	add	r0, sp, #72	; 0x48
    67da:	9111      	str	r1, [sp, #68]	; 0x44
    67dc:	47b8      	blx	r7
        sprintf(temp_array, fmt_str, param_expr_results[0]);
    67de:	9d07      	ldr	r5, [sp, #28]
    67e0:	a902      	add	r1, sp, #8
    67e2:	462a      	mov	r2, r5
    67e4:	4648      	mov	r0, r9
    67e6:	47d0      	blx	sl
        if (param_expr_results_count>1){
    67e8:	2c01      	cmp	r4, #1
            expr->output_string[GRID_EXPR_OUTPUT_STRING_MAXLENGTH-expr->output_string_length-temp_array_length+i] = temp_array[i];
    67ea:	4a2d      	ldr	r2, [pc, #180]	; (68a0 <calcSubFnc+0x248>)
            temp_array_length = param_expr_results[param_expr_results_count-1];
    67ec:	bfc4      	itt	gt
    67ee:	ab2a      	addgt	r3, sp, #168	; 0xa8
    67f0:	eb03 0484 	addgt.w	r4, r3, r4, lsl #2
            expr->output_string[GRID_EXPR_OUTPUT_STRING_MAXLENGTH-expr->output_string_length-temp_array_length+i] = temp_array[i];
    67f4:	f892 31fa 	ldrb.w	r3, [r2, #506]	; 0x1fa
            temp_array_length = param_expr_results[param_expr_results_count-1];
    67f8:	bfc8      	it	gt
    67fa:	f814 1c90 	ldrbgt.w	r1, [r4, #-144]
            expr->output_string[GRID_EXPR_OUTPUT_STRING_MAXLENGTH-expr->output_string_length-temp_array_length+i] = temp_array[i];
    67fe:	b2d8      	uxtb	r0, r3
    6800:	f5c3 73fc 	rsb	r3, r3, #504	; 0x1f8
            temp_array_length = 2; // default print length
    6804:	bfd8      	it	le
    6806:	2102      	movle	r1, #2
            expr->output_string[GRID_EXPR_OUTPUT_STRING_MAXLENGTH-expr->output_string_length-temp_array_length+i] = temp_array[i];
    6808:	3301      	adds	r3, #1
    680a:	1a5b      	subs	r3, r3, r1
    680c:	4413      	add	r3, r2
        for (uint8_t i=0; i<temp_array_length; i++){
    680e:	2400      	movs	r4, #0
    6810:	fa5f fc84 	uxtb.w	ip, r4
    6814:	458c      	cmp	ip, r1
    6816:	d303      	bcc.n	6820 <calcSubFnc+0x1c8>
        expr->output_string_length += temp_array_length;
    6818:	4401      	add	r1, r0
    681a:	f882 11fa 	strb.w	r1, [r2, #506]	; 0x1fa
    else if(strcmp(justName,"print")==0 || strcmp(justName,"p")==0 ){
    681e:	e7a9      	b.n	6774 <calcSubFnc+0x11c>
            expr->output_string[GRID_EXPR_OUTPUT_STRING_MAXLENGTH-expr->output_string_length-temp_array_length+i] = temp_array[i];
    6820:	f819 c004 	ldrb.w	ip, [r9, r4]
    6824:	f803 cb01 	strb.w	ip, [r3], #1
        for (uint8_t i=0; i<temp_array_length; i++){
    6828:	3401      	adds	r4, #1
    682a:	e7f1      	b.n	6810 <calcSubFnc+0x1b8>
    else if(strcmp(justName,"if")==0){
    682c:	491d      	ldr	r1, [pc, #116]	; (68a4 <calcSubFnc+0x24c>)
    682e:	4658      	mov	r0, fp
    6830:	47a8      	blx	r5
    6832:	b928      	cbnz	r0, 6840 <calcSubFnc+0x1e8>
        if (param_expr_results[0]){
    6834:	9b07      	ldr	r3, [sp, #28]
    6836:	b10b      	cbz	r3, 683c <calcSubFnc+0x1e4>
            resultOfFnc = param_expr_results[1];
    6838:	9d08      	ldr	r5, [sp, #32]
    683a:	e79b      	b.n	6774 <calcSubFnc+0x11c>
            resultOfFnc = param_expr_results[2];
    683c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    683e:	e799      	b.n	6774 <calcSubFnc+0x11c>
        printf("Function \"%s\" not found!\n", justName);
    6840:	4819      	ldr	r0, [pc, #100]	; (68a8 <calcSubFnc+0x250>)
    6842:	4b1a      	ldr	r3, [pc, #104]	; (68ac <calcSubFnc+0x254>)
    6844:	4659      	mov	r1, fp
    6846:	4798      	blx	r3
        resultOfFnc = 0;
    6848:	2500      	movs	r5, #0
    684a:	e793      	b.n	6774 <calcSubFnc+0x11c>
        resultOfFnc = 666666;
    684c:	4d18      	ldr	r5, [pc, #96]	; (68b0 <calcSubFnc+0x258>)
    684e:	e791      	b.n	6774 <calcSubFnc+0x11c>
            char param_expr[20] = {0};
    6850:	2300      	movs	r3, #0
    6852:	4619      	mov	r1, r3
    6854:	9311      	str	r3, [sp, #68]	; 0x44
    6856:	2210      	movs	r2, #16
    6858:	4b05      	ldr	r3, [pc, #20]	; (6870 <calcSubFnc+0x218>)
    685a:	a812      	add	r0, sp, #72	; 0x48
    685c:	4798      	blx	r3
            for (int j=0; j<commaoffset-i; j++){
    685e:	9b01      	ldr	r3, [sp, #4]
    6860:	2200      	movs	r2, #0
    6862:	1b5d      	subs	r5, r3, r5
    6864:	a911      	add	r1, sp, #68	; 0x44
    6866:	e770      	b.n	674a <calcSubFnc+0xf2>
    6868:	00013155 	.word	0x00013155
    686c:	000135c1 	.word	0x000135c1
    6870:	00012ab5 	.word	0x00012ab5
    6874:	00006631 	.word	0x00006631
    6878:	00006451 	.word	0x00006451
    687c:	000151a1 	.word	0x000151a1
    6880:	00013229 	.word	0x00013229
    6884:	000151a5 	.word	0x000151a5
    6888:	000151a9 	.word	0x000151a9
    688c:	000151d0 	.word	0x000151d0
    6890:	000065f1 	.word	0x000065f1
    6894:	000151ad 	.word	0x000151ad
    6898:	00015be5 	.word	0x00015be5
    689c:	000151d5 	.word	0x000151d5
    68a0:	2000b1ac 	.word	0x2000b1ac
    68a4:	000151b3 	.word	0x000151b3
    68a8:	000151b6 	.word	0x000151b6
    68ac:	00012cf9 	.word	0x00012cf9
    68b0:	000a2c2a 	.word	0x000a2c2a
    68b4:	00013111 	.word	0x00013111

000068b8 <char_is_valid_name>:


uint8_t char_is_valid_name(uint8_t ch){


    if ((ch >= '0' && ch <= '9') || (ch >= 'a' && ch <= 'z') || (ch >= 'A' && ch <= 'Z') || (ch == '_')){
    68b8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    68bc:	2b09      	cmp	r3, #9
    68be:	d909      	bls.n	68d4 <char_is_valid_name+0x1c>
    68c0:	f020 0320 	bic.w	r3, r0, #32
    68c4:	3b41      	subs	r3, #65	; 0x41
    68c6:	2b19      	cmp	r3, #25
    68c8:	d904      	bls.n	68d4 <char_is_valid_name+0x1c>

                    return 1;
    68ca:	f1a0 035f 	sub.w	r3, r0, #95	; 0x5f
    68ce:	4258      	negs	r0, r3
    68d0:	4158      	adcs	r0, r3
    68d2:	4770      	bx	lr
    68d4:	2001      	movs	r0, #1
                }
    
    return 0;


}
    68d6:	4770      	bx	lr

000068d8 <subst_all_variables_starting_from_the_back>:


void subst_all_variables_starting_from_the_back(char* expr_string, int len){
    68d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    68dc:	ed2d 8b02 	vpush	{d8}
    uint8_t variable_name_valid = 0;
    

    int izgi = 0;
    int var_end_pos = -1;
    char var_name[10] = {0};
    68e0:	2200      	movs	r2, #0
void subst_all_variables_starting_from_the_back(char* expr_string, int len){
    68e2:	b0a1      	sub	sp, #132	; 0x84
    char var_name[10] = {0};
    68e4:	e9cd 2201 	strd	r2, r2, [sp, #4]
    68e8:	f8df a23c 	ldr.w	sl, [pc, #572]	; 6b28 <subst_all_variables_starting_from_the_back+0x250>
    68ec:	f8ad 200c 	strh.w	r2, [sp, #12]
void subst_all_variables_starting_from_the_back(char* expr_string, int len){
    68f0:	460d      	mov	r5, r1
    68f2:	1846      	adds	r6, r0, r1
    int var_end_pos = -1;
    68f4:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
    uint8_t variable_name_found = 0;
    68f8:	4611      	mov	r1, r2
    uint8_t function_name_found = 0;
    68fa:	4691      	mov	r9, r2
    
    if (debug_level) printf("Subst Vars\r\n");
    
    // i must be signed int
    for(int i = len; i>=0; i--){
    68fc:	2d00      	cmp	r5, #0
    68fe:	da04      	bge.n	690a <subst_all_variables_starting_from_the_back+0x32>
    if (debug_level ==2) printf("i%d %d %d %d\r\n",i, function_name_found, variable_name_found, variable_name_valid);
    if (debug_level ==2) delay_ms(5);
        
    }
    
}
    6900:	b021      	add	sp, #132	; 0x84
    6902:	ecbd 8b02 	vpop	{d8}
    6906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        if (function_name_found){
    690a:	ee08 6a10 	vmov	s16, r6
    690e:	f816 4901 	ldrb.w	r4, [r6], #-1
    6912:	4620      	mov	r0, r4
    6914:	47d0      	blx	sl
    6916:	f1b9 0f00 	cmp.w	r9, #0
    691a:	d011      	beq.n	6940 <subst_all_variables_starting_from_the_back+0x68>
                function_name_found=0;
    691c:	f1b0 0900 	subs.w	r9, r0, #0
    6920:	bf18      	it	ne
    6922:	f04f 0901 	movne.w	r9, #1
        if (variable_name_found){
    6926:	2900      	cmp	r1, #0
    6928:	d144      	bne.n	69b4 <subst_all_variables_starting_from_the_back+0xdc>
                for (int j = 0; j<10; j++){
    692a:	2300      	movs	r3, #0
    692c:	aa01      	add	r2, sp, #4
                var_name[j] = 0;
    692e:	4619      	mov	r1, r3
            for (int j = 0; j<10; j++){
    6930:	3301      	adds	r3, #1
    6932:	2b0a      	cmp	r3, #10
                var_name[j] = 0;
    6934:	f802 1b01 	strb.w	r1, [r2], #1
            for (int j = 0; j<10; j++){
    6938:	d1fa      	bne.n	6930 <subst_all_variables_starting_from_the_back+0x58>
            variable_name_valid = 0;
    693a:	2200      	movs	r2, #0
            variable_name_found = 0;
    693c:	4611      	mov	r1, r2
    693e:	e04c      	b.n	69da <subst_all_variables_starting_from_the_back+0x102>
        else if (variable_name_found == 0){
    6940:	2900      	cmp	r1, #0
    6942:	d137      	bne.n	69b4 <subst_all_variables_starting_from_the_back+0xdc>
            if  (char_is_valid_name(expr_string[i])){
    6944:	2800      	cmp	r0, #0
    6946:	d0f0      	beq.n	692a <subst_all_variables_starting_from_the_back+0x52>
                if (expr_string[i+1] == '('){
    6948:	78b3      	ldrb	r3, [r6, #2]
    694a:	2b28      	cmp	r3, #40	; 0x28
    694c:	f000 80cd 	beq.w	6aea <subst_all_variables_starting_from_the_back+0x212>
                    if ((expr_string[i] >= '0' && expr_string[i] <= '9')){
    6950:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
                        variable_name_valid = 1; 
    6954:	2b09      	cmp	r3, #9
    6956:	bf88      	it	hi
    6958:	2201      	movhi	r2, #1
void subst_all_variables_starting_from_the_back(char* expr_string, int len){
    695a:	46ab      	mov	fp, r5
                var_name[var_end_pos-i] = expr_string[i];
    695c:	ebab 0305 	sub.w	r3, fp, r5
    6960:	a920      	add	r1, sp, #128	; 0x80
    6962:	440b      	add	r3, r1
    6964:	f803 4c7c 	strb.w	r4, [r3, #-124]
                if ((expr_string[i] >= '0' && expr_string[i] <= '9')){
    6968:	3c30      	subs	r4, #48	; 0x30
    696a:	2c09      	cmp	r4, #9
    696c:	d924      	bls.n	69b8 <subst_all_variables_starting_from_the_back+0xe0>
                if (i==0){
    696e:	b125      	cbz	r5, 697a <subst_all_variables_starting_from_the_back+0xa2>
                    if (!char_is_valid_name(expr_string[i-1])){
    6970:	7830      	ldrb	r0, [r6, #0]
    6972:	47d0      	blx	sl
    6974:	2800      	cmp	r0, #0
    6976:	f040 80b6 	bne.w	6ae6 <subst_all_variables_starting_from_the_back+0x20e>
                    int var_name_len = strlen(var_name);
    697a:	4b5e      	ldr	r3, [pc, #376]	; (6af4 <subst_all_variables_starting_from_the_back+0x21c>)
    697c:	a801      	add	r0, sp, #4
    697e:	4798      	blx	r3
                    char var_name_good[10] = {0};
    6980:	2300      	movs	r3, #0
    6982:	e9cd 3304 	strd	r3, r3, [sp, #16]
    6986:	aa01      	add	r2, sp, #4
                    int var_name_len = strlen(var_name);
    6988:	4680      	mov	r8, r0
                    char var_name_good[10] = {0};
    698a:	4402      	add	r2, r0
    698c:	f8ad 3018 	strh.w	r3, [sp, #24]
                    for (int j = 0; j<var_name_len; j++){
    6990:	a904      	add	r1, sp, #16
                        var_name_good[j+1] = 0;
    6992:	4618      	mov	r0, r3
                    for (int j = 0; j<var_name_len; j++){
    6994:	4543      	cmp	r3, r8
    6996:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
    699a:	db20      	blt.n	69de <subst_all_variables_starting_from_the_back+0x106>
                    if (var_name_len == 2 || var_name_len == 3){
    699c:	f1a8 0302 	sub.w	r3, r8, #2
    69a0:	2b01      	cmp	r3, #1
    69a2:	d864      	bhi.n	6a6e <subst_all_variables_starting_from_the_back+0x196>
                        if (var_name_good[0] == 'T'){
    69a4:	f89d 3010 	ldrb.w	r3, [sp, #16]
    69a8:	2b54      	cmp	r3, #84	; 0x54
    69aa:	d15e      	bne.n	6a6a <subst_all_variables_starting_from_the_back+0x192>
                            for (uint8_t j = 1; j<var_name_len; j++){
    69ac:	2301      	movs	r3, #1
                            uint8_t index = 0;
    69ae:	2200      	movs	r2, #0
                            uint8_t is_template_var = 1;
    69b0:	4618      	mov	r0, r3
    69b2:	e02d      	b.n	6a10 <subst_all_variables_starting_from_the_back+0x138>
            if (char_is_valid_name(expr_string[i])){
    69b4:	2800      	cmp	r0, #0
    69b6:	d1d1      	bne.n	695c <subst_all_variables_starting_from_the_back+0x84>
            if (variable_name_valid){
    69b8:	2a00      	cmp	r2, #0
    69ba:	d1d8      	bne.n	696e <subst_all_variables_starting_from_the_back+0x96>
    69bc:	2401      	movs	r4, #1
            if (!char_is_valid_name(expr_string[i])){
    69be:	7870      	ldrb	r0, [r6, #1]
    69c0:	47d0      	blx	sl
    69c2:	4601      	mov	r1, r0
    69c4:	2800      	cmp	r0, #0
    69c6:	f040 8093 	bne.w	6af0 <subst_all_variables_starting_from_the_back+0x218>
    69ca:	aa01      	add	r2, sp, #4
                for (int j = 0; j<10; j++){
    69cc:	4603      	mov	r3, r0
    69ce:	3301      	adds	r3, #1
    69d0:	2b0a      	cmp	r3, #10
                    var_name[j] = 0;
    69d2:	f802 0b01 	strb.w	r0, [r2], #1
                for (int j = 0; j<10; j++){
    69d6:	d1fa      	bne.n	69ce <subst_all_variables_starting_from_the_back+0xf6>
                variable_name_valid = 0;
    69d8:	2200      	movs	r2, #0
    for(int i = len; i>=0; i--){
    69da:	3d01      	subs	r5, #1
    69dc:	e78e      	b.n	68fc <subst_all_variables_starting_from_the_back+0x24>
                        var_name_good[j] = var_name[var_name_len-1-j];
    69de:	7814      	ldrb	r4, [r2, #0]
    69e0:	700c      	strb	r4, [r1, #0]
                        var_name_good[j+1] = 0;
    69e2:	3301      	adds	r3, #1
    69e4:	f801 0f01 	strb.w	r0, [r1, #1]!
                    for (int j = 0; j<var_name_len; j++){
    69e8:	e7d4      	b.n	6994 <subst_all_variables_starting_from_the_back+0xbc>
                                if (var_name_good[j] >= '0' && var_name_good[j] <= '9' ){
    69ea:	a920      	add	r1, sp, #128	; 0x80
    69ec:	4419      	add	r1, r3
                            for (uint8_t j = 1; j<var_name_len; j++){
    69ee:	3301      	adds	r3, #1
                                if (var_name_good[j] >= '0' && var_name_good[j] <= '9' ){
    69f0:	f811 1c70 	ldrb.w	r1, [r1, #-112]
    69f4:	f1a1 0430 	sub.w	r4, r1, #48	; 0x30
    69f8:	2c09      	cmp	r4, #9
                                    index = index*10;
    69fa:	bf9f      	itttt	ls
    69fc:	eb02 0282 	addls.w	r2, r2, r2, lsl #2
    6a00:	eb01 0242 	addls.w	r2, r1, r2, lsl #1
                                    index += var_name_good[j] - '0'; 
    6a04:	3a30      	subls	r2, #48	; 0x30
    6a06:	f002 02ff 	andls.w	r2, r2, #255	; 0xff
                                    is_template_var = 0;
    6a0a:	bf88      	it	hi
    6a0c:	2000      	movhi	r0, #0
                            for (uint8_t j = 1; j<var_name_len; j++){
    6a0e:	b2db      	uxtb	r3, r3
    6a10:	4543      	cmp	r3, r8
    6a12:	dbea      	blt.n	69ea <subst_all_variables_starting_from_the_back+0x112>
                            if (is_template_var){
    6a14:	b358      	cbz	r0, 6a6e <subst_all_variables_starting_from_the_back+0x196>
                                variable_value = grid_expr_state.current_event->parent->template_parameter_list[index];
    6a16:	4b38      	ldr	r3, [pc, #224]	; (6af8 <subst_all_variables_starting_from_the_back+0x220>)
    6a18:	681b      	ldr	r3, [r3, #0]
    6a1a:	685b      	ldr	r3, [r3, #4]
    6a1c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
    6a20:	68d4      	ldr	r4, [r2, #12]
                    char buff[100] = {0};
    6a22:	4b36      	ldr	r3, [pc, #216]	; (6afc <subst_all_variables_starting_from_the_back+0x224>)
    6a24:	2700      	movs	r7, #0
    6a26:	2260      	movs	r2, #96	; 0x60
    6a28:	4639      	mov	r1, r7
    6a2a:	a808      	add	r0, sp, #32
    6a2c:	9707      	str	r7, [sp, #28]
    6a2e:	4798      	blx	r3
                    sprintf(buff,"%d",variable_value); // HEX para
    6a30:	4933      	ldr	r1, [pc, #204]	; (6b00 <subst_all_variables_starting_from_the_back+0x228>)
    6a32:	4b34      	ldr	r3, [pc, #208]	; (6b04 <subst_all_variables_starting_from_the_back+0x22c>)
    6a34:	4622      	mov	r2, r4
    6a36:	a807      	add	r0, sp, #28
    6a38:	4798      	blx	r3
                    insertTo(found,var_name_len,buff);
    6a3a:	4b33      	ldr	r3, [pc, #204]	; (6b08 <subst_all_variables_starting_from_the_back+0x230>)
    6a3c:	aa07      	add	r2, sp, #28
    6a3e:	4641      	mov	r1, r8
    6a40:	ee18 0a10 	vmov	r0, s16
    6a44:	4798      	blx	r3
                    for (int j = 0; j<10; j++){
    6a46:	ab01      	add	r3, sp, #4
                    insertTo(found,var_name_len,buff);
    6a48:	461a      	mov	r2, r3
                        var_name[j] = 0;
    6a4a:	4639      	mov	r1, r7
                    for (int j = 0; j<10; j++){
    6a4c:	3701      	adds	r7, #1
    6a4e:	2f0a      	cmp	r7, #10
                        var_name[j] = 0;
    6a50:	f802 1b01 	strb.w	r1, [r2], #1
                    for (int j = 0; j<10; j++){
    6a54:	d1fa      	bne.n	6a4c <subst_all_variables_starting_from_the_back+0x174>
                    for (int j = 0; j<10; j++){
    6a56:	2200      	movs	r2, #0
                        var_name[j] = 0;
    6a58:	4611      	mov	r1, r2
                    for (int j = 0; j<10; j++){
    6a5a:	3201      	adds	r2, #1
    6a5c:	2a0a      	cmp	r2, #10
                        var_name[j] = 0;
    6a5e:	f803 1b01 	strb.w	r1, [r3], #1
                    for (int j = 0; j<10; j++){
    6a62:	d1fa      	bne.n	6a5a <subst_all_variables_starting_from_the_back+0x182>
                    variable_name_valid = 0;
    6a64:	2200      	movs	r2, #0
    6a66:	4614      	mov	r4, r2
    6a68:	e7a9      	b.n	69be <subst_all_variables_starting_from_the_back+0xe6>
                        else if (var_name_good[0] == 'Z'){
    6a6a:	2b5a      	cmp	r3, #90	; 0x5a
    6a6c:	d01e      	beq.n	6aac <subst_all_variables_starting_from_the_back+0x1d4>
                    int32_t variable_value = 1;
    6a6e:	2401      	movs	r4, #1
    6a70:	e7d7      	b.n	6a22 <subst_all_variables_starting_from_the_back+0x14a>
                                if (var_name_good[j] >= '0' && var_name_good[j] <= '9' ){
    6a72:	a920      	add	r1, sp, #128	; 0x80
    6a74:	4411      	add	r1, r2
                            for (uint8_t j = 1; j<var_name_len; j++){
    6a76:	3201      	adds	r2, #1
                                if (var_name_good[j] >= '0' && var_name_good[j] <= '9' ){
    6a78:	f811 1c70 	ldrb.w	r1, [r1, #-112]
    6a7c:	f1a1 0430 	sub.w	r4, r1, #48	; 0x30
    6a80:	2c09      	cmp	r4, #9
                                    index = index*10;
    6a82:	bf9f      	itttt	ls
    6a84:	eb03 0383 	addls.w	r3, r3, r3, lsl #2
    6a88:	eb01 0343 	addls.w	r3, r1, r3, lsl #1
                                    index += var_name_good[j] - '0'; 
    6a8c:	3b30      	subls	r3, #48	; 0x30
    6a8e:	f003 03ff 	andls.w	r3, r3, #255	; 0xff
                                    is_template_var = 0;
    6a92:	bf88      	it	hi
    6a94:	2000      	movhi	r0, #0
                            for (uint8_t j = 1; j<var_name_len; j++){
    6a96:	b2d2      	uxtb	r2, r2
    6a98:	4542      	cmp	r2, r8
    6a9a:	dbea      	blt.n	6a72 <subst_all_variables_starting_from_the_back+0x19a>
                            if (is_template_var){
    6a9c:	2800      	cmp	r0, #0
    6a9e:	d0e6      	beq.n	6a6e <subst_all_variables_starting_from_the_back+0x196>
                                if (index == 0){
    6aa0:	b943      	cbnz	r3, 6ab4 <subst_all_variables_starting_from_the_back+0x1dc>
                                    variable_value = grid_sys_get_bank_num(&grid_sys_state);
    6aa2:	481a      	ldr	r0, [pc, #104]	; (6b0c <subst_all_variables_starting_from_the_back+0x234>)
    6aa4:	4b1a      	ldr	r3, [pc, #104]	; (6b10 <subst_all_variables_starting_from_the_back+0x238>)
                                    variable_value = grid_sys_get_bank_next(&grid_sys_state);
    6aa6:	4798      	blx	r3
    6aa8:	4604      	mov	r4, r0
    6aaa:	e7ba      	b.n	6a22 <subst_all_variables_starting_from_the_back+0x14a>
                            for (uint8_t j = 1; j<var_name_len; j++){
    6aac:	2201      	movs	r2, #1
                            uint8_t index = 0;
    6aae:	2300      	movs	r3, #0
                            uint8_t is_template_var = 1;
    6ab0:	4610      	mov	r0, r2
    6ab2:	e7f1      	b.n	6a98 <subst_all_variables_starting_from_the_back+0x1c0>
                                else if (index == 1){
    6ab4:	2b01      	cmp	r3, #1
    6ab6:	d102      	bne.n	6abe <subst_all_variables_starting_from_the_back+0x1e6>
                                    variable_value = grid_sys_get_bank_red(&grid_sys_state);
    6ab8:	4814      	ldr	r0, [pc, #80]	; (6b0c <subst_all_variables_starting_from_the_back+0x234>)
    6aba:	4b16      	ldr	r3, [pc, #88]	; (6b14 <subst_all_variables_starting_from_the_back+0x23c>)
    6abc:	e7f3      	b.n	6aa6 <subst_all_variables_starting_from_the_back+0x1ce>
                                else if (index == 2){
    6abe:	2b02      	cmp	r3, #2
    6ac0:	d102      	bne.n	6ac8 <subst_all_variables_starting_from_the_back+0x1f0>
                                    variable_value = grid_sys_get_bank_gre(&grid_sys_state);
    6ac2:	4812      	ldr	r0, [pc, #72]	; (6b0c <subst_all_variables_starting_from_the_back+0x234>)
    6ac4:	4b14      	ldr	r3, [pc, #80]	; (6b18 <subst_all_variables_starting_from_the_back+0x240>)
    6ac6:	e7ee      	b.n	6aa6 <subst_all_variables_starting_from_the_back+0x1ce>
                                else if (index == 3){
    6ac8:	2b03      	cmp	r3, #3
    6aca:	d102      	bne.n	6ad2 <subst_all_variables_starting_from_the_back+0x1fa>
                                    variable_value = grid_sys_get_bank_blu(&grid_sys_state);
    6acc:	480f      	ldr	r0, [pc, #60]	; (6b0c <subst_all_variables_starting_from_the_back+0x234>)
    6ace:	4b13      	ldr	r3, [pc, #76]	; (6b1c <subst_all_variables_starting_from_the_back+0x244>)
    6ad0:	e7e9      	b.n	6aa6 <subst_all_variables_starting_from_the_back+0x1ce>
                                else if (index == 4){
    6ad2:	2b04      	cmp	r3, #4
    6ad4:	d102      	bne.n	6adc <subst_all_variables_starting_from_the_back+0x204>
                                    variable_value = grid_sys_get_map_state(&grid_sys_state);
    6ad6:	480d      	ldr	r0, [pc, #52]	; (6b0c <subst_all_variables_starting_from_the_back+0x234>)
    6ad8:	4b11      	ldr	r3, [pc, #68]	; (6b20 <subst_all_variables_starting_from_the_back+0x248>)
    6ada:	e7e4      	b.n	6aa6 <subst_all_variables_starting_from_the_back+0x1ce>
                                else if (index == 5){
    6adc:	2b05      	cmp	r3, #5
    6ade:	d1c6      	bne.n	6a6e <subst_all_variables_starting_from_the_back+0x196>
                                    variable_value = grid_sys_get_bank_next(&grid_sys_state);
    6ae0:	480a      	ldr	r0, [pc, #40]	; (6b0c <subst_all_variables_starting_from_the_back+0x234>)
    6ae2:	4b10      	ldr	r3, [pc, #64]	; (6b24 <subst_all_variables_starting_from_the_back+0x24c>)
    6ae4:	e7df      	b.n	6aa6 <subst_all_variables_starting_from_the_back+0x1ce>
    6ae6:	2201      	movs	r2, #1
    6ae8:	e7bd      	b.n	6a66 <subst_all_variables_starting_from_the_back+0x18e>
                    function_name_found = 1;                    
    6aea:	f04f 0901 	mov.w	r9, #1
    6aee:	e71c      	b.n	692a <subst_all_variables_starting_from_the_back+0x52>
    6af0:	4621      	mov	r1, r4
    6af2:	e772      	b.n	69da <subst_all_variables_starting_from_the_back+0x102>
    6af4:	000135c1 	.word	0x000135c1
    6af8:	2000b1ac 	.word	0x2000b1ac
    6afc:	00012ab5 	.word	0x00012ab5
    6b00:	000153e1 	.word	0x000153e1
    6b04:	00013111 	.word	0x00013111
    6b08:	000065f1 	.word	0x000065f1
    6b0c:	20006f94 	.word	0x20006f94
    6b10:	00009723 	.word	0x00009723
    6b14:	0000972d 	.word	0x0000972d
    6b18:	00009733 	.word	0x00009733
    6b1c:	00009739 	.word	0x00009739
    6b20:	0000973f 	.word	0x0000973f
    6b24:	00009743 	.word	0x00009743
    6b28:	000068b9 	.word	0x000068b9

00006b2c <subst_all_functions_starting_from_the_back>:



void subst_all_functions_starting_from_the_back(char* expr_string, int len){
    6b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    if (debug_level) printf("Subst Fncs in %s\r\n", expr_string);
    if (debug_level) delay_ms(5);
    
    uint8_t function_name_found = 0;
    uint8_t function_name_valid = 0;
    6b30:	2200      	movs	r2, #0

            
        }
        else if (function_name_found){
            
            if (char_is_valid_name(expr_string[i])){
    6b32:	f8df 8068 	ldr.w	r8, [pc, #104]	; 6b9c <subst_all_functions_starting_from_the_back+0x70>
                //printf("izgi=%d, i=%d\n", izgi, i);  
                
            }
            else if (function_name_valid){
                
                calcSubFnc(&expr_string[i+1]);
    6b36:	4f18      	ldr	r7, [pc, #96]	; (6b98 <subst_all_functions_starting_from_the_back+0x6c>)
    6b38:	1844      	adds	r4, r0, r1
void subst_all_functions_starting_from_the_back(char* expr_string, int len){
    6b3a:	4605      	mov	r5, r0
    uint8_t function_name_found = 0;
    6b3c:	4611      	mov	r1, r2
    for(int i= len; i>=0; i--){
    6b3e:	ebb4 0a05 	subs.w	sl, r4, r5
    6b42:	d501      	bpl.n	6b48 <subst_all_functions_starting_from_the_back+0x1c>

        if (debug_level) printf("i%d %d %d\r\n",i, function_name_found, function_name_valid);
        if (debug_level) delay_ms(1);
    }
    
}
    6b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (expr_string[i] == '(' && function_name_valid == 0){
    6b48:	7826      	ldrb	r6, [r4, #0]
    6b4a:	2e28      	cmp	r6, #40	; 0x28
    6b4c:	d100      	bne.n	6b50 <subst_all_functions_starting_from_the_back+0x24>
    6b4e:	b1e2      	cbz	r2, 6b8a <subst_all_functions_starting_from_the_back+0x5e>
        else if (function_name_found){
    6b50:	b1c9      	cbz	r1, 6b86 <subst_all_functions_starting_from_the_back+0x5a>
            if (char_is_valid_name(expr_string[i])){
    6b52:	4630      	mov	r0, r6
    6b54:	47c0      	blx	r8
    6b56:	4681      	mov	r9, r0
    6b58:	b158      	cbz	r0, 6b72 <subst_all_functions_starting_from_the_back+0x46>
                if ((expr_string[i] >= '0' && expr_string[i] <= '9')){
    6b5a:	3e30      	subs	r6, #48	; 0x30
    6b5c:	2e09      	cmp	r6, #9
    6b5e:	d816      	bhi.n	6b8e <subst_all_functions_starting_from_the_back+0x62>
                if (i==0 && function_name_valid){ // start of expr string special case
    6b60:	f1ba 0f00 	cmp.w	sl, #0
    6b64:	d10f      	bne.n	6b86 <subst_all_functions_starting_from_the_back+0x5a>
    6b66:	b172      	cbz	r2, 6b86 <subst_all_functions_starting_from_the_back+0x5a>
                    calcSubFnc(&expr_string[i]);
    6b68:	4620      	mov	r0, r4
    6b6a:	47b8      	blx	r7
                    function_name_valid = 0;
    6b6c:	2200      	movs	r2, #0
                function_name_found = 0;
    6b6e:	4611      	mov	r1, r2
    6b70:	e009      	b.n	6b86 <subst_all_functions_starting_from_the_back+0x5a>
            else if (function_name_valid){
    6b72:	2a00      	cmp	r2, #0
    6b74:	d0fb      	beq.n	6b6e <subst_all_functions_starting_from_the_back+0x42>
                calcSubFnc(&expr_string[i+1]);
    6b76:	1c60      	adds	r0, r4, #1
    6b78:	47b8      	blx	r7
                function_name_found = (expr_string[i] == '(');
    6b7a:	7821      	ldrb	r1, [r4, #0]
    6b7c:	f1a1 0328 	sub.w	r3, r1, #40	; 0x28
    6b80:	4259      	negs	r1, r3
    6b82:	4159      	adcs	r1, r3
                function_name_valid = 0;
    6b84:	464a      	mov	r2, r9
    for(int i= len; i>=0; i--){
    6b86:	3c01      	subs	r4, #1
    6b88:	e7d9      	b.n	6b3e <subst_all_functions_starting_from_the_back+0x12>
            function_name_found = 1;
    6b8a:	2101      	movs	r1, #1
    6b8c:	e7fb      	b.n	6b86 <subst_all_functions_starting_from_the_back+0x5a>
                if (i==0 && function_name_valid){ // start of expr string special case
    6b8e:	f1ba 0f00 	cmp.w	sl, #0
    6b92:	d0e9      	beq.n	6b68 <subst_all_functions_starting_from_the_back+0x3c>
                    function_name_valid = 1;
    6b94:	460a      	mov	r2, r1
    6b96:	e7f6      	b.n	6b86 <subst_all_functions_starting_from_the_back+0x5a>
    6b98:	00006659 	.word	0x00006659
    6b9c:	000068b9 	.word	0x000068b9

00006ba0 <grid_expr_evaluate>:
grid_expr_evaluate(struct grid_expr_model* expr, char* input_str, uint8_t input_length){
    6ba0:	b573      	push	{r0, r1, r4, r5, r6, lr}
    grid_expr_clear_input(expr);
    6ba2:	4b12      	ldr	r3, [pc, #72]	; (6bec <grid_expr_evaluate+0x4c>)
grid_expr_evaluate(struct grid_expr_model* expr, char* input_str, uint8_t input_length){
    6ba4:	4604      	mov	r4, r0
    6ba6:	460e      	mov	r6, r1
    6ba8:	4611      	mov	r1, r2
    grid_expr_clear_input(expr);
    6baa:	4798      	blx	r3
    grid_expr_clear_output(expr);
    6bac:	4b10      	ldr	r3, [pc, #64]	; (6bf0 <grid_expr_evaluate+0x50>)
    6bae:	4620      	mov	r0, r4
    6bb0:	4798      	blx	r3
    for (uint32_t i=0; i<input_length; i++){
    6bb2:	1d22      	adds	r2, r4, #4
    6bb4:	2300      	movs	r3, #0
    6bb6:	4615      	mov	r5, r2
    6bb8:	4299      	cmp	r1, r3
    6bba:	d811      	bhi.n	6be0 <grid_expr_evaluate+0x40>
    expr->input_string_length = input_length;
    6bbc:	f884 10fe 	strb.w	r1, [r4, #254]	; 0xfe
    subst_all_variables_starting_from_the_back(expr->input_string, expr->input_string_length);    
    6bc0:	4b0c      	ldr	r3, [pc, #48]	; (6bf4 <grid_expr_evaluate+0x54>)
    6bc2:	4628      	mov	r0, r5
    6bc4:	4798      	blx	r3
    subst_all_functions_starting_from_the_back(expr->input_string, expr->input_string_length);
    6bc6:	f894 10fe 	ldrb.w	r1, [r4, #254]	; 0xfe
    6bca:	4b0b      	ldr	r3, [pc, #44]	; (6bf8 <grid_expr_evaluate+0x58>)
    6bcc:	4628      	mov	r0, r5
    6bce:	4798      	blx	r3
    int result = expr_level_0(e);
    6bd0:	4b0a      	ldr	r3, [pc, #40]	; (6bfc <grid_expr_evaluate+0x5c>)
    6bd2:	9501      	str	r5, [sp, #4]
    6bd4:	a801      	add	r0, sp, #4
    6bd6:	4798      	blx	r3
    expr->return_value = result;
    6bd8:	f8c4 01fc 	str.w	r0, [r4, #508]	; 0x1fc
}
    6bdc:	b002      	add	sp, #8
    6bde:	bd70      	pop	{r4, r5, r6, pc}
        expr->input_string[i] = input_str[i];
    6be0:	5cf0      	ldrb	r0, [r6, r3]
    6be2:	f802 0b01 	strb.w	r0, [r2], #1
    for (uint32_t i=0; i<input_length; i++){
    6be6:	3301      	adds	r3, #1
    6be8:	e7e6      	b.n	6bb8 <grid_expr_evaluate+0x18>
    6bea:	bf00      	nop
    6bec:	000063c5 	.word	0x000063c5
    6bf0:	000063d9 	.word	0x000063d9
    6bf4:	000068d9 	.word	0x000068d9
    6bf8:	00006b2d 	.word	0x00006b2d
    6bfc:	00006451 	.word	0x00006451

00006c00 <grid_led_lowlevel_hardware_transfer_complete_cb>:


void grid_led_lowlevel_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    6c00:	4b01      	ldr	r3, [pc, #4]	; (6c08 <grid_led_lowlevel_hardware_transfer_complete_cb+0x8>)
    6c02:	2201      	movs	r2, #1
    6c04:	701a      	strb	r2, [r3, #0]
	
	
}
    6c06:	4770      	bx	lr
    6c08:	200010d8 	.word	0x200010d8

00006c0c <grid_led_lowlevel_set_color>:
uint8_t grid_led_lowlevel_set_color(struct grid_led_model* mod, uint32_t led_index, uint16_t led_r, uint16_t led_g, uint16_t led_b){
    6c0c:	b510      	push	{r4, lr}
	if (led_index<mod->led_number){
    6c0e:	7844      	ldrb	r4, [r0, #1]
    6c10:	428c      	cmp	r4, r1
    6c12:	d91c      	bls.n	6c4e <grid_led_lowlevel_set_color+0x42>
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    6c14:	2bff      	cmp	r3, #255	; 0xff
    6c16:	f04f 040c 	mov.w	r4, #12
    6c1a:	fb04 f101 	mul.w	r1, r4, r1
    6c1e:	bf28      	it	cs
    6c20:	23ff      	movcs	r3, #255	; 0xff
    6c22:	4c0c      	ldr	r4, [pc, #48]	; (6c54 <grid_led_lowlevel_set_color+0x48>)
    6c24:	68c0      	ldr	r0, [r0, #12]
    6c26:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    6c2a:	5043      	str	r3, [r0, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    6c2c:	2aff      	cmp	r2, #255	; 0xff
    6c2e:	bf28      	it	cs
    6c30:	22ff      	movcs	r2, #255	; 0xff
    6c32:	4401      	add	r1, r0
    6c34:	f854 3022 	ldr.w	r3, [r4, r2, lsl #2]
    6c38:	604b      	str	r3, [r1, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    6c3a:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    6c3e:	2bff      	cmp	r3, #255	; 0xff
    6c40:	bf28      	it	cs
    6c42:	23ff      	movcs	r3, #255	; 0xff
		return 0;
    6c44:	2000      	movs	r0, #0
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    6c46:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
    6c4a:	608b      	str	r3, [r1, #8]
}
    6c4c:	bd10      	pop	{r4, pc}
		return -1;		
    6c4e:	20ff      	movs	r0, #255	; 0xff
    6c50:	e7fc      	b.n	6c4c <grid_led_lowlevel_set_color+0x40>
    6c52:	bf00      	nop
    6c54:	20007dec 	.word	0x20007dec

00006c58 <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    6c58:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    6c5a:	4c06      	ldr	r4, [pc, #24]	; (6c74 <grid_led_hardware_init+0x1c>)
    6c5c:	4b06      	ldr	r3, [pc, #24]	; (6c78 <grid_led_hardware_init+0x20>)
    6c5e:	f100 0114 	add.w	r1, r0, #20
    6c62:	4620      	mov	r0, r4
    6c64:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_lowlevel_hardware_transfer_complete_cb);
    6c66:	4620      	mov	r0, r4
    6c68:	4a04      	ldr	r2, [pc, #16]	; (6c7c <grid_led_hardware_init+0x24>)
    6c6a:	4b05      	ldr	r3, [pc, #20]	; (6c80 <grid_led_hardware_init+0x28>)
	

		
}
    6c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_lowlevel_hardware_transfer_complete_cb);
    6c70:	2100      	movs	r1, #0
    6c72:	4718      	bx	r3
    6c74:	20014de4 	.word	0x20014de4
    6c78:	0000b52d 	.word	0x0000b52d
    6c7c:	00006c01 	.word	0x00006c01
    6c80:	0000b4f9 	.word	0x0000b4f9

00006c84 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    6c84:	7840      	ldrb	r0, [r0, #1]
    6c86:	4770      	bx	lr

00006c88 <grid_led_tick>:

/** ================== ANIMATION ==================  */


void grid_led_tick(struct grid_led_model* mod){
    6c88:	b5f0      	push	{r4, r5, r6, r7, lr}
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    6c8a:	7846      	ldrb	r6, [r0, #1]
    6c8c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    6c90:	eb06 0282 	add.w	r2, r6, r2, lsl #2
    6c94:	2400      	movs	r4, #0
    6c96:	270d      	movs	r7, #13
    6c98:	b2e3      	uxtb	r3, r4
    6c9a:	429e      	cmp	r6, r3
    6c9c:	d800      	bhi.n	6ca0 <grid_led_tick+0x18>
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
		}	
	}
	/** END */
	
}
    6c9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6ca0:	6903      	ldr	r3, [r0, #16]
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    6ca2:	2103      	movs	r1, #3
    6ca4:	fb07 3304 	mla	r3, r7, r4, r3
    6ca8:	7add      	ldrb	r5, [r3, #11]
    6caa:	f893 c00c 	ldrb.w	ip, [r3, #12]
    6cae:	3901      	subs	r1, #1
    6cb0:	4465      	add	r5, ip
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
    6cb2:	f011 01ff 	ands.w	r1, r1, #255	; 0xff
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    6cb6:	72dd      	strb	r5, [r3, #11]
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
    6cb8:	4413      	add	r3, r2
    6cba:	d1f5      	bne.n	6ca8 <grid_led_tick+0x20>
	for (uint8_t j=0; j<mod->led_number; j++){
    6cbc:	3401      	adds	r4, #1
    6cbe:	e7eb      	b.n	6c98 <grid_led_tick+0x10>

00006cc0 <grid_led_set_min>:
	grid_led_set_max(mod, num, layer, r, g, b);

}


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    6cc0:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    6cc2:	7844      	ldrb	r4, [r0, #1]
    6cc4:	6900      	ldr	r0, [r0, #16]
    6cc6:	fb04 1202 	mla	r2, r4, r2, r1
    6cca:	240d      	movs	r4, #13
    6ccc:	4362      	muls	r2, r4
    6cce:	1881      	adds	r1, r0, r2
    6cd0:	5483      	strb	r3, [r0, r2]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    6cd2:	f89d 3008 	ldrb.w	r3, [sp, #8]
    6cd6:	704b      	strb	r3, [r1, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    6cd8:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6cdc:	708b      	strb	r3, [r1, #2]
}
    6cde:	bd10      	pop	{r4, pc}

00006ce0 <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    6ce0:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    6ce2:	7844      	ldrb	r4, [r0, #1]
    6ce4:	fb04 1102 	mla	r1, r4, r2, r1
    6ce8:	6902      	ldr	r2, [r0, #16]
    6cea:	200d      	movs	r0, #13
    6cec:	fb00 2201 	mla	r2, r0, r1, r2
    6cf0:	70d3      	strb	r3, [r2, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    6cf2:	f89d 3008 	ldrb.w	r3, [sp, #8]
    6cf6:	7113      	strb	r3, [r2, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    6cf8:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6cfc:	7153      	strb	r3, [r2, #5]
}
    6cfe:	bd10      	pop	{r4, pc}

00006d00 <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    6d00:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    6d02:	7844      	ldrb	r4, [r0, #1]
    6d04:	fb04 1102 	mla	r1, r4, r2, r1
    6d08:	6902      	ldr	r2, [r0, #16]
    6d0a:	200d      	movs	r0, #13
    6d0c:	fb00 2201 	mla	r2, r0, r1, r2
    6d10:	7193      	strb	r3, [r2, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    6d12:	f89d 3008 	ldrb.w	r3, [sp, #8]
    6d16:	71d3      	strb	r3, [r2, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    6d18:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6d1c:	7213      	strb	r3, [r2, #8]
}
    6d1e:	bd10      	pop	{r4, pc}

00006d20 <grid_led_set_color>:
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    6d20:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    6d24:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
    6d28:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    6d2c:	f8df a058 	ldr.w	sl, [pc, #88]	; 6d88 <grid_led_set_color+0x68>
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    6d30:	461c      	mov	r4, r3
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    6d32:	2314      	movs	r3, #20
    6d34:	fbb9 fcf3 	udiv	ip, r9, r3
    6d38:	f8cd c004 	str.w	ip, [sp, #4]
    6d3c:	fbb8 fcf3 	udiv	ip, r8, r3
    6d40:	fbb4 f3f3 	udiv	r3, r4, r3
    6d44:	f8cd c000 	str.w	ip, [sp]
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    6d48:	4605      	mov	r5, r0
    6d4a:	460e      	mov	r6, r1
    6d4c:	4617      	mov	r7, r2
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    6d4e:	47d0      	blx	sl
	grid_led_set_mid(mod, num, layer, r/2, g/2, b/2);
    6d50:	ea4f 0359 	mov.w	r3, r9, lsr #1
    6d54:	9301      	str	r3, [sp, #4]
    6d56:	ea4f 0358 	mov.w	r3, r8, lsr #1
    6d5a:	9300      	str	r3, [sp, #0]
    6d5c:	463a      	mov	r2, r7
    6d5e:	0863      	lsrs	r3, r4, #1
    6d60:	4631      	mov	r1, r6
    6d62:	4628      	mov	r0, r5
    6d64:	f8df a024 	ldr.w	sl, [pc, #36]	; 6d8c <grid_led_set_color+0x6c>
    6d68:	47d0      	blx	sl
	grid_led_set_max(mod, num, layer, r, g, b);
    6d6a:	4623      	mov	r3, r4
    6d6c:	4c05      	ldr	r4, [pc, #20]	; (6d84 <grid_led_set_color+0x64>)
    6d6e:	463a      	mov	r2, r7
    6d70:	4631      	mov	r1, r6
    6d72:	4628      	mov	r0, r5
    6d74:	46a4      	mov	ip, r4
    6d76:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
}
    6d7a:	b002      	add	sp, #8
    6d7c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_led_set_max(mod, num, layer, r, g, b);
    6d80:	4760      	bx	ip
    6d82:	bf00      	nop
    6d84:	00006d01 	.word	0x00006d01
    6d88:	00006cc1 	.word	0x00006cc1
    6d8c:	00006ce1 	.word	0x00006ce1

00006d90 <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    6d90:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    6d92:	7844      	ldrb	r4, [r0, #1]
    6d94:	fb04 1102 	mla	r1, r4, r2, r1
    6d98:	6902      	ldr	r2, [r0, #16]
    6d9a:	200d      	movs	r0, #13
    6d9c:	fb00 2101 	mla	r1, r0, r1, r2
    6da0:	72cb      	strb	r3, [r1, #11]
}
    6da2:	bd10      	pop	{r4, pc}

00006da4 <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    6da4:	b510      	push	{r4, lr}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    6da6:	7844      	ldrb	r4, [r0, #1]
    6da8:	fb04 1102 	mla	r1, r4, r2, r1
    6dac:	6902      	ldr	r2, [r0, #16]
    6dae:	200d      	movs	r0, #13
    6db0:	fb00 2101 	mla	r1, r0, r1, r2
    6db4:	730b      	strb	r3, [r1, #12]
}
    6db6:	bd10      	pop	{r4, pc}

00006db8 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    6db8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6dbc:	4604      	mov	r4, r0
	mod->led_number = length;
    6dbe:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    6dc0:	b2cd      	uxtb	r5, r1
    6dc2:	200c      	movs	r0, #12
    6dc4:	4368      	muls	r0, r5
    6dc6:	3090      	adds	r0, #144	; 0x90
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    6dc8:	4f4c      	ldr	r7, [pc, #304]	; (6efc <grid_led_buffer_init+0x144>)
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    6dca:	6060      	str	r0, [r4, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    6dcc:	47b8      	blx	r7
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    6dce:	f100 0390 	add.w	r3, r0, #144	; 0x90
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    6dd2:	60a0      	str	r0, [r4, #8]
    6dd4:	4606      	mov	r6, r0
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    6dd6:	2027      	movs	r0, #39	; 0x27
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    6dd8:	60e3      	str	r3, [r4, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    6dda:	4368      	muls	r0, r5
    6ddc:	47b8      	blx	r7
    6dde:	6120      	str	r0, [r4, #16]
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    6de0:	b106      	cbz	r6, 6de4 <grid_led_buffer_init+0x2c>
    6de2:	b900      	cbnz	r0, 6de6 <grid_led_buffer_init+0x2e>
		while(1){
    6de4:	e7fe      	b.n	6de4 <grid_led_buffer_init+0x2c>
    6de6:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    6de8:	4619      	mov	r1, r3
    6dea:	68a2      	ldr	r2, [r4, #8]
    6dec:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    6dee:	3301      	adds	r3, #1
    6df0:	2b90      	cmp	r3, #144	; 0x90
    6df2:	d1fa      	bne.n	6dea <grid_led_buffer_init+0x32>
	for (uint32_t i = 0; i<mod->led_number; i++){
    6df4:	2500      	movs	r5, #0
		grid_led_lowlevel_set_color(mod,i,0,0,0);
    6df6:	4f42      	ldr	r7, [pc, #264]	; (6f00 <grid_led_buffer_init+0x148>)
    6df8:	462e      	mov	r6, r5
	for (uint32_t i = 0; i<mod->led_number; i++){
    6dfa:	7863      	ldrb	r3, [r4, #1]
    6dfc:	429d      	cmp	r5, r3
    6dfe:	d30c      	bcc.n	6e1a <grid_led_buffer_init+0x62>
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x00, 0x00);
    6e00:	4d40      	ldr	r5, [pc, #256]	; (6f04 <grid_led_buffer_init+0x14c>)
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x7F, 0x00);
    6e02:	4e41      	ldr	r6, [pc, #260]	; (6f08 <grid_led_buffer_init+0x150>)
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0xFF, 0x00);
    6e04:	4f41      	ldr	r7, [pc, #260]	; (6f0c <grid_led_buffer_init+0x154>)
    6e06:	f04f 0b00 	mov.w	fp, #0
	for(uint8_t i = 0; i<mod->led_number; i++){
    6e0a:	7863      	ldrb	r3, [r4, #1]
    6e0c:	fa5f fa8b 	uxtb.w	sl, fp
    6e10:	4553      	cmp	r3, sl
    6e12:	d80a      	bhi.n	6e2a <grid_led_buffer_init+0x72>
}
    6e14:	b003      	add	sp, #12
    6e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_led_lowlevel_set_color(mod,i,0,0,0);
    6e1a:	2300      	movs	r3, #0
    6e1c:	4629      	mov	r1, r5
    6e1e:	9600      	str	r6, [sp, #0]
    6e20:	461a      	mov	r2, r3
    6e22:	4620      	mov	r0, r4
    6e24:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    6e26:	3501      	adds	r5, #1
    6e28:	e7e7      	b.n	6dfa <grid_led_buffer_init+0x42>
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x00, 0x00);
    6e2a:	2300      	movs	r3, #0
    6e2c:	e9cd 3300 	strd	r3, r3, [sp]
    6e30:	2201      	movs	r2, #1
    6e32:	4651      	mov	r1, sl
    6e34:	4620      	mov	r0, r4
    6e36:	47a8      	blx	r5
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x7F, 0x00);
    6e38:	2300      	movs	r3, #0
    6e3a:	227f      	movs	r2, #127	; 0x7f
    6e3c:	e9cd 2300 	strd	r2, r3, [sp]
    6e40:	4651      	mov	r1, sl
    6e42:	2201      	movs	r2, #1
    6e44:	4620      	mov	r0, r4
    6e46:	47b0      	blx	r6
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0xFF, 0x00);
    6e48:	2300      	movs	r3, #0
    6e4a:	22ff      	movs	r2, #255	; 0xff
    6e4c:	e9cd 2300 	strd	r2, r3, [sp]
    6e50:	4651      	mov	r1, sl
    6e52:	2201      	movs	r2, #1
    6e54:	4620      	mov	r0, r4
    6e56:	47b8      	blx	r7
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_A, 0);
    6e58:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 6f10 <grid_led_buffer_init+0x158>
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_A, 0);
    6e5c:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 6f14 <grid_led_buffer_init+0x15c>
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_A, 0);
    6e60:	2300      	movs	r3, #0
    6e62:	2201      	movs	r2, #1
    6e64:	4651      	mov	r1, sl
    6e66:	4620      	mov	r0, r4
    6e68:	47c8      	blx	r9
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_A, 0);
    6e6a:	2300      	movs	r3, #0
    6e6c:	2201      	movs	r2, #1
    6e6e:	4651      	mov	r1, sl
    6e70:	4620      	mov	r0, r4
    6e72:	47c0      	blx	r8
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x00, 0x00);
    6e74:	2300      	movs	r3, #0
    6e76:	e9cd 3300 	strd	r3, r3, [sp]
    6e7a:	2202      	movs	r2, #2
    6e7c:	4651      	mov	r1, sl
    6e7e:	4620      	mov	r0, r4
    6e80:	47a8      	blx	r5
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x7F, 0x00);
    6e82:	2300      	movs	r3, #0
    6e84:	227f      	movs	r2, #127	; 0x7f
    6e86:	e9cd 2300 	strd	r2, r3, [sp]
    6e8a:	4651      	mov	r1, sl
    6e8c:	2202      	movs	r2, #2
    6e8e:	4620      	mov	r0, r4
    6e90:	47b0      	blx	r6
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0xFF, 0x00);
    6e92:	2300      	movs	r3, #0
    6e94:	22ff      	movs	r2, #255	; 0xff
    6e96:	e9cd 2300 	strd	r2, r3, [sp]
    6e9a:	4651      	mov	r1, sl
    6e9c:	2202      	movs	r2, #2
    6e9e:	4620      	mov	r0, r4
    6ea0:	47b8      	blx	r7
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_B, 0);
    6ea2:	2300      	movs	r3, #0
    6ea4:	2202      	movs	r2, #2
    6ea6:	4651      	mov	r1, sl
    6ea8:	4620      	mov	r0, r4
    6eaa:	47c8      	blx	r9
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_B, 0);
    6eac:	2300      	movs	r3, #0
    6eae:	2202      	movs	r2, #2
    6eb0:	4651      	mov	r1, sl
    6eb2:	4620      	mov	r0, r4
    6eb4:	47c0      	blx	r8
		grid_led_set_min(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    6eb6:	2300      	movs	r3, #0
    6eb8:	461a      	mov	r2, r3
    6eba:	e9cd 3300 	strd	r3, r3, [sp]
    6ebe:	4651      	mov	r1, sl
    6ec0:	4620      	mov	r0, r4
    6ec2:	47a8      	blx	r5
		grid_led_set_mid(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    6ec4:	2300      	movs	r3, #0
    6ec6:	461a      	mov	r2, r3
    6ec8:	e9cd 3300 	strd	r3, r3, [sp]
    6ecc:	4651      	mov	r1, sl
    6ece:	4620      	mov	r0, r4
    6ed0:	47b0      	blx	r6
		grid_led_set_max(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    6ed2:	2300      	movs	r3, #0
    6ed4:	461a      	mov	r2, r3
    6ed6:	e9cd 3300 	strd	r3, r3, [sp]
    6eda:	4651      	mov	r1, sl
    6edc:	4620      	mov	r0, r4
    6ede:	47b8      	blx	r7
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_ALERT, 0);
    6ee0:	2300      	movs	r3, #0
    6ee2:	461a      	mov	r2, r3
    6ee4:	4651      	mov	r1, sl
    6ee6:	4620      	mov	r0, r4
    6ee8:	47c8      	blx	r9
		grid_led_set_phase(mod, i, GRID_LED_LAYER_ALERT, 0);
    6eea:	2300      	movs	r3, #0
    6eec:	461a      	mov	r2, r3
    6eee:	4651      	mov	r1, sl
    6ef0:	4620      	mov	r0, r4
    6ef2:	47c0      	blx	r8
	for(uint8_t i = 0; i<mod->led_number; i++){
    6ef4:	f10b 0b01 	add.w	fp, fp, #1
    6ef8:	e787      	b.n	6e0a <grid_led_buffer_init+0x52>
    6efa:	bf00      	nop
    6efc:	00012961 	.word	0x00012961
    6f00:	00006c0d 	.word	0x00006c0d
    6f04:	00006cc1 	.word	0x00006cc1
    6f08:	00006ce1 	.word	0x00006ce1
    6f0c:	00006d01 	.word	0x00006d01
    6f10:	00006da5 	.word	0x00006da5
    6f14:	00006d91 	.word	0x00006d91

00006f18 <grid_led_lowlevel_init>:
uint8_t grid_led_lowlevel_init(struct grid_led_model* mod, uint8_t num){
    6f18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6f1a:	4e29      	ldr	r6, [pc, #164]	; (6fc0 <grid_led_lowlevel_init+0xa8>)
	for(uint16_t i=0; i<256; i++){
    6f1c:	2300      	movs	r3, #0
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    6f1e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    6f22:	f013 0f02 	tst.w	r3, #2
    6f26:	bf0c      	ite	eq
    6f28:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    6f2c:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    6f30:	f013 0f04 	tst.w	r3, #4
    6f34:	bf0c      	ite	eq
    6f36:	f44f 2400 	moveq.w	r4, #524288	; 0x80000
    6f3a:	f44f 2460 	movne.w	r4, #917504	; 0xe0000
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    6f3e:	f013 0f08 	tst.w	r3, #8
    6f42:	ea45 0504 	orr.w	r5, r5, r4
    6f46:	bf0c      	ite	eq
    6f48:	f44f 0400 	moveq.w	r4, #8388608	; 0x800000
    6f4c:	f44f 0460 	movne.w	r4, #14680064	; 0xe00000
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    6f50:	f013 0f10 	tst.w	r3, #16
    6f54:	ea45 0504 	orr.w	r5, r5, r4
    6f58:	bf0c      	ite	eq
    6f5a:	f44f 6400 	moveq.w	r4, #2048	; 0x800
    6f5e:	f44f 6460 	movne.w	r4, #3584	; 0xe00
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    6f62:	f013 0f20 	tst.w	r3, #32
    6f66:	bf0c      	ite	eq
    6f68:	f44f 4200 	moveq.w	r2, #32768	; 0x8000
    6f6c:	f44f 4260 	movne.w	r2, #57344	; 0xe000
    6f70:	432c      	orrs	r4, r5
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    6f72:	f013 0f40 	tst.w	r3, #64	; 0x40
    6f76:	ea44 0402 	orr.w	r4, r4, r2
    6f7a:	bf0c      	ite	eq
    6f7c:	2208      	moveq	r2, #8
    6f7e:	220e      	movne	r2, #14
    6f80:	4314      	orrs	r4, r2
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    6f82:	09da      	lsrs	r2, r3, #7
    6f84:	bf14      	ite	ne
    6f86:	22e0      	movne	r2, #224	; 0xe0
    6f88:	2280      	moveq	r2, #128	; 0x80
	for(uint16_t i=0; i<256; i++){
    6f8a:	3301      	adds	r3, #1
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    6f8c:	4322      	orrs	r2, r4
	for(uint16_t i=0; i<256; i++){
    6f8e:	b29b      	uxth	r3, r3
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    6f90:	433a      	orrs	r2, r7
	for(uint16_t i=0; i<256; i++){
    6f92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
		grid_led_color_code[i] = temp;
    6f96:	f846 2b04 	str.w	r2, [r6], #4
	for(uint16_t i=0; i<256; i++){
    6f9a:	d108      	bne.n	6fae <grid_led_lowlevel_init+0x96>
	grid_led_buffer_init(mod, num);		
    6f9c:	4b09      	ldr	r3, [pc, #36]	; (6fc4 <grid_led_lowlevel_init+0xac>)
    6f9e:	9001      	str	r0, [sp, #4]
    6fa0:	4798      	blx	r3
	grid_led_hardware_init(mod);
    6fa2:	9801      	ldr	r0, [sp, #4]
    6fa4:	4b08      	ldr	r3, [pc, #32]	; (6fc8 <grid_led_lowlevel_init+0xb0>)
    6fa6:	4798      	blx	r3
}
    6fa8:	2000      	movs	r0, #0
    6faa:	b003      	add	sp, #12
    6fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    6fae:	f013 0f01 	tst.w	r3, #1
    6fb2:	bf14      	ite	ne
    6fb4:	f04f 6760 	movne.w	r7, #234881024	; 0xe000000
    6fb8:	f04f 6700 	moveq.w	r7, #134217728	; 0x8000000
    6fbc:	e7b1      	b.n	6f22 <grid_led_lowlevel_init+0xa>
    6fbe:	bf00      	nop
    6fc0:	20007dec 	.word	0x20007dec
    6fc4:	00006db9 	.word	0x00006db9
    6fc8:	00006c59 	.word	0x00006c59

00006fcc <grid_led_lowlevel_render>:


void grid_led_lowlevel_render(struct grid_led_model* mod, uint32_t num){
    6fcc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6fd0:	7847      	ldrb	r7, [r0, #1]
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    6fd2:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 7074 <grid_led_lowlevel_render+0xa8>
    6fd6:	eb07 0347 	add.w	r3, r7, r7, lsl #1
    6fda:	eb07 0783 	add.w	r7, r7, r3, lsl #2
    6fde:	6903      	ldr	r3, [r0, #16]
	uint32_t mix_b = 0;
    6fe0:	2500      	movs	r5, #0
    6fe2:	240d      	movs	r4, #13
    6fe4:	fb04 3401 	mla	r4, r4, r1, r3
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    6fe8:	2603      	movs	r6, #3
	uint32_t mix_g = 0;
    6fea:	462b      	mov	r3, r5
	uint32_t mix_r = 0;
    6fec:	462a      	mov	r2, r5
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    6fee:	f894 900b 	ldrb.w	r9, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    6ff2:	f894 b003 	ldrb.w	fp, [r4, #3]
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    6ff6:	f818 e009 	ldrb.w	lr, [r8, r9]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    6ffa:	44c1      	add	r9, r8
    6ffc:	3e01      	subs	r6, #1
    6ffe:	f899 a100 	ldrb.w	sl, [r9, #256]	; 0x100
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    7002:	f899 c200 	ldrb.w	ip, [r9, #512]	; 0x200
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    7006:	f894 9000 	ldrb.w	r9, [r4]
    700a:	fb1b fb0a 	smulbb	fp, fp, sl
    700e:	fb09 bb0e 	mla	fp, r9, lr, fp
    7012:	f894 9006 	ldrb.w	r9, [r4, #6]
    7016:	fb09 b90c 	mla	r9, r9, ip, fp
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    701a:	f894 b004 	ldrb.w	fp, [r4, #4]
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    701e:	444a      	add	r2, r9
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    7020:	f894 9001 	ldrb.w	r9, [r4, #1]
    7024:	fb1b fb0a 	smulbb	fp, fp, sl
    7028:	fb09 bb0e 	mla	fp, r9, lr, fp
    702c:	f894 9007 	ldrb.w	r9, [r4, #7]
    7030:	fb09 b90c 	mla	r9, r9, ip, fp
    7034:	444b      	add	r3, r9
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    7036:	f894 9005 	ldrb.w	r9, [r4, #5]
    703a:	f894 b002 	ldrb.w	fp, [r4, #2]
    703e:	fb19 f90a 	smulbb	r9, r9, sl
    7042:	fb0b 9e0e 	mla	lr, fp, lr, r9
    7046:	f894 9008 	ldrb.w	r9, [r4, #8]
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
    704a:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    704e:	fb09 ec0c 	mla	ip, r9, ip, lr
    7052:	4465      	add	r5, ip
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
    7054:	443c      	add	r4, r7
    7056:	d1ca      	bne.n	6fee <grid_led_lowlevel_render+0x22>

	mix_r = (mix_r)/2/256;
	mix_g = (mix_g)/2/256;
	mix_b = (mix_b)/2/256;
				
	grid_led_lowlevel_set_color(mod, num, mix_r, mix_g, mix_b);
    7058:	f3c5 254f 	ubfx	r5, r5, #9, #16
    705c:	4c04      	ldr	r4, [pc, #16]	; (7070 <grid_led_lowlevel_render+0xa4>)
    705e:	9500      	str	r5, [sp, #0]
    7060:	f3c3 234f 	ubfx	r3, r3, #9, #16
    7064:	f3c2 224f 	ubfx	r2, r2, #9, #16
    7068:	47a0      	blx	r4
	
}
    706a:	b003      	add	sp, #12
    706c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7070:	00006c0d 	.word	0x00006c0d
    7074:	20000008 	.word	0x20000008

00007078 <grid_led_lowlevel_render_all>:


void grid_led_lowlevel_render_all(struct grid_led_model* mod){
    7078:	b570      	push	{r4, r5, r6, lr}
	
	for (uint32_t i=0; i<mod->led_number; i++){
		
		grid_led_lowlevel_render(mod, i);
    707a:	4e06      	ldr	r6, [pc, #24]	; (7094 <grid_led_lowlevel_render_all+0x1c>)
void grid_led_lowlevel_render_all(struct grid_led_model* mod){
    707c:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    707e:	2400      	movs	r4, #0
    7080:	786b      	ldrb	r3, [r5, #1]
    7082:	42a3      	cmp	r3, r4
    7084:	d800      	bhi.n	7088 <grid_led_lowlevel_render_all+0x10>
	}
	
}
    7086:	bd70      	pop	{r4, r5, r6, pc}
		grid_led_lowlevel_render(mod, i);
    7088:	4621      	mov	r1, r4
    708a:	4628      	mov	r0, r5
    708c:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    708e:	3401      	adds	r4, #1
    7090:	e7f6      	b.n	7080 <grid_led_lowlevel_render_all+0x8>
    7092:	bf00      	nop
    7094:	00006fcd 	.word	0x00006fcd

00007098 <grid_led_lowlevel_hardware_start_transfer>:
			
	}
	
}

void grid_led_lowlevel_hardware_start_transfer (struct grid_led_model* mod){
    7098:	b510      	push	{r4, lr}
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    709a:	4b07      	ldr	r3, [pc, #28]	; (70b8 <grid_led_lowlevel_hardware_start_transfer+0x20>)
void grid_led_lowlevel_hardware_start_transfer (struct grid_led_model* mod){
    709c:	4604      	mov	r4, r0
	grid_led_hardware_transfer_done = 0;
    709e:	2200      	movs	r2, #0
    70a0:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    70a2:	4806      	ldr	r0, [pc, #24]	; (70bc <grid_led_lowlevel_hardware_start_transfer+0x24>)
    70a4:	4b06      	ldr	r3, [pc, #24]	; (70c0 <grid_led_lowlevel_hardware_start_transfer+0x28>)
    70a6:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_lowlevel_get_frame_buffer_pointer(mod), grid_led_lowlevel_get_frame_buffer_size(mod));
    70a8:	88a2      	ldrh	r2, [r4, #4]
    70aa:	68a1      	ldr	r1, [r4, #8]
    70ac:	6960      	ldr	r0, [r4, #20]
    70ae:	4b05      	ldr	r3, [pc, #20]	; (70c4 <grid_led_lowlevel_hardware_start_transfer+0x2c>)

}
    70b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	io_write(mod->hardware_io_descriptor, grid_led_lowlevel_get_frame_buffer_pointer(mod), grid_led_lowlevel_get_frame_buffer_size(mod));
    70b4:	4718      	bx	r3
    70b6:	bf00      	nop
    70b8:	200010d8 	.word	0x200010d8
    70bc:	20014de4 	.word	0x20014de4
    70c0:	0000b4d1 	.word	0x0000b4d1
    70c4:	0000b169 	.word	0x0000b169

000070c8 <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    70c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	grid_ui_model_init(&grid_core_state, 1);
    70cc:	4d70      	ldr	r5, [pc, #448]	; (7290 <grid_module_common_init+0x1c8>)
    70ce:	4b71      	ldr	r3, [pc, #452]	; (7294 <grid_module_common_init+0x1cc>)
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
	
		
	if (1){	// INIT CORE_STATE->hearbeat	
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    70d0:	f8df 9240 	ldr.w	r9, [pc, #576]	; 7314 <grid_module_common_init+0x24c>
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_HEARTBEAT );
		payload_length = strlen(payload_template);
    70d4:	f8df 8240 	ldr.w	r8, [pc, #576]	; 7318 <grid_module_common_init+0x250>
	
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    70d8:	4f6f      	ldr	r7, [pc, #444]	; (7298 <grid_module_common_init+0x1d0>)
		uint8_t error = 0;
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    70da:	f8df a240 	ldr.w	sl, [pc, #576]	; 731c <grid_module_common_init+0x254>
void grid_module_common_init(void){
    70de:	b0a5      	sub	sp, #148	; 0x94
	grid_ui_model_init(&grid_core_state, 1);
    70e0:	4628      	mov	r0, r5
    70e2:	2101      	movs	r1, #1
    70e4:	4798      	blx	r3
	grid_ui_bank_init(&grid_core_state, 0, 1);
    70e6:	4628      	mov	r0, r5
    70e8:	4b6c      	ldr	r3, [pc, #432]	; (729c <grid_module_common_init+0x1d4>)
    70ea:	2201      	movs	r2, #1
    70ec:	2100      	movs	r1, #0
    70ee:	4798      	blx	r3
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
    70f0:	2200      	movs	r2, #0
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    70f2:	2400      	movs	r4, #0
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
    70f4:	6868      	ldr	r0, [r5, #4]
    70f6:	4b6a      	ldr	r3, [pc, #424]	; (72a0 <grid_module_common_init+0x1d8>)
    70f8:	4611      	mov	r1, r2
    70fa:	4798      	blx	r3
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    70fc:	227e      	movs	r2, #126	; 0x7e
    70fe:	4621      	mov	r1, r4
    7100:	a804      	add	r0, sp, #16
    7102:	9403      	str	r4, [sp, #12]
    7104:	47c8      	blx	r9
		sprintf(payload_template, GRID_EVENTSTRING_HEARTBEAT );
    7106:	4967      	ldr	r1, [pc, #412]	; (72a4 <grid_module_common_init+0x1dc>)
    7108:	4b67      	ldr	r3, [pc, #412]	; (72a8 <grid_module_common_init+0x1e0>)
    710a:	a803      	add	r0, sp, #12
    710c:	4798      	blx	r3
		payload_length = strlen(payload_template);
    710e:	a803      	add	r0, sp, #12
    7110:	47c0      	blx	r8
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    7112:	aa03      	add	r2, sp, #12
    7114:	1816      	adds	r6, r2, r0
    7116:	2303      	movs	r3, #3
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    7118:	f10d 0b0b 	add.w	fp, sp, #11
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    711c:	4963      	ldr	r1, [pc, #396]	; (72ac <grid_module_common_init+0x1e4>)
    711e:	9300      	str	r3, [sp, #0]
    7120:	2202      	movs	r2, #2
    7122:	2310      	movs	r3, #16
    7124:	4630      	mov	r0, r6
    7126:	47b8      	blx	r7
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    7128:	230e      	movs	r3, #14
    712a:	2201      	movs	r2, #1
    712c:	2104      	movs	r1, #4
	
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_HWCFG_offset, GRID_CLASS_HEARTBEAT_HWCFG_length, grid_sys_get_hwcfg(), &error);
    712e:	4f60      	ldr	r7, [pc, #384]	; (72b0 <grid_module_common_init+0x1e8>)
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    7130:	f8cd b000 	str.w	fp, [sp]
    7134:	4630      	mov	r0, r6
		uint8_t error = 0;
    7136:	f88d 400b 	strb.w	r4, [sp, #11]
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    713a:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_HWCFG_offset, GRID_CLASS_HEARTBEAT_HWCFG_length, grid_sys_get_hwcfg(), &error);
    713c:	47b8      	blx	r7
    713e:	2202      	movs	r2, #2
    7140:	4603      	mov	r3, r0
    7142:	2105      	movs	r1, #5
    7144:	4630      	mov	r0, r6
    7146:	f8cd b000 	str.w	fp, [sp]
    714a:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMAJOR_offset, GRID_CLASS_HEARTBEAT_VMAJOR_length , GRID_PROTOCOL_VERSION_MAJOR, &error);
    714c:	2301      	movs	r3, #1
    714e:	2202      	movs	r2, #2
    7150:	2107      	movs	r1, #7
    7152:	4630      	mov	r0, r6
    7154:	f8cd b000 	str.w	fp, [sp]
    7158:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMINOR_offset, GRID_CLASS_HEARTBEAT_VMINOR_length  , GRID_PROTOCOL_VERSION_MINOR, &error);
    715a:	2301      	movs	r3, #1
    715c:	2202      	movs	r2, #2
    715e:	2109      	movs	r1, #9
    7160:	4630      	mov	r0, r6
    7162:	f8cd b000 	str.w	fp, [sp]
    7166:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VPATCH_offset, GRID_CLASS_HEARTBEAT_VPATCH_length  , GRID_PROTOCOL_VERSION_PATCH, &error);
    7168:	2309      	movs	r3, #9
    716a:	2202      	movs	r2, #2
    716c:	210b      	movs	r1, #11
    716e:	4630      	mov	r0, r6
    7170:	f8cd b000 	str.w	fp, [sp]
    7174:	47d0      	blx	sl
	
		payload_length = strlen(payload_template);
    7176:	a803      	add	r0, sp, #12
    7178:	47c0      	blx	r8
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_HEARTBEAT, payload_template, payload_length);		
    717a:	686e      	ldr	r6, [r5, #4]
		payload_length = strlen(payload_template);
    717c:	4603      	mov	r3, r0
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_HEARTBEAT, payload_template, payload_length);		
    717e:	aa03      	add	r2, sp, #12
    7180:	68f0      	ldr	r0, [r6, #12]
    7182:	4e4c      	ldr	r6, [pc, #304]	; (72b4 <grid_module_common_init+0x1ec>)
    7184:	210c      	movs	r1, #12
    7186:	47b0      	blx	r6
		
	}

	if (1){	// INIT CORE_STATE->mapmode press
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    7188:	227e      	movs	r2, #126	; 0x7e
    718a:	4621      	mov	r1, r4
    718c:	a804      	add	r0, sp, #16
    718e:	9403      	str	r4, [sp, #12]
    7190:	47c8      	blx	r9
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_PRESS GRID_ACTIONSTRING_MAPMODE_PRESS);
    7192:	4949      	ldr	r1, [pc, #292]	; (72b8 <grid_module_common_init+0x1f0>)
    7194:	4b44      	ldr	r3, [pc, #272]	; (72a8 <grid_module_common_init+0x1e0>)
    7196:	a803      	add	r0, sp, #12
    7198:	4798      	blx	r3
		payload_length = strlen(payload_template);
    719a:	a803      	add	r0, sp, #12
    719c:	47c0      	blx	r8
    719e:	4603      	mov	r3, r0
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_PRESS, payload_template, payload_length);			
    71a0:	6868      	ldr	r0, [r5, #4]
    71a2:	aa03      	add	r2, sp, #12
    71a4:	68c0      	ldr	r0, [r0, #12]
    71a6:	2107      	movs	r1, #7
    71a8:	47b0      	blx	r6
		
	}	

	if (1){ // INIT CORE_STATE->mapmode release
			
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    71aa:	227e      	movs	r2, #126	; 0x7e
    71ac:	4621      	mov	r1, r4
    71ae:	a804      	add	r0, sp, #16
    71b0:	9403      	str	r4, [sp, #12]
    71b2:	47c8      	blx	r9
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_RELEASE GRID_ACTIONSTRING_MAPMODE_RELEASE);
    71b4:	4941      	ldr	r1, [pc, #260]	; (72bc <grid_module_common_init+0x1f4>)
    71b6:	4b3c      	ldr	r3, [pc, #240]	; (72a8 <grid_module_common_init+0x1e0>)
    71b8:	a803      	add	r0, sp, #12
    71ba:	4798      	blx	r3
		payload_length = strlen(payload_template);
    71bc:	a803      	add	r0, sp, #12
    71be:	47c0      	blx	r8
    71c0:	4603      	mov	r3, r0
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_RELEASE, payload_template, payload_length);
    71c2:	6868      	ldr	r0, [r5, #4]
    71c4:	aa03      	add	r2, sp, #12
    71c6:	68c0      	ldr	r0, [r0, #12]
    71c8:	2108      	movs	r1, #8
    71ca:	47b0      	blx	r6
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgresponse
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    71cc:	227e      	movs	r2, #126	; 0x7e
    71ce:	4621      	mov	r1, r4
    71d0:	a804      	add	r0, sp, #16
    71d2:	9403      	str	r4, [sp, #12]
    71d4:	47c8      	blx	r9
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_RESPONES GRID_ACTIONSTRING_CFG_RESPONSE);
    71d6:	493a      	ldr	r1, [pc, #232]	; (72c0 <grid_module_common_init+0x1f8>)
    71d8:	4b33      	ldr	r3, [pc, #204]	; (72a8 <grid_module_common_init+0x1e0>)
    71da:	a803      	add	r0, sp, #12
    71dc:	4798      	blx	r3
		payload_length = strlen(payload_template);
    71de:	a803      	add	r0, sp, #12
    71e0:	47c0      	blx	r8
    71e2:	4603      	mov	r3, r0
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_RESPONSE, payload_template, payload_length);
    71e4:	6868      	ldr	r0, [r5, #4]
    71e6:	aa03      	add	r2, sp, #12
    71e8:	68c0      	ldr	r0, [r0, #12]
    71ea:	2109      	movs	r1, #9
    71ec:	47b0      	blx	r6
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgrequest
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    71ee:	227e      	movs	r2, #126	; 0x7e
    71f0:	4621      	mov	r1, r4
    71f2:	a804      	add	r0, sp, #16
    71f4:	9403      	str	r4, [sp, #12]
    71f6:	47c8      	blx	r9
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_REQUEST GRID_ACTIONSTRING_CFG_REQUEST);
    71f8:	4932      	ldr	r1, [pc, #200]	; (72c4 <grid_module_common_init+0x1fc>)
    71fa:	4b2b      	ldr	r3, [pc, #172]	; (72a8 <grid_module_common_init+0x1e0>)
    71fc:	a803      	add	r0, sp, #12
    71fe:	4798      	blx	r3
		payload_length = strlen(payload_template);
    7200:	a803      	add	r0, sp, #12
    7202:	47c0      	blx	r8
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    7204:	686c      	ldr	r4, [r5, #4]
		payload_length = strlen(payload_template);
    7206:	4603      	mov	r3, r0
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    7208:	aa03      	add	r2, sp, #12
    720a:	68e0      	ldr	r0, [r4, #12]
	}	
	
	
	//enable pwr!
	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "UI Power Enable");
    720c:	4c2e      	ldr	r4, [pc, #184]	; (72c8 <grid_module_common_init+0x200>)
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    720e:	210a      	movs	r1, #10
    7210:	47b0      	blx	r6
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "UI Power Enable");
    7212:	492e      	ldr	r1, [pc, #184]	; (72cc <grid_module_common_init+0x204>)
    7214:	482e      	ldr	r0, [pc, #184]	; (72d0 <grid_module_common_init+0x208>)
    7216:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].OUTTGL.reg = PORT_OUT_OUT(mask);
}

static inline void hri_port_set_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    7218:	4b2e      	ldr	r3, [pc, #184]	; (72d4 <grid_module_common_init+0x20c>)
    721a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    721e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    7222:	47b8      	blx	r7
    7224:	4625      	mov	r5, r4
    7226:	b970      	cbnz	r0, 7246 <grid_module_common_init+0x17e>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
    7228:	492b      	ldr	r1, [pc, #172]	; (72d8 <grid_module_common_init+0x210>)
    722a:	4829      	ldr	r0, [pc, #164]	; (72d0 <grid_module_common_init+0x208>)
    722c:	47a8      	blx	r5
		grid_module_po16_revb_init();
    722e:	4b2b      	ldr	r3, [pc, #172]	; (72dc <grid_module_common_init+0x214>)
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
		grid_module_bu16_revb_init();
    7230:	4798      	blx	r3
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: Unknown Module");
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "HWCFG Mismatch");
	}


	grid_sys_init(&grid_sys_state);
    7232:	4b2b      	ldr	r3, [pc, #172]	; (72e0 <grid_module_common_init+0x218>)
    7234:	482b      	ldr	r0, [pc, #172]	; (72e4 <grid_module_common_init+0x21c>)
    7236:	4798      	blx	r3


	grid_nvm_init(&grid_nvm_state, &FLASH_0);
    7238:	492b      	ldr	r1, [pc, #172]	; (72e8 <grid_module_common_init+0x220>)
    723a:	482c      	ldr	r0, [pc, #176]	; (72ec <grid_module_common_init+0x224>)
    723c:	4b2c      	ldr	r3, [pc, #176]	; (72f0 <grid_module_common_init+0x228>)
    723e:	4798      	blx	r3
	
		
}
    7240:	b025      	add	sp, #148	; 0x94
    7242:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    7246:	47b8      	blx	r7
    7248:	2808      	cmp	r0, #8
    724a:	d0ed      	beq.n	7228 <grid_module_common_init+0x160>
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
    724c:	47b8      	blx	r7
    724e:	2880      	cmp	r0, #128	; 0x80
    7250:	d104      	bne.n	725c <grid_module_common_init+0x194>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
    7252:	4928      	ldr	r1, [pc, #160]	; (72f4 <grid_module_common_init+0x22c>)
    7254:	481e      	ldr	r0, [pc, #120]	; (72d0 <grid_module_common_init+0x208>)
    7256:	47a8      	blx	r5
		grid_module_bu16_revb_init();
    7258:	4b27      	ldr	r3, [pc, #156]	; (72f8 <grid_module_common_init+0x230>)
    725a:	e7e9      	b.n	7230 <grid_module_common_init+0x168>
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
    725c:	47b8      	blx	r7
    725e:	2888      	cmp	r0, #136	; 0x88
    7260:	d0f7      	beq.n	7252 <grid_module_common_init+0x18a>
	else if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){
    7262:	47b8      	blx	r7
    7264:	2840      	cmp	r0, #64	; 0x40
    7266:	d104      	bne.n	7272 <grid_module_common_init+0x1aa>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
    7268:	4924      	ldr	r1, [pc, #144]	; (72fc <grid_module_common_init+0x234>)
    726a:	4819      	ldr	r0, [pc, #100]	; (72d0 <grid_module_common_init+0x208>)
    726c:	47a0      	blx	r4
		grid_module_pbf4_reva_init();			
    726e:	4b24      	ldr	r3, [pc, #144]	; (7300 <grid_module_common_init+0x238>)
    7270:	e7de      	b.n	7230 <grid_module_common_init+0x168>
	else if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){
    7272:	47b8      	blx	r7
    7274:	28c0      	cmp	r0, #192	; 0xc0
    7276:	d104      	bne.n	7282 <grid_module_common_init+0x1ba>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
    7278:	4922      	ldr	r1, [pc, #136]	; (7304 <grid_module_common_init+0x23c>)
    727a:	4815      	ldr	r0, [pc, #84]	; (72d0 <grid_module_common_init+0x208>)
    727c:	47a0      	blx	r4
		grid_module_en16_reva_init();	
    727e:	4b22      	ldr	r3, [pc, #136]	; (7308 <grid_module_common_init+0x240>)
    7280:	e7d6      	b.n	7230 <grid_module_common_init+0x168>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: Unknown Module");
    7282:	4922      	ldr	r1, [pc, #136]	; (730c <grid_module_common_init+0x244>)
    7284:	4812      	ldr	r0, [pc, #72]	; (72d0 <grid_module_common_init+0x208>)
    7286:	47a0      	blx	r4
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "HWCFG Mismatch");
    7288:	4921      	ldr	r1, [pc, #132]	; (7310 <grid_module_common_init+0x248>)
    728a:	4811      	ldr	r0, [pc, #68]	; (72d0 <grid_module_common_init+0x208>)
    728c:	47a0      	blx	r4
    728e:	e7d0      	b.n	7232 <grid_module_common_init+0x16a>
    7290:	2001474c 	.word	0x2001474c
    7294:	00009a8d 	.word	0x00009a8d
    7298:	00013111 	.word	0x00013111
    729c:	00009ac1 	.word	0x00009ac1
    72a0:	0000a3ed 	.word	0x0000a3ed
    72a4:	000151da 	.word	0x000151da
    72a8:	000134fd 	.word	0x000134fd
    72ac:	00015092 	.word	0x00015092
    72b0:	00009909 	.word	0x00009909
    72b4:	00009f51 	.word	0x00009f51
    72b8:	000151ee 	.word	0x000151ee
    72bc:	00015214 	.word	0x00015214
    72c0:	0001522d 	.word	0x0001522d
    72c4:	00015253 	.word	0x00015253
    72c8:	00012cf9 	.word	0x00012cf9
    72cc:	00015279 	.word	0x00015279
    72d0:	00015123 	.word	0x00015123
    72d4:	41008000 	.word	0x41008000
    72d8:	00015289 	.word	0x00015289
    72dc:	000083a1 	.word	0x000083a1
    72e0:	0000966d 	.word	0x0000966d
    72e4:	20006f94 	.word	0x20006f94
    72e8:	20014c88 	.word	0x20014c88
    72ec:	200079a8 	.word	0x200079a8
    72f0:	00008cf9 	.word	0x00008cf9
    72f4:	0001529b 	.word	0x0001529b
    72f8:	00007651 	.word	0x00007651
    72fc:	000152ad 	.word	0x000152ad
    7300:	00008045 	.word	0x00008045
    7304:	000152bf 	.word	0x000152bf
    7308:	00007b69 	.word	0x00007b69
    730c:	000152d1 	.word	0x000152d1
    7310:	000152ed 	.word	0x000152ed
    7314:	00012ab5 	.word	0x00012ab5
    7318:	000135c1 	.word	0x000135c1
    731c:	00009a49 	.word	0x00009a49

00007320 <grid_module_bu16_revb_hardware_start_transfer>:

static uint8_t grid_bu16_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_bu16_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};
	
	
void grid_module_bu16_revb_hardware_start_transfer(void){
    7320:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    7322:	4c04      	ldr	r4, [pc, #16]	; (7334 <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    7324:	4804      	ldr	r0, [pc, #16]	; (7338 <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    7326:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    7328:	4623      	mov	r3, r4
    732a:	4804      	ldr	r0, [pc, #16]	; (733c <grid_module_bu16_revb_hardware_start_transfer+0x1c>)

}
    732c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	adc_async_start_conversion(&ADC_1);
    7330:	4718      	bx	r3
    7332:	bf00      	nop
    7334:	0000d6b5 	.word	0x0000d6b5
    7338:	20014d14 	.word	0x20014d14
    733c:	20014ee8 	.word	0x20014ee8

00007340 <grid_module_bu16_revb_hardware_transfer_complete_cb>:

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    7340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    7344:	4aa4      	ldr	r2, [pc, #656]	; (75d8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    7346:	7813      	ldrb	r3, [r2, #0]
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    7348:	b08b      	sub	sp, #44	; 0x2c
    734a:	4614      	mov	r4, r2
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    734c:	b933      	cbnz	r3, 735c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1c>
		grid_module_bu16_revb_hardware_transfer_complete++;
    734e:	7813      	ldrb	r3, [r2, #0]
    7350:	3301      	adds	r3, #1
    7352:	b2db      	uxtb	r3, r3
    7354:	7013      	strb	r3, [r2, #0]
	}
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
	grid_module_bu16_revb_hardware_start_transfer();
}
    7356:	b00b      	add	sp, #44	; 0x2c
    7358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    735c:	4b9f      	ldr	r3, [pc, #636]	; (75dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x29c>)
    735e:	48a0      	ldr	r0, [pc, #640]	; (75e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a0>)
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    7360:	4d9f      	ldr	r5, [pc, #636]	; (75e0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a0>)
	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    7362:	4798      	blx	r3
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    7364:	7c6a      	ldrb	r2, [r5, #17]
		bank=0;
    7366:	28ff      	cmp	r0, #255	; 0xff
    7368:	bf14      	ite	ne
    736a:	4603      	movne	r3, r0
    736c:	2300      	moveq	r3, #0
	if (bank_changed){
    736e:	b9fa      	cbnz	r2, 73b0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x70>
	uint16_t adcresult_0 = 0;
    7370:	2300      	movs	r3, #0
    7372:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint16_t adcresult_1 = 0;
    7376:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    737a:	7863      	ldrb	r3, [r4, #1]
    737c:	4a99      	ldr	r2, [pc, #612]	; (75e4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a4>)
    737e:	3308      	adds	r3, #8
    7380:	5cd7      	ldrb	r7, [r2, r3]
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    7382:	7863      	ldrb	r3, [r4, #1]
    7384:	b2db      	uxtb	r3, r3
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    7386:	b2ff      	uxtb	r7, r7
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    7388:	5cd6      	ldrb	r6, [r2, r3]
	grid_module_bu16_revb_mux++;
    738a:	7863      	ldrb	r3, [r4, #1]
    738c:	3301      	adds	r3, #1
    738e:	b2db      	uxtb	r3, r3
    7390:	7063      	strb	r3, [r4, #1]
	grid_module_bu16_revb_mux%=8;
    7392:	7863      	ldrb	r3, [r4, #1]
    7394:	f003 0307 	and.w	r3, r3, #7
    7398:	7063      	strb	r3, [r4, #1]
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    739a:	7863      	ldrb	r3, [r4, #1]
/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	if (level) {
    739c:	f013 0f01 	tst.w	r3, #1
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    73a0:	b2f6      	uxtb	r6, r6
    73a2:	4b91      	ldr	r3, [pc, #580]	; (75e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a8>)
    73a4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    73a8:	d141      	bne.n	742e <grid_module_bu16_revb_hardware_transfer_complete_cb+0xee>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    73aa:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
    73ae:	e040      	b.n	7432 <grid_module_bu16_revb_hardware_transfer_complete_cb+0xf2>
		grid_sys_state.bank_active_changed = 0;
    73b0:	f04f 0900 	mov.w	r9, #0
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    73b4:	fa0f fa83 	sxth.w	sl, r3
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    73b8:	f8df 823c 	ldr.w	r8, [pc, #572]	; 75f8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b8>
		grid_sys_state.bank_active_changed = 0;
    73bc:	f885 9011 	strb.w	r9, [r5, #17]
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    73c0:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    73c4:	eb04 1703 	add.w	r7, r4, r3, lsl #4
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    73c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
    73cc:	7bea      	ldrb	r2, [r5, #15]
    73ce:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    73d2:	fa5f f689 	uxtb.w	r6, r9
    73d6:	7a5b      	ldrb	r3, [r3, #9]
    73d8:	42b3      	cmp	r3, r6
    73da:	d9c9      	bls.n	7370 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x30>
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    73dc:	f8d8 2004 	ldr.w	r2, [r8, #4]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    73e0:	f8df b220 	ldr.w	fp, [pc, #544]	; 7604 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2c4>
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    73e4:	4452      	add	r2, sl
    73e6:	2364      	movs	r3, #100	; 0x64
    73e8:	68d2      	ldr	r2, [r2, #12]
    73ea:	4373      	muls	r3, r6
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    73ec:	19b9      	adds	r1, r7, r6
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    73ee:	441a      	add	r2, r3
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    73f0:	7888      	ldrb	r0, [r1, #2]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_bu16_helper_template_b_tgl3[bank][i];
    73f2:	f891 1042 	ldrb.w	r1, [r1, #66]	; 0x42
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    73f6:	6190      	str	r0, [r2, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_bu16_helper_template_b_tgl3[bank][i];
    73f8:	61d1      	str	r1, [r2, #28]
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    73fa:	f8d8 2004 	ldr.w	r2, [r8, #4]
    73fe:	7be9      	ldrb	r1, [r5, #15]
    7400:	eb02 1201 	add.w	r2, r2, r1, lsl #4
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7404:	4640      	mov	r0, r8
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7406:	68d2      	ldr	r2, [r2, #12]
    7408:	4413      	add	r3, r2
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    740a:	4632      	mov	r2, r6
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    740c:	60de      	str	r6, [r3, #12]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    740e:	7be9      	ldrb	r1, [r5, #15]
    7410:	2300      	movs	r3, #0
    7412:	47d8      	blx	fp
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    7414:	7be9      	ldrb	r1, [r5, #15]
    7416:	2304      	movs	r3, #4
    7418:	4632      	mov	r2, r6
    741a:	4640      	mov	r0, r8
    741c:	47d8      	blx	fp
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    741e:	7be9      	ldrb	r1, [r5, #15]
    7420:	2305      	movs	r3, #5
    7422:	4632      	mov	r2, r6
    7424:	4640      	mov	r0, r8
    7426:	47d8      	blx	fp
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    7428:	f109 0901 	add.w	r9, r9, #1
    742c:	e7cc      	b.n	73c8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x88>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    742e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    7432:	7863      	ldrb	r3, [r4, #1]
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    7434:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 7608 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2c8>
    7438:	486c      	ldr	r0, [pc, #432]	; (75ec <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2ac>)
    743a:	f013 0f02 	tst.w	r3, #2
    743e:	4b6a      	ldr	r3, [pc, #424]	; (75e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a8>)
    7440:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    7444:	bf14      	ite	ne
    7446:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    744a:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    744e:	7863      	ldrb	r3, [r4, #1]
    7450:	f013 0f04 	tst.w	r3, #4
    7454:	4b64      	ldr	r3, [pc, #400]	; (75e8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a8>)
    7456:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    745a:	bf14      	ite	ne
    745c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    7460:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    7464:	2100      	movs	r1, #0
    7466:	2302      	movs	r3, #2
    7468:	aa05      	add	r2, sp, #20
    746a:	47c0      	blx	r8
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    746c:	2302      	movs	r3, #2
    746e:	f10d 0216 	add.w	r2, sp, #22
    7472:	485f      	ldr	r0, [pc, #380]	; (75f0 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>)
    7474:	2100      	movs	r1, #0
    7476:	47c0      	blx	r8
	uint8_t result_value[2] = {0};
    7478:	2300      	movs	r3, #0
    747a:	f8ad 300c 	strh.w	r3, [sp, #12]
	uint8_t result_valid[2] = {0};
    747e:	f8ad 3010 	strh.w	r3, [sp, #16]
	if (adcresult_0>60000){
    7482:	f8bd 3014 	ldrh.w	r3, [sp, #20]
	result_index[0] = adc_index_0;
    7486:	f88d 7008 	strb.w	r7, [sp, #8]
	if (adcresult_0>60000){
    748a:	f64e 2260 	movw	r2, #60000	; 0xea60
    748e:	4293      	cmp	r3, r2
	result_index[1] = adc_index_1;
    7490:	f88d 6009 	strb.w	r6, [sp, #9]
	if (adcresult_0>60000){
    7494:	d978      	bls.n	7588 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x248>
		result_valid[0] = 1;
    7496:	2301      	movs	r3, #1
    7498:	f88d 3010 	strb.w	r3, [sp, #16]
	if (adcresult_1>60000){
    749c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    74a0:	f64e 2260 	movw	r2, #60000	; 0xea60
    74a4:	4293      	cmp	r3, r2
    74a6:	d975      	bls.n	7594 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x254>
		result_value[1] = 0;
    74a8:	2300      	movs	r3, #0
		result_value[1] = 127;
    74aa:	f88d 300d 	strb.w	r3, [sp, #13]
		result_valid[1] = 1;
    74ae:	2301      	movs	r3, #1
    74b0:	f88d 3011 	strb.w	r3, [sp, #17]
	uint8_t grid_module_bu16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};	
    74b4:	4b4f      	ldr	r3, [pc, #316]	; (75f4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b4>)
    74b6:	ae06      	add	r6, sp, #24
    74b8:	f103 0710 	add.w	r7, r3, #16
    74bc:	6818      	ldr	r0, [r3, #0]
    74be:	6859      	ldr	r1, [r3, #4]
    74c0:	4632      	mov	r2, r6
    74c2:	c203      	stmia	r2!, {r0, r1}
    74c4:	3308      	adds	r3, #8
    74c6:	42bb      	cmp	r3, r7
    74c8:	4616      	mov	r6, r2
    74ca:	d1f7      	bne.n	74bc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x17c>
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    74cc:	484a      	ldr	r0, [pc, #296]	; (75f8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b8>)
	uint8_t grid_module_bu16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};	
    74ce:	2300      	movs	r3, #0
    74d0:	f10d 0908 	add.w	r9, sp, #8
    74d4:	f10d 0b0c 	add.w	fp, sp, #12
    74d8:	9301      	str	r3, [sp, #4]
    74da:	4682      	mov	sl, r0
		uint8_t res_index = result_index[i];
    74dc:	f819 6b01 	ldrb.w	r6, [r9], #1
		uint8_t res_value = result_value[i];
    74e0:	f81b 8b01 	ldrb.w	r8, [fp], #1
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    74e4:	6843      	ldr	r3, [r0, #4]
    74e6:	7bea      	ldrb	r2, [r5, #15]
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    74e8:	19a1      	adds	r1, r4, r6
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    74ea:	b2d2      	uxtb	r2, r2
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    74ec:	f891 c082 	ldrb.w	ip, [r1, #130]	; 0x82
    74f0:	45e0      	cmp	r8, ip
    74f2:	d042      	beq.n	757a <grid_module_bu16_revb_hardware_transfer_complete_cb+0x23a>
    74f4:	9f01      	ldr	r7, [sp, #4]
		uint8_t res_valid = result_valid[i];
    74f6:	a904      	add	r1, sp, #16
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    74f8:	5c79      	ldrb	r1, [r7, r1]
    74fa:	2901      	cmp	r1, #1
    74fc:	d13d      	bne.n	757a <grid_module_bu16_revb_hardware_transfer_complete_cb+0x23a>
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    74fe:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    7502:	2164      	movs	r1, #100	; 0x64
    7504:	68db      	ldr	r3, [r3, #12]
    7506:	fb16 f101 	smulbb	r1, r6, r1
    750a:	440b      	add	r3, r1
			if (grid_bu16_helper_template_b_abs[res_index] == 0){ // Button Press Event
    750c:	f1bc 0f00 	cmp.w	ip, #0
    7510:	d14d      	bne.n	75ae <grid_module_bu16_revb_hardware_transfer_complete_cb+0x26e>
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    7512:	699a      	ldr	r2, [r3, #24]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    7514:	f8d3 e01c 	ldr.w	lr, [r3, #28]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    7518:	2a00      	cmp	r2, #0
    751a:	bf0c      	ite	eq
    751c:	227f      	moveq	r2, #127	; 0x7f
    751e:	2200      	movne	r2, #0
    7520:	619a      	str	r2, [r3, #24]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    7522:	f1be 0f00 	cmp.w	lr, #0
    7526:	d13c      	bne.n	75a2 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x262>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    7528:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    752c:	f8c3 c01c 	str.w	ip, [r3, #28]
				grid_bu16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    7530:	f895 c00f 	ldrb.w	ip, [r5, #15]
    7534:	9f01      	ldr	r7, [sp, #4]
				grid_bu16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    7536:	69db      	ldr	r3, [r3, #28]
				grid_bu16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    7538:	eb04 1c0c 	add.w	ip, r4, ip, lsl #4
    753c:	44bc      	add	ip, r7
    753e:	f88c 2002 	strb.w	r2, [ip, #2]
				grid_bu16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    7542:	7bea      	ldrb	r2, [r5, #15]
    7544:	eb04 1202 	add.w	r2, r4, r2, lsl #4
    7548:	443a      	add	r2, r7
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    754a:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
				grid_bu16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    754e:	f882 3042 	strb.w	r3, [r2, #66]	; 0x42
    7552:	2300      	movs	r3, #0
                    template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7554:	f8da 2004 	ldr.w	r2, [sl, #4]
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    7558:	441a      	add	r2, r3
    755a:	3310      	adds	r3, #16
    755c:	68d2      	ldr	r2, [r2, #12]
    755e:	440a      	add	r2, r1
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7560:	2b40      	cmp	r3, #64	; 0x40
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    7562:	f8c2 c014 	str.w	ip, [r2, #20]
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7566:	d1f5      	bne.n	7554 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x214>
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    7568:	7be9      	ldrb	r1, [r5, #15]
    756a:	2304      	movs	r3, #4
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    756c:	4632      	mov	r2, r6
    756e:	4f23      	ldr	r7, [pc, #140]	; (75fc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2bc>)
				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    7570:	4426      	add	r6, r4
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    7572:	47b8      	blx	r7
				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    7574:	4820      	ldr	r0, [pc, #128]	; (75f8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b8>)
    7576:	f886 8082 	strb.w	r8, [r6, #130]	; 0x82
	for (uint8_t i=0; i<2; i++)
    757a:	9b01      	ldr	r3, [sp, #4]
    757c:	b173      	cbz	r3, 759c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x25c>
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    757e:	2300      	movs	r3, #0
    7580:	7023      	strb	r3, [r4, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    7582:	4b1f      	ldr	r3, [pc, #124]	; (7600 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2c0>)
    7584:	4798      	blx	r3
    7586:	e6e6      	b.n	7356 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x16>
	else if (adcresult_0<200){
    7588:	2bc7      	cmp	r3, #199	; 0xc7
    758a:	d887      	bhi.n	749c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x15c>
		result_value[0] = 127;
    758c:	237f      	movs	r3, #127	; 0x7f
    758e:	f88d 300c 	strb.w	r3, [sp, #12]
    7592:	e780      	b.n	7496 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x156>
	else if (adcresult_1<200){
    7594:	2bc7      	cmp	r3, #199	; 0xc7
    7596:	d88d      	bhi.n	74b4 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x174>
		result_value[1] = 127;
    7598:	237f      	movs	r3, #127	; 0x7f
    759a:	e786      	b.n	74aa <grid_module_bu16_revb_hardware_transfer_complete_cb+0x16a>
    759c:	2301      	movs	r3, #1
    759e:	9301      	str	r3, [sp, #4]
    75a0:	e79c      	b.n	74dc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x19c>
				else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    75a2:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    75a6:	bf08      	it	eq
    75a8:	f04f 0c7f 	moveq.w	ip, #127	; 0x7f
    75ac:	e7be      	b.n	752c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1ec>
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_bu16_mux_reversed_lookup[res_index];
    75ae:	aa0a      	add	r2, sp, #40	; 0x28
    75b0:	4432      	add	r2, r6
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    75b2:	60de      	str	r6, [r3, #12]
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_bu16_mux_reversed_lookup[res_index];
    75b4:	f812 2c10 	ldrb.w	r2, [r2, #-16]
    75b8:	611a      	str	r2, [r3, #16]
    75ba:	2300      	movs	r3, #0
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    75bc:	469c      	mov	ip, r3
                    template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    75be:	f8da 2004 	ldr.w	r2, [sl, #4]
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    75c2:	441a      	add	r2, r3
    75c4:	3310      	adds	r3, #16
    75c6:	68d2      	ldr	r2, [r2, #12]
    75c8:	440a      	add	r2, r1
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    75ca:	2b40      	cmp	r3, #64	; 0x40
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    75cc:	f8c2 c014 	str.w	ip, [r2, #20]
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    75d0:	d1f5      	bne.n	75be <grid_module_bu16_revb_hardware_transfer_complete_cb+0x27e>
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    75d2:	7be9      	ldrb	r1, [r5, #15]
    75d4:	2305      	movs	r3, #5
    75d6:	e7c9      	b.n	756c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x22c>
    75d8:	200005ec 	.word	0x200005ec
    75dc:	00009723 	.word	0x00009723
    75e0:	20006f94 	.word	0x20006f94
    75e4:	20000308 	.word	0x20000308
    75e8:	41008000 	.word	0x41008000
    75ec:	20014d14 	.word	0x20014d14
    75f0:	20014ee8 	.word	0x20014ee8
    75f4:	000152fc 	.word	0x000152fc
    75f8:	20006f88 	.word	0x20006f88
    75fc:	0000a1ad 	.word	0x0000a1ad
    7600:	00007321 	.word	0x00007321
    7604:	0000a501 	.word	0x0000a501
    7608:	0000d5f9 	.word	0x0000d5f9

0000760c <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    760c:	b570      	push	{r4, r5, r6, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    760e:	4c0b      	ldr	r4, [pc, #44]	; (763c <grid_module_bu16_revb_hardware_init+0x30>)
    7610:	4e0b      	ldr	r6, [pc, #44]	; (7640 <grid_module_bu16_revb_hardware_init+0x34>)
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    7612:	4d0c      	ldr	r5, [pc, #48]	; (7644 <grid_module_bu16_revb_hardware_init+0x38>)
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    7614:	4b0c      	ldr	r3, [pc, #48]	; (7648 <grid_module_bu16_revb_hardware_init+0x3c>)
    7616:	2200      	movs	r2, #0
    7618:	4611      	mov	r1, r2
    761a:	4620      	mov	r0, r4
    761c:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    761e:	2200      	movs	r2, #0
    7620:	4b09      	ldr	r3, [pc, #36]	; (7648 <grid_module_bu16_revb_hardware_init+0x3c>)
    7622:	4611      	mov	r1, r2
    7624:	4628      	mov	r0, r5
    7626:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    7628:	4620      	mov	r0, r4
    762a:	4c08      	ldr	r4, [pc, #32]	; (764c <grid_module_bu16_revb_hardware_init+0x40>)
    762c:	2100      	movs	r1, #0
    762e:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    7630:	4628      	mov	r0, r5
    7632:	4623      	mov	r3, r4
    7634:	2100      	movs	r1, #0

}
    7636:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	adc_async_enable_channel(&ADC_1, 0);
    763a:	4718      	bx	r3
    763c:	20014d14 	.word	0x20014d14
    7640:	0000d581 	.word	0x0000d581
    7644:	20014ee8 	.word	0x20014ee8
    7648:	00007341 	.word	0x00007341
    764c:	0000d541 	.word	0x0000d541

00007650 <grid_module_bu16_revb_init>:



void grid_module_bu16_revb_init(){
    7650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	grid_led_lowlevel_init(&grid_led_state, 16);
    7654:	4b12      	ldr	r3, [pc, #72]	; (76a0 <grid_module_bu16_revb_init+0x50>)
    7656:	4813      	ldr	r0, [pc, #76]	; (76a4 <grid_module_bu16_revb_init+0x54>)
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    7658:	4e13      	ldr	r6, [pc, #76]	; (76a8 <grid_module_bu16_revb_init+0x58>)
    765a:	4f14      	ldr	r7, [pc, #80]	; (76ac <grid_module_bu16_revb_init+0x5c>)
		
		for (uint8_t j=0; j<16; j++){

			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    765c:	f8df 805c 	ldr.w	r8, [pc, #92]	; 76bc <grid_module_bu16_revb_init+0x6c>
	grid_led_lowlevel_init(&grid_led_state, 16);
    7660:	2110      	movs	r1, #16
    7662:	4798      	blx	r3
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    7664:	4810      	ldr	r0, [pc, #64]	; (76a8 <grid_module_bu16_revb_init+0x58>)
    7666:	4b12      	ldr	r3, [pc, #72]	; (76b0 <grid_module_bu16_revb_init+0x60>)
    7668:	2104      	movs	r1, #4
    766a:	4798      	blx	r3
    766c:	2400      	movs	r4, #0
		grid_ui_bank_init(&grid_ui_state, i, 16);
    766e:	2210      	movs	r2, #16
    7670:	b2e1      	uxtb	r1, r4
    7672:	4630      	mov	r0, r6
    7674:	47b8      	blx	r7
		for (uint8_t j=0; j<16; j++){
    7676:	ea4f 1904 	mov.w	r9, r4, lsl #4
		grid_ui_bank_init(&grid_ui_state, i, 16);
    767a:	2500      	movs	r5, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    767c:	6870      	ldr	r0, [r6, #4]
    767e:	b2e9      	uxtb	r1, r5
    7680:	2202      	movs	r2, #2
    7682:	4448      	add	r0, r9
    7684:	3501      	adds	r5, #1
    7686:	47c0      	blx	r8
		for (uint8_t j=0; j<16; j++){
    7688:	2d10      	cmp	r5, #16
    768a:	d1f7      	bne.n	767c <grid_module_bu16_revb_init+0x2c>
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    768c:	3401      	adds	r4, #1
    768e:	2c04      	cmp	r4, #4
    7690:	d1ed      	bne.n	766e <grid_module_bu16_revb_init+0x1e>

		}		
		
	}
				
	grid_module_bu16_revb_hardware_init();
    7692:	4b08      	ldr	r3, [pc, #32]	; (76b4 <grid_module_bu16_revb_init+0x64>)
    7694:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();

};
    7696:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_module_bu16_revb_hardware_start_transfer();
    769a:	4b07      	ldr	r3, [pc, #28]	; (76b8 <grid_module_bu16_revb_init+0x68>)
    769c:	4718      	bx	r3
    769e:	bf00      	nop
    76a0:	00006f19 	.word	0x00006f19
    76a4:	200147c4 	.word	0x200147c4
    76a8:	20006f88 	.word	0x20006f88
    76ac:	00009ac1 	.word	0x00009ac1
    76b0:	00009a8d 	.word	0x00009a8d
    76b4:	0000760d 	.word	0x0000760d
    76b8:	00007321 	.word	0x00007321
    76bc:	0000a3ed 	.word	0x0000a3ed

000076c0 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    76c0:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    76c2:	4b08      	ldr	r3, [pc, #32]	; (76e4 <grid_module_en16_reva_hardware_start_transfer+0x24>)
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    76c4:	4808      	ldr	r0, [pc, #32]	; (76e8 <grid_module_en16_reva_hardware_start_transfer+0x28>)

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    76c6:	4c09      	ldr	r4, [pc, #36]	; (76ec <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    76c8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    76cc:	619a      	str	r2, [r3, #24]
	spi_m_async_enable(&UI_SPI);
    76ce:	4b08      	ldr	r3, [pc, #32]	; (76f0 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    76d0:	4798      	blx	r3
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    76d2:	4a08      	ldr	r2, [pc, #32]	; (76f4 <grid_module_en16_reva_hardware_start_transfer+0x34>)
    76d4:	4804      	ldr	r0, [pc, #16]	; (76e8 <grid_module_en16_reva_hardware_start_transfer+0x28>)
    76d6:	46a4      	mov	ip, r4
    76d8:	2308      	movs	r3, #8

}
    76da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    76de:	f102 010e 	add.w	r1, r2, #14
    76e2:	4760      	bx	ip
    76e4:	41008000 	.word	0x41008000
    76e8:	20014c00 	.word	0x20014c00
    76ec:	0000e27d 	.word	0x0000e27d
    76f0:	0000e1dd 	.word	0x0000e1dd
    76f4:	2000067e 	.word	0x2000067e

000076f8 <grid_module_en16_reva_hardware_transfer_complete_cb>:

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    76f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    76fc:	4ba8      	ldr	r3, [pc, #672]	; (79a0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2a8>)
	
	// Set the shift registers to continuously load data until new transaction is issued
	gpio_set_pin_level(PIN_UI_SPI_CS0, false);


	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    76fe:	48a9      	ldr	r0, [pc, #676]	; (79a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
	if (bank == 255){
		bank=0;
	}


	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    7700:	4fa8      	ldr	r7, [pc, #672]	; (79a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
    7702:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    7706:	615a      	str	r2, [r3, #20]
void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    7708:	b089      	sub	sp, #36	; 0x24
	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    770a:	4ba7      	ldr	r3, [pc, #668]	; (79a8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b0>)
    770c:	4798      	blx	r3
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    770e:	7c7b      	ldrb	r3, [r7, #17]
		bank=0;
    7710:	28ff      	cmp	r0, #255	; 0xff
    7712:	bf14      	ite	ne
    7714:	4606      	movne	r6, r0
    7716:	2600      	moveq	r6, #0
		
	if (bank_changed){
    7718:	2b00      	cmp	r3, #0
    771a:	f040 815f 	bne.w	79dc <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e4>
		

		uint8_t i = UI_ENCODER_LOOKUP[j];
		

		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    771e:	f8df 82b8 	ldr.w	r8, [pc, #696]	; 79d8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2e0>
				uint8_t controlnumber = i;
 
                template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
                template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index]; 

				uint8_t new_abs_no_velocity_value = grid_en16_helper_template_e_abs[bank][i];
    7722:	0133      	lsls	r3, r6, #4
    7724:	9302      	str	r3, [sp, #8]
    7726:	eb08 1306 	add.w	r3, r8, r6, lsl #4
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    772a:	f04f 0b00 	mov.w	fp, #0
				uint8_t new_abs_no_velocity_value = grid_en16_helper_template_e_abs[bank][i];
    772e:	9303      	str	r3, [sp, #12]
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    7730:	f3cb 0346 	ubfx	r3, fp, #1, #7
    7734:	f00b 0201 	and.w	r2, fp, #1
    7738:	f818 3003 	ldrb.w	r3, [r8, r3]
    773c:	0092      	lsls	r2, r2, #2
    773e:	4113      	asrs	r3, r2
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    7740:	eb08 020b 	add.w	r2, r8, fp
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    7744:	b2de      	uxtb	r6, r3
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    7746:	f892 015c 	ldrb.w	r0, [r2, #348]	; 0x15c
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    774a:	f003 030f 	and.w	r3, r3, #15
		if (old_value != new_value){
    774e:	4283      	cmp	r3, r0
    7750:	fa5f f18b 	uxtb.w	r1, fp
    7754:	f000 8115 	beq.w	7982 <grid_module_en16_reva_hardware_transfer_complete_cb+0x28a>
		uint8_t i = UI_ENCODER_LOOKUP[j];
    7758:	4894      	ldr	r0, [pc, #592]	; (79ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b4>)
            UI_SPI_RX_BUFFER_LAST[j] = new_value;
    775a:	f882 315c 	strb.w	r3, [r2, #348]	; 0x15c
			UI_SPI_DEBUG = j;
    775e:	4a94      	ldr	r2, [pc, #592]	; (79b0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b8>)
		uint8_t i = UI_ENCODER_LOOKUP[j];
    7760:	f81b 4000 	ldrb.w	r4, [fp, r0]
			UI_SPI_DEBUG = j;
    7764:	7011      	strb	r1, [r2, #0]
			if (button_value != grid_ui_encoder_array[i].button_value){
    7766:	4d93      	ldr	r5, [pc, #588]	; (79b4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2bc>)
			uint8_t button_value = (new_value&0b00000100)?1:0;
    7768:	f3c3 0280 	ubfx	r2, r3, #2, #1
    776c:	9201      	str	r2, [sp, #4]
            uint8_t phase_a      = (new_value&0b00000010)?1:0;
    776e:	f3c3 0240 	ubfx	r2, r3, #1, #1
    7772:	9200      	str	r2, [sp, #0]
			if (button_value != grid_ui_encoder_array[i].button_value){
    7774:	eb05 1204 	add.w	r2, r5, r4, lsl #4
    7778:	9801      	ldr	r0, [sp, #4]
    777a:	7851      	ldrb	r1, [r2, #1]
    777c:	4281      	cmp	r1, r0
			uint8_t phase_b      = (new_value&0b00000001)?1:0;
    777e:	f006 0601 	and.w	r6, r6, #1
			if (button_value != grid_ui_encoder_array[i].button_value){
    7782:	ea4f 1704 	mov.w	r7, r4, lsl #4
    7786:	d04d      	beq.n	7824 <grid_module_en16_reva_hardware_transfer_complete_cb+0x12c>
				grid_ui_encoder_array[i].button_changed = 1;
    7788:	2101      	movs	r1, #1
				grid_ui_encoder_array[i].button_value = new_value>>2;
    778a:	089b      	lsrs	r3, r3, #2
				grid_ui_encoder_array[i].button_changed = 1;
    778c:	7091      	strb	r1, [r2, #2]
				int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    778e:	f8df a214 	ldr.w	sl, [pc, #532]	; 79a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>
				grid_ui_encoder_array[i].button_value = new_value>>2;
    7792:	7053      	strb	r3, [r2, #1]
				int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    7794:	4a88      	ldr	r2, [pc, #544]	; (79b8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7796:	f8df c230 	ldr.w	ip, [pc, #560]	; 79c8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>
				int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    779a:	6852      	ldr	r2, [r2, #4]
    779c:	f89a 100f 	ldrb.w	r1, [sl, #15]
    77a0:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    77a4:	2164      	movs	r1, #100	; 0x64
    77a6:	68d2      	ldr	r2, [r2, #12]
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    77a8:	f10d 0910 	add.w	r9, sp, #16
				int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    77ac:	fb04 2201 	mla	r2, r4, r1, r2
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    77b0:	f8dc 1004 	ldr.w	r1, [ip, #4]
    77b4:	f8dc 0000 	ldr.w	r0, [ip]
    77b8:	46ce      	mov	lr, r9
    77ba:	e8ae 0003 	stmia.w	lr!, {r0, r1}
    77be:	497f      	ldr	r1, [pc, #508]	; (79bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    77c0:	f10c 0c08 	add.w	ip, ip, #8
    77c4:	458c      	cmp	ip, r1
    77c6:	46f1      	mov	r9, lr
    77c8:	d1f2      	bne.n	77b0 <grid_module_en16_reva_hardware_transfer_complete_cb+0xb8>
				if (grid_ui_encoder_array[i].button_value == 0){ // Button Press Event
    77ca:	a908      	add	r1, sp, #32
    77cc:	4421      	add	r1, r4
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    77ce:	60d4      	str	r4, [r2, #12]
				if (grid_ui_encoder_array[i].button_value == 0){ // Button Press Event
    77d0:	2b00      	cmp	r3, #0
    77d2:	f040 8152 	bne.w	7a7a <grid_module_en16_reva_hardware_transfer_complete_cb+0x382>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    77d6:	f811 1c10 	ldrb.w	r1, [r1, #-16]
    77da:	6111      	str	r1, [r2, #16]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    77dc:	6991      	ldr	r1, [r2, #24]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    77de:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    77e2:	2900      	cmp	r1, #0
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    77e4:	69d1      	ldr	r1, [r2, #28]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    77e6:	f8c2 c014 	str.w	ip, [r2, #20]
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    77ea:	bf0c      	ite	eq
    77ec:	4660      	moveq	r0, ip
    77ee:	2000      	movne	r0, #0
    77f0:	6190      	str	r0, [r2, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    77f2:	2900      	cmp	r1, #0
    77f4:	f040 813d 	bne.w	7a72 <grid_module_en16_reva_hardware_transfer_complete_cb+0x37a>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    77f8:	233f      	movs	r3, #63	; 0x3f
					grid_en16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    77fa:	496a      	ldr	r1, [pc, #424]	; (79a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    77fc:	61d3      	str	r3, [r2, #28]
					grid_en16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    77fe:	7bcb      	ldrb	r3, [r1, #15]
    7800:	eb08 1303 	add.w	r3, r8, r3, lsl #4
    7804:	4423      	add	r3, r4
    7806:	7718      	strb	r0, [r3, #28]
					grid_en16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    7808:	7bcb      	ldrb	r3, [r1, #15]
    780a:	69d2      	ldr	r2, [r2, #28]
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    780c:	7bc9      	ldrb	r1, [r1, #15]
					grid_en16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    780e:	eb08 1303 	add.w	r3, r8, r3, lsl #4
    7812:	4423      	add	r3, r4
    7814:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    7818:	2304      	movs	r3, #4
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    781a:	4867      	ldr	r0, [pc, #412]	; (79b8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
    781c:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 79cc <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d4>
    7820:	4622      	mov	r2, r4
    7822:	47c8      	blx	r9
            if (a_now == 1 && b_now == 1){ //detent found
    7824:	9b00      	ldr	r3, [sp, #0]
    7826:	2b00      	cmp	r3, #0
    7828:	f000 8155 	beq.w	7ad6 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3de>
    782c:	2e00      	cmp	r6, #0
    782e:	f000 8155 	beq.w	7adc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>
			uint8_t b_prev = grid_ui_encoder_array[i].phase_b_previous;
    7832:	19eb      	adds	r3, r5, r7
                if (b_prev == 0 && grid_ui_encoder_array[i].phase_change_lock == 0){
    7834:	7b9a      	ldrb	r2, [r3, #14]
    7836:	2a00      	cmp	r2, #0
    7838:	f040 8128 	bne.w	7a8c <grid_module_en16_reva_hardware_transfer_complete_cb+0x394>
    783c:	7bd9      	ldrb	r1, [r3, #15]
    783e:	2900      	cmp	r1, #0
    7840:	f040 814c 	bne.w	7adc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>
                    grid_ui_encoder_array[i].phase_change_lock = 1;
    7844:	2201      	movs	r2, #1
    7846:	73da      	strb	r2, [r3, #15]
                    delta = -1;
    7848:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
			grid_ui_encoder_array[i].phase_a_previous = a_now;
    784c:	442f      	add	r7, r5
    784e:	9b00      	ldr	r3, [sp, #0]
    7850:	737b      	strb	r3, [r7, #13]
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    7852:	73be      	strb	r6, [r7, #14]
			if (delta != 0){
    7854:	f1b9 0f00 	cmp.w	r9, #0
    7858:	f000 8093 	beq.w	7982 <grid_module_en16_reva_hardware_transfer_complete_cb+0x28a>
				uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time);
    785c:	68b9      	ldr	r1, [r7, #8]
    785e:	4851      	ldr	r0, [pc, #324]	; (79a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
    7860:	4b57      	ldr	r3, [pc, #348]	; (79c0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c8>)
    7862:	4798      	blx	r3
				if (elapsed_ms>25){
    7864:	f5b0 7fd0 	cmp.w	r0, #416	; 0x1a0
    7868:	f080 811b 	bcs.w	7aa2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3aa>
                uint32_t elapsed_ms = elapsed_time/RTC1MS;
    786c:	0900      	lsrs	r0, r0, #4
    786e:	2801      	cmp	r0, #1
    7870:	bf38      	it	cc
    7872:	2001      	movcc	r0, #1
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    7874:	4e4b      	ldr	r6, [pc, #300]	; (79a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
    7876:	4b53      	ldr	r3, [pc, #332]	; (79c4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2cc>)
				uint8_t velocityfactor = (25*25-elapsed_ms*elapsed_ms)/150 + 1;
    7878:	f240 2771 	movw	r7, #625	; 0x271
    787c:	fb00 7010 	mls	r0, r0, r0, r7
    7880:	2796      	movs	r7, #150	; 0x96
    7882:	fbb0 f7f7 	udiv	r7, r0, r7
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    7886:	4630      	mov	r0, r6
    7888:	4798      	blx	r3
                int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    788a:	4a4b      	ldr	r2, [pc, #300]	; (79b8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
    788c:	6852      	ldr	r2, [r2, #4]
    788e:	7bf1      	ldrb	r1, [r6, #15]
                uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7890:	4e4d      	ldr	r6, [pc, #308]	; (79c8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d0>)
                int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7892:	eb02 1201 	add.w	r2, r2, r1, lsl #4
				uint8_t velocityfactor = (25*25-elapsed_ms*elapsed_ms)/150 + 1;
    7896:	3701      	adds	r7, #1
    7898:	b2ff      	uxtb	r7, r7
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    789a:	eb05 1504 	add.w	r5, r5, r4, lsl #4
				delta_high = delta * (velocityfactor * 2 - 1);
    789e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    78a2:	eb0a 0a47 	add.w	sl, sl, r7, lsl #1
                int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    78a6:	68d2      	ldr	r2, [r2, #12]
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    78a8:	60a8      	str	r0, [r5, #8]
				delta_high = delta * (velocityfactor * 2 - 1);
    78aa:	fb0a fa09 	mul.w	sl, sl, r9
				delta_low =  delta * velocityfactor;			
    78ae:	fb07 f509 	mul.w	r5, r7, r9
                int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    78b2:	2164      	movs	r1, #100	; 0x64
				delta_low =  delta * velocityfactor;			
    78b4:	b2ab      	uxth	r3, r5
				delta_high = delta * (velocityfactor * 2 - 1);
    78b6:	fa1f f78a 	uxth.w	r7, sl
                int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    78ba:	fb04 2201 	mla	r2, r4, r1, r2
                uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    78be:	f10d 0e10 	add.w	lr, sp, #16
    78c2:	6871      	ldr	r1, [r6, #4]
    78c4:	6830      	ldr	r0, [r6, #0]
    78c6:	46f4      	mov	ip, lr
    78c8:	e8ac 0003 	stmia.w	ip!, {r0, r1}
    78cc:	493b      	ldr	r1, [pc, #236]	; (79bc <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c4>)
    78ce:	3608      	adds	r6, #8
    78d0:	428e      	cmp	r6, r1
    78d2:	46e6      	mov	lr, ip
    78d4:	d1f5      	bne.n	78c2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ca>
                template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index]; 
    78d6:	a908      	add	r1, sp, #32
    78d8:	4421      	add	r1, r4
                template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
    78da:	6214      	str	r4, [r2, #32]
                template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index]; 
    78dc:	f811 1c10 	ldrb.w	r1, [r1, #-16]
    78e0:	6251      	str	r1, [r2, #36]	; 0x24
				uint8_t new_abs_no_velocity_value = grid_en16_helper_template_e_abs[bank][i];
    78e2:	9903      	ldr	r1, [sp, #12]
    78e4:	4421      	add	r1, r4
    78e6:	f891 c09c 	ldrb.w	ip, [r1, #156]	; 0x9c
				uint8_t new_abs_low_velocity_value = grid_en16_helper_template_e_abs_low_velocity[bank][i];
    78ea:	f891 60dc 	ldrb.w	r6, [r1, #220]	; 0xdc
				uint8_t new_abs_high_velocity_value = grid_en16_helper_template_e_abs_high_velocity[bank][i];
    78ee:	f891 011c 	ldrb.w	r0, [r1, #284]	; 0x11c
                
				uint8_t new_rel_no_velocity_value =  template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL];
    78f2:	f892 1034 	ldrb.w	r1, [r2, #52]	; 0x34
				
				if (delta != 0){
                    
                    
                    // ABSOLUTE NO VELOCITY						
					if (new_abs_no_velocity_value + delta < 0){
    78f6:	44cc      	add	ip, r9
    78f8:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
    78fc:	f000 80d3 	beq.w	7aa6 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ae>
						new_abs_no_velocity_value = 0;
					}
					else if (new_abs_no_velocity_value + delta > 127){
    7900:	f1bc 0f7f 	cmp.w	ip, #127	; 0x7f
    7904:	f300 80d2 	bgt.w	7aac <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>
						new_abs_no_velocity_value = 127;
					}
					else{
						new_abs_no_velocity_value += delta;
    7908:	fa5f fc8c 	uxtb.w	ip, ip
					}	
                    
                    // ABSOLUTE LOW VELOCITY						
					if (new_abs_low_velocity_value + delta_low < 0){
    790c:	1975      	adds	r5, r6, r5
    790e:	b2db      	uxtb	r3, r3
    7910:	f100 80cf 	bmi.w	7ab2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ba>
						new_abs_low_velocity_value = 0;
					}
					else if (new_abs_low_velocity_value + delta_low > 127){
    7914:	2d7f      	cmp	r5, #127	; 0x7f
    7916:	f300 80ce 	bgt.w	7ab6 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3be>
						new_abs_low_velocity_value = 127;
					}
					else{
						new_abs_low_velocity_value += delta_low;
    791a:	441e      	add	r6, r3
    791c:	b2f6      	uxtb	r6, r6
					}	
  					
                    // ABSOLUTE HIGH VELOCITY						
					if (new_abs_high_velocity_value + delta_high < 0){
    791e:	eb10 0a0a 	adds.w	sl, r0, sl
    7922:	b2ff      	uxtb	r7, r7
    7924:	f100 80c9 	bmi.w	7aba <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c2>
						new_abs_high_velocity_value = 0;
					}
					else if (new_abs_high_velocity_value + delta_high > 127){
    7928:	f1ba 0f7f 	cmp.w	sl, #127	; 0x7f
    792c:	f300 80c7 	bgt.w	7abe <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c6>
						new_abs_high_velocity_value = 127;
					}
					else{
						new_abs_high_velocity_value += delta_high;
    7930:	4438      	add	r0, r7
    7932:	b2c0      	uxtb	r0, r0
					}	



                    // RELATIVE NO VELOCITY
					if (new_rel_no_velocity_value == 255){
    7934:	29ff      	cmp	r1, #255	; 0xff
    7936:	f040 80c4 	bne.w	7ac2 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ca>
						if (delta>0){
							new_rel_no_velocity_value = 65;
						}
						else{
							new_rel_no_velocity_value = 63;
    793a:	f1b9 0f01 	cmp.w	r9, #1
					}
                    
                    // RELATIVE LOW VELOCITY
					if (new_rel_low_velocity_value == 255){
                        
                        new_rel_low_velocity_value = 64 + delta_low;
    793e:	f103 0340 	add.w	r3, r3, #64	; 0x40
							new_rel_no_velocity_value = 63;
    7942:	bf0c      	ite	eq
    7944:	2541      	moveq	r5, #65	; 0x41
    7946:	253f      	movne	r5, #63	; 0x3f
                        new_rel_low_velocity_value = 64 + delta_low;
    7948:	b2db      	uxtb	r3, r3
					}
                    
                    // RELATIVE HIGH VELOCITY
					if (new_rel_high_velocity_value == 255){
				
                        new_rel_high_velocity_value = 64 + delta_high;
    794a:	3740      	adds	r7, #64	; 0x40
	
                    
                    
					
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = new_rel_no_velocity_value;
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL_VELOCITY_LOW] = new_rel_low_velocity_value;
    794c:	e9c2 530d 	strd	r5, r3, [r2, #52]	; 0x34
                    
                    
                    
                    
                    
                    if (button_value == 1){
    7950:	9b01      	ldr	r3, [sp, #4]
    7952:	4914      	ldr	r1, [pc, #80]	; (79a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2ac>)
    7954:	4d1d      	ldr	r5, [pc, #116]	; (79cc <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d4>)
						new_rel_high_velocity_value += delta_high;
    7956:	b2ff      	uxtb	r7, r7
                    template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL_VELOCITY_HIGH] = new_rel_high_velocity_value;
    7958:	63d7      	str	r7, [r2, #60]	; 0x3c
                    if (button_value == 1){
    795a:	2b00      	cmp	r3, #0
    795c:	f000 80b8 	beq.w	7ad0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d8>
                        
                        // ABS is only updated if nonpush rotation event happened
                        grid_en16_helper_template_e_abs[bank][i] = new_abs_no_velocity_value;
    7960:	9b02      	ldr	r3, [sp, #8]
                        
                        // ABS high velocity
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_HIGH] = new_abs_high_velocity_value;
                        
                        
                        grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);				
    7962:	7bc9      	ldrb	r1, [r1, #15]
                        grid_en16_helper_template_e_abs[bank][i] = new_abs_no_velocity_value;
    7964:	4443      	add	r3, r8
    7966:	4423      	add	r3, r4
    7968:	f883 c09c 	strb.w	ip, [r3, #156]	; 0x9c
                        grid_en16_helper_template_e_abs_low_velocity[bank][i] = new_abs_low_velocity_value;
    796c:	f883 60dc 	strb.w	r6, [r3, #220]	; 0xdc
                        grid_en16_helper_template_e_abs_high_velocity[bank][i] = new_abs_high_velocity_value;
    7970:	f883 011c 	strb.w	r0, [r3, #284]	; 0x11c
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_LOW] = new_abs_low_velocity_value;
    7974:	e9c2 c60a 	strd	ip, r6, [r2, #40]	; 0x28
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_HIGH] = new_abs_high_velocity_value;
    7978:	6310      	str	r0, [r2, #48]	; 0x30
                        grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);				
    797a:	2301      	movs	r3, #1
                    }
                    else{
                        grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_ENCPUSHROT);
    797c:	480e      	ldr	r0, [pc, #56]	; (79b8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2c0>)
    797e:	4622      	mov	r2, r4
    7980:	47a8      	blx	r5
	for (uint8_t j=0; j<16; j++){
    7982:	f10b 0b01 	add.w	fp, fp, #1
    7986:	f1bb 0f10 	cmp.w	fp, #16
    798a:	f47f aed1 	bne.w	7730 <grid_module_en16_reva_hardware_transfer_complete_cb+0x38>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    798e:	4b10      	ldr	r3, [pc, #64]	; (79d0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2d8>)
    7990:	2200      	movs	r2, #0
    7992:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    7994:	4b0f      	ldr	r3, [pc, #60]	; (79d4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2dc>)
}
    7996:	b009      	add	sp, #36	; 0x24
    7998:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	grid_module_en16_reva_hardware_start_transfer();
    799c:	4718      	bx	r3
    799e:	bf00      	nop
    79a0:	41008000 	.word	0x41008000
    79a4:	20006f94 	.word	0x20006f94
    79a8:	00009723 	.word	0x00009723
    79ac:	20000318 	.word	0x20000318
    79b0:	20004029 	.word	0x20004029
    79b4:	200116fc 	.word	0x200116fc
    79b8:	20006f88 	.word	0x20006f88
    79bc:	0001531c 	.word	0x0001531c
    79c0:	000097c9 	.word	0x000097c9
    79c4:	000097c5 	.word	0x000097c5
    79c8:	0001530c 	.word	0x0001530c
    79cc:	0000a1ad 	.word	0x0000a1ad
    79d0:	200147e0 	.word	0x200147e0
    79d4:	000076c1 	.word	0x000076c1
    79d8:	2000067e 	.word	0x2000067e
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    79dc:	b233      	sxth	r3, r6
		grid_sys_state.bank_active_changed = 0;
    79de:	2400      	movs	r4, #0
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    79e0:	ea4f 1b03 	mov.w	fp, r3, lsl #4
    79e4:	f8df 8108 	ldr.w	r8, [pc, #264]	; 7af0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f8>
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_en16_helper_template_b_tgl2[bank][i];
    79e8:	f8df a108 	ldr.w	sl, [pc, #264]	; 7af4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3fc>
		grid_sys_state.bank_active_changed = 0;
    79ec:	747c      	strb	r4, [r7, #17]
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    79ee:	465d      	mov	r5, fp
    79f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
			uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    79f4:	f8df c100 	ldr.w	ip, [pc, #256]	; 7af8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x400>
			int32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    79f8:	445b      	add	r3, fp
    79fa:	2164      	movs	r1, #100	; 0x64
    79fc:	68db      	ldr	r3, [r3, #12]
    79fe:	b2e2      	uxtb	r2, r4
    7a00:	fb01 3304 	mla	r3, r1, r4, r3
			uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7a04:	f10d 0e10 	add.w	lr, sp, #16
    7a08:	f8dc 1004 	ldr.w	r1, [ip, #4]
    7a0c:	f8dc 0000 	ldr.w	r0, [ip]
    7a10:	46f1      	mov	r9, lr
    7a12:	e8a9 0003 	stmia.w	r9!, {r0, r1}
    7a16:	4933      	ldr	r1, [pc, #204]	; (7ae4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3ec>)
    7a18:	f10c 0c08 	add.w	ip, ip, #8
    7a1c:	458c      	cmp	ip, r1
    7a1e:	46ce      	mov	lr, r9
    7a20:	d1f2      	bne.n	7a08 <grid_module_en16_reva_hardware_transfer_complete_cb+0x310>
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    7a22:	a904      	add	r1, sp, #16
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    7a24:	60dc      	str	r4, [r3, #12]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    7a26:	5d09      	ldrb	r1, [r1, r4]
    7a28:	6119      	str	r1, [r3, #16]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_en16_helper_template_b_tgl2[bank][i];
    7a2a:	f815 000a 	ldrb.w	r0, [r5, sl]
    7a2e:	6198      	str	r0, [r3, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_en16_helper_template_b_tgl3[bank][i];
    7a30:	482d      	ldr	r0, [pc, #180]	; (7ae8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f0>)
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7a32:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 7afc <grid_module_en16_reva_hardware_transfer_complete_cb+0x404>
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_en16_helper_template_b_tgl3[bank][i];
    7a36:	5c28      	ldrb	r0, [r5, r0]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    7a38:	6259      	str	r1, [r3, #36]	; 0x24
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
    7a3a:	e9c3 0407 	strd	r0, r4, [r3, #28]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = grid_en16_helper_template_e_abs[bank][i];
    7a3e:	492b      	ldr	r1, [pc, #172]	; (7aec <grid_module_en16_reva_hardware_transfer_complete_cb+0x3f4>)
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7a40:	9200      	str	r2, [sp, #0]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = grid_en16_helper_template_e_abs[bank][i];
    7a42:	5c68      	ldrb	r0, [r5, r1]
    7a44:	6298      	str	r0, [r3, #40]	; 0x28
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_LOW] = grid_en16_helper_template_e_abs_low_velocity[bank][i];
    7a46:	f101 0040 	add.w	r0, r1, #64	; 0x40
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_HIGH] = grid_en16_helper_template_e_abs_high_velocity[bank][i];			
    7a4a:	3180      	adds	r1, #128	; 0x80
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_LOW] = grid_en16_helper_template_e_abs_low_velocity[bank][i];
    7a4c:	5c28      	ldrb	r0, [r5, r0]
    7a4e:	62d8      	str	r0, [r3, #44]	; 0x2c
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS_VELOCITY_HIGH] = grid_en16_helper_template_e_abs_high_velocity[bank][i];			
    7a50:	5c69      	ldrb	r1, [r5, r1]
    7a52:	6319      	str	r1, [r3, #48]	; 0x30
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7a54:	4640      	mov	r0, r8
    7a56:	7bf9      	ldrb	r1, [r7, #15]
    7a58:	2300      	movs	r3, #0
    7a5a:	47c8      	blx	r9
            grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    7a5c:	3401      	adds	r4, #1
    7a5e:	7bf9      	ldrb	r1, [r7, #15]
    7a60:	9a00      	ldr	r2, [sp, #0]
    7a62:	2301      	movs	r3, #1
    7a64:	4640      	mov	r0, r8
    7a66:	47c8      	blx	r9
		for (uint8_t i = 0; i<16; i++)
    7a68:	2c10      	cmp	r4, #16
    7a6a:	f105 0501 	add.w	r5, r5, #1
    7a6e:	d1bf      	bne.n	79f0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x2f8>
    7a70:	e655      	b.n	771e <grid_module_en16_reva_hardware_transfer_complete_cb+0x26>
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    7a72:	293f      	cmp	r1, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    7a74:	bf08      	it	eq
    7a76:	4663      	moveq	r3, ip
    7a78:	e6bf      	b.n	77fa <grid_module_en16_reva_hardware_transfer_complete_cb+0x102>
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    7a7a:	f811 3c10 	ldrb.w	r3, [r1, #-16]
    7a7e:	6113      	str	r3, [r2, #16]
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    7a80:	2300      	movs	r3, #0
    7a82:	6153      	str	r3, [r2, #20]
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    7a84:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7a88:	2305      	movs	r3, #5
    7a8a:	e6c6      	b.n	781a <grid_module_en16_reva_hardware_transfer_complete_cb+0x122>
                if (a_prev == 0 && grid_ui_encoder_array[i].phase_change_lock == 0){
    7a8c:	7b5a      	ldrb	r2, [r3, #13]
    7a8e:	bb2a      	cbnz	r2, 7adc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>
    7a90:	7bd9      	ldrb	r1, [r3, #15]
    7a92:	b921      	cbnz	r1, 7a9e <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a6>
                    grid_ui_encoder_array[i].phase_change_lock = 1;
    7a94:	f04f 0901 	mov.w	r9, #1
    7a98:	f883 900f 	strb.w	r9, [r3, #15]
    7a9c:	e6d6      	b.n	784c <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>
			int16_t delta = 0;
    7a9e:	4691      	mov	r9, r2
    7aa0:	e6d4      	b.n	784c <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>
					elapsed_ms = 25;
    7aa2:	2019      	movs	r0, #25
    7aa4:	e6e6      	b.n	7874 <grid_module_en16_reva_hardware_transfer_complete_cb+0x17c>
						new_abs_no_velocity_value = 0;
    7aa6:	f04f 0c00 	mov.w	ip, #0
    7aaa:	e72f      	b.n	790c <grid_module_en16_reva_hardware_transfer_complete_cb+0x214>
						new_abs_no_velocity_value = 127;
    7aac:	f04f 0c7f 	mov.w	ip, #127	; 0x7f
    7ab0:	e72c      	b.n	790c <grid_module_en16_reva_hardware_transfer_complete_cb+0x214>
						new_abs_low_velocity_value = 0;
    7ab2:	2600      	movs	r6, #0
    7ab4:	e733      	b.n	791e <grid_module_en16_reva_hardware_transfer_complete_cb+0x226>
						new_abs_low_velocity_value = 127;
    7ab6:	267f      	movs	r6, #127	; 0x7f
    7ab8:	e731      	b.n	791e <grid_module_en16_reva_hardware_transfer_complete_cb+0x226>
						new_abs_high_velocity_value = 0;
    7aba:	2000      	movs	r0, #0
    7abc:	e73a      	b.n	7934 <grid_module_en16_reva_hardware_transfer_complete_cb+0x23c>
						new_abs_high_velocity_value = 127;
    7abe:	207f      	movs	r0, #127	; 0x7f
    7ac0:	e738      	b.n	7934 <grid_module_en16_reva_hardware_transfer_complete_cb+0x23c>
						new_rel_no_velocity_value += delta;
    7ac2:	4489      	add	r9, r1
						new_rel_low_velocity_value += delta_low;
    7ac4:	440b      	add	r3, r1
						new_rel_no_velocity_value += delta;
    7ac6:	fa5f f589 	uxtb.w	r5, r9
						new_rel_low_velocity_value += delta_low;
    7aca:	b2db      	uxtb	r3, r3
						new_rel_high_velocity_value += delta_high;
    7acc:	440f      	add	r7, r1
    7ace:	e73d      	b.n	794c <grid_module_en16_reva_hardware_transfer_complete_cb+0x254>
                        grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_ENCPUSHROT);
    7ad0:	7bc9      	ldrb	r1, [r1, #15]
    7ad2:	230d      	movs	r3, #13
    7ad4:	e752      	b.n	797c <grid_module_en16_reva_hardware_transfer_complete_cb+0x284>
            if (a_now == 0 && b_now == 0){
    7ad6:	b90e      	cbnz	r6, 7adc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>
                grid_ui_encoder_array[i].phase_change_lock = 0;
    7ad8:	19eb      	adds	r3, r5, r7
    7ada:	73de      	strb	r6, [r3, #15]
			int16_t delta = 0;
    7adc:	f04f 0900 	mov.w	r9, #0
    7ae0:	e6b4      	b.n	784c <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>
    7ae2:	bf00      	nop
    7ae4:	0001531c 	.word	0x0001531c
    7ae8:	200006da 	.word	0x200006da
    7aec:	2000071a 	.word	0x2000071a
    7af0:	20006f88 	.word	0x20006f88
    7af4:	2000069a 	.word	0x2000069a
    7af8:	0001530c 	.word	0x0001530c
    7afc:	0000a501 	.word	0x0000a501

00007b00 <grid_module_en16_reva_hardware_init>:
    7b00:	4b0f      	ldr	r3, [pc, #60]	; (7b40 <grid_module_en16_reva_hardware_init+0x40>)
    7b02:	f44f 1200 	mov.w	r2, #2097152	; 0x200000

void grid_module_en16_reva_hardware_init(void){
    7b06:	b510      	push	{r4, lr}
    7b08:	615a      	str	r2, [r3, #20]
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    7b0a:	4c0e      	ldr	r4, [pc, #56]	; (7b44 <grid_module_en16_reva_hardware_init+0x44>)
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    7b0c:	609a      	str	r2, [r3, #8]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    7b0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    7b12:	629a      	str	r2, [r3, #40]	; 0x28
    7b14:	4a0c      	ldr	r2, [pc, #48]	; (7b48 <grid_module_en16_reva_hardware_init+0x48>)
    7b16:	629a      	str	r2, [r3, #40]	; 0x28
    7b18:	2103      	movs	r1, #3
    7b1a:	4b0c      	ldr	r3, [pc, #48]	; (7b4c <grid_module_en16_reva_hardware_init+0x4c>)
    7b1c:	4620      	mov	r0, r4
    7b1e:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 1000000); // was 400000 check clock div setting
    7b20:	490b      	ldr	r1, [pc, #44]	; (7b50 <grid_module_en16_reva_hardware_init+0x50>)
    7b22:	4b0c      	ldr	r3, [pc, #48]	; (7b54 <grid_module_en16_reva_hardware_init+0x54>)
    7b24:	4620      	mov	r0, r4
    7b26:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    7b28:	490b      	ldr	r1, [pc, #44]	; (7b58 <grid_module_en16_reva_hardware_init+0x58>)
    7b2a:	4b0c      	ldr	r3, [pc, #48]	; (7b5c <grid_module_en16_reva_hardware_init+0x5c>)
    7b2c:	4620      	mov	r0, r4
    7b2e:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    7b30:	4620      	mov	r0, r4
    7b32:	4a0b      	ldr	r2, [pc, #44]	; (7b60 <grid_module_en16_reva_hardware_init+0x60>)
    7b34:	4b0b      	ldr	r3, [pc, #44]	; (7b64 <grid_module_en16_reva_hardware_init+0x64>)


}
    7b36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    7b3a:	2100      	movs	r1, #0
    7b3c:	4718      	bx	r3
    7b3e:	bf00      	nop
    7b40:	41008000 	.word	0x41008000
    7b44:	20014c00 	.word	0x20014c00
    7b48:	c0000020 	.word	0xc0000020
    7b4c:	0000e241 	.word	0x0000e241
    7b50:	000f4240 	.word	0x000f4240
    7b54:	0000e205 	.word	0x0000e205
    7b58:	2000402c 	.word	0x2000402c
    7b5c:	0000e325 	.word	0x0000e325
    7b60:	000076f9 	.word	0x000076f9
    7b64:	0000e2e1 	.word	0x0000e2e1

00007b68 <grid_module_en16_reva_init>:

void grid_module_en16_reva_init(){
    7b68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	
	grid_led_lowlevel_init(&grid_led_state, 16);
    7b6c:	4b1d      	ldr	r3, [pc, #116]	; (7be4 <grid_module_en16_reva_init+0x7c>)
    7b6e:	481e      	ldr	r0, [pc, #120]	; (7be8 <grid_module_en16_reva_init+0x80>)

	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
	{
		
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    7b70:	4e1e      	ldr	r6, [pc, #120]	; (7bec <grid_module_en16_reva_init+0x84>)
    7b72:	4f1f      	ldr	r7, [pc, #124]	; (7bf0 <grid_module_en16_reva_init+0x88>)
		
		for(uint8_t j=0; j<16; j++){
		
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    7b74:	f8df 808c 	ldr.w	r8, [pc, #140]	; 7c04 <grid_module_en16_reva_init+0x9c>
	grid_led_lowlevel_init(&grid_led_state, 16);
    7b78:	2110      	movs	r1, #16
    7b7a:	4798      	blx	r3
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);	
    7b7c:	481b      	ldr	r0, [pc, #108]	; (7bec <grid_module_en16_reva_init+0x84>)
    7b7e:	4b1d      	ldr	r3, [pc, #116]	; (7bf4 <grid_module_en16_reva_init+0x8c>)
    7b80:	2104      	movs	r1, #4
    7b82:	4798      	blx	r3
    7b84:	2400      	movs	r4, #0
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    7b86:	2210      	movs	r2, #16
    7b88:	b2e1      	uxtb	r1, r4
    7b8a:	4630      	mov	r0, r6
    7b8c:	47b8      	blx	r7
		for(uint8_t j=0; j<16; j++){
    7b8e:	ea4f 1904 	mov.w	r9, r4, lsl #4
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    7b92:	2500      	movs	r5, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    7b94:	6870      	ldr	r0, [r6, #4]
    7b96:	b2e9      	uxtb	r1, r5
    7b98:	2203      	movs	r2, #3
    7b9a:	4448      	add	r0, r9
    7b9c:	3501      	adds	r5, #1
    7b9e:	47c0      	blx	r8
		for(uint8_t j=0; j<16; j++){
    7ba0:	2d10      	cmp	r5, #16
    7ba2:	d1f7      	bne.n	7b94 <grid_module_en16_reva_init+0x2c>
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
    7ba4:	3401      	adds	r4, #1
    7ba6:	2c04      	cmp	r4, #4
    7ba8:	d1ed      	bne.n	7b86 <grid_module_en16_reva_init+0x1e>
    7baa:	2200      	movs	r2, #0
    7bac:	4b12      	ldr	r3, [pc, #72]	; (7bf8 <grid_module_en16_reva_init+0x90>)
	// initialize local encoder helper struct
	for (uint8_t j = 0; j<16; j++)
	{
		grid_ui_encoder_array[j].controller_number = j;
		
		grid_ui_encoder_array[j].button_value = 1;
    7bae:	2001      	movs	r0, #1
		grid_ui_encoder_array[j].button_changed = 0; 
    7bb0:	4611      	mov	r1, r2
		grid_ui_encoder_array[j].rotation_value = 0;
		grid_ui_encoder_array[j].rotation_changed = 1;
		grid_ui_encoder_array[j].rotation_direction = 0;
		grid_ui_encoder_array[j].last_real_time = -1;
    7bb2:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		grid_ui_encoder_array[j].controller_number = j;
    7bb6:	701a      	strb	r2, [r3, #0]
		grid_ui_encoder_array[j].button_value = 1;
    7bb8:	3201      	adds	r2, #1
	for (uint8_t j = 0; j<16; j++)
    7bba:	2a10      	cmp	r2, #16
		grid_ui_encoder_array[j].button_value = 1;
    7bbc:	7058      	strb	r0, [r3, #1]
		grid_ui_encoder_array[j].button_changed = 0; 
    7bbe:	7099      	strb	r1, [r3, #2]
		grid_ui_encoder_array[j].rotation_value = 0;
    7bc0:	70d9      	strb	r1, [r3, #3]
		grid_ui_encoder_array[j].rotation_changed = 1;
    7bc2:	7118      	strb	r0, [r3, #4]
		grid_ui_encoder_array[j].rotation_direction = 0;
    7bc4:	7159      	strb	r1, [r3, #5]
		grid_ui_encoder_array[j].last_real_time = -1;
    7bc6:	609c      	str	r4, [r3, #8]
		grid_ui_encoder_array[j].velocity = 0;
    7bc8:	7319      	strb	r1, [r3, #12]
		grid_ui_encoder_array[j].phase_a_previous = 1;
    7bca:	7358      	strb	r0, [r3, #13]
		grid_ui_encoder_array[j].phase_b_previous = 1;	
    7bcc:	7398      	strb	r0, [r3, #14]
        
        grid_ui_encoder_array[j].phase_change_lock = 0;
    7bce:	73d9      	strb	r1, [r3, #15]
	for (uint8_t j = 0; j<16; j++)
    7bd0:	f103 0310 	add.w	r3, r3, #16
    7bd4:	d1ef      	bne.n	7bb6 <grid_module_en16_reva_init+0x4e>
		
	}
	
	
	grid_module_en16_reva_hardware_init();
    7bd6:	4b09      	ldr	r3, [pc, #36]	; (7bfc <grid_module_en16_reva_init+0x94>)
    7bd8:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
	
}
    7bda:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_module_en16_reva_hardware_start_transfer();
    7bde:	4b08      	ldr	r3, [pc, #32]	; (7c00 <grid_module_en16_reva_init+0x98>)
    7be0:	4718      	bx	r3
    7be2:	bf00      	nop
    7be4:	00006f19 	.word	0x00006f19
    7be8:	200147c4 	.word	0x200147c4
    7bec:	20006f88 	.word	0x20006f88
    7bf0:	00009ac1 	.word	0x00009ac1
    7bf4:	00009a8d 	.word	0x00009a8d
    7bf8:	200116fc 	.word	0x200116fc
    7bfc:	00007b01 	.word	0x00007b01
    7c00:	000076c1 	.word	0x000076c1
    7c04:	0000a3ed 	.word	0x0000a3ed

00007c08 <grid_module_pbf4_reva_hardware_start_transfer>:
static uint8_t grid_pbf4_helper_template_b_abs[16] = {0};
	
static uint8_t grid_pbf4_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_pbf4_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    7c08:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    7c0a:	4c04      	ldr	r4, [pc, #16]	; (7c1c <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    7c0c:	4804      	ldr	r0, [pc, #16]	; (7c20 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    7c0e:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    7c10:	4623      	mov	r3, r4
    7c12:	4804      	ldr	r0, [pc, #16]	; (7c24 <grid_module_pbf4_reva_hardware_start_transfer+0x1c>)
	
}
    7c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	adc_async_start_conversion(&ADC_1);
    7c18:	4718      	bx	r3
    7c1a:	bf00      	nop
    7c1c:	0000d6b5 	.word	0x0000d6b5
    7c20:	20014d14 	.word	0x20014d14
    7c24:	20014ee8 	.word	0x20014ee8

00007c28 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    7c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    7c2c:	4aa8      	ldr	r2, [pc, #672]	; (7ed0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a8>)
    7c2e:	7813      	ldrb	r3, [r2, #0]
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    7c30:	b08b      	sub	sp, #44	; 0x2c
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    7c32:	b933      	cbnz	r3, 7c42 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1a>
		grid_module_pbf4_reva_hardware_transfer_complete++;
    7c34:	7813      	ldrb	r3, [r2, #0]
    7c36:	3301      	adds	r3, #1
    7c38:	b2db      	uxtb	r3, r3
    7c3a:	7013      	strb	r3, [r2, #0]
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
	grid_module_pbf4_reva_hardware_start_transfer();
}
    7c3c:	b00b      	add	sp, #44	; 0x2c
    7c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (grid_sys_state.bank_active_changed){
    7c42:	4ba4      	ldr	r3, [pc, #656]	; (7ed4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ac>)
    7c44:	7c5a      	ldrb	r2, [r3, #17]
    7c46:	469a      	mov	sl, r3
    7c48:	bb02      	cbnz	r2, 7c8c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x64>
	uint16_t adcresult_0 = 0;
    7c4a:	2300      	movs	r3, #0
    7c4c:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint16_t adcresult_1 = 0;
    7c50:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    7c54:	4ba0      	ldr	r3, [pc, #640]	; (7ed8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b0>)
    7c56:	49a1      	ldr	r1, [pc, #644]	; (7edc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b4>)
    7c58:	781a      	ldrb	r2, [r3, #0]
    7c5a:	3208      	adds	r2, #8
    7c5c:	5c8d      	ldrb	r5, [r1, r2]
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    7c5e:	781a      	ldrb	r2, [r3, #0]
    7c60:	b2d2      	uxtb	r2, r2
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    7c62:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    7c64:	5c8c      	ldrb	r4, [r1, r2]
	grid_module_pbf4_reva_mux++;
    7c66:	781a      	ldrb	r2, [r3, #0]
    7c68:	3201      	adds	r2, #1
    7c6a:	b2d2      	uxtb	r2, r2
    7c6c:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    7c6e:	781a      	ldrb	r2, [r3, #0]
    7c70:	f002 0207 	and.w	r2, r2, #7
    7c74:	701a      	strb	r2, [r3, #0]
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    7c76:	781a      	ldrb	r2, [r3, #0]
    7c78:	f012 0f01 	tst.w	r2, #1
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    7c7c:	b2e4      	uxtb	r4, r4
    7c7e:	4a98      	ldr	r2, [pc, #608]	; (7ee0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b8>)
    7c80:	f44f 2100 	mov.w	r1, #524288	; 0x80000
    7c84:	d133      	bne.n	7cee <grid_module_pbf4_reva_hardware_transfer_complete_cb+0xc6>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    7c86:	f8c2 1114 	str.w	r1, [r2, #276]	; 0x114
}
    7c8a:	e032      	b.n	7cf2 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0xca>
		grid_sys_state.bank_active_changed = 0;
    7c8c:	2500      	movs	r5, #0
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    7c8e:	4c95      	ldr	r4, [pc, #596]	; (7ee4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2bc>)
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7c90:	4e95      	ldr	r6, [pc, #596]	; (7ee8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
		grid_sys_state.bank_active_changed = 0;
    7c92:	745d      	strb	r5, [r3, #17]
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7c94:	2764      	movs	r7, #100	; 0x64
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    7c96:	6863      	ldr	r3, [r4, #4]
    7c98:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7c9c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    7ca0:	b2ea      	uxtb	r2, r5
    7ca2:	7a5b      	ldrb	r3, [r3, #9]
    7ca4:	4293      	cmp	r3, r2
    7ca6:	d9d0      	bls.n	7c4a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x22>
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7ca8:	6863      	ldr	r3, [r4, #4]
    7caa:	f89a 100f 	ldrb.w	r1, [sl, #15]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7cae:	9201      	str	r2, [sp, #4]
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7cb0:	eb03 1301 	add.w	r3, r3, r1, lsl #4
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7cb4:	4620      	mov	r0, r4
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    7cb6:	68db      	ldr	r3, [r3, #12]
    7cb8:	fb07 3302 	mla	r3, r7, r2, r3
    7cbc:	3501      	adds	r5, #1
    7cbe:	60da      	str	r2, [r3, #12]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    7cc0:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7cc4:	2300      	movs	r3, #0
    7cc6:	47b0      	blx	r6
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    7cc8:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7ccc:	9a01      	ldr	r2, [sp, #4]
    7cce:	2301      	movs	r3, #1
    7cd0:	4620      	mov	r0, r4
    7cd2:	47b0      	blx	r6
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    7cd4:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7cd8:	9a01      	ldr	r2, [sp, #4]
    7cda:	2304      	movs	r3, #4
    7cdc:	4620      	mov	r0, r4
    7cde:	47b0      	blx	r6
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    7ce0:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7ce4:	9a01      	ldr	r2, [sp, #4]
    7ce6:	2305      	movs	r3, #5
    7ce8:	4620      	mov	r0, r4
    7cea:	47b0      	blx	r6
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    7cec:	e7d3      	b.n	7c96 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x6e>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    7cee:	f8c2 1118 	str.w	r1, [r2, #280]	; 0x118
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    7cf2:	781a      	ldrb	r2, [r3, #0]
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    7cf4:	4e7d      	ldr	r6, [pc, #500]	; (7eec <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c4>)
    7cf6:	487e      	ldr	r0, [pc, #504]	; (7ef0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
	uint32_t input_0 = adcresult_0*1.03;
    7cf8:	f8df b210 	ldr.w	fp, [pc, #528]	; 7f0c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>
    7cfc:	f8df 9210 	ldr.w	r9, [pc, #528]	; 7f10 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>
    7d00:	f012 0f02 	tst.w	r2, #2
    7d04:	4a76      	ldr	r2, [pc, #472]	; (7ee0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b8>)
    7d06:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
    7d0a:	bf14      	ite	ne
    7d0c:	f8c2 1118 	strne.w	r1, [r2, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    7d10:	f8c2 1114 	streq.w	r1, [r2, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    7d14:	781b      	ldrb	r3, [r3, #0]
    7d16:	f013 0f04 	tst.w	r3, #4
    7d1a:	4b71      	ldr	r3, [pc, #452]	; (7ee0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2b8>)
    7d1c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    7d20:	bf14      	ite	ne
    7d22:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    7d26:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    7d2a:	2100      	movs	r1, #0
    7d2c:	2302      	movs	r3, #2
    7d2e:	aa05      	add	r2, sp, #20
    7d30:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    7d32:	2302      	movs	r3, #2
    7d34:	f10d 0216 	add.w	r2, sp, #22
    7d38:	2100      	movs	r1, #0
    7d3a:	486e      	ldr	r0, [pc, #440]	; (7ef4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    7d3c:	47b0      	blx	r6
	uint32_t input_0 = adcresult_0*1.03;
    7d3e:	f8bd 0014 	ldrh.w	r0, [sp, #20]
    7d42:	4e6d      	ldr	r6, [pc, #436]	; (7ef8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    7d44:	47d8      	blx	fp
    7d46:	a360      	add	r3, pc, #384	; (adr r3, 7ec8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a0>)
    7d48:	e9d3 2300 	ldrd	r2, r3, [r3]
    7d4c:	47b0      	blx	r6
    7d4e:	47c8      	blx	r9
    7d50:	f64f 77ff 	movw	r7, #65535	; 0xffff
    7d54:	42b8      	cmp	r0, r7
    7d56:	4680      	mov	r8, r0
    7d58:	bf28      	it	cs
    7d5a:	46b8      	movcs	r8, r7
    7d5c:	9001      	str	r0, [sp, #4]
	adcresult_0 = input_0;
    7d5e:	f8ad 8014 	strh.w	r8, [sp, #20]
	uint32_t input_1 = adcresult_1*1.03;
    7d62:	f8bd 0016 	ldrh.w	r0, [sp, #22]
    7d66:	47d8      	blx	fp
    7d68:	a357      	add	r3, pc, #348	; (adr r3, 7ec8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a0>)
    7d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
    7d6e:	47b0      	blx	r6
    7d70:	47c8      	blx	r9
	adcresult_1 = input_1;
    7d72:	42b8      	cmp	r0, r7
    7d74:	4603      	mov	r3, r0
    7d76:	bf28      	it	cs
    7d78:	463b      	movcs	r3, r7
    7d7a:	f8ad 3016 	strh.w	r3, [sp, #22]
	if (adc_index_1 == 8 || adc_index_1 == 9){
    7d7e:	f1a4 0308 	sub.w	r3, r4, #8
    7d82:	2b01      	cmp	r3, #1
    7d84:	d972      	bls.n	7e6c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x244>
	else if (adc_index_0 > 13){ // BUTTON
    7d86:	2d0d      	cmp	r5, #13
    7d88:	f8df 9188 	ldr.w	r9, [pc, #392]	; 7f14 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>
    7d8c:	f240 80c4 	bls.w	7f18 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>
		uint8_t result_value[2] = {0};
    7d90:	2300      	movs	r3, #0
		if (adcresult_0>60000){
    7d92:	9a01      	ldr	r2, [sp, #4]
		uint8_t result_value[2] = {0};
    7d94:	f8ad 300c 	strh.w	r3, [sp, #12]
		uint8_t result_valid[2] = {0};
    7d98:	f8ad 3010 	strh.w	r3, [sp, #16]
		if (adcresult_0>60000){
    7d9c:	f64e 2360 	movw	r3, #60000	; 0xea60
		result_index[0] = adc_index_0-4;
    7da0:	3d04      	subs	r5, #4
		result_index[1] = adc_index_1-4;
    7da2:	3c04      	subs	r4, #4
		if (adcresult_0>60000){
    7da4:	429a      	cmp	r2, r3
		result_index[0] = adc_index_0-4;
    7da6:	f88d 5008 	strb.w	r5, [sp, #8]
		result_index[1] = adc_index_1-4;
    7daa:	f88d 4009 	strb.w	r4, [sp, #9]
		if (adcresult_0>60000){
    7dae:	d963      	bls.n	7e78 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x250>
			result_valid[0] = 1;
    7db0:	2301      	movs	r3, #1
    7db2:	f88d 3010 	strb.w	r3, [sp, #16]
		if (adcresult_1>60000){
    7db6:	f64e 2360 	movw	r3, #60000	; 0xea60
    7dba:	4298      	cmp	r0, r3
    7dbc:	d963      	bls.n	7e86 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x25e>
			result_value[1] = 0;
    7dbe:	2300      	movs	r3, #0
			result_value[1] = 127;
    7dc0:	f88d 300d 	strb.w	r3, [sp, #13]
			result_valid[1] = 1;
    7dc4:	2301      	movs	r3, #1
    7dc6:	f88d 3011 	strb.w	r3, [sp, #17]
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7dca:	4b4c      	ldr	r3, [pc, #304]	; (7efc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
    7dcc:	ac06      	add	r4, sp, #24
    7dce:	6818      	ldr	r0, [r3, #0]
    7dd0:	6859      	ldr	r1, [r3, #4]
    7dd2:	4622      	mov	r2, r4
    7dd4:	c203      	stmia	r2!, {r0, r1}
    7dd6:	3308      	adds	r3, #8
    7dd8:	454b      	cmp	r3, r9
    7dda:	4614      	mov	r4, r2
    7ddc:	d1f7      	bne.n	7dce <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1a6>
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7dde:	f8df b104 	ldr.w	fp, [pc, #260]	; 7ee4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2bc>
    7de2:	ab03      	add	r3, sp, #12
    7de4:	f10d 0808 	add.w	r8, sp, #8
    7de8:	9301      	str	r3, [sp, #4]
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7dea:	2400      	movs	r4, #0
    7dec:	46d9      	mov	r9, fp
			uint8_t res_value = result_value[i];
    7dee:	9b01      	ldr	r3, [sp, #4]
			uint8_t res_index = result_index[i];
    7df0:	f818 7b01 	ldrb.w	r7, [r8], #1
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    7df4:	4a42      	ldr	r2, [pc, #264]	; (7f00 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
			uint8_t res_value = result_value[i];
    7df6:	f813 6b01 	ldrb.w	r6, [r3], #1
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    7dfa:	5dd2      	ldrb	r2, [r2, r7]
			uint8_t res_value = result_value[i];
    7dfc:	9301      	str	r3, [sp, #4]
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7dfe:	f8db 3004 	ldr.w	r3, [fp, #4]
    7e02:	f89a 100f 	ldrb.w	r1, [sl, #15]
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    7e06:	4296      	cmp	r6, r2
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7e08:	b2c9      	uxtb	r1, r1
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    7e0a:	d02e      	beq.n	7e6a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x242>
			uint8_t res_valid = result_valid[i];
    7e0c:	a804      	add	r0, sp, #16
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    7e0e:	5c20      	ldrb	r0, [r4, r0]
    7e10:	2801      	cmp	r0, #1
    7e12:	d12a      	bne.n	7e6a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x242>
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7e14:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    7e18:	2064      	movs	r0, #100	; 0x64
    7e1a:	68db      	ldr	r3, [r3, #12]
    7e1c:	fb17 f000 	smulbb	r0, r7, r0
    7e20:	4403      	add	r3, r0
				if (grid_pbf4_helper_template_b_abs[res_index] == 0){ // Button Press Event
    7e22:	2a00      	cmp	r2, #0
    7e24:	d13b      	bne.n	7e9e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x276>
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    7e26:	6999      	ldr	r1, [r3, #24]
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    7e28:	2900      	cmp	r1, #0
    7e2a:	bf0c      	ite	eq
    7e2c:	217f      	moveq	r1, #127	; 0x7f
    7e2e:	2100      	movne	r1, #0
    7e30:	6199      	str	r1, [r3, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    7e32:	69d9      	ldr	r1, [r3, #28]
    7e34:	bb69      	cbnz	r1, 7e92 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x26a>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    7e36:	213f      	movs	r1, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    7e38:	61d9      	str	r1, [r3, #28]
					grid_pbf4_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    7e3a:	f89a 300f 	ldrb.w	r3, [sl, #15]
					grid_pbf4_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    7e3e:	f89a 300f 	ldrb.w	r3, [sl, #15]
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    7e42:	227f      	movs	r2, #127	; 0x7f
					grid_pbf4_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    7e44:	2300      	movs	r3, #0
                        template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7e46:	f8d9 1004 	ldr.w	r1, [r9, #4]
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    7e4a:	4419      	add	r1, r3
    7e4c:	3310      	adds	r3, #16
    7e4e:	68c9      	ldr	r1, [r1, #12]
    7e50:	4401      	add	r1, r0
                    for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7e52:	2b40      	cmp	r3, #64	; 0x40
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;      
    7e54:	614a      	str	r2, [r1, #20]
                    for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7e56:	d1f6      	bne.n	7e46 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x21e>
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    7e58:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7e5c:	2304      	movs	r3, #4
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    7e5e:	4d29      	ldr	r5, [pc, #164]	; (7f04 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    7e60:	463a      	mov	r2, r7
    7e62:	4658      	mov	r0, fp
    7e64:	47a8      	blx	r5
					grid_pbf4_helper_template_b_abs[result_index[i]] = res_value;
    7e66:	4b26      	ldr	r3, [pc, #152]	; (7f00 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    7e68:	55de      	strb	r6, [r3, r7]
		for (uint8_t i=0; i<2; i++)
    7e6a:	b184      	cbz	r4, 7e8e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x266>
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    7e6c:	4a18      	ldr	r2, [pc, #96]	; (7ed0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2a8>)
    7e6e:	2300      	movs	r3, #0
    7e70:	7013      	strb	r3, [r2, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    7e72:	4b25      	ldr	r3, [pc, #148]	; (7f08 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    7e74:	4798      	blx	r3
    7e76:	e6e1      	b.n	7c3c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x14>
		else if (adcresult_0<200){
    7e78:	9b01      	ldr	r3, [sp, #4]
    7e7a:	2bc7      	cmp	r3, #199	; 0xc7
    7e7c:	d89b      	bhi.n	7db6 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x18e>
			result_value[0] = 127;
    7e7e:	237f      	movs	r3, #127	; 0x7f
    7e80:	f88d 300c 	strb.w	r3, [sp, #12]
    7e84:	e794      	b.n	7db0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x188>
		else if (adcresult_1<200){
    7e86:	28c7      	cmp	r0, #199	; 0xc7
    7e88:	d89f      	bhi.n	7dca <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1a2>
			result_value[1] = 127;
    7e8a:	237f      	movs	r3, #127	; 0x7f
    7e8c:	e798      	b.n	7dc0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x198>
    7e8e:	2401      	movs	r4, #1
    7e90:	e7ad      	b.n	7dee <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1c6>
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    7e92:	293f      	cmp	r1, #63	; 0x3f
    7e94:	d101      	bne.n	7e9a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x272>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    7e96:	217f      	movs	r1, #127	; 0x7f
    7e98:	e7ce      	b.n	7e38 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x210>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    7e9a:	61da      	str	r2, [r3, #28]
    7e9c:	e7cd      	b.n	7e3a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x212>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7e9e:	aa0a      	add	r2, sp, #40	; 0x28
    7ea0:	19d1      	adds	r1, r2, r7
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    7ea2:	60df      	str	r7, [r3, #12]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7ea4:	f811 1c10 	ldrb.w	r1, [r1, #-16]
    7ea8:	6119      	str	r1, [r3, #16]
    7eaa:	2300      	movs	r3, #0
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    7eac:	461a      	mov	r2, r3
                        template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7eae:	f8d9 1004 	ldr.w	r1, [r9, #4]
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    7eb2:	4419      	add	r1, r3
    7eb4:	3310      	adds	r3, #16
    7eb6:	68c9      	ldr	r1, [r1, #12]
    7eb8:	4401      	add	r1, r0
                    for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7eba:	2b40      	cmp	r3, #64	; 0x40
                        template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;      
    7ebc:	614a      	str	r2, [r1, #20]
                    for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7ebe:	d1f6      	bne.n	7eae <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x286>
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    7ec0:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7ec4:	2305      	movs	r3, #5
    7ec6:	e7ca      	b.n	7e5e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x236>
    7ec8:	47ae147b 	.word	0x47ae147b
    7ecc:	3ff07ae1 	.word	0x3ff07ae1
    7ed0:	20004038 	.word	0x20004038
    7ed4:	20006f94 	.word	0x20006f94
    7ed8:	20014754 	.word	0x20014754
    7edc:	20000329 	.word	0x20000329
    7ee0:	41008000 	.word	0x41008000
    7ee4:	20006f88 	.word	0x20006f88
    7ee8:	0000a501 	.word	0x0000a501
    7eec:	0000d5f9 	.word	0x0000d5f9
    7ef0:	20014d14 	.word	0x20014d14
    7ef4:	20014ee8 	.word	0x20014ee8
    7ef8:	000124b5 	.word	0x000124b5
    7efc:	0001531c 	.word	0x0001531c
    7f00:	200007eb 	.word	0x200007eb
    7f04:	0000a1ad 	.word	0x0000a1ad
    7f08:	00007c09 	.word	0x00007c09
    7f0c:	000123e1 	.word	0x000123e1
    7f10:	000128d9 	.word	0x000128d9
    7f14:	0001532c 	.word	0x0001532c
		if (adc_index_1 == 0 || adc_index_1 == 1){
    7f18:	2c01      	cmp	r4, #1
    7f1a:	4e33      	ldr	r6, [pc, #204]	; (7fe8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3c0>)
    7f1c:	d85e      	bhi.n	7fdc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3b4>
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    7f1e:	ea88 0107 	eor.w	r1, r8, r7
    7f22:	4628      	mov	r0, r5
    7f24:	47b0      	blx	r6
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    7f26:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    7f2a:	1a79      	subs	r1, r7, r1
			grid_ain_add_sample(adc_index_1, adcresult_1);
    7f2c:	4620      	mov	r0, r4
    7f2e:	47b0      	blx	r6
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7f30:	4a2e      	ldr	r2, [pc, #184]	; (7fec <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3c4>)
		result_index[0] = adc_index_0;
    7f32:	f88d 5010 	strb.w	r5, [sp, #16]
		result_index[1] = adc_index_1;
    7f36:	f88d 4011 	strb.w	r4, [sp, #17]
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7f3a:	ab06      	add	r3, sp, #24
    7f3c:	6810      	ldr	r0, [r2, #0]
    7f3e:	6851      	ldr	r1, [r2, #4]
    7f40:	461c      	mov	r4, r3
    7f42:	c403      	stmia	r4!, {r0, r1}
    7f44:	3208      	adds	r2, #8
    7f46:	454a      	cmp	r2, r9
    7f48:	4623      	mov	r3, r4
    7f4a:	d1f7      	bne.n	7f3c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x314>
		for (uint8_t i=0; i<2; i++)
    7f4c:	ab04      	add	r3, sp, #16
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7f4e:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 7ff8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d0>
    7f52:	9301      	str	r3, [sp, #4]
		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    7f54:	f04f 0902 	mov.w	r9, #2
			uint8_t res_index = result_index[i];
    7f58:	9b01      	ldr	r3, [sp, #4]
    7f5a:	f813 4b01 	ldrb.w	r4, [r3], #1
    7f5e:	9301      	str	r3, [sp, #4]
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7f60:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7f64:	f89a 200f 	ldrb.w	r2, [sl, #15]
    7f68:	eb03 1302 	add.w	r3, r3, r2, lsl #4
			if (grid_ain_get_changed(res_index)){
    7f6c:	4620      	mov	r0, r4
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7f6e:	68dd      	ldr	r5, [r3, #12]
			if (grid_ain_get_changed(res_index)){
    7f70:	4b1f      	ldr	r3, [pc, #124]	; (7ff0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3c8>)
    7f72:	4798      	blx	r3
    7f74:	b358      	cbz	r0, 7fce <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3a6>
				uint8_t res_value = grid_ain_get_average(res_index, 7);
    7f76:	4e1f      	ldr	r6, [pc, #124]	; (7ff4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3cc>)
    7f78:	2107      	movs	r1, #7
    7f7a:	4620      	mov	r0, r4
    7f7c:	47b0      	blx	r6
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7f7e:	2764      	movs	r7, #100	; 0x64
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7f80:	ab0a      	add	r3, sp, #40	; 0x28
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7f82:	fb14 f707 	smulbb	r7, r4, r7
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7f86:	4423      	add	r3, r4
			int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    7f88:	443d      	add	r5, r7
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7f8a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = res_index;
    7f8e:	60ec      	str	r4, [r5, #12]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    7f90:	612b      	str	r3, [r5, #16]
    7f92:	2500      	movs	r5, #0
                	template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7f94:	4b18      	ldr	r3, [pc, #96]	; (7ff8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d0>)
    7f96:	685a      	ldr	r2, [r3, #4]
    7f98:	442a      	add	r2, r5
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7f9a:	2107      	movs	r1, #7
                	template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7f9c:	68d2      	ldr	r2, [r2, #12]
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7f9e:	4620      	mov	r0, r4
                	template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    7fa0:	eb02 0b07 	add.w	fp, r2, r7
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7fa4:	47b0      	blx	r6
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    7fa6:	2107      	movs	r1, #7
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    7fa8:	f8cb 0014 	str.w	r0, [fp, #20]
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    7fac:	4620      	mov	r0, r4
    7fae:	47b0      	blx	r6
    7fb0:	3510      	adds	r5, #16
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;          
    7fb2:	2300      	movs	r3, #0
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7fb4:	2d40      	cmp	r5, #64	; 0x40
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    7fb6:	f8cb 0018 	str.w	r0, [fp, #24]
                    template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;          
    7fba:	f8cb 301c 	str.w	r3, [fp, #28]
                for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    7fbe:	d1e9      	bne.n	7f94 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x36c>
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);
    7fc0:	4622      	mov	r2, r4
    7fc2:	f89a 100f 	ldrb.w	r1, [sl, #15]
    7fc6:	4c0d      	ldr	r4, [pc, #52]	; (7ffc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x3d4>)
    7fc8:	2301      	movs	r3, #1
    7fca:	4640      	mov	r0, r8
    7fcc:	47a0      	blx	r4
		for (uint8_t i=0; i<2; i++)
    7fce:	f1b9 0f01 	cmp.w	r9, #1
    7fd2:	f43f af4b 	beq.w	7e6c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x244>
    7fd6:	f04f 0901 	mov.w	r9, #1
    7fda:	e7bd      	b.n	7f58 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x330>
			grid_ain_add_sample(adc_index_0, adcresult_0);
    7fdc:	4641      	mov	r1, r8
    7fde:	4628      	mov	r0, r5
    7fe0:	47b0      	blx	r6
			grid_ain_add_sample(adc_index_1, adcresult_1);
    7fe2:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    7fe6:	e7a1      	b.n	7f2c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>
    7fe8:	00004631 	.word	0x00004631
    7fec:	0001531c 	.word	0x0001531c
    7ff0:	000046f9 	.word	0x000046f9
    7ff4:	00004709 	.word	0x00004709
    7ff8:	20006f88 	.word	0x20006f88
    7ffc:	0000a1ad 	.word	0x0000a1ad

00008000 <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    8000:	b570      	push	{r4, r5, r6, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    8002:	4c0b      	ldr	r4, [pc, #44]	; (8030 <grid_module_pbf4_reva_hardware_init+0x30>)
    8004:	4e0b      	ldr	r6, [pc, #44]	; (8034 <grid_module_pbf4_reva_hardware_init+0x34>)
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    8006:	4d0c      	ldr	r5, [pc, #48]	; (8038 <grid_module_pbf4_reva_hardware_init+0x38>)
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    8008:	4b0c      	ldr	r3, [pc, #48]	; (803c <grid_module_pbf4_reva_hardware_init+0x3c>)
    800a:	2200      	movs	r2, #0
    800c:	4611      	mov	r1, r2
    800e:	4620      	mov	r0, r4
    8010:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    8012:	2200      	movs	r2, #0
    8014:	4b09      	ldr	r3, [pc, #36]	; (803c <grid_module_pbf4_reva_hardware_init+0x3c>)
    8016:	4611      	mov	r1, r2
    8018:	4628      	mov	r0, r5
    801a:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    801c:	4620      	mov	r0, r4
    801e:	4c08      	ldr	r4, [pc, #32]	; (8040 <grid_module_pbf4_reva_hardware_init+0x40>)
    8020:	2100      	movs	r1, #0
    8022:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    8024:	4628      	mov	r0, r5
    8026:	4623      	mov	r3, r4
    8028:	2100      	movs	r1, #0

}
    802a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	adc_async_enable_channel(&ADC_1, 0);
    802e:	4718      	bx	r3
    8030:	20014d14 	.word	0x20014d14
    8034:	0000d581 	.word	0x0000d581
    8038:	20014ee8 	.word	0x20014ee8
    803c:	00007c29 	.word	0x00007c29
    8040:	0000d541 	.word	0x0000d541

00008044 <grid_module_pbf4_reva_init>:




void grid_module_pbf4_reva_init(){
    8044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    8048:	220e      	movs	r2, #14
    804a:	4c16      	ldr	r4, [pc, #88]	; (80a4 <grid_module_pbf4_reva_init+0x60>)
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);

	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 12);
    804c:	4e16      	ldr	r6, [pc, #88]	; (80a8 <grid_module_pbf4_reva_init+0x64>)
    804e:	f8df 9074 	ldr.w	r9, [pc, #116]	; 80c4 <grid_module_pbf4_reva_init+0x80>
    8052:	4f16      	ldr	r7, [pc, #88]	; (80ac <grid_module_pbf4_reva_init+0x68>)
	grid_ain_init(16, 5, 14, 7);
    8054:	2307      	movs	r3, #7
    8056:	2105      	movs	r1, #5
    8058:	2010      	movs	r0, #16
    805a:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 12);	
    805c:	4b14      	ldr	r3, [pc, #80]	; (80b0 <grid_module_pbf4_reva_init+0x6c>)
    805e:	4815      	ldr	r0, [pc, #84]	; (80b4 <grid_module_pbf4_reva_init+0x70>)
    8060:	210c      	movs	r1, #12
    8062:	4798      	blx	r3
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    8064:	4810      	ldr	r0, [pc, #64]	; (80a8 <grid_module_pbf4_reva_init+0x64>)
    8066:	4b14      	ldr	r3, [pc, #80]	; (80b8 <grid_module_pbf4_reva_init+0x74>)
    8068:	2104      	movs	r1, #4
    806a:	4798      	blx	r3
    806c:	2400      	movs	r4, #0
		grid_ui_bank_init(&grid_ui_state, i, 12);
    806e:	220c      	movs	r2, #12
    8070:	b2e1      	uxtb	r1, r4
    8072:	4630      	mov	r0, r6
    8074:	47c8      	blx	r9
		
		for(uint8_t j=0; j<12; j++){
    8076:	ea4f 1804 	mov.w	r8, r4, lsl #4
		grid_ui_bank_init(&grid_ui_state, i, 12);
    807a:	2500      	movs	r5, #0
			
				
			if (j<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
				
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    807c:	6870      	ldr	r0, [r6, #4]
			if (j<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
    807e:	2d07      	cmp	r5, #7
    8080:	b2e9      	uxtb	r1, r5
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    8082:	bf94      	ite	ls
    8084:	2201      	movls	r2, #1
			
			}
			else{ // BUTTONS -> MIDI Note On/Off
				
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    8086:	2202      	movhi	r2, #2
    8088:	4440      	add	r0, r8
    808a:	3501      	adds	r5, #1
    808c:	47b8      	blx	r7
		for(uint8_t j=0; j<12; j++){
    808e:	2d0c      	cmp	r5, #12
    8090:	d1f4      	bne.n	807c <grid_module_pbf4_reva_init+0x38>
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    8092:	3401      	adds	r4, #1
    8094:	2c04      	cmp	r4, #4
    8096:	d1ea      	bne.n	806e <grid_module_pbf4_reva_init+0x2a>
			}
			
		}	
	}
			
	grid_module_pbf4_reva_hardware_init();
    8098:	4b08      	ldr	r3, [pc, #32]	; (80bc <grid_module_pbf4_reva_init+0x78>)
    809a:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
	
    809c:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_module_pbf4_reva_hardware_start_transfer();
    80a0:	4b07      	ldr	r3, [pc, #28]	; (80c0 <grid_module_pbf4_reva_init+0x7c>)
    80a2:	4718      	bx	r3
    80a4:	000045ed 	.word	0x000045ed
    80a8:	20006f88 	.word	0x20006f88
    80ac:	0000a3ed 	.word	0x0000a3ed
    80b0:	00006f19 	.word	0x00006f19
    80b4:	200147c4 	.word	0x200147c4
    80b8:	00009a8d 	.word	0x00009a8d
    80bc:	00008001 	.word	0x00008001
    80c0:	00007c09 	.word	0x00007c09
    80c4:	00009ac1 	.word	0x00009ac1

000080c8 <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    80c8:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    80ca:	4c04      	ldr	r4, [pc, #16]	; (80dc <grid_module_po16_revb_hardware_start_transfer+0x14>)
    80cc:	4804      	ldr	r0, [pc, #16]	; (80e0 <grid_module_po16_revb_hardware_start_transfer+0x18>)
    80ce:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    80d0:	4623      	mov	r3, r4
    80d2:	4804      	ldr	r0, [pc, #16]	; (80e4 <grid_module_po16_revb_hardware_start_transfer+0x1c>)
	
}
    80d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	adc_async_start_conversion(&ADC_1);
    80d8:	4718      	bx	r3
    80da:	bf00      	nop
    80dc:	0000d6b5 	.word	0x0000d6b5
    80e0:	20014d14 	.word	0x20014d14
    80e4:	20014ee8 	.word	0x20014ee8

000080e8 <grid_module_po16_revb_hardware_transfer_complete_cb>:

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    80e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    80ec:	4a88      	ldr	r2, [pc, #544]	; (8310 <grid_module_po16_revb_hardware_transfer_complete_cb+0x228>)
    80ee:	7813      	ldrb	r3, [r2, #0]
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    80f0:	b089      	sub	sp, #36	; 0x24
    80f2:	4614      	mov	r4, r2
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    80f4:	b933      	cbnz	r3, 8104 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1c>
		grid_module_po16_revb_hardware_transfer_complete++;
    80f6:	7813      	ldrb	r3, [r2, #0]
    80f8:	3301      	adds	r3, #1
    80fa:	b2db      	uxtb	r3, r3
    80fc:	7013      	strb	r3, [r2, #0]
	}
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
	grid_module_po16_revb_hardware_start_transfer();
}
    80fe:	b009      	add	sp, #36	; 0x24
    8100:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (grid_sys_state.bank_active_changed){
    8104:	4d83      	ldr	r5, [pc, #524]	; (8314 <grid_module_po16_revb_hardware_transfer_complete_cb+0x22c>)
    8106:	7c6b      	ldrb	r3, [r5, #17]
    8108:	b9fb      	cbnz	r3, 814a <grid_module_po16_revb_hardware_transfer_complete_cb+0x62>
	uint16_t adcresult_0 = 0;
    810a:	2300      	movs	r3, #0
    810c:	f8ad 300c 	strh.w	r3, [sp, #12]
	uint16_t adcresult_1 = 0;
    8110:	f8ad 300e 	strh.w	r3, [sp, #14]
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    8114:	7863      	ldrb	r3, [r4, #1]
    8116:	4a80      	ldr	r2, [pc, #512]	; (8318 <grid_module_po16_revb_hardware_transfer_complete_cb+0x230>)
    8118:	3308      	adds	r3, #8
    811a:	5cd7      	ldrb	r7, [r2, r3]
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    811c:	7863      	ldrb	r3, [r4, #1]
    811e:	b2db      	uxtb	r3, r3
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    8120:	b2ff      	uxtb	r7, r7
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    8122:	5cd6      	ldrb	r6, [r2, r3]
	grid_module_po16_revb_mux++;
    8124:	7863      	ldrb	r3, [r4, #1]
    8126:	3301      	adds	r3, #1
    8128:	b2db      	uxtb	r3, r3
    812a:	7063      	strb	r3, [r4, #1]
	grid_module_po16_revb_mux%=8;
    812c:	7863      	ldrb	r3, [r4, #1]
    812e:	f003 0307 	and.w	r3, r3, #7
    8132:	7063      	strb	r3, [r4, #1]
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    8134:	7863      	ldrb	r3, [r4, #1]
    8136:	f013 0f01 	tst.w	r3, #1
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    813a:	b2f6      	uxtb	r6, r6
    813c:	4b77      	ldr	r3, [pc, #476]	; (831c <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    813e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    8142:	d128      	bne.n	8196 <grid_module_po16_revb_hardware_transfer_complete_cb+0xae>
    8144:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
}
    8148:	e027      	b.n	819a <grid_module_po16_revb_hardware_transfer_complete_cb+0xb2>
		grid_sys_state.bank_active_changed = 0;
    814a:	2600      	movs	r6, #0
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    814c:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 8334 <grid_module_po16_revb_hardware_transfer_complete_cb+0x24c>
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    8150:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 8344 <grid_module_po16_revb_hardware_transfer_complete_cb+0x25c>
		grid_sys_state.bank_active_changed = 0;
    8154:	746e      	strb	r6, [r5, #17]
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    8156:	f04f 0a64 	mov.w	sl, #100	; 0x64
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    815a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    815e:	7bea      	ldrb	r2, [r5, #15]
    8160:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    8164:	b2f7      	uxtb	r7, r6
    8166:	7a5b      	ldrb	r3, [r3, #9]
    8168:	42bb      	cmp	r3, r7
    816a:	d9ce      	bls.n	810a <grid_module_po16_revb_hardware_transfer_complete_cb+0x22>
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    816c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    8170:	7bea      	ldrb	r2, [r5, #15]
    8172:	eb03 1302 	add.w	r3, r3, r2, lsl #4
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    8176:	4640      	mov	r0, r8
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    8178:	68db      	ldr	r3, [r3, #12]
    817a:	fb0a 3307 	mla	r3, sl, r7, r3
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    817e:	463a      	mov	r2, r7
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    8180:	60df      	str	r7, [r3, #12]
			grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    8182:	7be9      	ldrb	r1, [r5, #15]
    8184:	2300      	movs	r3, #0
    8186:	47c8      	blx	r9
            grid_ui_smart_trigger_local(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    8188:	7be9      	ldrb	r1, [r5, #15]
    818a:	2301      	movs	r3, #1
    818c:	463a      	mov	r2, r7
    818e:	4640      	mov	r0, r8
    8190:	47c8      	blx	r9
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    8192:	3601      	adds	r6, #1
    8194:	e7e1      	b.n	815a <grid_module_po16_revb_hardware_transfer_complete_cb+0x72>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8196:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    819a:	7863      	ldrb	r3, [r4, #1]
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    819c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8348 <grid_module_po16_revb_hardware_transfer_complete_cb+0x260>
    81a0:	485f      	ldr	r0, [pc, #380]	; (8320 <grid_module_po16_revb_hardware_transfer_complete_cb+0x238>)
	uint32_t input_0 = adcresult_0*1.03;	
    81a2:	f8df b1a8 	ldr.w	fp, [pc, #424]	; 834c <grid_module_po16_revb_hardware_transfer_complete_cb+0x264>
    81a6:	f8df a1a8 	ldr.w	sl, [pc, #424]	; 8350 <grid_module_po16_revb_hardware_transfer_complete_cb+0x268>
    81aa:	f8df 91a8 	ldr.w	r9, [pc, #424]	; 8354 <grid_module_po16_revb_hardware_transfer_complete_cb+0x26c>
    81ae:	f013 0f02 	tst.w	r3, #2
    81b2:	4b5a      	ldr	r3, [pc, #360]	; (831c <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    81b4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    81b8:	bf14      	ite	ne
    81ba:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    81be:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    81c2:	7863      	ldrb	r3, [r4, #1]
    81c4:	f013 0f04 	tst.w	r3, #4
    81c8:	4b54      	ldr	r3, [pc, #336]	; (831c <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    81ca:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    81ce:	bf14      	ite	ne
    81d0:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    81d4:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    81d8:	2100      	movs	r1, #0
    81da:	2302      	movs	r3, #2
    81dc:	aa03      	add	r2, sp, #12
    81de:	47c0      	blx	r8
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    81e0:	2302      	movs	r3, #2
    81e2:	f10d 020e 	add.w	r2, sp, #14
    81e6:	2100      	movs	r1, #0
    81e8:	484e      	ldr	r0, [pc, #312]	; (8324 <grid_module_po16_revb_hardware_transfer_complete_cb+0x23c>)
    81ea:	47c0      	blx	r8
	uint32_t input_0 = adcresult_0*1.03;	
    81ec:	f8bd 000c 	ldrh.w	r0, [sp, #12]
    81f0:	47d8      	blx	fp
    81f2:	a345      	add	r3, pc, #276	; (adr r3, 8308 <grid_module_po16_revb_hardware_transfer_complete_cb+0x220>)
    81f4:	e9d3 2300 	ldrd	r2, r3, [r3]
    81f8:	47d0      	blx	sl
    81fa:	47c8      	blx	r9
	adcresult_0 = input_0;
    81fc:	f64f 78ff 	movw	r8, #65535	; 0xffff
    8200:	4540      	cmp	r0, r8
    8202:	bf28      	it	cs
    8204:	4640      	movcs	r0, r8
    8206:	f8ad 000c 	strh.w	r0, [sp, #12]
	uint32_t input_1 = adcresult_1*1.03;	
    820a:	f8bd 000e 	ldrh.w	r0, [sp, #14]
    820e:	47d8      	blx	fp
    8210:	a33d      	add	r3, pc, #244	; (adr r3, 8308 <grid_module_po16_revb_hardware_transfer_complete_cb+0x220>)
    8212:	e9d3 2300 	ldrd	r2, r3, [r3]
    8216:	47d0      	blx	sl
    8218:	47c8      	blx	r9
	adcresult_1 = input_1;
    821a:	4540      	cmp	r0, r8
    821c:	bf28      	it	cs
    821e:	4640      	movcs	r0, r8
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    8220:	4b41      	ldr	r3, [pc, #260]	; (8328 <grid_module_po16_revb_hardware_transfer_complete_cb+0x240>)
	adcresult_1 = input_1;
    8222:	f8ad 000e 	strh.w	r0, [sp, #14]
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    8226:	4798      	blx	r3
    8228:	2808      	cmp	r0, #8
    822a:	d109      	bne.n	8240 <grid_module_po16_revb_hardware_transfer_complete_cb+0x158>
		adcresult_0	= 65535 - adcresult_0;
    822c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    8230:	43db      	mvns	r3, r3
    8232:	f8ad 300c 	strh.w	r3, [sp, #12]
		adcresult_1 = 65535 - adcresult_1;
    8236:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    823a:	43db      	mvns	r3, r3
    823c:	f8ad 300e 	strh.w	r3, [sp, #14]
	grid_ain_add_sample(adc_index_0, adcresult_0);
    8240:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    8244:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8358 <grid_module_po16_revb_hardware_transfer_complete_cb+0x270>
    8248:	4638      	mov	r0, r7
    824a:	47c0      	blx	r8
	grid_ain_add_sample(adc_index_1, adcresult_1);
    824c:	4630      	mov	r0, r6
    824e:	f8bd 100e 	ldrh.w	r1, [sp, #14]
    8252:	47c0      	blx	r8
	uint8_t grid_module_po16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    8254:	4b35      	ldr	r3, [pc, #212]	; (832c <grid_module_po16_revb_hardware_transfer_complete_cb+0x244>)
	result_index[0] = adc_index_0;
    8256:	f88d 7008 	strb.w	r7, [sp, #8]
	result_index[1] = adc_index_1;
    825a:	f88d 6009 	strb.w	r6, [sp, #9]
	uint8_t grid_module_po16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    825e:	f103 0710 	add.w	r7, r3, #16
    8262:	ae04      	add	r6, sp, #16
    8264:	6818      	ldr	r0, [r3, #0]
    8266:	6859      	ldr	r1, [r3, #4]
    8268:	4632      	mov	r2, r6
    826a:	c203      	stmia	r2!, {r0, r1}
    826c:	3308      	adds	r3, #8
    826e:	42bb      	cmp	r3, r7
    8270:	4616      	mov	r6, r2
    8272:	d1f7      	bne.n	8264 <grid_module_po16_revb_hardware_transfer_complete_cb+0x17c>
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8274:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8334 <grid_module_po16_revb_hardware_transfer_complete_cb+0x24c>
    8278:	f10d 0a08 	add.w	sl, sp, #8
	for (uint8_t i=0; i<2; i++)
    827c:	f04f 0900 	mov.w	r9, #0
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8280:	f8d8 3004 	ldr.w	r3, [r8, #4]
    8284:	7bea      	ldrb	r2, [r5, #15]
		uint8_t res_index = result_index[i];
    8286:	f81a 6b01 	ldrb.w	r6, [sl], #1
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    828a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
		if (grid_ain_get_changed(res_index)){
    828e:	4630      	mov	r0, r6
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8290:	68df      	ldr	r7, [r3, #12]
		if (grid_ain_get_changed(res_index)){
    8292:	4b27      	ldr	r3, [pc, #156]	; (8330 <grid_module_po16_revb_hardware_transfer_complete_cb+0x248>)
    8294:	4798      	blx	r3
    8296:	b350      	cbz	r0, 82ee <grid_module_po16_revb_hardware_transfer_complete_cb+0x206>
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    8298:	2264      	movs	r2, #100	; 0x64
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    829a:	a908      	add	r1, sp, #32
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    829c:	fb16 f202 	smulbb	r2, r6, r2
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    82a0:	4431      	add	r1, r6
		int32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    82a2:	18bb      	adds	r3, r7, r2
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    82a4:	f811 1c10 	ldrb.w	r1, [r1, #-16]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = res_index;
    82a8:	60de      	str	r6, [r3, #12]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    82aa:	6119      	str	r1, [r3, #16]
    82ac:	2700      	movs	r7, #0
                template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    82ae:	4b21      	ldr	r3, [pc, #132]	; (8334 <grid_module_po16_revb_hardware_transfer_complete_cb+0x24c>)
    82b0:	9201      	str	r2, [sp, #4]
    82b2:	685b      	ldr	r3, [r3, #4]
    82b4:	443b      	add	r3, r7
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    82b6:	2107      	movs	r1, #7
                template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    82b8:	68db      	ldr	r3, [r3, #12]
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    82ba:	4630      	mov	r0, r6
                template_parameter_list = grid_ui_state.bank_list[j].element_list[res_index].template_parameter_list;
    82bc:	eb03 0b02 	add.w	fp, r3, r2
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    82c0:	4b1d      	ldr	r3, [pc, #116]	; (8338 <grid_module_po16_revb_hardware_transfer_complete_cb+0x250>)
    82c2:	4798      	blx	r3
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    82c4:	4b1c      	ldr	r3, [pc, #112]	; (8338 <grid_module_po16_revb_hardware_transfer_complete_cb+0x250>)
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    82c6:	f8cb 0014 	str.w	r0, [fp, #20]
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    82ca:	2107      	movs	r1, #7
    82cc:	4630      	mov	r0, r6
    82ce:	4798      	blx	r3
    82d0:	3710      	adds	r7, #16
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;          
    82d2:	2300      	movs	r3, #0
            for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    82d4:	2f40      	cmp	r7, #64	; 0x40
    82d6:	9a01      	ldr	r2, [sp, #4]
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    82d8:	f8cb 0018 	str.w	r0, [fp, #24]
                template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;          
    82dc:	f8cb 301c 	str.w	r3, [fp, #28]
            for (uint8_t j=0; j<GRID_SYS_BANK_MAXNUMBER; j++){
    82e0:	d1e5      	bne.n	82ae <grid_module_po16_revb_hardware_transfer_complete_cb+0x1c6>
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);		
    82e2:	4632      	mov	r2, r6
    82e4:	7be9      	ldrb	r1, [r5, #15]
    82e6:	4e15      	ldr	r6, [pc, #84]	; (833c <grid_module_po16_revb_hardware_transfer_complete_cb+0x254>)
    82e8:	2301      	movs	r3, #1
    82ea:	4640      	mov	r0, r8
    82ec:	47b0      	blx	r6
	for (uint8_t i=0; i<2; i++)
    82ee:	f1b9 0f00 	cmp.w	r9, #0
    82f2:	d004      	beq.n	82fe <grid_module_po16_revb_hardware_transfer_complete_cb+0x216>
	grid_module_po16_revb_hardware_transfer_complete = 0;
    82f4:	2300      	movs	r3, #0
    82f6:	7023      	strb	r3, [r4, #0]
	grid_module_po16_revb_hardware_start_transfer();
    82f8:	4b11      	ldr	r3, [pc, #68]	; (8340 <grid_module_po16_revb_hardware_transfer_complete_cb+0x258>)
    82fa:	4798      	blx	r3
    82fc:	e6ff      	b.n	80fe <grid_module_po16_revb_hardware_transfer_complete_cb+0x16>
    82fe:	f04f 0901 	mov.w	r9, #1
    8302:	e7bd      	b.n	8280 <grid_module_po16_revb_hardware_transfer_complete_cb+0x198>
    8304:	f3af 8000 	nop.w
    8308:	47ae147b 	.word	0x47ae147b
    830c:	3ff07ae1 	.word	0x3ff07ae1
    8310:	200007fd 	.word	0x200007fd
    8314:	20006f94 	.word	0x20006f94
    8318:	20000339 	.word	0x20000339
    831c:	41008000 	.word	0x41008000
    8320:	20014d14 	.word	0x20014d14
    8324:	20014ee8 	.word	0x20014ee8
    8328:	00009909 	.word	0x00009909
    832c:	0001532c 	.word	0x0001532c
    8330:	000046f9 	.word	0x000046f9
    8334:	20006f88 	.word	0x20006f88
    8338:	00004709 	.word	0x00004709
    833c:	0000a1ad 	.word	0x0000a1ad
    8340:	000080c9 	.word	0x000080c9
    8344:	0000a501 	.word	0x0000a501
    8348:	0000d5f9 	.word	0x0000d5f9
    834c:	000123e1 	.word	0x000123e1
    8350:	000124b5 	.word	0x000124b5
    8354:	000128d9 	.word	0x000128d9
    8358:	00004631 	.word	0x00004631

0000835c <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    835c:	b570      	push	{r4, r5, r6, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    835e:	4c0b      	ldr	r4, [pc, #44]	; (838c <grid_module_po16_revb_hardware_init+0x30>)
    8360:	4e0b      	ldr	r6, [pc, #44]	; (8390 <grid_module_po16_revb_hardware_init+0x34>)
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    8362:	4d0c      	ldr	r5, [pc, #48]	; (8394 <grid_module_po16_revb_hardware_init+0x38>)
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    8364:	4b0c      	ldr	r3, [pc, #48]	; (8398 <grid_module_po16_revb_hardware_init+0x3c>)
    8366:	2200      	movs	r2, #0
    8368:	4611      	mov	r1, r2
    836a:	4620      	mov	r0, r4
    836c:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    836e:	2200      	movs	r2, #0
    8370:	4b09      	ldr	r3, [pc, #36]	; (8398 <grid_module_po16_revb_hardware_init+0x3c>)
    8372:	4611      	mov	r1, r2
    8374:	4628      	mov	r0, r5
    8376:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    8378:	4620      	mov	r0, r4
    837a:	4c08      	ldr	r4, [pc, #32]	; (839c <grid_module_po16_revb_hardware_init+0x40>)
    837c:	2100      	movs	r1, #0
    837e:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    8380:	4628      	mov	r0, r5
    8382:	4623      	mov	r3, r4
    8384:	2100      	movs	r1, #0

}
    8386:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	adc_async_enable_channel(&ADC_1, 0);
    838a:	4718      	bx	r3
    838c:	20014d14 	.word	0x20014d14
    8390:	0000d581 	.word	0x0000d581
    8394:	20014ee8 	.word	0x20014ee8
    8398:	000080e9 	.word	0x000080e9
    839c:	0000d541 	.word	0x0000d541

000083a0 <grid_module_po16_revb_init>:




void grid_module_po16_revb_init(){
    83a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    83a4:	220e      	movs	r2, #14
    83a6:	4c15      	ldr	r4, [pc, #84]	; (83fc <grid_module_po16_revb_init+0x5c>)
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
	
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    83a8:	4e15      	ldr	r6, [pc, #84]	; (8400 <grid_module_po16_revb_init+0x60>)
    83aa:	4f16      	ldr	r7, [pc, #88]	; (8404 <grid_module_po16_revb_init+0x64>)
		
		for(uint8_t j=0; j<16; j++){
			
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    83ac:	f8df 806c 	ldr.w	r8, [pc, #108]	; 841c <grid_module_po16_revb_init+0x7c>
	grid_ain_init(16, 5, 14, 7);
    83b0:	2307      	movs	r3, #7
    83b2:	2105      	movs	r1, #5
    83b4:	2010      	movs	r0, #16
    83b6:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 16);
    83b8:	4b13      	ldr	r3, [pc, #76]	; (8408 <grid_module_po16_revb_init+0x68>)
    83ba:	4814      	ldr	r0, [pc, #80]	; (840c <grid_module_po16_revb_init+0x6c>)
    83bc:	2110      	movs	r1, #16
    83be:	4798      	blx	r3
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    83c0:	480f      	ldr	r0, [pc, #60]	; (8400 <grid_module_po16_revb_init+0x60>)
    83c2:	4b13      	ldr	r3, [pc, #76]	; (8410 <grid_module_po16_revb_init+0x70>)
    83c4:	2104      	movs	r1, #4
    83c6:	4798      	blx	r3
    83c8:	2400      	movs	r4, #0
		grid_ui_bank_init(&grid_ui_state, i, 16);
    83ca:	2210      	movs	r2, #16
    83cc:	b2e1      	uxtb	r1, r4
    83ce:	4630      	mov	r0, r6
    83d0:	47b8      	blx	r7
		for(uint8_t j=0; j<16; j++){
    83d2:	ea4f 1904 	mov.w	r9, r4, lsl #4
		grid_ui_bank_init(&grid_ui_state, i, 16);
    83d6:	2500      	movs	r5, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    83d8:	6870      	ldr	r0, [r6, #4]
    83da:	b2e9      	uxtb	r1, r5
    83dc:	2201      	movs	r2, #1
    83de:	4448      	add	r0, r9
    83e0:	3501      	adds	r5, #1
    83e2:	47c0      	blx	r8
		for(uint8_t j=0; j<16; j++){
    83e4:	2d10      	cmp	r5, #16
    83e6:	d1f7      	bne.n	83d8 <grid_module_po16_revb_init+0x38>
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
    83e8:	3401      	adds	r4, #1
    83ea:	2c04      	cmp	r4, #4
    83ec:	d1ed      	bne.n	83ca <grid_module_po16_revb_init+0x2a>

		}
	}
	
	grid_module_po16_revb_hardware_init();
    83ee:	4b09      	ldr	r3, [pc, #36]	; (8414 <grid_module_po16_revb_init+0x74>)
    83f0:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
	
    83f2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	grid_module_po16_revb_hardware_start_transfer();
    83f6:	4b08      	ldr	r3, [pc, #32]	; (8418 <grid_module_po16_revb_init+0x78>)
    83f8:	4718      	bx	r3
    83fa:	bf00      	nop
    83fc:	000045ed 	.word	0x000045ed
    8400:	20006f88 	.word	0x20006f88
    8404:	00009ac1 	.word	0x00009ac1
    8408:	00006f19 	.word	0x00006f19
    840c:	200147c4 	.word	0x200147c4
    8410:	00009a8d 	.word	0x00009a8d
    8414:	0000835d 	.word	0x0000835d
    8418:	000080c9 	.word	0x000080c9
    841c:	0000a3ed 	.word	0x0000a3ed

00008420 <grid_msg_header_set_len>:

#include "grid_msg.h"


// ======================= GRID MSG LEN ======================//
void	grid_msg_header_set_len(struct grid_msg* msg, uint8_t len){
    8420:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    8422:	2200      	movs	r2, #0
    8424:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, len, &error);
    8428:	f10d 020f 	add.w	r2, sp, #15
    842c:	9200      	str	r2, [sp, #0]
    842e:	2202      	movs	r2, #2
void	grid_msg_header_set_len(struct grid_msg* msg, uint8_t len){
    8430:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, len, &error);
    8432:	4c02      	ldr	r4, [pc, #8]	; (843c <grid_msg_header_set_len+0x1c>)
    8434:	4611      	mov	r1, r2
    8436:	47a0      	blx	r4
	
}
    8438:	b004      	add	sp, #16
    843a:	bd10      	pop	{r4, pc}
    843c:	00009a49 	.word	0x00009a49

00008440 <grid_msg_header_set_id>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, &error);
}

// ======================= GRID MSG ID ======================//
void	grid_msg_header_set_id(struct grid_msg* msg, uint8_t id){
    8440:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    8442:	2200      	movs	r2, #0
    8444:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, id, &error);
    8448:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_id(struct grid_msg* msg, uint8_t id){
    844c:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, id, &error);
    844e:	9200      	str	r2, [sp, #0]
    8450:	4c02      	ldr	r4, [pc, #8]	; (845c <grid_msg_header_set_id+0x1c>)
    8452:	2202      	movs	r2, #2
    8454:	2104      	movs	r1, #4
    8456:	47a0      	blx	r4
	
}
    8458:	b004      	add	sp, #16
    845a:	bd10      	pop	{r4, pc}
    845c:	00009a49 	.word	0x00009a49

00008460 <grid_msg_header_set_dx>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
}

// ======================= GRID MSG DX ======================//
void	grid_msg_header_set_dx(struct grid_msg* msg, uint8_t dx){
    8460:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    8462:	2200      	movs	r2, #0
    8464:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, dx, &error);
    8468:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_dx(struct grid_msg* msg, uint8_t dx){
    846c:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, dx, &error);
    846e:	9200      	str	r2, [sp, #0]
    8470:	4c02      	ldr	r4, [pc, #8]	; (847c <grid_msg_header_set_dx+0x1c>)
    8472:	2202      	movs	r2, #2
    8474:	2106      	movs	r1, #6
    8476:	47a0      	blx	r4
	
}
    8478:	b004      	add	sp, #16
    847a:	bd10      	pop	{r4, pc}
    847c:	00009a49 	.word	0x00009a49

00008480 <grid_msg_header_get_dx>:


uint8_t grid_msg_header_get_dx(struct grid_msg* msg){
    8480:	b513      	push	{r0, r1, r4, lr}
	
	uint8_t error = 0;
    8482:	2300      	movs	r3, #0
    8484:	f88d 3007 	strb.w	r3, [sp, #7]
	return grid_msg_get_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    8488:	4c04      	ldr	r4, [pc, #16]	; (849c <grid_msg_header_get_dx+0x1c>)
    848a:	f10d 0307 	add.w	r3, sp, #7
    848e:	2202      	movs	r2, #2
    8490:	2106      	movs	r1, #6
    8492:	47a0      	blx	r4
}
    8494:	b2c0      	uxtb	r0, r0
    8496:	b002      	add	sp, #8
    8498:	bd10      	pop	{r4, pc}
    849a:	bf00      	nop
    849c:	00009a31 	.word	0x00009a31

000084a0 <grid_msg_header_set_dy>:

// ======================= GRID MSG DY ======================//
void	grid_msg_header_set_dy(struct grid_msg* msg, uint8_t dy){
    84a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    84a2:	2200      	movs	r2, #0
    84a4:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, dy, &error);
    84a8:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_dy(struct grid_msg* msg, uint8_t dy){
    84ac:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, dy, &error);
    84ae:	9200      	str	r2, [sp, #0]
    84b0:	4c02      	ldr	r4, [pc, #8]	; (84bc <grid_msg_header_set_dy+0x1c>)
    84b2:	2202      	movs	r2, #2
    84b4:	2108      	movs	r1, #8
    84b6:	47a0      	blx	r4
	
}
    84b8:	b004      	add	sp, #16
    84ba:	bd10      	pop	{r4, pc}
    84bc:	00009a49 	.word	0x00009a49

000084c0 <grid_msg_header_get_dy>:


uint8_t grid_msg_header_get_dy(struct grid_msg* msg){
    84c0:	b513      	push	{r0, r1, r4, lr}
	
	uint8_t error = 0;
    84c2:	2300      	movs	r3, #0
    84c4:	f88d 3007 	strb.w	r3, [sp, #7]
	return grid_msg_get_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    84c8:	4c04      	ldr	r4, [pc, #16]	; (84dc <grid_msg_header_get_dy+0x1c>)
    84ca:	f10d 0307 	add.w	r3, sp, #7
    84ce:	2202      	movs	r2, #2
    84d0:	2108      	movs	r1, #8
    84d2:	47a0      	blx	r4
}
    84d4:	b2c0      	uxtb	r0, r0
    84d6:	b002      	add	sp, #8
    84d8:	bd10      	pop	{r4, pc}
    84da:	bf00      	nop
    84dc:	00009a31 	.word	0x00009a31

000084e0 <grid_msg_header_set_rot>:

// ======================= GRID MSG ROT ======================//
void	grid_msg_header_set_rot(struct grid_msg* msg, uint8_t rot){
    84e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    84e2:	2200      	movs	r2, #0
    84e4:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, rot, &error);
    84e8:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_rot(struct grid_msg* msg, uint8_t rot){
    84ec:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, rot, &error);
    84ee:	9200      	str	r2, [sp, #0]
    84f0:	4c02      	ldr	r4, [pc, #8]	; (84fc <grid_msg_header_set_rot+0x1c>)
    84f2:	2202      	movs	r2, #2
    84f4:	210c      	movs	r1, #12
    84f6:	47a0      	blx	r4
	
}
    84f8:	b004      	add	sp, #16
    84fa:	bd10      	pop	{r4, pc}
    84fc:	00009a49 	.word	0x00009a49

00008500 <grid_msg_header_set_age>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
}

// ======================= GRID MSG AGE ======================//
void	grid_msg_header_set_age(struct grid_msg* msg, uint8_t age){
    8500:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	
	uint8_t error = 0;
    8502:	2200      	movs	r2, #0
    8504:	f88d 200f 	strb.w	r2, [sp, #15]
	grid_msg_set_parameter(msg->header, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, age, &error);
    8508:	f10d 020f 	add.w	r2, sp, #15
void	grid_msg_header_set_age(struct grid_msg* msg, uint8_t age){
    850c:	460b      	mov	r3, r1
	grid_msg_set_parameter(msg->header, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, age, &error);
    850e:	9200      	str	r2, [sp, #0]
    8510:	4c02      	ldr	r4, [pc, #8]	; (851c <grid_msg_header_set_age+0x1c>)
    8512:	2202      	movs	r2, #2
    8514:	210a      	movs	r1, #10
    8516:	47a0      	blx	r4
	
}
    8518:	b004      	add	sp, #16
    851a:	bd10      	pop	{r4, pc}
    851c:	00009a49 	.word	0x00009a49

00008520 <grid_msg_packet_get_length>:
}

// ======================= MSG GET PACKET LENGTH ======================//
uint32_t grid_msg_packet_get_length(struct grid_msg* msg){
	
	return (msg->header_length + msg->body_length + msg->footer_length);
    8520:	e9d0 3264 	ldrd	r3, r2, [r0, #400]	; 0x190
    8524:	f8d0 0198 	ldr.w	r0, [r0, #408]	; 0x198
    8528:	4413      	add	r3, r2
}
    852a:	4418      	add	r0, r3
    852c:	4770      	bx	lr

0000852e <grid_msg_body_get_length>:

// ======================= MSG GET BODY LENGTH ======================//
uint32_t grid_msg_body_get_length(struct grid_msg* msg){
	
	return (msg->body_length);
}
    852e:	f8d0 0194 	ldr.w	r0, [r0, #404]	; 0x194
    8532:	4770      	bx	lr

00008534 <grid_msg_body_append_text>:
	
	return (msg->footer_length);
}


void	grid_msg_body_append_text(struct grid_msg* msg, uint8_t* str, uint32_t len){
    8534:	b570      	push	{r4, r5, r6, lr}
    8536:	f8d0 5194 	ldr.w	r5, [r0, #404]	; 0x194

	
	for(uint32_t i=0; i<len; i++){
    853a:	2300      	movs	r3, #0
    853c:	4293      	cmp	r3, r2
    853e:	d103      	bne.n	8548 <grid_msg_body_append_text+0x14>
		
		msg->body[msg->body_length + i] = str[i];
	}
	
	msg->body_length += len;
    8540:	442b      	add	r3, r5
    8542:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194

}
    8546:	bd70      	pop	{r4, r5, r6, pc}
		msg->body[msg->body_length + i] = str[i];
    8548:	18c4      	adds	r4, r0, r3
    854a:	442c      	add	r4, r5
    854c:	5cce      	ldrb	r6, [r1, r3]
    854e:	7526      	strb	r6, [r4, #20]
	for(uint32_t i=0; i<len; i++){
    8550:	3301      	adds	r3, #1
    8552:	e7f3      	b.n	853c <grid_msg_body_append_text+0x8>

00008554 <grid_msg_body_append_text_escaped>:

void	grid_msg_body_append_text_escaped(struct grid_msg* msg, uint8_t* str, uint32_t len){
    8554:	b5f0      	push	{r4, r5, r6, r7, lr}
    8556:	f8d0 6194 	ldr.w	r6, [r0, #404]	; 0x194
	
	for(uint32_t i=0; i<len; i++){
    855a:	2400      	movs	r4, #0
		
		if (str[i] == GRID_CONST_STX){
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
		}
		else if (str[i] == GRID_CONST_ETX){
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    855c:	2783      	movs	r7, #131	; 0x83
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
    855e:	f04f 0c82 	mov.w	ip, #130	; 0x82
	for(uint32_t i=0; i<len; i++){
    8562:	4294      	cmp	r4, r2
    8564:	eb04 0306 	add.w	r3, r4, r6
    8568:	d102      	bne.n	8570 <grid_msg_body_append_text_escaped+0x1c>
			msg->body[msg->body_length + i] = str[i];
		}
		
	}
	
	msg->body_length += len;
    856a:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194

}
    856e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (str[i] == GRID_CONST_STX){
    8570:	5d0d      	ldrb	r5, [r1, r4]
    8572:	2d02      	cmp	r5, #2
    8574:	4403      	add	r3, r0
    8576:	d103      	bne.n	8580 <grid_msg_body_append_text_escaped+0x2c>
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
    8578:	f883 c014 	strb.w	ip, [r3, #20]
	for(uint32_t i=0; i<len; i++){
    857c:	3401      	adds	r4, #1
    857e:	e7f0      	b.n	8562 <grid_msg_body_append_text_escaped+0xe>
		else if (str[i] == GRID_CONST_ETX){
    8580:	2d03      	cmp	r5, #3
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    8582:	bf0c      	ite	eq
    8584:	751f      	strbeq	r7, [r3, #20]
			msg->body[msg->body_length + i] = str[i];
    8586:	751d      	strbne	r5, [r3, #20]
    8588:	e7f8      	b.n	857c <grid_msg_body_append_text_escaped+0x28>
	...

0000858c <grid_msg_text_get_parameter>:


uint32_t grid_msg_text_get_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length){
    858c:	b420      	push	{r5}
	
	uint8_t error;
	
	return grid_sys_read_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, error);
    858e:	f101 0514 	add.w	r5, r1, #20
    8592:	4415      	add	r5, r2
    8594:	4619      	mov	r1, r3
    8596:	4428      	add	r0, r5
    8598:	4b02      	ldr	r3, [pc, #8]	; (85a4 <grid_msg_text_get_parameter+0x18>)
	
}
    859a:	f85d 5b04 	ldr.w	r5, [sp], #4
	return grid_sys_read_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, error);
    859e:	2200      	movs	r2, #0
    85a0:	4718      	bx	r3
    85a2:	bf00      	nop
    85a4:	0000987d 	.word	0x0000987d

000085a8 <grid_msg_text_set_parameter>:

void grid_msg_text_set_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length, uint32_t value){
    85a8:	b420      	push	{r5}
	
	return grid_sys_write_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, value);
    85aa:	f101 0514 	add.w	r5, r1, #20
    85ae:	4415      	add	r5, r2
    85b0:	4619      	mov	r1, r3
    85b2:	9a01      	ldr	r2, [sp, #4]
    85b4:	4b02      	ldr	r3, [pc, #8]	; (85c0 <grid_msg_text_set_parameter+0x18>)
    85b6:	4428      	add	r0, r5
	
}
    85b8:	f85d 5b04 	ldr.w	r5, [sp], #4
	return grid_sys_write_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, value);
    85bc:	4718      	bx	r3
    85be:	bf00      	nop
    85c0:	000098a5 	.word	0x000098a5

000085c4 <grid_msg_init>:


// ======================= GRID MSG INIT ======================//
void	grid_msg_init(struct grid_msg* msg){
	
	msg->header_length = 0;
    85c4:	2300      	movs	r3, #0
	msg->body_length = 0;
    85c6:	e9c0 3364 	strd	r3, r3, [r0, #400]	; 0x190
	msg->footer_length = 0;
    85ca:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
	
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
    85ce:	1e42      	subs	r2, r0, #1
    85d0:	f100 0113 	add.w	r1, r0, #19
	{
		msg->header[i] = 0;
    85d4:	f802 3f01 	strb.w	r3, [r2, #1]!
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
    85d8:	4291      	cmp	r1, r2
    85da:	d1fb      	bne.n	85d4 <grid_msg_init+0x10>
    85dc:	f100 0214 	add.w	r2, r0, #20
    85e0:	f200 118b 	addw	r1, r0, #395	; 0x18b
	}
	
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
	{
		msg->body[i] = 0;
    85e4:	2300      	movs	r3, #0
    85e6:	f802 3b01 	strb.w	r3, [r2], #1
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
    85ea:	428a      	cmp	r2, r1
    85ec:	d1fb      	bne.n	85e6 <grid_msg_init+0x22>
	}
	
	for (uint32_t i=0; i<GRID_MSG_FOOTER_maxlength; i++)
	{
		msg->footer[i] = 0;
    85ee:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
    85f2:	f8c0 318c 	str.w	r3, [r0, #396]	; 0x18c
	}
	
		
}
    85f6:	4770      	bx	lr

000085f8 <grid_msg_init_header>:

// ======================= MSG INIT HEADER======================//

void	grid_msg_init_header(struct grid_msg* msg, uint8_t dx, uint8_t dy, uint8_t rot){
    85f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    85fc:	461e      	mov	r6, r3
	
    
    uint8_t age = grid_sys_state.sessionid;
    85fe:	4b13      	ldr	r3, [pc, #76]	; (864c <grid_msg_init_header+0x54>)
    
	sprintf(msg->header, GRID_BRC_frame);
    8600:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8668 <grid_msg_init_header+0x70>
    uint8_t age = grid_sys_state.sessionid;
    8604:	795d      	ldrb	r5, [r3, #5]
	sprintf(msg->header, GRID_BRC_frame);
    8606:	2317      	movs	r3, #23
void	grid_msg_init_header(struct grid_msg* msg, uint8_t dx, uint8_t dy, uint8_t rot){
    8608:	4604      	mov	r4, r0
    860a:	4688      	mov	r8, r1
    860c:	4617      	mov	r7, r2
	sprintf(msg->header, GRID_BRC_frame);
    860e:	4910      	ldr	r1, [pc, #64]	; (8650 <grid_msg_init_header+0x58>)
    8610:	9300      	str	r3, [sp, #0]
    8612:	2201      	movs	r2, #1
    8614:	230f      	movs	r3, #15
    8616:	47c8      	blx	r9
	msg->header_length = strlen(msg->header);
    8618:	4b0e      	ldr	r3, [pc, #56]	; (8654 <grid_msg_init_header+0x5c>)
    861a:	4620      	mov	r0, r4
    861c:	4798      	blx	r3
	
	grid_msg_header_set_dx(msg, dx);
    861e:	4641      	mov	r1, r8
	msg->header_length = strlen(msg->header);
    8620:	f8c4 0190 	str.w	r0, [r4, #400]	; 0x190
	grid_msg_header_set_dx(msg, dx);
    8624:	4b0c      	ldr	r3, [pc, #48]	; (8658 <grid_msg_init_header+0x60>)
    8626:	4620      	mov	r0, r4
    8628:	4798      	blx	r3
	grid_msg_header_set_dy(msg, dy);
    862a:	4639      	mov	r1, r7
    862c:	4620      	mov	r0, r4
    862e:	4b0b      	ldr	r3, [pc, #44]	; (865c <grid_msg_init_header+0x64>)
    8630:	4798      	blx	r3
	grid_msg_header_set_rot(msg, rot);
    8632:	4631      	mov	r1, r6
    8634:	4620      	mov	r0, r4
    8636:	4b0a      	ldr	r3, [pc, #40]	; (8660 <grid_msg_init_header+0x68>)
    8638:	4798      	blx	r3
    uint8_t age = grid_sys_state.sessionid;
    863a:	b2ed      	uxtb	r5, r5
	grid_msg_header_set_age(msg, age);
    863c:	4b09      	ldr	r3, [pc, #36]	; (8664 <grid_msg_init_header+0x6c>)
    863e:	4629      	mov	r1, r5
    8640:	4620      	mov	r0, r4
	
	
}
    8642:	b003      	add	sp, #12
    8644:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	grid_msg_header_set_age(msg, age);
    8648:	4718      	bx	r3
    864a:	bf00      	nop
    864c:	20006f94 	.word	0x20006f94
    8650:	0001533c 	.word	0x0001533c
    8654:	000135c1 	.word	0x000135c1
    8658:	00008461 	.word	0x00008461
    865c:	000084a1 	.word	0x000084a1
    8660:	000084e1 	.word	0x000084e1
    8664:	00008501 	.word	0x00008501
    8668:	00013111 	.word	0x00013111

0000866c <grid_msg_packet_receive_char>:

// ======================= MSG RECEIVE CHAR ======================//
void	grid_msg_packet_receive_char(struct grid_msg* msg, uint8_t nextchar){
	
	if (msg->body_length == 0){
    866c:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    8670:	b96a      	cbnz	r2, 868e <grid_msg_packet_receive_char+0x22>
		
		if (nextchar != GRID_CONST_EOB){
    8672:	2917      	cmp	r1, #23
			msg->header[msg->header_length] = nextchar;
    8674:	bf15      	itete	ne
    8676:	f8d0 3190 	ldrne.w	r3, [r0, #400]	; 0x190
			msg->header_length++;
		}
		else{
			msg->body[msg->body_length] = nextchar;
    867a:	7501      	strbeq	r1, [r0, #20]
			msg->header[msg->header_length] = nextchar;
    867c:	54c1      	strbne	r1, [r0, r3]
			msg->body_length++;
    867e:	2301      	moveq	r3, #1
			msg->header_length++;
    8680:	bf1a      	itte	ne
    8682:	3301      	addne	r3, #1
    8684:	f8c0 3190 	strne.w	r3, [r0, #400]	; 0x190
			msg->body_length++;
    8688:	f8c0 3194 	streq.w	r3, [r0, #404]	; 0x194
    868c:	4770      	bx	lr
			
		}
		
	}
	else if(msg->footer_length == 0){
    868e:	f8d0 3198 	ldr.w	r3, [r0, #408]	; 0x198
    8692:	b96b      	cbnz	r3, 86b0 <grid_msg_packet_receive_char+0x44>
		
		if (nextchar != GRID_CONST_EOT){
    8694:	2904      	cmp	r1, #4
    8696:	d005      	beq.n	86a4 <grid_msg_packet_receive_char+0x38>
			msg->body[msg->body_length] = nextchar;
    8698:	1883      	adds	r3, r0, r2
			msg->body_length++;
    869a:	3201      	adds	r2, #1
			msg->body[msg->body_length] = nextchar;
    869c:	7519      	strb	r1, [r3, #20]
			msg->body_length++;
    869e:	f8c0 2194 	str.w	r2, [r0, #404]	; 0x194
    86a2:	4770      	bx	lr
		}
		else{
			msg->footer[msg->footer_length] = nextchar;
    86a4:	f880 118b 	strb.w	r1, [r0, #395]	; 0x18b
			msg->footer_length++;
    86a8:	2301      	movs	r3, #1
		
	}
	else{
		
		msg->footer[msg->footer_length] = nextchar;
		msg->footer_length++;
    86aa:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
		
	}
	
}
    86ae:	4770      	bx	lr
		msg->footer[msg->footer_length] = nextchar;
    86b0:	18c2      	adds	r2, r0, r3
		msg->footer_length++;
    86b2:	3301      	adds	r3, #1
		msg->footer[msg->footer_length] = nextchar;
    86b4:	f882 118b 	strb.w	r1, [r2, #395]	; 0x18b
		msg->footer_length++;
    86b8:	e7f7      	b.n	86aa <grid_msg_packet_receive_char+0x3e>

000086ba <grid_msg_packet_send_char>:

// ======================= GRID MSG SEND CHAR ======================//

uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
	
	if (charindex < msg->header_length){
    86ba:	f8d0 2190 	ldr.w	r2, [r0, #400]	; 0x190
    86be:	428a      	cmp	r2, r1
    86c0:	d901      	bls.n	86c6 <grid_msg_packet_send_char+0xc>
		
		return msg->header[charindex];
    86c2:	5c40      	ldrb	r0, [r0, r1]
    86c4:	4770      	bx	lr
	}
	else if (charindex < msg->body_length + msg->header_length){
    86c6:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    86ca:	4413      	add	r3, r2
    86cc:	428b      	cmp	r3, r1
    86ce:	d903      	bls.n	86d8 <grid_msg_packet_send_char+0x1e>
	
		return msg->body[charindex - msg->header_length];
    86d0:	1a89      	subs	r1, r1, r2
    86d2:	4408      	add	r0, r1
    86d4:	7d00      	ldrb	r0, [r0, #20]
    86d6:	4770      	bx	lr
	}
	else if (charindex < msg->footer_length + msg->body_length + msg->header_length){
    86d8:	f8d0 2198 	ldr.w	r2, [r0, #408]	; 0x198
    86dc:	441a      	add	r2, r3
    86de:	428a      	cmp	r2, r1
	
		return msg->footer[charindex - msg->header_length - msg->body_length];
    86e0:	bf83      	ittte	hi
    86e2:	1ac9      	subhi	r1, r1, r3
    86e4:	1840      	addhi	r0, r0, r1
    86e6:	f890 018b 	ldrbhi.w	r0, [r0, #395]	; 0x18b
	}
	else{
		// OVERRUN
		return -1;
    86ea:	20ff      	movls	r0, #255	; 0xff
	}
	
	
}
    86ec:	4770      	bx	lr
	...

000086f0 <grid_msg_packet_close>:



uint8_t	grid_msg_packet_close(struct grid_msg* msg){
    86f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    86f2:	4604      	mov	r4, r0
	
	
	sprintf(&msg->footer[msg->footer_length], "%c", GRID_CONST_EOT);
    86f4:	f8d0 0198 	ldr.w	r0, [r0, #408]	; 0x198
    86f8:	492b      	ldr	r1, [pc, #172]	; (87a8 <grid_msg_packet_close+0xb8>)
    86fa:	4d2c      	ldr	r5, [pc, #176]	; (87ac <grid_msg_packet_close+0xbc>)
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    86fc:	4e2c      	ldr	r6, [pc, #176]	; (87b0 <grid_msg_packet_close+0xc0>)
	sprintf(&msg->footer[msg->footer_length], "%c", GRID_CONST_EOT);
    86fe:	f200 108b 	addw	r0, r0, #395	; 0x18b
    8702:	2204      	movs	r2, #4
    8704:	4420      	add	r0, r4
    8706:	47a8      	blx	r5
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    8708:	f8d4 7198 	ldr.w	r7, [r4, #408]	; 0x198
    870c:	f207 108b 	addw	r0, r7, #395	; 0x18b
    8710:	4420      	add	r0, r4
    8712:	47b0      	blx	r6
	
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    8714:	e9d4 3164 	ldrd	r3, r1, [r4, #400]	; 0x190
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    8718:	4438      	add	r0, r7
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    871a:	440b      	add	r3, r1
	grid_msg_header_set_id(msg, grid_sys_state.next_broadcast_message_id);	
    871c:	4f25      	ldr	r7, [pc, #148]	; (87b4 <grid_msg_packet_close+0xc4>)
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    871e:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    8722:	1819      	adds	r1, r3, r0
    8724:	b2c9      	uxtb	r1, r1
    8726:	4b24      	ldr	r3, [pc, #144]	; (87b8 <grid_msg_packet_close+0xc8>)
    8728:	4620      	mov	r0, r4
    872a:	4798      	blx	r3
	grid_msg_header_set_id(msg, grid_sys_state.next_broadcast_message_id);	
    872c:	f897 10ad 	ldrb.w	r1, [r7, #173]	; 0xad
    8730:	4b22      	ldr	r3, [pc, #136]	; (87bc <grid_msg_packet_close+0xcc>)
    8732:	4620      	mov	r0, r4
    8734:	4798      	blx	r3
	
	grid_sys_state.next_broadcast_message_id++;
    8736:	f897 30ad 	ldrb.w	r3, [r7, #173]	; 0xad
    873a:	3301      	adds	r3, #1
    873c:	b2db      	uxtb	r3, r3
    873e:	f887 30ad 	strb.w	r3, [r7, #173]	; 0xad
	
	
	uint8_t checksum = 0;
	
	for (uint32_t i=0; i<msg->header_length; i++){
    8742:	f8d4 3190 	ldr.w	r3, [r4, #400]	; 0x190
    8746:	4621      	mov	r1, r4
    8748:	4423      	add	r3, r4
	uint8_t checksum = 0;
    874a:	2200      	movs	r2, #0
	for (uint32_t i=0; i<msg->header_length; i++){
    874c:	4299      	cmp	r1, r3
    874e:	d11f      	bne.n	8790 <grid_msg_packet_close+0xa0>
    8750:	f8d4 3194 	ldr.w	r3, [r4, #404]	; 0x194
    8754:	4423      	add	r3, r4
    8756:	f104 0114 	add.w	r1, r4, #20
    875a:	3314      	adds	r3, #20
		checksum ^= msg->header[i];
	}
		
	for (uint32_t i=0; i<msg->body_length; i++){
    875c:	4299      	cmp	r1, r3
    875e:	d11b      	bne.n	8798 <grid_msg_packet_close+0xa8>
		checksum ^= msg->body[i];
	}
		
	for (uint32_t i=0; i<msg->footer_length; i++){
    8760:	f8d4 0198 	ldr.w	r0, [r4, #408]	; 0x198
    8764:	1823      	adds	r3, r4, r0
    8766:	f204 118b 	addw	r1, r4, #395	; 0x18b
    876a:	f203 138b 	addw	r3, r3, #395	; 0x18b
    876e:	4299      	cmp	r1, r3
    8770:	d116      	bne.n	87a0 <grid_msg_packet_close+0xb0>
		checksum ^= msg->footer[i];
	}
	
	sprintf(&msg->footer[msg->footer_length], "%02x\n", checksum);
    8772:	f200 108b 	addw	r0, r0, #395	; 0x18b
    8776:	4912      	ldr	r1, [pc, #72]	; (87c0 <grid_msg_packet_close+0xd0>)
    8778:	4420      	add	r0, r4
    877a:	47a8      	blx	r5
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    877c:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    8780:	f205 108b 	addw	r0, r5, #395	; 0x18b
    8784:	4420      	add	r0, r4
    8786:	47b0      	blx	r6
    8788:	4428      	add	r0, r5
    878a:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
	
	
}
    878e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		checksum ^= msg->header[i];
    8790:	f811 0b01 	ldrb.w	r0, [r1], #1
    8794:	4042      	eors	r2, r0
	for (uint32_t i=0; i<msg->header_length; i++){
    8796:	e7d9      	b.n	874c <grid_msg_packet_close+0x5c>
		checksum ^= msg->body[i];
    8798:	f811 0b01 	ldrb.w	r0, [r1], #1
    879c:	4042      	eors	r2, r0
	for (uint32_t i=0; i<msg->body_length; i++){
    879e:	e7dd      	b.n	875c <grid_msg_packet_close+0x6c>
		checksum ^= msg->footer[i];
    87a0:	f811 7b01 	ldrb.w	r7, [r1], #1
    87a4:	407a      	eors	r2, r7
	for (uint32_t i=0; i<msg->footer_length; i++){
    87a6:	e7e2      	b.n	876e <grid_msg_packet_close+0x7e>
    87a8:	0001508f 	.word	0x0001508f
    87ac:	00013111 	.word	0x00013111
    87b0:	000135c1 	.word	0x000135c1
    87b4:	20006f94 	.word	0x20006f94
    87b8:	00008421 	.word	0x00008421
    87bc:	00008441 	.word	0x00008441
    87c0:	00015c17 	.word	0x00015c17

000087c4 <grid_msg_packet_send_everywhere>:

uint8_t	grid_msg_packet_send_everywhere(struct grid_msg* msg){
    87c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t message_length = grid_msg_packet_get_length(msg);
    87c8:	4b0f      	ldr	r3, [pc, #60]	; (8808 <grid_msg_packet_send_everywhere+0x44>)
uint8_t	grid_msg_packet_send_everywhere(struct grid_msg* msg){
    87ca:	4606      	mov	r6, r0
	uint32_t message_length = grid_msg_packet_get_length(msg);
    87cc:	4798      	blx	r3
	
	if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, message_length)){
    87ce:	4b0f      	ldr	r3, [pc, #60]	; (880c <grid_msg_packet_send_everywhere+0x48>)
	uint32_t message_length = grid_msg_packet_get_length(msg);
    87d0:	4604      	mov	r4, r0
	if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, message_length)){
    87d2:	b281      	uxth	r1, r0
    87d4:	480e      	ldr	r0, [pc, #56]	; (8810 <grid_msg_packet_send_everywhere+0x4c>)
    87d6:	4798      	blx	r3
    87d8:	b978      	cbnz	r0, 87fa <grid_msg_packet_send_everywhere+0x36>
		
		return 0;
	}
	
	
}
    87da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(msg, i));
    87de:	4629      	mov	r1, r5
    87e0:	4630      	mov	r0, r6
    87e2:	47b8      	blx	r7
    87e4:	4601      	mov	r1, r0
    87e6:	4640      	mov	r0, r8
    87e8:	47c8      	blx	r9
		for(uint32_t i = 0; i<message_length; i++){
    87ea:	3501      	adds	r5, #1
    87ec:	42a5      	cmp	r5, r4
    87ee:	d1f6      	bne.n	87de <grid_msg_packet_send_everywhere+0x1a>
		grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    87f0:	4807      	ldr	r0, [pc, #28]	; (8810 <grid_msg_packet_send_everywhere+0x4c>)
    87f2:	4b08      	ldr	r3, [pc, #32]	; (8814 <grid_msg_packet_send_everywhere+0x50>)
    87f4:	4798      	blx	r3
		return 1;
    87f6:	2001      	movs	r0, #1
    87f8:	e7ef      	b.n	87da <grid_msg_packet_send_everywhere+0x16>
			grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(msg, i));
    87fa:	4f07      	ldr	r7, [pc, #28]	; (8818 <grid_msg_packet_send_everywhere+0x54>)
    87fc:	f8df 8010 	ldr.w	r8, [pc, #16]	; 8810 <grid_msg_packet_send_everywhere+0x4c>
    8800:	f8df 9018 	ldr.w	r9, [pc, #24]	; 881c <grid_msg_packet_send_everywhere+0x58>
		for(uint32_t i = 0; i<message_length; i++){
    8804:	2500      	movs	r5, #0
    8806:	e7f1      	b.n	87ec <grid_msg_packet_send_everywhere+0x28>
    8808:	00008521 	.word	0x00008521
    880c:	00004839 	.word	0x00004839
    8810:	20006b70 	.word	0x20006b70
    8814:	00004895 	.word	0x00004895
    8818:	000086bb 	.word	0x000086bb
    881c:	00004875 	.word	0x00004875

00008820 <grid_nvm_ui_bulk_read_init>:
}


void grid_nvm_ui_bulk_read_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->read_bulk_page_index = 0;
    8820:	2300      	movs	r3, #0
    8822:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 1;
    8826:	2301      	movs	r3, #1
    8828:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
			
}
    882c:	4770      	bx	lr

0000882e <grid_nvm_ui_bulk_read_is_in_progress>:

uint8_t grid_nvm_ui_bulk_read_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->read_bulk_status;
	
}
    882e:	f890 0428 	ldrb.w	r0, [r0, #1064]	; 0x428
    8832:	4770      	bx	lr

00008834 <grid_nvm_ui_bulk_read_next>:

void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8834:	b5f0      	push	{r4, r5, r6, r7, lr}
    8836:	4604      	mov	r4, r0
    8838:	b0ed      	sub	sp, #436	; 0x1b4
	
	if (nvm->read_bulk_status == 1){
    883a:	f894 3428 	ldrb.w	r3, [r4, #1064]	; 0x428
    883e:	2b01      	cmp	r3, #1
void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8840:	4608      	mov	r0, r1
	if (nvm->read_bulk_status == 1){
    8842:	d12f      	bne.n	88a4 <grid_nvm_ui_bulk_read_next+0x70>
		uint8_t bank    = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    8844:	7849      	ldrb	r1, [r1, #1]
		uint8_t bank    = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    8846:	f8d4 2424 	ldr.w	r2, [r4, #1060]	; 0x424
    884a:	23a0      	movs	r3, #160	; 0xa0
    884c:	fbb2 f3f3 	udiv	r3, r2, r3
    8850:	f003 0303 	and.w	r3, r3, #3
		if (bank < ui->bank_list_length){
    8854:	4299      	cmp	r1, r3
    8856:	d91c      	bls.n	8892 <grid_nvm_ui_bulk_read_next+0x5e>
			
			if (element < ui->bank_list[bank].element_list_length){
    8858:	6845      	ldr	r5, [r0, #4]
    885a:	eb05 1303 	add.w	r3, r5, r3, lsl #4
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    885e:	270a      	movs	r7, #10
			if (element < ui->bank_list[bank].element_list_length){
    8860:	7a5d      	ldrb	r5, [r3, #9]
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    8862:	fbb2 f1f7 	udiv	r1, r2, r7
    8866:	f001 060f 	and.w	r6, r1, #15
			if (element < ui->bank_list[bank].element_list_length){
    886a:	42b5      	cmp	r5, r6
    886c:	d911      	bls.n	8892 <grid_nvm_ui_bulk_read_next+0x5e>
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    886e:	fb07 2111 	mls	r1, r7, r1, r2
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    8872:	68da      	ldr	r2, [r3, #12]
    8874:	2364      	movs	r3, #100	; 0x64
    8876:	fb06 2303 	mla	r3, r6, r3, r2
    887a:	b2ca      	uxtb	r2, r1
    887c:	f893 505c 	ldrb.w	r5, [r3, #92]	; 0x5c
    8880:	4295      	cmp	r5, r2
    8882:	d906      	bls.n	8892 <grid_nvm_ui_bulk_read_next+0x5e>
					// Valid memory location
					
					int status = grid_ui_nvm_load_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);
    8884:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    8886:	22bc      	movs	r2, #188	; 0xbc
    8888:	fb02 3201 	mla	r2, r2, r1, r3
    888c:	4b1f      	ldr	r3, [pc, #124]	; (890c <grid_nvm_ui_bulk_read_next+0xd8>)
    888e:	4621      	mov	r1, r4
    8890:	4798      	blx	r3
			}
	
		}
		
		
		if (nvm->read_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    8892:	f8d4 3424 	ldr.w	r3, [r4, #1060]	; 0x424
    8896:	f240 227e 	movw	r2, #638	; 0x27e
    889a:	4293      	cmp	r3, r2
    889c:	d804      	bhi.n	88a8 <grid_nvm_ui_bulk_read_next+0x74>
			
			nvm->read_bulk_page_index++;
    889e:	3301      	adds	r3, #1
    88a0:	f8c4 3424 	str.w	r3, [r4, #1060]	; 0x424
	}
	
	
	
	
}
    88a4:	b06d      	add	sp, #436	; 0x1b4
    88a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			nvm->read_bulk_page_index = 0;
    88a8:	2500      	movs	r5, #0
    88aa:	f8c4 5424 	str.w	r5, [r4, #1060]	; 0x424
			nvm->read_bulk_status = 0;
    88ae:	f884 5428 	strb.w	r5, [r4, #1064]	; 0x428
			grid_msg_init(&response);
    88b2:	a805      	add	r0, sp, #20
    88b4:	4b16      	ldr	r3, [pc, #88]	; (8910 <grid_nvm_ui_bulk_read_next+0xdc>)
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    88b6:	4c17      	ldr	r4, [pc, #92]	; (8914 <grid_nvm_ui_bulk_read_next+0xe0>)
			grid_msg_init(&response);
    88b8:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    88ba:	227f      	movs	r2, #127	; 0x7f
    88bc:	462b      	mov	r3, r5
    88be:	4611      	mov	r1, r2
    88c0:	a805      	add	r0, sp, #20
    88c2:	47a0      	blx	r4
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    88c4:	2303      	movs	r3, #3
    88c6:	4914      	ldr	r1, [pc, #80]	; (8918 <grid_nvm_ui_bulk_read_next+0xe4>)
    88c8:	9300      	str	r3, [sp, #0]
    88ca:	2202      	movs	r2, #2
    88cc:	4c13      	ldr	r4, [pc, #76]	; (891c <grid_nvm_ui_bulk_read_next+0xe8>)
			uint8_t response_payload[10] = {0};
    88ce:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    88d2:	2371      	movs	r3, #113	; 0x71
    88d4:	a802      	add	r0, sp, #8
			uint8_t response_payload[10] = {0};
    88d6:	e9cd 5502 	strd	r5, r5, [sp, #8]
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    88da:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    88dc:	4b10      	ldr	r3, [pc, #64]	; (8920 <grid_nvm_ui_bulk_read_next+0xec>)
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    88de:	4c11      	ldr	r4, [pc, #68]	; (8924 <grid_nvm_ui_bulk_read_next+0xf0>)
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    88e0:	a802      	add	r0, sp, #8
    88e2:	4798      	blx	r3
    88e4:	a902      	add	r1, sp, #8
    88e6:	4602      	mov	r2, r0
    88e8:	4b0f      	ldr	r3, [pc, #60]	; (8928 <grid_nvm_ui_bulk_read_next+0xf4>)
    88ea:	a805      	add	r0, sp, #20
    88ec:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    88ee:	230a      	movs	r3, #10
    88f0:	9300      	str	r3, [sp, #0]
    88f2:	2204      	movs	r2, #4
    88f4:	4629      	mov	r1, r5
    88f6:	a805      	add	r0, sp, #20
    88f8:	2301      	movs	r3, #1
    88fa:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    88fc:	4b0b      	ldr	r3, [pc, #44]	; (892c <grid_nvm_ui_bulk_read_next+0xf8>)
    88fe:	a805      	add	r0, sp, #20
    8900:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    8902:	4b0b      	ldr	r3, [pc, #44]	; (8930 <grid_nvm_ui_bulk_read_next+0xfc>)
    8904:	a805      	add	r0, sp, #20
    8906:	4798      	blx	r3
}
    8908:	e7cc      	b.n	88a4 <grid_nvm_ui_bulk_read_next+0x70>
    890a:	bf00      	nop
    890c:	00009eb1 	.word	0x00009eb1
    8910:	000085c5 	.word	0x000085c5
    8914:	000085f9 	.word	0x000085f9
    8918:	0001534f 	.word	0x0001534f
    891c:	00013111 	.word	0x00013111
    8920:	000135c1 	.word	0x000135c1
    8924:	000085a9 	.word	0x000085a9
    8928:	00008535 	.word	0x00008535
    892c:	000086f1 	.word	0x000086f1
    8930:	000087c5 	.word	0x000087c5

00008934 <grid_nvm_ui_bulk_store_init>:


void grid_nvm_ui_bulk_store_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->store_bulk_page_index = 0;
    8934:	2300      	movs	r3, #0
    8936:	f8c0 3434 	str.w	r3, [r0, #1076]	; 0x434
	nvm->store_bulk_status = 1;
    893a:	2301      	movs	r3, #1
    893c:	f880 3438 	strb.w	r3, [r0, #1080]	; 0x438
	
}
    8940:	4770      	bx	lr

00008942 <grid_nvm_ui_bulk_store_is_in_progress>:

uint8_t grid_nvm_ui_bulk_store_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->store_bulk_status;
	
}
    8942:	f890 0438 	ldrb.w	r0, [r0, #1080]	; 0x438
    8946:	4770      	bx	lr

00008948 <grid_nvm_ui_bulk_store_next>:

// DO THIS!!
void grid_nvm_ui_bulk_store_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8948:	b5f0      	push	{r4, r5, r6, r7, lr}
     
    // START: NEW
    
    
	if (nvm->store_bulk_status == 1){
    894a:	f890 3438 	ldrb.w	r3, [r0, #1080]	; 0x438
    894e:	2b01      	cmp	r3, #1
void grid_nvm_ui_bulk_store_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8950:	b0ed      	sub	sp, #436	; 0x1b4
    8952:	4604      	mov	r4, r0
    8954:	460d      	mov	r5, r1
	if (nvm->store_bulk_status == 1){
    8956:	d168      	bne.n	8a2a <grid_nvm_ui_bulk_store_next+0xe2>
                        struct grid_ui_event* eve = &ui->bank_list[bank].element_list[element].event_list[event];

                        if (eve->cfg_changed_flag == 1){


                            if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    8958:	4f53      	ldr	r7, [pc, #332]	; (8aa8 <grid_nvm_ui_bulk_store_next+0x160>)
            uint8_t bank    = (nvm->store_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    895a:	26a0      	movs	r6, #160	; 0xa0
            if (bank < ui->bank_list_length){
    895c:	786a      	ldrb	r2, [r5, #1]
            uint8_t bank    = (nvm->store_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    895e:	f8d4 3434 	ldr.w	r3, [r4, #1076]	; 0x434
    8962:	fbb3 f1f6 	udiv	r1, r3, r6
    8966:	f001 0003 	and.w	r0, r1, #3
            if (bank < ui->bank_list_length){
    896a:	4282      	cmp	r2, r0
    896c:	d95f      	bls.n	8a2e <grid_nvm_ui_bulk_store_next+0xe6>
                if (element < ui->bank_list[bank].element_list_length){
    896e:	6869      	ldr	r1, [r5, #4]
    8970:	eb01 1100 	add.w	r1, r1, r0, lsl #4
            uint8_t element = (nvm->store_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    8974:	f04f 0e0a 	mov.w	lr, #10
                if (element < ui->bank_list[bank].element_list_length){
    8978:	7a48      	ldrb	r0, [r1, #9]
            uint8_t element = (nvm->store_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    897a:	fbb3 f2fe 	udiv	r2, r3, lr
    897e:	f002 0c0f 	and.w	ip, r2, #15
                if (element < ui->bank_list[bank].element_list_length){
    8982:	4560      	cmp	r0, ip
    8984:	d953      	bls.n	8a2e <grid_nvm_ui_bulk_store_next+0xe6>
                    if (event < ui->bank_list[bank].element_list[element].event_list_length){
    8986:	68c9      	ldr	r1, [r1, #12]
            uint8_t event   = nvm->store_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    8988:	fb0e 3212 	mls	r2, lr, r2, r3
                    if (event < ui->bank_list[bank].element_list[element].event_list_length){
    898c:	2364      	movs	r3, #100	; 0x64
    898e:	fb0c 1303 	mla	r3, ip, r3, r1
    8992:	b2d1      	uxtb	r1, r2
    8994:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
    8998:	4288      	cmp	r0, r1
    899a:	d948      	bls.n	8a2e <grid_nvm_ui_bulk_store_next+0xe6>
                        struct grid_ui_event* eve = &ui->bank_list[bank].element_list[element].event_list[event];
    899c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    899e:	21bc      	movs	r1, #188	; 0xbc
    89a0:	fb01 3202 	mla	r2, r1, r2, r3
                        if (eve->cfg_changed_flag == 1){
    89a4:	f892 30b6 	ldrb.w	r3, [r2, #182]	; 0xb6
    89a8:	2b01      	cmp	r3, #1
    89aa:	d140      	bne.n	8a2e <grid_nvm_ui_bulk_store_next+0xe6>
                            if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    89ac:	4621      	mov	r1, r4
    89ae:	4628      	mov	r0, r5
    89b0:	47b8      	blx	r7
    89b2:	3800      	subs	r0, #0
    89b4:	bf18      	it	ne
    89b6:	2001      	movne	r0, #1

            }
            
            

            if (nvm->store_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    89b8:	f8d4 3434 	ldr.w	r3, [r4, #1076]	; 0x434
    89bc:	f240 227e 	movw	r2, #638	; 0x27e
    89c0:	4293      	cmp	r3, r2
    89c2:	d804      	bhi.n	89ce <grid_nvm_ui_bulk_store_next+0x86>



                nvm->store_bulk_page_index++;       
    89c4:	3301      	adds	r3, #1
    89c6:	f8c4 3434 	str.w	r3, [r4, #1076]	; 0x434
        while (something_was_stored == 0){
    89ca:	2800      	cmp	r0, #0
    89cc:	d0c6      	beq.n	895c <grid_nvm_ui_bulk_store_next+0x14>
		

		
		
		
		if (nvm->store_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    89ce:	f8d4 3434 	ldr.w	r3, [r4, #1076]	; 0x434
    89d2:	4e36      	ldr	r6, [pc, #216]	; (8aac <grid_nvm_ui_bulk_store_next+0x164>)
    89d4:	f240 227e 	movw	r2, #638	; 0x27e
    89d8:	4293      	cmp	r3, r2
    89da:	d82a      	bhi.n	8a32 <grid_nvm_ui_bulk_store_next+0xea>
			
            
            uint8_t intensity = abs(nvm->store_bulk_page_index%100 - 50)/1.5 + 40;
    89dc:	2264      	movs	r2, #100	; 0x64
    89de:	fbb3 f0f2 	udiv	r0, r3, r2
    89e2:	fb02 3010 	mls	r0, r2, r0, r3
    89e6:	3832      	subs	r0, #50	; 0x32
    89e8:	2800      	cmp	r0, #0
    89ea:	bfb8      	it	lt
    89ec:	4240      	neglt	r0, r0
    89ee:	4f30      	ldr	r7, [pc, #192]	; (8ab0 <grid_nvm_ui_bulk_store_next+0x168>)
    89f0:	4c30      	ldr	r4, [pc, #192]	; (8ab4 <grid_nvm_ui_bulk_store_next+0x16c>)
    89f2:	4d31      	ldr	r5, [pc, #196]	; (8ab8 <grid_nvm_ui_bulk_store_next+0x170>)
    89f4:	47b8      	blx	r7
    89f6:	4b31      	ldr	r3, [pc, #196]	; (8abc <grid_nvm_ui_bulk_store_next+0x174>)
    89f8:	2200      	movs	r2, #0
    89fa:	47a0      	blx	r4
    89fc:	4b30      	ldr	r3, [pc, #192]	; (8ac0 <grid_nvm_ui_bulk_store_next+0x178>)
    89fe:	4c31      	ldr	r4, [pc, #196]	; (8ac4 <grid_nvm_ui_bulk_store_next+0x17c>)
    8a00:	2200      	movs	r2, #0
    8a02:	47a0      	blx	r4
    8a04:	47a8      	blx	r5
    8a06:	b2c4      	uxtb	r4, r0
  
            grid_sys_alert_set_alert(&grid_sys_state, 0, intensity*0.75, intensity, 1, 1000);
    8a08:	4620      	mov	r0, r4
    8a0a:	47b8      	blx	r7
    8a0c:	4b2e      	ldr	r3, [pc, #184]	; (8ac8 <grid_nvm_ui_bulk_store_next+0x180>)
    8a0e:	4f2f      	ldr	r7, [pc, #188]	; (8acc <grid_nvm_ui_bulk_store_next+0x184>)
    8a10:	2200      	movs	r2, #0
    8a12:	47b8      	blx	r7
    8a14:	47a8      	blx	r5
    8a16:	2301      	movs	r3, #1
    8a18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    8a1c:	e9cd 3200 	strd	r3, r2, [sp]
    8a20:	2100      	movs	r1, #0
    8a22:	b2c2      	uxtb	r2, r0
    8a24:	4623      	mov	r3, r4
    8a26:	482a      	ldr	r0, [pc, #168]	; (8ad0 <grid_nvm_ui_bulk_store_next+0x188>)
    8a28:	47b0      	blx	r6
	}
	
	
	
	
}
    8a2a:	b06d      	add	sp, #436	; 0x1b4
    8a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8a2e:	2000      	movs	r0, #0
    8a30:	e7c2      	b.n	89b8 <grid_nvm_ui_bulk_store_next+0x70>
			nvm->store_bulk_page_index = 0;
    8a32:	2500      	movs	r5, #0
    8a34:	f8c4 5434 	str.w	r5, [r4, #1076]	; 0x434
			nvm->store_bulk_status = 0;
    8a38:	f884 5438 	strb.w	r5, [r4, #1080]	; 0x438
			grid_msg_init(&response);
    8a3c:	a805      	add	r0, sp, #20
    8a3e:	4b25      	ldr	r3, [pc, #148]	; (8ad4 <grid_nvm_ui_bulk_store_next+0x18c>)
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8a40:	4c25      	ldr	r4, [pc, #148]	; (8ad8 <grid_nvm_ui_bulk_store_next+0x190>)
			grid_msg_init(&response);
    8a42:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8a44:	227f      	movs	r2, #127	; 0x7f
    8a46:	462b      	mov	r3, r5
    8a48:	4611      	mov	r1, r2
    8a4a:	a805      	add	r0, sp, #20
    8a4c:	47a0      	blx	r4
			sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    8a4e:	2303      	movs	r3, #3
    8a50:	4922      	ldr	r1, [pc, #136]	; (8adc <grid_nvm_ui_bulk_store_next+0x194>)
    8a52:	9300      	str	r3, [sp, #0]
    8a54:	2202      	movs	r2, #2
    8a56:	4c22      	ldr	r4, [pc, #136]	; (8ae0 <grid_nvm_ui_bulk_store_next+0x198>)
			uint8_t response_payload[10] = {0};
    8a58:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    8a5c:	2370      	movs	r3, #112	; 0x70
    8a5e:	a802      	add	r0, sp, #8
			uint8_t response_payload[10] = {0};
    8a60:	e9cd 5502 	strd	r5, r5, [sp, #8]
			sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    8a64:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    8a66:	4b1f      	ldr	r3, [pc, #124]	; (8ae4 <grid_nvm_ui_bulk_store_next+0x19c>)
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    8a68:	4c1f      	ldr	r4, [pc, #124]	; (8ae8 <grid_nvm_ui_bulk_store_next+0x1a0>)
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    8a6a:	a802      	add	r0, sp, #8
    8a6c:	4798      	blx	r3
    8a6e:	a902      	add	r1, sp, #8
    8a70:	4602      	mov	r2, r0
    8a72:	4b1e      	ldr	r3, [pc, #120]	; (8aec <grid_nvm_ui_bulk_store_next+0x1a4>)
    8a74:	a805      	add	r0, sp, #20
    8a76:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    8a78:	230a      	movs	r3, #10
    8a7a:	9300      	str	r3, [sp, #0]
    8a7c:	4629      	mov	r1, r5
    8a7e:	a805      	add	r0, sp, #20
    8a80:	2301      	movs	r3, #1
    8a82:	2204      	movs	r2, #4
    8a84:	47a0      	blx	r4
                grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 1000);
    8a86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    8a8a:	e9cd 5300 	strd	r5, r3, [sp]
    8a8e:	22ff      	movs	r2, #255	; 0xff
    8a90:	462b      	mov	r3, r5
    8a92:	4629      	mov	r1, r5
    8a94:	480e      	ldr	r0, [pc, #56]	; (8ad0 <grid_nvm_ui_bulk_store_next+0x188>)
    8a96:	47b0      	blx	r6
			grid_msg_packet_close(&response);
    8a98:	4b15      	ldr	r3, [pc, #84]	; (8af0 <grid_nvm_ui_bulk_store_next+0x1a8>)
    8a9a:	a805      	add	r0, sp, #20
    8a9c:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    8a9e:	4b15      	ldr	r3, [pc, #84]	; (8af4 <grid_nvm_ui_bulk_store_next+0x1ac>)
    8aa0:	a805      	add	r0, sp, #20
    8aa2:	4798      	blx	r3
}
    8aa4:	e7c1      	b.n	8a2a <grid_nvm_ui_bulk_store_next+0xe2>
    8aa6:	bf00      	nop
    8aa8:	00009d15 	.word	0x00009d15
    8aac:	0000982f 	.word	0x0000982f
    8ab0:	000123e1 	.word	0x000123e1
    8ab4:	00012709 	.word	0x00012709
    8ab8:	000128d9 	.word	0x000128d9
    8abc:	3ff80000 	.word	0x3ff80000
    8ac0:	40440000 	.word	0x40440000
    8ac4:	00012149 	.word	0x00012149
    8ac8:	3fe80000 	.word	0x3fe80000
    8acc:	000124b5 	.word	0x000124b5
    8ad0:	20006f94 	.word	0x20006f94
    8ad4:	000085c5 	.word	0x000085c5
    8ad8:	000085f9 	.word	0x000085f9
    8adc:	0001534f 	.word	0x0001534f
    8ae0:	00013111 	.word	0x00013111
    8ae4:	000135c1 	.word	0x000135c1
    8ae8:	000085a9 	.word	0x000085a9
    8aec:	00008535 	.word	0x00008535
    8af0:	000086f1 	.word	0x000086f1
    8af4:	000087c5 	.word	0x000087c5

00008af8 <grid_nvm_ui_bulk_clear_init>:



void grid_nvm_ui_bulk_clear_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->clear_bulk_page_index = 0;
    8af8:	2300      	movs	r3, #0
    8afa:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 1;
    8afe:	2301      	movs	r3, #1
    8b00:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
	
}
    8b04:	4770      	bx	lr

00008b06 <grid_nvm_ui_bulk_clear_is_in_progress>:

uint8_t grid_nvm_ui_bulk_clear_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->clear_bulk_status;
	
}
    8b06:	f890 0430 	ldrb.w	r0, [r0, #1072]	; 0x430
    8b0a:	4770      	bx	lr

00008b0c <grid_nvm_ui_bulk_clear_next>:


void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8b10:	4604      	mov	r4, r0
    8b12:	b0ec      	sub	sp, #432	; 0x1b0
	
	if (nvm->clear_bulk_status == 1){
    8b14:	f894 3430 	ldrb.w	r3, [r4, #1072]	; 0x430
    8b18:	2b01      	cmp	r3, #1
void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    8b1a:	4608      	mov	r0, r1
	if (nvm->clear_bulk_status == 1){
    8b1c:	d15b      	bne.n	8bd6 <grid_nvm_ui_bulk_clear_next+0xca>
		uint8_t bank    = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    8b1e:	7849      	ldrb	r1, [r1, #1]
		uint8_t bank    = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    8b20:	f8d4 242c 	ldr.w	r2, [r4, #1068]	; 0x42c
    8b24:	23a0      	movs	r3, #160	; 0xa0
    8b26:	fbb2 f3f3 	udiv	r3, r2, r3
    8b2a:	f003 0303 	and.w	r3, r3, #3
		if (bank < ui->bank_list_length){
    8b2e:	4299      	cmp	r1, r3
    8b30:	d91c      	bls.n	8b6c <grid_nvm_ui_bulk_clear_next+0x60>
			
			if (element < ui->bank_list[bank].element_list_length){
    8b32:	6845      	ldr	r5, [r0, #4]
    8b34:	eb05 1303 	add.w	r3, r5, r3, lsl #4
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    8b38:	270a      	movs	r7, #10
			if (element < ui->bank_list[bank].element_list_length){
    8b3a:	7a5d      	ldrb	r5, [r3, #9]
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    8b3c:	fbb2 f1f7 	udiv	r1, r2, r7
    8b40:	f001 060f 	and.w	r6, r1, #15
			if (element < ui->bank_list[bank].element_list_length){
    8b44:	42b5      	cmp	r5, r6
    8b46:	d911      	bls.n	8b6c <grid_nvm_ui_bulk_clear_next+0x60>
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    8b48:	fb07 2111 	mls	r1, r7, r1, r2
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    8b4c:	68da      	ldr	r2, [r3, #12]
    8b4e:	2364      	movs	r3, #100	; 0x64
    8b50:	fb06 2303 	mla	r3, r6, r3, r2
    8b54:	b2ca      	uxtb	r2, r1
    8b56:	f893 505c 	ldrb.w	r5, [r3, #92]	; 0x5c
    8b5a:	4295      	cmp	r5, r2
    8b5c:	d906      	bls.n	8b6c <grid_nvm_ui_bulk_clear_next+0x60>
					// Valid memory location
					
					grid_ui_nvm_clear_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);		
    8b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    8b60:	22bc      	movs	r2, #188	; 0xbc
    8b62:	fb02 3201 	mla	r2, r2, r1, r3
    8b66:	4b3c      	ldr	r3, [pc, #240]	; (8c58 <grid_nvm_ui_bulk_clear_next+0x14c>)
    8b68:	4621      	mov	r1, r4
    8b6a:	4798      	blx	r3
	
		}
		
		
		
		if (nvm->clear_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    8b6c:	f8d4 342c 	ldr.w	r3, [r4, #1068]	; 0x42c
    8b70:	4e3a      	ldr	r6, [pc, #232]	; (8c5c <grid_nvm_ui_bulk_clear_next+0x150>)
    8b72:	f240 227e 	movw	r2, #638	; 0x27e
    8b76:	4293      	cmp	r3, r2
    8b78:	d830      	bhi.n	8bdc <grid_nvm_ui_bulk_clear_next+0xd0>
			
            
            uint8_t intensity = abs(nvm->clear_bulk_page_index%100 - 50)/1.5 + 40;
    8b7a:	2264      	movs	r2, #100	; 0x64
    8b7c:	fbb3 f0f2 	udiv	r0, r3, r2
    8b80:	fb02 3010 	mls	r0, r2, r0, r3
    8b84:	3832      	subs	r0, #50	; 0x32
    8b86:	2800      	cmp	r0, #0
    8b88:	bfb8      	it	lt
    8b8a:	4240      	neglt	r0, r0
    8b8c:	f8df 8118 	ldr.w	r8, [pc, #280]	; 8ca8 <grid_nvm_ui_bulk_clear_next+0x19c>
    8b90:	4d33      	ldr	r5, [pc, #204]	; (8c60 <grid_nvm_ui_bulk_clear_next+0x154>)
    8b92:	4f34      	ldr	r7, [pc, #208]	; (8c64 <grid_nvm_ui_bulk_clear_next+0x158>)
    8b94:	47c0      	blx	r8
    8b96:	4b34      	ldr	r3, [pc, #208]	; (8c68 <grid_nvm_ui_bulk_clear_next+0x15c>)
    8b98:	2200      	movs	r2, #0
    8b9a:	47a8      	blx	r5
    8b9c:	4b33      	ldr	r3, [pc, #204]	; (8c6c <grid_nvm_ui_bulk_clear_next+0x160>)
    8b9e:	4d34      	ldr	r5, [pc, #208]	; (8c70 <grid_nvm_ui_bulk_clear_next+0x164>)
    8ba0:	2200      	movs	r2, #0
    8ba2:	47a8      	blx	r5
    8ba4:	47b8      	blx	r7
    8ba6:	b2c5      	uxtb	r5, r0
  
            grid_sys_alert_set_alert(&grid_sys_state, intensity, intensity*0.75, 0, 1, 1000);
    8ba8:	4628      	mov	r0, r5
    8baa:	47c0      	blx	r8
    8bac:	4b31      	ldr	r3, [pc, #196]	; (8c74 <grid_nvm_ui_bulk_clear_next+0x168>)
    8bae:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8cac <grid_nvm_ui_bulk_clear_next+0x1a0>
    8bb2:	2200      	movs	r2, #0
    8bb4:	47c0      	blx	r8
    8bb6:	47b8      	blx	r7
    8bb8:	2301      	movs	r3, #1
    8bba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    8bbe:	e9cd 3200 	strd	r3, r2, [sp]
    8bc2:	4629      	mov	r1, r5
    8bc4:	2300      	movs	r3, #0
    8bc6:	b2c2      	uxtb	r2, r0
    8bc8:	482b      	ldr	r0, [pc, #172]	; (8c78 <grid_nvm_ui_bulk_clear_next+0x16c>)
    8bca:	47b0      	blx	r6


            
            nvm->clear_bulk_page_index++;
    8bcc:	f8d4 342c 	ldr.w	r3, [r4, #1068]	; 0x42c
    8bd0:	3301      	adds	r3, #1
    8bd2:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	}
	
	
	
	
}
    8bd6:	b06c      	add	sp, #432	; 0x1b0
    8bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			nvm->clear_bulk_page_index = 0;
    8bdc:	2500      	movs	r5, #0
    8bde:	f8c4 542c 	str.w	r5, [r4, #1068]	; 0x42c
			nvm->clear_bulk_status = 0;
    8be2:	f884 5430 	strb.w	r5, [r4, #1072]	; 0x430
			grid_msg_init(&response);
    8be6:	a805      	add	r0, sp, #20
    8be8:	4b24      	ldr	r3, [pc, #144]	; (8c7c <grid_nvm_ui_bulk_clear_next+0x170>)
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8bea:	4c25      	ldr	r4, [pc, #148]	; (8c80 <grid_nvm_ui_bulk_clear_next+0x174>)
			grid_msg_init(&response);
    8bec:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8bee:	227f      	movs	r2, #127	; 0x7f
    8bf0:	462b      	mov	r3, r5
    8bf2:	4611      	mov	r1, r2
    8bf4:	a805      	add	r0, sp, #20
    8bf6:	47a0      	blx	r4
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    8bf8:	2303      	movs	r3, #3
    8bfa:	4922      	ldr	r1, [pc, #136]	; (8c84 <grid_nvm_ui_bulk_clear_next+0x178>)
    8bfc:	9300      	str	r3, [sp, #0]
    8bfe:	2202      	movs	r2, #2
    8c00:	4c21      	ldr	r4, [pc, #132]	; (8c88 <grid_nvm_ui_bulk_clear_next+0x17c>)
			uint8_t response_payload[10] = {0};
    8c02:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    8c06:	2372      	movs	r3, #114	; 0x72
    8c08:	a802      	add	r0, sp, #8
			uint8_t response_payload[10] = {0};
    8c0a:	e9cd 5502 	strd	r5, r5, [sp, #8]
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    8c0e:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    8c10:	4b1e      	ldr	r3, [pc, #120]	; (8c8c <grid_nvm_ui_bulk_clear_next+0x180>)
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    8c12:	4c1f      	ldr	r4, [pc, #124]	; (8c90 <grid_nvm_ui_bulk_clear_next+0x184>)
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    8c14:	a802      	add	r0, sp, #8
    8c16:	4798      	blx	r3
    8c18:	a902      	add	r1, sp, #8
    8c1a:	4602      	mov	r2, r0
    8c1c:	4b1d      	ldr	r3, [pc, #116]	; (8c94 <grid_nvm_ui_bulk_clear_next+0x188>)
    8c1e:	a805      	add	r0, sp, #20
    8c20:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    8c22:	230a      	movs	r3, #10
    8c24:	9300      	str	r3, [sp, #0]
    8c26:	4629      	mov	r1, r5
    8c28:	a805      	add	r0, sp, #20
    8c2a:	2301      	movs	r3, #1
    8c2c:	2204      	movs	r2, #4
    8c2e:	47a0      	blx	r4
                grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 1000);
    8c30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    8c34:	22ff      	movs	r2, #255	; 0xff
    8c36:	4629      	mov	r1, r5
    8c38:	e9cd 5300 	strd	r5, r3, [sp]
    8c3c:	480e      	ldr	r0, [pc, #56]	; (8c78 <grid_nvm_ui_bulk_clear_next+0x16c>)
    8c3e:	462b      	mov	r3, r5
    8c40:	47b0      	blx	r6
			grid_msg_packet_close(&response);
    8c42:	4b15      	ldr	r3, [pc, #84]	; (8c98 <grid_nvm_ui_bulk_clear_next+0x18c>)
    8c44:	a805      	add	r0, sp, #20
    8c46:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    8c48:	4b14      	ldr	r3, [pc, #80]	; (8c9c <grid_nvm_ui_bulk_clear_next+0x190>)
    8c4a:	a805      	add	r0, sp, #20
    8c4c:	4798      	blx	r3
            grid_ui_reinit_local(&grid_ui_state);
    8c4e:	4814      	ldr	r0, [pc, #80]	; (8ca0 <grid_nvm_ui_bulk_clear_next+0x194>)
    8c50:	4b14      	ldr	r3, [pc, #80]	; (8ca4 <grid_nvm_ui_bulk_clear_next+0x198>)
    8c52:	4798      	blx	r3
}
    8c54:	e7bf      	b.n	8bd6 <grid_nvm_ui_bulk_clear_next+0xca>
    8c56:	bf00      	nop
    8c58:	00009f29 	.word	0x00009f29
    8c5c:	0000982f 	.word	0x0000982f
    8c60:	00012709 	.word	0x00012709
    8c64:	000128d9 	.word	0x000128d9
    8c68:	3ff80000 	.word	0x3ff80000
    8c6c:	40440000 	.word	0x40440000
    8c70:	00012149 	.word	0x00012149
    8c74:	3fe80000 	.word	0x3fe80000
    8c78:	20006f94 	.word	0x20006f94
    8c7c:	000085c5 	.word	0x000085c5
    8c80:	000085f9 	.word	0x000085f9
    8c84:	0001534f 	.word	0x0001534f
    8c88:	00013111 	.word	0x00013111
    8c8c:	000135c1 	.word	0x000135c1
    8c90:	000085a9 	.word	0x000085a9
    8c94:	00008535 	.word	0x00008535
    8c98:	000086f1 	.word	0x000086f1
    8c9c:	000087c5 	.word	0x000087c5
    8ca0:	20006f88 	.word	0x20006f88
    8ca4:	0000a535 	.word	0x0000a535
    8ca8:	000123e1 	.word	0x000123e1
    8cac:	000124b5 	.word	0x000124b5

00008cb0 <grid_nvm_clear_read_buffer>:



void grid_nvm_clear_read_buffer(struct grid_nvm_model* mod){
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    8cb0:	f100 0309 	add.w	r3, r0, #9
    8cb4:	f200 2209 	addw	r2, r0, #521	; 0x209
		
		mod->read_buffer[i] = 255;
    8cb8:	21ff      	movs	r1, #255	; 0xff
    8cba:	f803 1b01 	strb.w	r1, [r3], #1
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    8cbe:	4293      	cmp	r3, r2
    8cc0:	d1fb      	bne.n	8cba <grid_nvm_clear_read_buffer+0xa>
		
	}

	mod->read_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    8cc2:	2302      	movs	r3, #2
    8cc4:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	mod->read_buffer_length = 0;
    8cc8:	2300      	movs	r3, #0
    8cca:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
	
}
    8cce:	4770      	bx	lr

00008cd0 <grid_nvm_clear_write_buffer>:

void grid_nvm_clear_write_buffer(struct grid_nvm_model* mod){
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    8cd0:	f500 7306 	add.w	r3, r0, #536	; 0x218
    8cd4:	f500 6283 	add.w	r2, r0, #1048	; 0x418
		
		mod->write_buffer[i] = 255;
    8cd8:	21ff      	movs	r1, #255	; 0xff
    8cda:	f803 1b01 	strb.w	r1, [r3], #1
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    8cde:	4293      	cmp	r3, r2
    8ce0:	d1fb      	bne.n	8cda <grid_nvm_clear_write_buffer+0xa>
		
	}
	
	mod->write_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    8ce2:	2302      	movs	r3, #2
    8ce4:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	mod->write_buffer_length = 0;
    8ce8:	2300      	movs	r3, #0
    8cea:	f8c0 3418 	str.w	r3, [r0, #1048]	; 0x418
	mod->write_target_address = -1;
    8cee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8cf2:	f8c0 3420 	str.w	r3, [r0, #1056]	; 0x420
}
    8cf6:	4770      	bx	lr

00008cf8 <grid_nvm_init>:
void grid_nvm_init(struct grid_nvm_model* nvm, struct flash_descriptor* flash_instance){
    8cf8:	b510      	push	{r4, lr}
	nvm->bank_settings_page_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    8cfa:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
	nvm->flash = flash_instance;
    8cfe:	e9c0 1300 	strd	r1, r3, [r0]
	nvm->status = 1;
    8d02:	2301      	movs	r3, #1
    8d04:	7203      	strb	r3, [r0, #8]
	nvm->read_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    8d06:	2300      	movs	r3, #0
    8d08:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	nvm->write_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    8d0c:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	nvm->read_bulk_page_index = 0;
    8d10:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 0;
    8d14:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
	nvm->clear_bulk_page_index = 0;
    8d18:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 0;	
    8d1c:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
	nvm->write_bulk_page_index = 0;
    8d20:	f8c0 343c 	str.w	r3, [r0, #1084]	; 0x43c
	nvm->write_bulk_status = 0;
    8d24:	f880 3440 	strb.w	r3, [r0, #1088]	; 0x440
	grid_nvm_clear_read_buffer(nvm);
    8d28:	4b02      	ldr	r3, [pc, #8]	; (8d34 <grid_nvm_init+0x3c>)
    8d2a:	4798      	blx	r3
}
    8d2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	grid_nvm_clear_write_buffer(nvm);
    8d30:	4b01      	ldr	r3, [pc, #4]	; (8d38 <grid_nvm_init+0x40>)
    8d32:	4718      	bx	r3
    8d34:	00008cb1 	.word	0x00008cb1
    8d38:	00008cd1 	.word	0x00008cd1

00008d3c <grid_nvm_calculate_event_page_offset>:


uint32_t grid_nvm_calculate_event_page_offset(struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    8d3c:	b510      	push	{r4, lr}
	
	
	
	uint8_t bank_number		= eve->parent->parent->index;
    8d3e:	684a      	ldr	r2, [r1, #4]
    8d40:	6853      	ldr	r3, [r2, #4]
	uint8_t element_number	= eve->parent->index;
	uint8_t event_number	= eve->index;

	return GRID_NVM_STRATEGY_BANK_size * bank_number + GRID_NVM_STRATEGY_ELEMENT_size * element_number + GRID_NVM_STRATEGY_EVENT_size * event_number;
    8d42:	7a1c      	ldrb	r4, [r3, #8]
    8d44:	7a13      	ldrb	r3, [r2, #8]
    8d46:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    8d4a:	20a0      	movs	r0, #160	; 0xa0
    8d4c:	005b      	lsls	r3, r3, #1
    8d4e:	fb10 3304 	smlabb	r3, r0, r4, r3
    8d52:	7a08      	ldrb	r0, [r1, #8]
	
    8d54:	4418      	add	r0, r3
    8d56:	bd10      	pop	{r4, pc}

00008d58 <_gpio_set_pin_pull_mode.constprop.0>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    8d58:	01c0      	lsls	r0, r0, #7
    8d5a:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    8d5e:	f500 4000 	add.w	r0, r0, #32768	; 0x8000
	case GPIO_PULL_OFF:
		hri_port_clear_PINCFG_PULLEN_bit(PORT, port, pin);
		break;

	case GPIO_PULL_UP:
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
    8d62:	2301      	movs	r3, #1
    8d64:	408b      	lsls	r3, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    8d66:	4401      	add	r1, r0
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    8d68:	6043      	str	r3, [r0, #4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    8d6a:	f891 2040 	ldrb.w	r2, [r1, #64]	; 0x40
    8d6e:	f042 0204 	orr.w	r2, r2, #4
    8d72:	f881 2040 	strb.w	r2, [r1, #64]	; 0x40
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    8d76:	6183      	str	r3, [r0, #24]

	default:
		ASSERT(false);
		break;
	}
}
    8d78:	4770      	bx	lr

00008d7a <grid_task_enter_task>:
 * Author : SUKU WC
*/

#include "grid_sys.h"

enum grid_task grid_task_enter_task(struct grid_task_model* mod, enum grid_task next_task){
    8d7a:	4603      	mov	r3, r0
	
	
	enum grid_task previous_task = mod->current_task;
    8d7c:	7840      	ldrb	r0, [r0, #1]
	mod->current_task = next_task;
    8d7e:	7059      	strb	r1, [r3, #1]
	return previous_task;
	
}
    8d80:	4770      	bx	lr

00008d82 <grid_task_timer_tick>:
	
}

void grid_task_timer_tick(struct grid_task_model* mod){
	
	mod->timer[mod->current_task]++;
    8d82:	7843      	ldrb	r3, [r0, #1]
    8d84:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    8d88:	6843      	ldr	r3, [r0, #4]
    8d8a:	3301      	adds	r3, #1
    8d8c:	6043      	str	r3, [r0, #4]
	
}
    8d8e:	4770      	bx	lr

00008d90 <grid_task_timer_reset>:

void grid_task_timer_reset(struct grid_task_model* mod){
	
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
		mod->timer[i] = 0;
    8d90:	2300      	movs	r3, #0
    8d92:	e9c0 3301 	strd	r3, r3, [r0, #4]
    8d96:	e9c0 3303 	strd	r3, r3, [r0, #12]
    8d9a:	e9c0 3305 	strd	r3, r3, [r0, #20]
    8d9e:	e9c0 3307 	strd	r3, r3, [r0, #28]
	}
	
}
    8da2:	4770      	bx	lr

00008da4 <grid_task_timer_read>:

uint32_t grid_task_timer_read(struct grid_task_model* mod, enum grid_task task){

	return 	mod->timer[task];
    8da4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	
}
    8da8:	6848      	ldr	r0, [r1, #4]
    8daa:	4770      	bx	lr

00008dac <grid_sys_nvm_store_configuration>:




void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    8dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8db0:	f2ad 4dec 	subw	sp, sp, #1260	; 0x4ec

	struct grid_msg message;
	
	grid_msg_init(&message);
    8db4:	4b6a      	ldr	r3, [pc, #424]	; (8f60 <grid_sys_nvm_store_configuration+0x1b4>)
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8db6:	4c6b      	ldr	r4, [pc, #428]	; (8f64 <grid_sys_nvm_store_configuration+0x1b8>)
	for(uint8_t i=0; i<4; i++){
		
		// BANK ENABLED	
		offset = grid_msg_body_get_length(&message);
			
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    8db8:	f8df a1d0 	ldr.w	sl, [pc, #464]	; 8f8c <grid_sys_nvm_store_configuration+0x1e0>
void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    8dbc:	4606      	mov	r6, r0
	grid_msg_init(&message);
    8dbe:	a86c      	add	r0, sp, #432	; 0x1b0
void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    8dc0:	460f      	mov	r7, r1
	grid_msg_init(&message);
    8dc2:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8dc4:	22ff      	movs	r2, #255	; 0xff
    8dc6:	4611      	mov	r1, r2
    8dc8:	2300      	movs	r3, #0
    8dca:	a86c      	add	r0, sp, #432	; 0x1b0
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    8dcc:	2500      	movs	r5, #0
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8dce:	47a0      	blx	r4
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    8dd0:	4b65      	ldr	r3, [pc, #404]	; (8f68 <grid_sys_nvm_store_configuration+0x1bc>)
    8dd2:	9508      	str	r5, [sp, #32]
    8dd4:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    8dd8:	4629      	mov	r1, r5
    8dda:	a809      	add	r0, sp, #36	; 0x24
    8ddc:	4798      	blx	r3
	for(uint8_t i=0; i<4; i++){
    8dde:	3613      	adds	r6, #19
		offset = grid_msg_body_get_length(&message);
    8de0:	4b62      	ldr	r3, [pc, #392]	; (8f6c <grid_sys_nvm_store_configuration+0x1c0>)
		payload_length = strlen(payload);
    8de2:	f8df b1b4 	ldr.w	fp, [pc, #436]	; 8f98 <grid_sys_nvm_store_configuration+0x1ec>
			
		grid_msg_body_append_text(&message, payload, payload_length);
    8de6:	f8df 91b4 	ldr.w	r9, [pc, #436]	; 8f9c <grid_sys_nvm_store_configuration+0x1f0>
			
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    8dea:	4c61      	ldr	r4, [pc, #388]	; (8f70 <grid_sys_nvm_store_configuration+0x1c4>)
		offset = grid_msg_body_get_length(&message);
    8dec:	a86c      	add	r0, sp, #432	; 0x1b0
    8dee:	4798      	blx	r3
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    8df0:	2203      	movs	r2, #3
		offset = grid_msg_body_get_length(&message);
    8df2:	4680      	mov	r8, r0
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    8df4:	2331      	movs	r3, #49	; 0x31
    8df6:	495f      	ldr	r1, [pc, #380]	; (8f74 <grid_sys_nvm_store_configuration+0x1c8>)
    8df8:	9200      	str	r2, [sp, #0]
    8dfa:	a808      	add	r0, sp, #32
    8dfc:	2202      	movs	r2, #2
    8dfe:	47d0      	blx	sl
		payload_length = strlen(payload);
    8e00:	a808      	add	r0, sp, #32
    8e02:	47d8      	blx	fp
		grid_msg_body_append_text(&message, payload, payload_length);
    8e04:	a908      	add	r1, sp, #32
    8e06:	b2c2      	uxtb	r2, r0
    8e08:	a86c      	add	r0, sp, #432	; 0x1b0
    8e0a:	47c8      	blx	r9
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    8e0c:	220e      	movs	r2, #14
    8e0e:	4641      	mov	r1, r8
    8e10:	9200      	str	r2, [sp, #0]
    8e12:	2301      	movs	r3, #1
    8e14:	2204      	movs	r2, #4
    8e16:	a86c      	add	r0, sp, #432	; 0x1b0
    8e18:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    8e1a:	4641      	mov	r1, r8
    8e1c:	9500      	str	r5, [sp, #0]
    8e1e:	2302      	movs	r3, #2
    8e20:	2205      	movs	r2, #5
    8e22:	a86c      	add	r0, sp, #432	; 0x1b0
    8e24:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);		
    8e26:	f816 3b01 	ldrb.w	r3, [r6], #1
    8e2a:	9300      	str	r3, [sp, #0]
    8e2c:	4641      	mov	r1, r8
    8e2e:	2207      	movs	r2, #7
    8e30:	2302      	movs	r3, #2
    8e32:	a86c      	add	r0, sp, #432	; 0x1b0
    8e34:	47a0      	blx	r4
			
		// BANK COLOR	
		offset = grid_msg_body_get_length(&message);
    8e36:	4b4d      	ldr	r3, [pc, #308]	; (8f6c <grid_sys_nvm_store_configuration+0x1c0>)
    8e38:	a86c      	add	r0, sp, #432	; 0x1b0
    8e3a:	4798      	blx	r3
		
		sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    8e3c:	2303      	movs	r3, #3
		offset = grid_msg_body_get_length(&message);
    8e3e:	4680      	mov	r8, r0
		sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    8e40:	494d      	ldr	r1, [pc, #308]	; (8f78 <grid_sys_nvm_store_configuration+0x1cc>)
    8e42:	9300      	str	r3, [sp, #0]
    8e44:	2202      	movs	r2, #2
    8e46:	2332      	movs	r3, #50	; 0x32
    8e48:	a808      	add	r0, sp, #32
    8e4a:	47d0      	blx	sl
		payload_length = strlen(payload);
    8e4c:	a808      	add	r0, sp, #32
    8e4e:	47d8      	blx	fp
		
		grid_msg_body_append_text(&message, payload, payload_length);
    8e50:	a908      	add	r1, sp, #32
    8e52:	b2c2      	uxtb	r2, r0
    8e54:	a86c      	add	r0, sp, #432	; 0x1b0
    8e56:	47c8      	blx	r9

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    8e58:	230e      	movs	r3, #14
    8e5a:	4641      	mov	r1, r8
    8e5c:	9300      	str	r3, [sp, #0]
    8e5e:	2204      	movs	r2, #4
    8e60:	2301      	movs	r3, #1
    8e62:	a86c      	add	r0, sp, #432	; 0x1b0
    8e64:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    8e66:	4641      	mov	r1, r8
    8e68:	9500      	str	r5, [sp, #0]
    8e6a:	2302      	movs	r3, #2
    8e6c:	2205      	movs	r2, #5
    8e6e:	a86c      	add	r0, sp, #432	; 0x1b0
    8e70:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    8e72:	78f3      	ldrb	r3, [r6, #3]
    8e74:	9300      	str	r3, [sp, #0]
    8e76:	4641      	mov	r1, r8
    8e78:	2302      	movs	r3, #2
    8e7a:	2207      	movs	r2, #7
    8e7c:	a86c      	add	r0, sp, #432	; 0x1b0
    8e7e:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    8e80:	79f3      	ldrb	r3, [r6, #7]
    8e82:	9300      	str	r3, [sp, #0]
    8e84:	4641      	mov	r1, r8
    8e86:	2302      	movs	r3, #2
    8e88:	2209      	movs	r2, #9
    8e8a:	a86c      	add	r0, sp, #432	; 0x1b0
    8e8c:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    8e8e:	7af3      	ldrb	r3, [r6, #11]
    8e90:	9300      	str	r3, [sp, #0]
    8e92:	4641      	mov	r1, r8
    8e94:	2302      	movs	r3, #2
    8e96:	220b      	movs	r2, #11
    8e98:	a86c      	add	r0, sp, #432	; 0x1b0
    8e9a:	3501      	adds	r5, #1
    8e9c:	47a0      	blx	r4
	for(uint8_t i=0; i<4; i++){
    8e9e:	2d04      	cmp	r5, #4
    8ea0:	46d8      	mov	r8, fp
    8ea2:	d19d      	bne.n	8de0 <grid_sys_nvm_store_configuration+0x34>
		
		
	}
	
	grid_msg_packet_close(&message);
    8ea4:	4e35      	ldr	r6, [pc, #212]	; (8f7c <grid_sys_nvm_store_configuration+0x1d0>)

	grid_nvm_clear_write_buffer(nvm);
	
	uint8_t acknowledge = 0;
	
	if (grid_msg_packet_get_length(&message)){
    8ea6:	4d36      	ldr	r5, [pc, #216]	; (8f80 <grid_sys_nvm_store_configuration+0x1d4>)
	grid_msg_packet_close(&message);
    8ea8:	a86c      	add	r0, sp, #432	; 0x1b0
    8eaa:	47b0      	blx	r6
	grid_nvm_clear_write_buffer(nvm);
    8eac:	4b35      	ldr	r3, [pc, #212]	; (8f84 <grid_sys_nvm_store_configuration+0x1d8>)
    8eae:	4638      	mov	r0, r7
    8eb0:	4798      	blx	r3
	if (grid_msg_packet_get_length(&message)){
    8eb2:	a86c      	add	r0, sp, #432	; 0x1b0
    8eb4:	47a8      	blx	r5
    8eb6:	9602      	str	r6, [sp, #8]
    8eb8:	2800      	cmp	r0, #0
    8eba:	d04c      	beq.n	8f56 <grid_sys_nvm_store_configuration+0x1aa>

		nvm->write_buffer_length = grid_msg_packet_get_length(&message);
    8ebc:	a86c      	add	r0, sp, #432	; 0x1b0
    8ebe:	47a8      	blx	r5
    8ec0:	f507 7a06 	add.w	sl, r7, #536	; 0x218
		
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
			
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    8ec4:	f8df b0d8 	ldr.w	fp, [pc, #216]	; 8fa0 <grid_sys_nvm_store_configuration+0x1f4>
		nvm->write_buffer_length = grid_msg_packet_get_length(&message);
    8ec8:	f8c7 0418 	str.w	r0, [r7, #1048]	; 0x418
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    8ecc:	2500      	movs	r5, #0
    8ece:	4652      	mov	r2, sl
    8ed0:	f8d7 3418 	ldr.w	r3, [r7, #1048]	; 0x418
    8ed4:	42ab      	cmp	r3, r5
    8ed6:	d835      	bhi.n	8f44 <grid_sys_nvm_store_configuration+0x198>
		}
		
		nvm->write_target_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    8ed8:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, nvm->write_buffer_length);
    8edc:	4d2a      	ldr	r5, [pc, #168]	; (8f88 <grid_sys_nvm_store_configuration+0x1dc>)
    8ede:	6838      	ldr	r0, [r7, #0]
		nvm->write_target_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    8ee0:	f8c7 1420 	str.w	r1, [r7, #1056]	; 0x420
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, nvm->write_buffer_length);
    8ee4:	47a8      	blx	r5
		
		acknowledge = 1;
    8ee6:	2501      	movs	r5, #1

	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    8ee8:	4b1d      	ldr	r3, [pc, #116]	; (8f60 <grid_sys_nvm_store_configuration+0x1b4>)
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8eea:	4f1e      	ldr	r7, [pc, #120]	; (8f64 <grid_sys_nvm_store_configuration+0x1b8>)

	uint8_t response_payload[10] = {0};
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    8eec:	4e27      	ldr	r6, [pc, #156]	; (8f8c <grid_sys_nvm_store_configuration+0x1e0>)
	grid_msg_init(&response);
    8eee:	a8d3      	add	r0, sp, #844	; 0x34c
    8ef0:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8ef2:	227f      	movs	r2, #127	; 0x7f
    8ef4:	4611      	mov	r1, r2
    8ef6:	2300      	movs	r3, #0
    8ef8:	a8d3      	add	r0, sp, #844	; 0x34c
    8efa:	47b8      	blx	r7
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    8efc:	2303      	movs	r3, #3
    8efe:	4924      	ldr	r1, [pc, #144]	; (8f90 <grid_sys_nvm_store_configuration+0x1e4>)
    8f00:	9300      	str	r3, [sp, #0]
    8f02:	2202      	movs	r2, #2
	uint8_t response_payload[10] = {0};
    8f04:	2700      	movs	r7, #0
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    8f06:	2360      	movs	r3, #96	; 0x60
    8f08:	a805      	add	r0, sp, #20
	uint8_t response_payload[10] = {0};
    8f0a:	e9cd 7705 	strd	r7, r7, [sp, #20]
    8f0e:	f8ad 701c 	strh.w	r7, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    8f12:	47b0      	blx	r6

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    8f14:	a805      	add	r0, sp, #20
    8f16:	47c0      	blx	r8
    8f18:	a905      	add	r1, sp, #20
    8f1a:	4602      	mov	r2, r0
    8f1c:	a8d3      	add	r0, sp, #844	; 0x34c
    8f1e:	47c8      	blx	r9
	
	if (acknowledge == 1){
    8f20:	b1dd      	cbz	r5, 8f5a <grid_sys_nvm_store_configuration+0x1ae>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
    8f22:	230a      	movs	r3, #10
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);	
    8f24:	2204      	movs	r2, #4
    8f26:	4639      	mov	r1, r7
    8f28:	9300      	str	r3, [sp, #0]
    8f2a:	a8d3      	add	r0, sp, #844	; 0x34c
    8f2c:	2301      	movs	r3, #1
    8f2e:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    8f30:	9b02      	ldr	r3, [sp, #8]
    8f32:	a8d3      	add	r0, sp, #844	; 0x34c
    8f34:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    8f36:	4b17      	ldr	r3, [pc, #92]	; (8f94 <grid_sys_nvm_store_configuration+0x1e8>)
    8f38:	a8d3      	add	r0, sp, #844	; 0x34c
    8f3a:	4798      	blx	r3
		
	
}
    8f3c:	f20d 4dec 	addw	sp, sp, #1260	; 0x4ec
    8f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    8f44:	4629      	mov	r1, r5
    8f46:	a86c      	add	r0, sp, #432	; 0x1b0
    8f48:	9203      	str	r2, [sp, #12]
    8f4a:	47d8      	blx	fp
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    8f4c:	3501      	adds	r5, #1
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    8f4e:	f80a 0b01 	strb.w	r0, [sl], #1
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    8f52:	9a03      	ldr	r2, [sp, #12]
    8f54:	e7bc      	b.n	8ed0 <grid_sys_nvm_store_configuration+0x124>
	uint8_t acknowledge = 0;
    8f56:	4605      	mov	r5, r0
    8f58:	e7c6      	b.n	8ee8 <grid_sys_nvm_store_configuration+0x13c>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);	
    8f5a:	230b      	movs	r3, #11
    8f5c:	e7e2      	b.n	8f24 <grid_sys_nvm_store_configuration+0x178>
    8f5e:	bf00      	nop
    8f60:	000085c5 	.word	0x000085c5
    8f64:	000085f9 	.word	0x000085f9
    8f68:	00012ab5 	.word	0x00012ab5
    8f6c:	0000852f 	.word	0x0000852f
    8f70:	000085a9 	.word	0x000085a9
    8f74:	00015359 	.word	0x00015359
    8f78:	00015092 	.word	0x00015092
    8f7c:	000086f1 	.word	0x000086f1
    8f80:	00008521 	.word	0x00008521
    8f84:	00008cd1 	.word	0x00008cd1
    8f88:	0000dea1 	.word	0x0000dea1
    8f8c:	00013111 	.word	0x00013111
    8f90:	0001534f 	.word	0x0001534f
    8f94:	000087c5 	.word	0x000087c5
    8f98:	000135c1 	.word	0x000135c1
    8f9c:	00008535 	.word	0x00008535
    8fa0:	000086bb 	.word	0x000086bb

00008fa4 <grid_sys_recall_configuration>:


void grid_sys_recall_configuration(struct grid_sys_model* sys, uint8_t bank){
    8fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8fa8:	f5ad 7d51 	sub.w	sp, sp, #836	; 0x344

	struct grid_msg message;
	
	grid_msg_init(&message);
    8fac:	4b48      	ldr	r3, [pc, #288]	; (90d0 <grid_sys_recall_configuration+0x12c>)
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8fae:	4c49      	ldr	r4, [pc, #292]	; (90d4 <grid_sys_recall_configuration+0x130>)
void grid_sys_recall_configuration(struct grid_sys_model* sys, uint8_t bank){
    8fb0:	4605      	mov	r5, r0
	grid_msg_init(&message);
    8fb2:	a869      	add	r0, sp, #420	; 0x1a4
void grid_sys_recall_configuration(struct grid_sys_model* sys, uint8_t bank){
    8fb4:	468a      	mov	sl, r1
	grid_msg_init(&message);
    8fb6:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    8fb8:	227f      	movs	r2, #127	; 0x7f
    8fba:	4611      	mov	r1, r2
    8fbc:	2300      	movs	r3, #0
    8fbe:	a869      	add	r0, sp, #420	; 0x1a4
    8fc0:	47a0      	blx	r4


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    8fc2:	2400      	movs	r4, #0
    8fc4:	4b44      	ldr	r3, [pc, #272]	; (90d8 <grid_sys_recall_configuration+0x134>)
    8fc6:	9405      	str	r4, [sp, #20]
    8fc8:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    8fcc:	4621      	mov	r1, r4
    8fce:	a806      	add	r0, sp, #24
    8fd0:	4798      	blx	r3
	uint8_t payload_length = 0;
	uint32_t offset = 0;
	
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    8fd2:	3513      	adds	r5, #19
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    8fd4:	9403      	str	r4, [sp, #12]
		
		if (bank > GRID_SYS_BANK_MAXNUMBER || bank == i){
    8fd6:	f1ba 0f04 	cmp.w	sl, #4
    8fda:	d803      	bhi.n	8fe4 <grid_sys_recall_configuration+0x40>
    8fdc:	f89d 300c 	ldrb.w	r3, [sp, #12]
    8fe0:	459a      	cmp	sl, r3
    8fe2:	d164      	bne.n	90ae <grid_sys_recall_configuration+0x10a>
			
			// BANK ENABLED
			offset = grid_msg_body_get_length(&message);
    8fe4:	4b3d      	ldr	r3, [pc, #244]	; (90dc <grid_sys_recall_configuration+0x138>)
		
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    8fe6:	4e3e      	ldr	r6, [pc, #248]	; (90e0 <grid_sys_recall_configuration+0x13c>)
			payload_length = strlen(payload);
		
			grid_msg_body_append_text(&message, payload, payload_length);
    8fe8:	f8df 9110 	ldr.w	r9, [pc, #272]	; 90fc <grid_sys_recall_configuration+0x158>
			offset = grid_msg_body_get_length(&message);
    8fec:	a869      	add	r0, sp, #420	; 0x1a4
    8fee:	4798      	blx	r3
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    8ff0:	f04f 0b03 	mov.w	fp, #3
			offset = grid_msg_body_get_length(&message);
    8ff4:	4607      	mov	r7, r0
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    8ff6:	2331      	movs	r3, #49	; 0x31
    8ff8:	493a      	ldr	r1, [pc, #232]	; (90e4 <grid_sys_recall_configuration+0x140>)
    8ffa:	f8cd b000 	str.w	fp, [sp]
    8ffe:	2202      	movs	r2, #2
    9000:	a805      	add	r0, sp, #20
    9002:	47b0      	blx	r6
			payload_length = strlen(payload);
    9004:	4a38      	ldr	r2, [pc, #224]	; (90e8 <grid_sys_recall_configuration+0x144>)
    9006:	a805      	add	r0, sp, #20
    9008:	4790      	blx	r2
		
			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    900a:	f04f 080d 	mov.w	r8, #13
			grid_msg_body_append_text(&message, payload, payload_length);
    900e:	b2c2      	uxtb	r2, r0
    9010:	a905      	add	r1, sp, #20
    9012:	a869      	add	r0, sp, #420	; 0x1a4
    9014:	47c8      	blx	r9
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    9016:	4634      	mov	r4, r6
			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    9018:	4639      	mov	r1, r7
    901a:	4e34      	ldr	r6, [pc, #208]	; (90ec <grid_sys_recall_configuration+0x148>)
    901c:	f8cd 8000 	str.w	r8, [sp]
    9020:	2301      	movs	r3, #1
    9022:	2204      	movs	r2, #4
    9024:	a869      	add	r0, sp, #420	; 0x1a4
    9026:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    9028:	9b03      	ldr	r3, [sp, #12]
    902a:	9300      	str	r3, [sp, #0]
    902c:	4639      	mov	r1, r7
    902e:	2302      	movs	r3, #2
    9030:	2205      	movs	r2, #5
    9032:	a869      	add	r0, sp, #420	; 0x1a4
    9034:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);
    9036:	782b      	ldrb	r3, [r5, #0]
    9038:	9300      	str	r3, [sp, #0]
    903a:	4639      	mov	r1, r7
    903c:	2207      	movs	r2, #7
    903e:	2302      	movs	r3, #2
    9040:	a869      	add	r0, sp, #420	; 0x1a4
    9042:	47b0      	blx	r6
		
			// BANK COLOR
			offset = grid_msg_body_get_length(&message);
    9044:	4b25      	ldr	r3, [pc, #148]	; (90dc <grid_sys_recall_configuration+0x138>)
    9046:	a869      	add	r0, sp, #420	; 0x1a4
    9048:	4798      	blx	r3
		
			sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    904a:	2332      	movs	r3, #50	; 0x32
			offset = grid_msg_body_get_length(&message);
    904c:	4607      	mov	r7, r0
			sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    904e:	4928      	ldr	r1, [pc, #160]	; (90f0 <grid_sys_recall_configuration+0x14c>)
    9050:	f8cd b000 	str.w	fp, [sp]
    9054:	2202      	movs	r2, #2
    9056:	a805      	add	r0, sp, #20
    9058:	47a0      	blx	r4
			payload_length = strlen(payload);
    905a:	4a23      	ldr	r2, [pc, #140]	; (90e8 <grid_sys_recall_configuration+0x144>)
    905c:	a805      	add	r0, sp, #20
    905e:	4790      	blx	r2
		
			grid_msg_body_append_text(&message, payload, payload_length);
    9060:	a905      	add	r1, sp, #20
    9062:	b2c2      	uxtb	r2, r0
    9064:	a869      	add	r0, sp, #420	; 0x1a4
    9066:	47c8      	blx	r9

			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    9068:	2301      	movs	r3, #1
    906a:	2204      	movs	r2, #4
    906c:	4639      	mov	r1, r7
    906e:	a869      	add	r0, sp, #420	; 0x1a4
    9070:	f8cd 8000 	str.w	r8, [sp]
    9074:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    9076:	9b03      	ldr	r3, [sp, #12]
    9078:	9300      	str	r3, [sp, #0]
    907a:	2205      	movs	r2, #5
    907c:	2302      	movs	r3, #2
    907e:	4639      	mov	r1, r7
    9080:	a869      	add	r0, sp, #420	; 0x1a4
    9082:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    9084:	792b      	ldrb	r3, [r5, #4]
    9086:	9300      	str	r3, [sp, #0]
    9088:	2207      	movs	r2, #7
    908a:	2302      	movs	r3, #2
    908c:	4639      	mov	r1, r7
    908e:	a869      	add	r0, sp, #420	; 0x1a4
    9090:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    9092:	7a2b      	ldrb	r3, [r5, #8]
    9094:	9300      	str	r3, [sp, #0]
    9096:	2209      	movs	r2, #9
    9098:	2302      	movs	r3, #2
    909a:	4639      	mov	r1, r7
    909c:	a869      	add	r0, sp, #420	; 0x1a4
    909e:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    90a0:	7b2b      	ldrb	r3, [r5, #12]
    90a2:	9300      	str	r3, [sp, #0]
    90a4:	220b      	movs	r2, #11
    90a6:	2302      	movs	r3, #2
    90a8:	4639      	mov	r1, r7
    90aa:	a869      	add	r0, sp, #420	; 0x1a4
    90ac:	47b0      	blx	r6
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    90ae:	9b03      	ldr	r3, [sp, #12]
    90b0:	3301      	adds	r3, #1
    90b2:	2b04      	cmp	r3, #4
    90b4:	9303      	str	r3, [sp, #12]
    90b6:	f105 0501 	add.w	r5, r5, #1
    90ba:	d18c      	bne.n	8fd6 <grid_sys_recall_configuration+0x32>
		}

		
	}
	
	grid_msg_packet_close(&message);
    90bc:	4b0d      	ldr	r3, [pc, #52]	; (90f4 <grid_sys_recall_configuration+0x150>)
    90be:	a869      	add	r0, sp, #420	; 0x1a4
    90c0:	4798      	blx	r3

	grid_msg_packet_send_everywhere(&message);
    90c2:	4b0d      	ldr	r3, [pc, #52]	; (90f8 <grid_sys_recall_configuration+0x154>)
    90c4:	a869      	add	r0, sp, #420	; 0x1a4
    90c6:	4798      	blx	r3
// 	
// 	grid_msg_packet_close(&response);
// 	grid_msg_packet_send_everywhere(&response);
	
	
}
    90c8:	f50d 7d51 	add.w	sp, sp, #836	; 0x344
    90cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    90d0:	000085c5 	.word	0x000085c5
    90d4:	000085f9 	.word	0x000085f9
    90d8:	00012ab5 	.word	0x00012ab5
    90dc:	0000852f 	.word	0x0000852f
    90e0:	00013111 	.word	0x00013111
    90e4:	00015359 	.word	0x00015359
    90e8:	000135c1 	.word	0x000135c1
    90ec:	000085a9 	.word	0x000085a9
    90f0:	00015092 	.word	0x00015092
    90f4:	000086f1 	.word	0x000086f1
    90f8:	000087c5 	.word	0x000087c5
    90fc:	00008535 	.word	0x00008535

00009100 <grid_sys_nvm_load_configuration>:


void grid_sys_nvm_load_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    9100:	b5f0      	push	{r4, r5, r6, r7, lr}
    9102:	f5ad 7d6d 	sub.w	sp, sp, #948	; 0x3b4
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
    9106:	2400      	movs	r4, #0
void grid_sys_nvm_load_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    9108:	460e      	mov	r6, r1
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
    910a:	4b2f      	ldr	r3, [pc, #188]	; (91c8 <grid_sys_nvm_load_configuration+0xc8>)
    910c:	946c      	str	r4, [sp, #432]	; 0x1b0
    910e:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
    9112:	4621      	mov	r1, r4
    9114:	a86d      	add	r0, sp, #436	; 0x1b4
    9116:	4798      	blx	r3
    9118:	ad6c      	add	r5, sp, #432	; 0x1b0
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    911a:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    911e:	f8c6 1214 	str.w	r1, [r6, #532]	; 0x214
	
	flash_read(nvm->flash, nvm->read_source_address, temp, GRID_NVM_PAGE_SIZE);
    9122:	6830      	ldr	r0, [r6, #0]
    9124:	4e29      	ldr	r6, [pc, #164]	; (91cc <grid_sys_nvm_load_configuration+0xcc>)
    9126:	f44f 7300 	mov.w	r3, #512	; 0x200
    912a:	462a      	mov	r2, r5
    912c:	47b0      	blx	r6
			}
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    912e:	4a28      	ldr	r2, [pc, #160]	; (91d0 <grid_sys_nvm_load_configuration+0xd0>)
	flash_read(nvm->flash, nvm->read_source_address, temp, GRID_NVM_PAGE_SIZE);
    9130:	4621      	mov	r1, r4
	uint8_t acknowledge = 0;	
    9132:	4626      	mov	r6, r4
	uint8_t copydone = 0;
    9134:	4623      	mov	r3, r4
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    9136:	f241 37b4 	movw	r7, #5044	; 0x13b4
		if (copydone == 0){
    913a:	1c4c      	adds	r4, r1, #1
    913c:	b943      	cbnz	r3, 9150 <grid_sys_nvm_load_configuration+0x50>
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    913e:	5c68      	ldrb	r0, [r5, r1]
    9140:	280a      	cmp	r0, #10
    9142:	d139      	bne.n	91b8 <grid_sys_nvm_load_configuration+0xb8>
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    9144:	4411      	add	r1, r2
    9146:	55c8      	strb	r0, [r1, r7]
				GRID_PORT_U.rx_double_buffer_status = i+1;
    9148:	6214      	str	r4, [r2, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    914a:	6293      	str	r3, [r2, #40]	; 0x28
				acknowledge = 1;
    914c:	2301      	movs	r3, #1
				copydone = 1;
    914e:	461e      	mov	r6, r3
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
    9150:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
    9154:	4621      	mov	r1, r4
    9156:	d1f0      	bne.n	913a <grid_sys_nvm_load_configuration+0x3a>
	
	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    9158:	4b1e      	ldr	r3, [pc, #120]	; (91d4 <grid_sys_nvm_load_configuration+0xd4>)
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    915a:	4c1f      	ldr	r4, [pc, #124]	; (91d8 <grid_sys_nvm_load_configuration+0xd8>)

	uint8_t response_payload[10] = {0};
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    915c:	4d1f      	ldr	r5, [pc, #124]	; (91dc <grid_sys_nvm_load_configuration+0xdc>)
	grid_msg_init(&response);
    915e:	a805      	add	r0, sp, #20
    9160:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9162:	227f      	movs	r2, #127	; 0x7f
    9164:	4611      	mov	r1, r2
    9166:	2300      	movs	r3, #0
    9168:	a805      	add	r0, sp, #20
    916a:	47a0      	blx	r4
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    916c:	2303      	movs	r3, #3
    916e:	491c      	ldr	r1, [pc, #112]	; (91e0 <grid_sys_nvm_load_configuration+0xe0>)
    9170:	9300      	str	r3, [sp, #0]
    9172:	2202      	movs	r2, #2
	uint8_t response_payload[10] = {0};
    9174:	2400      	movs	r4, #0
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    9176:	2361      	movs	r3, #97	; 0x61
    9178:	a802      	add	r0, sp, #8
	uint8_t response_payload[10] = {0};
    917a:	e9cd 4402 	strd	r4, r4, [sp, #8]
    917e:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    9182:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    9184:	4b17      	ldr	r3, [pc, #92]	; (91e4 <grid_sys_nvm_load_configuration+0xe4>)
    9186:	4d18      	ldr	r5, [pc, #96]	; (91e8 <grid_sys_nvm_load_configuration+0xe8>)
    9188:	a802      	add	r0, sp, #8
    918a:	4798      	blx	r3
    918c:	4b17      	ldr	r3, [pc, #92]	; (91ec <grid_sys_nvm_load_configuration+0xec>)
    918e:	4602      	mov	r2, r0
    9190:	a902      	add	r1, sp, #8
    9192:	a805      	add	r0, sp, #20
    9194:	4798      	blx	r3
	
	if (acknowledge == 1){
    9196:	b1ae      	cbz	r6, 91c4 <grid_sys_nvm_load_configuration+0xc4>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    9198:	230a      	movs	r3, #10
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    919a:	2204      	movs	r2, #4
    919c:	4621      	mov	r1, r4
    919e:	9300      	str	r3, [sp, #0]
    91a0:	a805      	add	r0, sp, #20
    91a2:	2301      	movs	r3, #1
    91a4:	47a8      	blx	r5
	}

	
	grid_msg_packet_close(&response);
    91a6:	4b12      	ldr	r3, [pc, #72]	; (91f0 <grid_sys_nvm_load_configuration+0xf0>)
    91a8:	a805      	add	r0, sp, #20
    91aa:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    91ac:	4b11      	ldr	r3, [pc, #68]	; (91f4 <grid_sys_nvm_load_configuration+0xf4>)
    91ae:	a805      	add	r0, sp, #20
    91b0:	4798      	blx	r3
	
}
    91b2:	f50d 7d6d 	add.w	sp, sp, #948	; 0x3b4
    91b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    91b8:	28ff      	cmp	r0, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    91ba:	bf16      	itet	ne
    91bc:	1889      	addne	r1, r1, r2
				copydone = 1;
    91be:	2301      	moveq	r3, #1
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    91c0:	55c8      	strbne	r0, [r1, r7]
    91c2:	e7c5      	b.n	9150 <grid_sys_nvm_load_configuration+0x50>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    91c4:	230b      	movs	r3, #11
    91c6:	e7e8      	b.n	919a <grid_sys_nvm_load_configuration+0x9a>
    91c8:	00012ab5 	.word	0x00012ab5
    91cc:	0000de35 	.word	0x0000de35
    91d0:	2000403c 	.word	0x2000403c
    91d4:	000085c5 	.word	0x000085c5
    91d8:	000085f9 	.word	0x000085f9
    91dc:	00013111 	.word	0x00013111
    91e0:	0001534f 	.word	0x0001534f
    91e4:	000135c1 	.word	0x000135c1
    91e8:	000085a9 	.word	0x000085a9
    91ec:	00008535 	.word	0x00008535
    91f0:	000086f1 	.word	0x000086f1
    91f4:	000087c5 	.word	0x000087c5

000091f8 <grid_sys_nvm_clear_configuration>:

void grid_sys_nvm_clear_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    91f8:	b530      	push	{r4, r5, lr}
    91fa:	460b      	mov	r3, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    91fc:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
void grid_sys_nvm_clear_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    9200:	b0ed      	sub	sp, #436	; 0x1b4
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    9202:	f8c3 1214 	str.w	r1, [r3, #532]	; 0x214
	
	flash_erase(nvm->flash, GRID_NVM_GLOBAL_BASE_ADDRESS, 1);
    9206:	2201      	movs	r2, #1
    9208:	6818      	ldr	r0, [r3, #0]
    920a:	4b18      	ldr	r3, [pc, #96]	; (926c <grid_sys_nvm_clear_configuration+0x74>)

	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
		
	grid_msg_init(&response);
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    920c:	4c18      	ldr	r4, [pc, #96]	; (9270 <grid_sys_nvm_clear_configuration+0x78>)

	uint8_t response_payload[10] = {0};
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    920e:	4d19      	ldr	r5, [pc, #100]	; (9274 <grid_sys_nvm_clear_configuration+0x7c>)
	flash_erase(nvm->flash, GRID_NVM_GLOBAL_BASE_ADDRESS, 1);
    9210:	4798      	blx	r3
	grid_msg_init(&response);
    9212:	a805      	add	r0, sp, #20
    9214:	4b18      	ldr	r3, [pc, #96]	; (9278 <grid_sys_nvm_clear_configuration+0x80>)
    9216:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9218:	227f      	movs	r2, #127	; 0x7f
    921a:	4611      	mov	r1, r2
    921c:	a805      	add	r0, sp, #20
    921e:	2300      	movs	r3, #0
    9220:	47a0      	blx	r4
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    9222:	2303      	movs	r3, #3
	uint8_t response_payload[10] = {0};
    9224:	2400      	movs	r4, #0
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    9226:	4915      	ldr	r1, [pc, #84]	; (927c <grid_sys_nvm_clear_configuration+0x84>)
    9228:	9300      	str	r3, [sp, #0]
    922a:	2202      	movs	r2, #2
    922c:	2362      	movs	r3, #98	; 0x62
    922e:	a802      	add	r0, sp, #8
	uint8_t response_payload[10] = {0};
    9230:	e9cd 4402 	strd	r4, r4, [sp, #8]
    9234:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    9238:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    923a:	4b11      	ldr	r3, [pc, #68]	; (9280 <grid_sys_nvm_clear_configuration+0x88>)
    923c:	a802      	add	r0, sp, #8
    923e:	4798      	blx	r3
    9240:	a902      	add	r1, sp, #8
    9242:	4602      	mov	r2, r0
    9244:	4b0f      	ldr	r3, [pc, #60]	; (9284 <grid_sys_nvm_clear_configuration+0x8c>)
    9246:	a805      	add	r0, sp, #20
    9248:	4798      	blx	r3
		
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    924a:	230a      	movs	r3, #10
    924c:	4621      	mov	r1, r4
    924e:	2204      	movs	r2, #4
    9250:	9300      	str	r3, [sp, #0]
    9252:	a805      	add	r0, sp, #20
    9254:	4c0c      	ldr	r4, [pc, #48]	; (9288 <grid_sys_nvm_clear_configuration+0x90>)
    9256:	2301      	movs	r3, #1
    9258:	47a0      	blx	r4
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
	}

		
	grid_msg_packet_close(&response);
    925a:	4b0c      	ldr	r3, [pc, #48]	; (928c <grid_sys_nvm_clear_configuration+0x94>)
    925c:	a805      	add	r0, sp, #20
    925e:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    9260:	4b0b      	ldr	r3, [pc, #44]	; (9290 <grid_sys_nvm_clear_configuration+0x98>)
    9262:	a805      	add	r0, sp, #20
    9264:	4798      	blx	r3
	
	
}
    9266:	b06d      	add	sp, #436	; 0x1b4
    9268:	bd30      	pop	{r4, r5, pc}
    926a:	bf00      	nop
    926c:	0000df21 	.word	0x0000df21
    9270:	000085f9 	.word	0x000085f9
    9274:	00013111 	.word	0x00013111
    9278:	000085c5 	.word	0x000085c5
    927c:	0001534f 	.word	0x0001534f
    9280:	000135c1 	.word	0x000135c1
    9284:	00008535 	.word	0x00008535
    9288:	000085a9 	.word	0x000085a9
    928c:	000086f1 	.word	0x000086f1
    9290:	000087c5 	.word	0x000087c5

00009294 <grid_debug_print_text>:



void grid_debug_print_text(uint8_t* debug_string){
    9294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	uint32_t debug_string_length = strlen(debug_string);
    9298:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 937c <grid_debug_print_text+0xe8>
	
	struct grid_msg message;
	
	grid_msg_init(&message);
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    929c:	4c2b      	ldr	r4, [pc, #172]	; (934c <grid_debug_print_text+0xb8>)
	
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
	uint32_t offset = 0;
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_start);
    929e:	4e2c      	ldr	r6, [pc, #176]	; (9350 <grid_debug_print_text+0xbc>)
	offset += strlen(&payload[offset]);
		
	sprintf(&payload[offset], "# ");
    92a0:	4f2c      	ldr	r7, [pc, #176]	; (9354 <grid_debug_print_text+0xc0>)
void grid_debug_print_text(uint8_t* debug_string){
    92a2:	f5ad 7d4c 	sub.w	sp, sp, #816	; 0x330
    92a6:	4681      	mov	r9, r0
	uint32_t debug_string_length = strlen(debug_string);
    92a8:	47d0      	blx	sl
	grid_msg_init(&message);
    92aa:	4b2b      	ldr	r3, [pc, #172]	; (9358 <grid_debug_print_text+0xc4>)
	uint32_t debug_string_length = strlen(debug_string);
    92ac:	4680      	mov	r8, r0
	grid_msg_init(&message);
    92ae:	a865      	add	r0, sp, #404	; 0x194
    92b0:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    92b2:	227f      	movs	r2, #127	; 0x7f
    92b4:	4611      	mov	r1, r2
    92b6:	2300      	movs	r3, #0
    92b8:	a865      	add	r0, sp, #404	; 0x194
    92ba:	47a0      	blx	r4
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    92bc:	2400      	movs	r4, #0
    92be:	4621      	mov	r1, r4
    92c0:	4b26      	ldr	r3, [pc, #152]	; (935c <grid_debug_print_text+0xc8>)
    92c2:	9401      	str	r4, [sp, #4]
    92c4:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    92c8:	a802      	add	r0, sp, #8
    92ca:	4798      	blx	r3
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_start);
    92cc:	2202      	movs	r2, #2
    92ce:	4924      	ldr	r1, [pc, #144]	; (9360 <grid_debug_print_text+0xcc>)
    92d0:	2320      	movs	r3, #32
    92d2:	a801      	add	r0, sp, #4
    92d4:	47b0      	blx	r6
	offset += strlen(&payload[offset]);
    92d6:	a801      	add	r0, sp, #4
    92d8:	47d0      	blx	sl
	sprintf(&payload[offset], "# ");
    92da:	ab01      	add	r3, sp, #4
    92dc:	4403      	add	r3, r0
    92de:	4921      	ldr	r1, [pc, #132]	; (9364 <grid_debug_print_text+0xd0>)
	offset += strlen(&payload[offset]);
    92e0:	4605      	mov	r5, r0
	sprintf(&payload[offset], "# ");
    92e2:	4618      	mov	r0, r3
    92e4:	47b8      	blx	r7
	offset += strlen(&payload[offset]);
    92e6:	47d0      	blx	sl
    92e8:	ab01      	add	r3, sp, #4
    92ea:	4405      	add	r5, r0

	for(uint32_t i=0; i<debug_string_length; i++){
    92ec:	1958      	adds	r0, r3, r5
    92ee:	4621      	mov	r1, r4
    92f0:	4603      	mov	r3, r0
    92f2:	4654      	mov	r4, sl
    92f4:	4541      	cmp	r1, r8
    92f6:	d006      	beq.n	9306 <grid_debug_print_text+0x72>
		
		payload[offset+i] = debug_string[i];
    92f8:	f819 2001 	ldrb.w	r2, [r9, r1]
    92fc:	f803 2b01 	strb.w	r2, [r3], #1
		
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    9300:	194a      	adds	r2, r1, r5
    9302:	2ac8      	cmp	r2, #200	; 0xc8
    9304:	d91f      	bls.n	9346 <grid_debug_print_text+0xb2>
		{
			break;
		}
	}
	offset += strlen(&payload[offset]);
    9306:	47a0      	blx	r4
	
	
	sprintf(&payload[offset], " #");
    9308:	ab01      	add	r3, sp, #4
	offset += strlen(&payload[offset]);
    930a:	4405      	add	r5, r0
	sprintf(&payload[offset], " #");
    930c:	442b      	add	r3, r5
    930e:	4916      	ldr	r1, [pc, #88]	; (9368 <grid_debug_print_text+0xd4>)
    9310:	4618      	mov	r0, r3
    9312:	47b8      	blx	r7
	offset += strlen(&payload[offset]);
    9314:	47a0      	blx	r4
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_end);
    9316:	ab01      	add	r3, sp, #4
	offset += strlen(&payload[offset]);
    9318:	4405      	add	r5, r0
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_end);
    931a:	195f      	adds	r7, r3, r5
    931c:	4913      	ldr	r1, [pc, #76]	; (936c <grid_debug_print_text+0xd8>)
    931e:	2203      	movs	r2, #3
    9320:	4638      	mov	r0, r7
    9322:	47b0      	blx	r6
	offset += strlen(&payload[offset]);	
    9324:	4638      	mov	r0, r7
    9326:	47a0      	blx	r4
	
	grid_msg_body_append_text(&message, payload, offset);
    9328:	a901      	add	r1, sp, #4
    932a:	1942      	adds	r2, r0, r5
    932c:	4b10      	ldr	r3, [pc, #64]	; (9370 <grid_debug_print_text+0xdc>)
    932e:	a865      	add	r0, sp, #404	; 0x194
    9330:	4798      	blx	r3
	grid_msg_packet_close(&message);
    9332:	4b10      	ldr	r3, [pc, #64]	; (9374 <grid_debug_print_text+0xe0>)
    9334:	a865      	add	r0, sp, #404	; 0x194
    9336:	4798      	blx	r3
	
	grid_msg_packet_send_everywhere(&message);
    9338:	4b0f      	ldr	r3, [pc, #60]	; (9378 <grid_debug_print_text+0xe4>)
    933a:	a865      	add	r0, sp, #404	; 0x194
    933c:	4798      	blx	r3
	

	
	
}
    933e:	f50d 7d4c 	add.w	sp, sp, #816	; 0x330
    9342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	for(uint32_t i=0; i<debug_string_length; i++){
    9346:	3101      	adds	r1, #1
    9348:	e7d4      	b.n	92f4 <grid_debug_print_text+0x60>
    934a:	bf00      	nop
    934c:	000085f9 	.word	0x000085f9
    9350:	00013111 	.word	0x00013111
    9354:	000134fd 	.word	0x000134fd
    9358:	000085c5 	.word	0x000085c5
    935c:	00012ab5 	.word	0x00012ab5
    9360:	00015367 	.word	0x00015367
    9364:	0001536f 	.word	0x0001536f
    9368:	00015372 	.word	0x00015372
    936c:	0001508f 	.word	0x0001508f
    9370:	00008535 	.word	0x00008535
    9374:	000086f1 	.word	0x000086f1
    9378:	000087c5 	.word	0x000087c5
    937c:	000135c1 	.word	0x000135c1

00009380 <tx_cb_USART_GRID>:
static void tx_cb_USART_GRID_W(const struct usart_async_descriptor *const descr)
{
	tx_cb_USART_GRID(&GRID_PORT_W);
}

void tx_cb_USART_GRID(struct grid_port* const por){
    9380:	b530      	push	{r4, r5, lr}
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    9382:	f06f 052b 	mvn.w	r5, #43	; 0x2b
    9386:	8984      	ldrh	r4, [r0, #12]
    9388:	f100 032c 	add.w	r3, r0, #44	; 0x2c
    938c:	1a2d      	subs	r5, r5, r0
    938e:	2200      	movs	r2, #0
    9390:	18e9      	adds	r1, r5, r3
    9392:	428c      	cmp	r4, r1
    9394:	d801      	bhi.n	939a <tx_cb_USART_GRID+0x1a>
		por->tx_double_buffer[i] = 0;
	}
	por->tx_double_buffer_status = 0;	
    9396:	8182      	strh	r2, [r0, #12]
}
    9398:	bd30      	pop	{r4, r5, pc}
		por->tx_double_buffer[i] = 0;
    939a:	f803 2b01 	strb.w	r2, [r3], #1
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    939e:	e7f7      	b.n	9390 <tx_cb_USART_GRID+0x10>

000093a0 <tx_cb_USART_GRID_W>:
	tx_cb_USART_GRID(&GRID_PORT_W);
    93a0:	4801      	ldr	r0, [pc, #4]	; (93a8 <tx_cb_USART_GRID_W+0x8>)
    93a2:	4b02      	ldr	r3, [pc, #8]	; (93ac <tx_cb_USART_GRID_W+0xc>)
    93a4:	4718      	bx	r3
    93a6:	bf00      	nop
    93a8:	20008260 	.word	0x20008260
    93ac:	00009381 	.word	0x00009381

000093b0 <tx_cb_USART_GRID_S>:
	tx_cb_USART_GRID(&GRID_PORT_S);
    93b0:	4801      	ldr	r0, [pc, #4]	; (93b8 <tx_cb_USART_GRID_S+0x8>)
    93b2:	4b02      	ldr	r3, [pc, #8]	; (93bc <tx_cb_USART_GRID_S+0xc>)
    93b4:	4718      	bx	r3
    93b6:	bf00      	nop
    93b8:	2000b860 	.word	0x2000b860
    93bc:	00009381 	.word	0x00009381

000093c0 <tx_cb_USART_GRID_E>:
	tx_cb_USART_GRID(&GRID_PORT_E);
    93c0:	4801      	ldr	r0, [pc, #4]	; (93c8 <tx_cb_USART_GRID_E+0x8>)
    93c2:	4b02      	ldr	r3, [pc, #8]	; (93cc <tx_cb_USART_GRID_E+0xc>)
    93c4:	4718      	bx	r3
    93c6:	bf00      	nop
    93c8:	200117fc 	.word	0x200117fc
    93cc:	00009381 	.word	0x00009381

000093d0 <tx_cb_USART_GRID_N>:
	tx_cb_USART_GRID(&GRID_PORT_N);
    93d0:	4801      	ldr	r0, [pc, #4]	; (93d8 <tx_cb_USART_GRID_N+0x8>)
    93d2:	4b02      	ldr	r3, [pc, #8]	; (93dc <tx_cb_USART_GRID_N+0xc>)
    93d4:	4718      	bx	r3
    93d6:	bf00      	nop
    93d8:	200010dc 	.word	0x200010dc
    93dc:	00009381 	.word	0x00009381

000093e0 <err_cb_USART_GRID>:
	err_cb_USART_GRID(&GRID_PORT_W);
}


void err_cb_USART_GRID(struct grid_port* const por){
	por->usart_error_flag = 1;	
    93e0:	2301      	movs	r3, #1
    93e2:	7603      	strb	r3, [r0, #24]
	
	usart_async_disable(por->usart);
    93e4:	6840      	ldr	r0, [r0, #4]
    93e6:	4b01      	ldr	r3, [pc, #4]	; (93ec <err_cb_USART_GRID+0xc>)
    93e8:	4718      	bx	r3
    93ea:	bf00      	nop
    93ec:	00010001 	.word	0x00010001

000093f0 <err_cb_USART_GRID_W>:
	err_cb_USART_GRID(&GRID_PORT_W);
    93f0:	4801      	ldr	r0, [pc, #4]	; (93f8 <err_cb_USART_GRID_W+0x8>)
    93f2:	4b02      	ldr	r3, [pc, #8]	; (93fc <err_cb_USART_GRID_W+0xc>)
    93f4:	4718      	bx	r3
    93f6:	bf00      	nop
    93f8:	20008260 	.word	0x20008260
    93fc:	000093e1 	.word	0x000093e1

00009400 <err_cb_USART_GRID_S>:
	err_cb_USART_GRID(&GRID_PORT_S);
    9400:	4801      	ldr	r0, [pc, #4]	; (9408 <err_cb_USART_GRID_S+0x8>)
    9402:	4b02      	ldr	r3, [pc, #8]	; (940c <err_cb_USART_GRID_S+0xc>)
    9404:	4718      	bx	r3
    9406:	bf00      	nop
    9408:	2000b860 	.word	0x2000b860
    940c:	000093e1 	.word	0x000093e1

00009410 <err_cb_USART_GRID_E>:
	err_cb_USART_GRID(&GRID_PORT_E);
    9410:	4801      	ldr	r0, [pc, #4]	; (9418 <err_cb_USART_GRID_E+0x8>)
    9412:	4b02      	ldr	r3, [pc, #8]	; (941c <err_cb_USART_GRID_E+0xc>)
    9414:	4718      	bx	r3
    9416:	bf00      	nop
    9418:	200117fc 	.word	0x200117fc
    941c:	000093e1 	.word	0x000093e1

00009420 <err_cb_USART_GRID_N>:
	err_cb_USART_GRID(&GRID_PORT_N);
    9420:	4801      	ldr	r0, [pc, #4]	; (9428 <err_cb_USART_GRID_N+0x8>)
    9422:	4b02      	ldr	r3, [pc, #8]	; (942c <err_cb_USART_GRID_N+0xc>)
    9424:	4718      	bx	r3
    9426:	bf00      	nop
    9428:	200010dc 	.word	0x200010dc
    942c:	000093e1 	.word	0x000093e1

00009430 <grid_sys_port_reset_dma>:
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
    9430:	7a80      	ldrb	r0, [r0, #10]
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    9432:	0103      	lsls	r3, r0, #4
    9434:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    9438:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	_dma_enable_transaction(por->dma_channel, false);
    943c:	2100      	movs	r1, #0
    943e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    9440:	f022 0202 	bic.w	r2, r2, #2
    9444:	641a      	str	r2, [r3, #64]	; 0x40
    9446:	4b01      	ldr	r3, [pc, #4]	; (944c <grid_sys_port_reset_dma+0x1c>)
    9448:	4718      	bx	r3
    944a:	bf00      	nop
    944c:	0000d305 	.word	0x0000d305

00009450 <dma_transfer_complete_n_cb>:
	grid_sys_port_reset_dma(por);
    9450:	4801      	ldr	r0, [pc, #4]	; (9458 <dma_transfer_complete_n_cb+0x8>)
    9452:	4b02      	ldr	r3, [pc, #8]	; (945c <dma_transfer_complete_n_cb+0xc>)
    9454:	4718      	bx	r3
    9456:	bf00      	nop
    9458:	200010dc 	.word	0x200010dc
    945c:	00009431 	.word	0x00009431

00009460 <dma_transfer_complete_e_cb>:
    9460:	4801      	ldr	r0, [pc, #4]	; (9468 <dma_transfer_complete_e_cb+0x8>)
    9462:	4b02      	ldr	r3, [pc, #8]	; (946c <dma_transfer_complete_e_cb+0xc>)
    9464:	4718      	bx	r3
    9466:	bf00      	nop
    9468:	200117fc 	.word	0x200117fc
    946c:	00009431 	.word	0x00009431

00009470 <dma_transfer_complete_s_cb>:
    9470:	4801      	ldr	r0, [pc, #4]	; (9478 <dma_transfer_complete_s_cb+0x8>)
    9472:	4b02      	ldr	r3, [pc, #8]	; (947c <dma_transfer_complete_s_cb+0xc>)
    9474:	4718      	bx	r3
    9476:	bf00      	nop
    9478:	2000b860 	.word	0x2000b860
    947c:	00009431 	.word	0x00009431

00009480 <dma_transfer_complete_w_cb>:
    9480:	4801      	ldr	r0, [pc, #4]	; (9488 <dma_transfer_complete_w_cb+0x8>)
    9482:	4b02      	ldr	r3, [pc, #8]	; (948c <dma_transfer_complete_w_cb+0xc>)
    9484:	4718      	bx	r3
    9486:	bf00      	nop
    9488:	20008260 	.word	0x20008260
    948c:	00009431 	.word	0x00009431

00009490 <grid_sys_uart_init>:

}


void grid_sys_uart_init(){
    9490:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 *                      GPIO_PULL_UP   = Pull pin high with internal resistor
 *                      GPIO_PULL_OFF  = Disable pin pull mode
 */
static inline void gpio_set_pin_pull_mode(const uint8_t pin, const enum gpio_pull_mode pull_mode)
{
	_gpio_set_pin_pull_mode((enum gpio_port)GPIO_PORT(pin), pin & 0x1F, pull_mode);
    9494:	211c      	movs	r1, #28
    9496:	4c2c      	ldr	r4, [pc, #176]	; (9548 <grid_sys_uart_init+0xb8>)
	gpio_set_pin_pull_mode(PC28, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC16, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    9498:	f8df 80f8 	ldr.w	r8, [pc, #248]	; 9594 <grid_sys_uart_init+0x104>
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    949c:	4f2b      	ldr	r7, [pc, #172]	; (954c <grid_sys_uart_init+0xbc>)
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    949e:	4e2c      	ldr	r6, [pc, #176]	; (9550 <grid_sys_uart_init+0xc0>)
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    94a0:	4d2c      	ldr	r5, [pc, #176]	; (9554 <grid_sys_uart_init+0xc4>)
			
	// Set parity for grid uart communication
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    94a2:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 9598 <grid_sys_uart_init+0x108>
    94a6:	2002      	movs	r0, #2
    94a8:	47a0      	blx	r4
    94aa:	2110      	movs	r1, #16
    94ac:	2002      	movs	r0, #2
    94ae:	47a0      	blx	r4
    94b0:	210c      	movs	r1, #12
    94b2:	2002      	movs	r0, #2
    94b4:	47a0      	blx	r4
    94b6:	2109      	movs	r1, #9
    94b8:	2001      	movs	r0, #1
    94ba:	47a0      	blx	r4
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    94bc:	4c26      	ldr	r4, [pc, #152]	; (9558 <grid_sys_uart_init+0xc8>)
    94be:	4a27      	ldr	r2, [pc, #156]	; (955c <grid_sys_uart_init+0xcc>)
    94c0:	2101      	movs	r1, #1
    94c2:	4640      	mov	r0, r8
    94c4:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    94c6:	4a26      	ldr	r2, [pc, #152]	; (9560 <grid_sys_uart_init+0xd0>)
    94c8:	2101      	movs	r1, #1
    94ca:	4638      	mov	r0, r7
    94cc:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    94ce:	4a25      	ldr	r2, [pc, #148]	; (9564 <grid_sys_uart_init+0xd4>)
    94d0:	2101      	movs	r1, #1
    94d2:	4630      	mov	r0, r6
    94d4:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    94d6:	4a24      	ldr	r2, [pc, #144]	; (9568 <grid_sys_uart_init+0xd8>)
    94d8:	2101      	movs	r1, #1
    94da:	4628      	mov	r0, r5
    94dc:	47a0      	blx	r4
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    94de:	2101      	movs	r1, #1
    94e0:	4640      	mov	r0, r8
    94e2:	47c8      	blx	r9
	usart_async_set_parity(&USART_EAST, USART_PARITY_ODD);	
    94e4:	2101      	movs	r1, #1
    94e6:	4638      	mov	r0, r7
    94e8:	47c8      	blx	r9
	usart_async_set_parity(&USART_SOUTH, USART_PARITY_ODD);
    94ea:	2101      	movs	r1, #1
    94ec:	4630      	mov	r0, r6
    94ee:	47c8      	blx	r9
	usart_async_set_parity(&USART_WEST, USART_PARITY_ODD);
    94f0:	2101      	movs	r1, #1
    94f2:	4628      	mov	r0, r5
    94f4:	47c8      	blx	r9
	
	// Set callback function for parity error
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_N);
    94f6:	4a1d      	ldr	r2, [pc, #116]	; (956c <grid_sys_uart_init+0xdc>)
    94f8:	2102      	movs	r1, #2
    94fa:	4640      	mov	r0, r8
    94fc:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_E);
    94fe:	4a1c      	ldr	r2, [pc, #112]	; (9570 <grid_sys_uart_init+0xe0>)
    9500:	2102      	movs	r1, #2
    9502:	4638      	mov	r0, r7
    9504:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_S);
    9506:	4a1b      	ldr	r2, [pc, #108]	; (9574 <grid_sys_uart_init+0xe4>)
    9508:	2102      	movs	r1, #2
    950a:	4630      	mov	r0, r6
    950c:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_W);
    950e:	4a1a      	ldr	r2, [pc, #104]	; (9578 <grid_sys_uart_init+0xe8>)
    9510:	2102      	movs	r1, #2
    9512:	4628      	mov	r0, r5
    9514:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);

	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    9516:	4c19      	ldr	r4, [pc, #100]	; (957c <grid_sys_uart_init+0xec>)
    9518:	4919      	ldr	r1, [pc, #100]	; (9580 <grid_sys_uart_init+0xf0>)
    951a:	4640      	mov	r0, r8
    951c:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    951e:	4919      	ldr	r1, [pc, #100]	; (9584 <grid_sys_uart_init+0xf4>)
    9520:	4638      	mov	r0, r7
    9522:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    9524:	4918      	ldr	r1, [pc, #96]	; (9588 <grid_sys_uart_init+0xf8>)
    9526:	4630      	mov	r0, r6
    9528:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    952a:	4918      	ldr	r1, [pc, #96]	; (958c <grid_sys_uart_init+0xfc>)
    952c:	4628      	mov	r0, r5
    952e:	47a0      	blx	r4
	
	
	usart_async_enable(&USART_NORTH);
    9530:	4c17      	ldr	r4, [pc, #92]	; (9590 <grid_sys_uart_init+0x100>)
    9532:	4640      	mov	r0, r8
    9534:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    9536:	4638      	mov	r0, r7
    9538:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    953a:	4630      	mov	r0, r6
    953c:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    953e:	4628      	mov	r0, r5
    9540:	4623      	mov	r3, r4




}
    9542:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	usart_async_enable(&USART_WEST);
    9546:	4718      	bx	r3
    9548:	00008d59 	.word	0x00008d59
    954c:	20014d40 	.word	0x20014d40
    9550:	20014e98 	.word	0x20014e98
    9554:	20014e48 	.word	0x20014e48
    9558:	00010051 	.word	0x00010051
    955c:	000093d1 	.word	0x000093d1
    9560:	000093c1 	.word	0x000093c1
    9564:	000093b1 	.word	0x000093b1
    9568:	000093a1 	.word	0x000093a1
    956c:	00009421 	.word	0x00009421
    9570:	00009411 	.word	0x00009411
    9574:	00009401 	.word	0x00009401
    9578:	000093f1 	.word	0x000093f1
    957c:	0001002d 	.word	0x0001002d
    9580:	20006f90 	.word	0x20006f90
    9584:	2000b85c 	.word	0x2000b85c
    9588:	2000e7ac 	.word	0x2000e7ac
    958c:	200147dc 	.word	0x200147dc
    9590:	0000ffd5 	.word	0x0000ffd5
    9594:	20014d94 	.word	0x20014d94
    9598:	000100b1 	.word	0x000100b1

0000959c <grid_sys_dma_rx_init_one>:



void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    959c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	
	
	uint8_t dma_rx_channel = por->dma_channel;
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    959e:	6843      	ldr	r3, [r0, #4]
	uint8_t dma_rx_channel = por->dma_channel;
    95a0:	7a84      	ldrb	r4, [r0, #10]
void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    95a2:	460f      	mov	r7, r1
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    95a4:	6a19      	ldr	r1, [r3, #32]
    95a6:	4b10      	ldr	r3, [pc, #64]	; (95e8 <grid_sys_dma_rx_init_one+0x4c>)
void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    95a8:	4605      	mov	r5, r0
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    95aa:	3128      	adds	r1, #40	; 0x28
    95ac:	4620      	mov	r0, r4
void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    95ae:	4616      	mov	r6, r2
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    95b0:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    95b2:	f505 519d 	add.w	r1, r5, #5024	; 0x13a0
    95b6:	4b0d      	ldr	r3, [pc, #52]	; (95ec <grid_sys_dma_rx_init_one+0x50>)
    95b8:	3114      	adds	r1, #20
    95ba:	4620      	mov	r0, r4
    95bc:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    95be:	4639      	mov	r1, r7
    95c0:	4b0b      	ldr	r3, [pc, #44]	; (95f0 <grid_sys_dma_rx_init_one+0x54>)
    95c2:	4620      	mov	r0, r4
    95c4:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    95c6:	4621      	mov	r1, r4
    95c8:	4b0a      	ldr	r3, [pc, #40]	; (95f4 <grid_sys_dma_rx_init_one+0x58>)
    95ca:	a801      	add	r0, sp, #4
    95cc:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    95ce:	9b01      	ldr	r3, [sp, #4]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    95d0:	2201      	movs	r2, #1
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    95d2:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    95d4:	4620      	mov	r0, r4
    95d6:	4b08      	ldr	r3, [pc, #32]	; (95f8 <grid_sys_dma_rx_init_one+0x5c>)
    95d8:	2100      	movs	r1, #0
    95da:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    95dc:	4b07      	ldr	r3, [pc, #28]	; (95fc <grid_sys_dma_rx_init_one+0x60>)
    95de:	2100      	movs	r1, #0
    95e0:	4620      	mov	r0, r4
    95e2:	4798      	blx	r3
	

}
    95e4:	b003      	add	sp, #12
    95e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    95e8:	0000d295 	.word	0x0000d295
    95ec:	0000d285 	.word	0x0000d285
    95f0:	0000d2c1 	.word	0x0000d2c1
    95f4:	0000d341 	.word	0x0000d341
    95f8:	0000d25d 	.word	0x0000d25d
    95fc:	0000d305 	.word	0x0000d305

00009600 <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    9600:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    9602:	4a10      	ldr	r2, [pc, #64]	; (9644 <grid_sys_dma_rx_init+0x44>)
    9604:	4c10      	ldr	r4, [pc, #64]	; (9648 <grid_sys_dma_rx_init+0x48>)
    9606:	4811      	ldr	r0, [pc, #68]	; (964c <grid_sys_dma_rx_init+0x4c>)
    9608:	f241 3188 	movw	r1, #5000	; 0x1388
    960c:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    960e:	4a10      	ldr	r2, [pc, #64]	; (9650 <grid_sys_dma_rx_init+0x50>)
    9610:	4810      	ldr	r0, [pc, #64]	; (9654 <grid_sys_dma_rx_init+0x54>)
    9612:	f241 3188 	movw	r1, #5000	; 0x1388
    9616:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    9618:	4a0f      	ldr	r2, [pc, #60]	; (9658 <grid_sys_dma_rx_init+0x58>)
    961a:	4810      	ldr	r0, [pc, #64]	; (965c <grid_sys_dma_rx_init+0x5c>)
    961c:	f241 3188 	movw	r1, #5000	; 0x1388
    9620:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    9622:	4a0f      	ldr	r2, [pc, #60]	; (9660 <grid_sys_dma_rx_init+0x60>)
    9624:	480f      	ldr	r0, [pc, #60]	; (9664 <grid_sys_dma_rx_init+0x64>)
    9626:	f241 3188 	movw	r1, #5000	; 0x1388
    962a:	47a0      	blx	r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    962c:	4b0e      	ldr	r3, [pc, #56]	; (9668 <grid_sys_dma_rx_init+0x68>)
    962e:	2200      	movs	r2, #0
    9630:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    9634:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    9638:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    963c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
	NVIC_SetPriority(DMAC_0_IRQn, 0);
	NVIC_SetPriority(DMAC_1_IRQn, 0);
	NVIC_SetPriority(DMAC_2_IRQn, 0);
	NVIC_SetPriority(DMAC_3_IRQn, 0);
	
}
    9640:	bd10      	pop	{r4, pc}
    9642:	bf00      	nop
    9644:	00009451 	.word	0x00009451
    9648:	0000959d 	.word	0x0000959d
    964c:	200010dc 	.word	0x200010dc
    9650:	00009461 	.word	0x00009461
    9654:	200117fc 	.word	0x200117fc
    9658:	00009471 	.word	0x00009471
    965c:	2000b860 	.word	0x2000b860
    9660:	00009481 	.word	0x00009481
    9664:	20008260 	.word	0x20008260
    9668:	e000e100 	.word	0xe000e100

0000966c <grid_sys_init>:
	return tmp;
}

static inline hri_rstc_rcause_reg_t hri_rstc_read_RCAUSE_reg(const void *const hw)
{
	return ((Rstc *)hw)->RCAUSE.reg;
    966c:	4b16      	ldr	r3, [pc, #88]	; (96c8 <grid_sys_init+0x5c>)

void grid_sys_init(struct grid_sys_model* mod){
    966e:	b570      	push	{r4, r5, r6, lr}
    9670:	781b      	ldrb	r3, [r3, #0]
	
	mod->uptime = 0;
	mod->reset_cause = hri_rstc_read_RCAUSE_reg(RSTC);
    9672:	7103      	strb	r3, [r0, #4]
	mod->uptime = 0;
    9674:	2500      	movs	r5, #0
void grid_sys_init(struct grid_sys_model* mod){
    9676:	4604      	mov	r4, r0
	mod->uptime = 0;
    9678:	6005      	str	r5, [r0, #0]
	
    
	mod->sessionid = rand_sync_read8(&RAND_0);
    967a:	4b14      	ldr	r3, [pc, #80]	; (96cc <grid_sys_init+0x60>)
    967c:	4814      	ldr	r0, [pc, #80]	; (96d0 <grid_sys_init+0x64>)
    967e:	4798      	blx	r3
	mod->bank_color_r[3] = 100;
	mod->bank_color_g[3] = 0;
	mod->bank_color_b[3] = 200;
	
	mod->bank_enabled[0] = 1;
	mod->bank_enabled[1] = 1;
    9680:	4a14      	ldr	r2, [pc, #80]	; (96d4 <grid_sys_init+0x68>)
    9682:	4b15      	ldr	r3, [pc, #84]	; (96d8 <grid_sys_init+0x6c>)
	mod->bank_color_g[1] = 100;
    9684:	4915      	ldr	r1, [pc, #84]	; (96dc <grid_sys_init+0x70>)
	mod->sessionid = rand_sync_read8(&RAND_0);
    9686:	7160      	strb	r0, [r4, #5]
	mod->bank_enabled[1] = 1;
    9688:	e9c4 2304 	strd	r2, r3, [r4, #16]
	mod->bank_color_g[1] = 100;
    968c:	4b14      	ldr	r3, [pc, #80]	; (96e0 <grid_sys_init+0x74>)
	mod->bank_setting_changed_flag = 0;
	
	mod->bank_init_flag = 0;


	mod->bank_activebank_number = 0;
    968e:	73e5      	strb	r5, [r4, #15]
	mod->bank_color_g[1] = 100;
    9690:	e9c4 1306 	strd	r1, r3, [r4, #24]
	mod->bank_color_b[1] = 0;
    9694:	f44f 5348 	mov.w	r3, #12800	; 0x3200
    9698:	8423      	strh	r3, [r4, #32]
	mod->bank_color_b[3] = 200;
    969a:	23c8      	movs	r3, #200	; 0xc8
    969c:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
	if (banknumber == 255){
			
		//mod->bank_activebank_number = 0;
		mod->bank_activebank_valid = 0;
		
		mod->bank_active_changed = 1;
    96a0:	4b10      	ldr	r3, [pc, #64]	; (96e4 <grid_sys_init+0x78>)
	mod->bank_activebank_color_r = 0;
    96a2:	6265      	str	r5, [r4, #36]	; 0x24
		mod->bank_active_changed = 1;
    96a4:	2201      	movs	r2, #1
    96a6:	745a      	strb	r2, [r3, #17]
				
		mod->bank_activebank_color_r = 127;
    96a8:	f647 727f 	movw	r2, #32639	; 0x7f7f
		mod->bank_activebank_valid = 0;
    96ac:	f883 5023 	strb.w	r5, [r3, #35]	; 0x23
		mod->bank_activebank_color_r = 127;
    96b0:	849a      	strh	r2, [r3, #36]	; 0x24
		mod->bank_activebank_color_g = 127;
		mod->bank_activebank_color_b = 127;
    96b2:	227f      	movs	r2, #127	; 0x7f
    96b4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	grid_port_init_all();
    96b8:	4b0b      	ldr	r3, [pc, #44]	; (96e8 <grid_sys_init+0x7c>)
    96ba:	4798      	blx	r3
	grid_sys_uart_init();
    96bc:	4b0b      	ldr	r3, [pc, #44]	; (96ec <grid_sys_init+0x80>)
    96be:	4798      	blx	r3
}
    96c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	grid_sys_dma_rx_init();
    96c4:	4b0a      	ldr	r3, [pc, #40]	; (96f0 <grid_sys_init+0x84>)
    96c6:	4718      	bx	r3
    96c8:	40000c00 	.word	0x40000c00
    96cc:	0000d875 	.word	0x0000d875
    96d0:	20014d0c 	.word	0x20014d0c
    96d4:	01000001 	.word	0x01000001
    96d8:	00010101 	.word	0x00010101
    96dc:	646432c8 	.word	0x646432c8
    96e0:	c800c864 	.word	0xc800c864
    96e4:	20006f94 	.word	0x20006f94
    96e8:	00005165 	.word	0x00005165
    96ec:	00009491 	.word	0x00009491
    96f0:	00009601 	.word	0x00009601

000096f4 <grid_sys_bank_enable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    96f4:	2903      	cmp	r1, #3
		mod->bank_enabled[banknumber] = 1;
    96f6:	bf9e      	ittt	ls
    96f8:	1809      	addls	r1, r1, r0
    96fa:	2301      	movls	r3, #1
    96fc:	74cb      	strbls	r3, [r1, #19]
}
    96fe:	4770      	bx	lr

00009700 <grid_sys_bank_disable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    9700:	2903      	cmp	r1, #3
		mod->bank_enabled[banknumber] = 0;
    9702:	bf9e      	ittt	ls
    9704:	1809      	addls	r1, r1, r0
    9706:	2300      	movls	r3, #0
    9708:	74cb      	strbls	r3, [r1, #19]
}
    970a:	4770      	bx	lr

0000970c <grid_sys_bank_set_color>:
	if (banknumber>GRID_SYS_BANK_MAXNUMBER){
    970c:	2904      	cmp	r1, #4
    970e:	d901      	bls.n	9714 <grid_sys_bank_set_color+0x8>
		return false;
    9710:	2000      	movs	r0, #0
    9712:	4770      	bx	lr
	mod->bank_color_r[banknumber] = ((rgb&0x00FF0000)>>16);
    9714:	4401      	add	r1, r0
    9716:	0c13      	lsrs	r3, r2, #16
    9718:	75cb      	strb	r3, [r1, #23]
	mod->bank_color_g[banknumber] = ((rgb&0x0000FF00)>>8);
    971a:	0a13      	lsrs	r3, r2, #8
    971c:	76cb      	strb	r3, [r1, #27]
	mod->bank_color_b[banknumber] = ((rgb&0x000000FF)>>0);
    971e:	77ca      	strb	r2, [r1, #31]
}
    9720:	4770      	bx	lr

00009722 <grid_sys_get_bank_num>:
}
    9722:	7bc0      	ldrb	r0, [r0, #15]
    9724:	4770      	bx	lr

00009726 <grid_sys_get_bank_valid>:
}
    9726:	f890 0023 	ldrb.w	r0, [r0, #35]	; 0x23
    972a:	4770      	bx	lr

0000972c <grid_sys_get_bank_red>:
}
    972c:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
    9730:	4770      	bx	lr

00009732 <grid_sys_get_bank_gre>:
}
    9732:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
    9736:	4770      	bx	lr

00009738 <grid_sys_get_bank_blu>:
}
    9738:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
    973c:	4770      	bx	lr

0000973e <grid_sys_get_map_state>:
}
    973e:	7c00      	ldrb	r0, [r0, #16]
    9740:	4770      	bx	lr

00009742 <grid_sys_get_bank_next>:
uint8_t grid_sys_get_bank_next(struct grid_sys_model* mod){
    9742:	b530      	push	{r4, r5, lr}
    9744:	4602      	mov	r2, r0
	return mod->bank_activebank_number;
    9746:	7bc0      	ldrb	r0, [r0, #15]
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    9748:	1c43      	adds	r3, r0, #1
    974a:	1d44      	adds	r4, r0, #5
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    974c:	f003 0103 	and.w	r1, r3, #3
		if (mod->bank_enabled[bank_check] == 1){
    9750:	1855      	adds	r5, r2, r1
    9752:	7ced      	ldrb	r5, [r5, #19]
    9754:	2d01      	cmp	r5, #1
    9756:	d003      	beq.n	9760 <grid_sys_get_bank_next+0x1e>
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    9758:	3301      	adds	r3, #1
    975a:	42a3      	cmp	r3, r4
    975c:	d1f6      	bne.n	974c <grid_sys_get_bank_next+0xa>
}
    975e:	bd30      	pop	{r4, r5, pc}
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    9760:	b2c8      	uxtb	r0, r1
    9762:	e7fc      	b.n	975e <grid_sys_get_bank_next+0x1c>

00009764 <grid_sys_get_bank_number_of_first_valid>:
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    9764:	f100 0213 	add.w	r2, r0, #19
uint8_t grid_sys_get_bank_number_of_first_valid(struct grid_sys_model* mod){
    9768:	2300      	movs	r3, #0
		if (mod->bank_enabled[i] == 1){
    976a:	f812 1b01 	ldrb.w	r1, [r2], #1
    976e:	2901      	cmp	r1, #1
    9770:	b2d8      	uxtb	r0, r3
    9772:	d003      	beq.n	977c <grid_sys_get_bank_number_of_first_valid+0x18>
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    9774:	3301      	adds	r3, #1
    9776:	2b04      	cmp	r3, #4
    9778:	d1f7      	bne.n	976a <grid_sys_get_bank_number_of_first_valid+0x6>
	return 255;
    977a:	20ff      	movs	r0, #255	; 0xff
}
    977c:	4770      	bx	lr

0000977e <grid_sys_set_bank>:
	if (banknumber == 255){
    977e:	29ff      	cmp	r1, #255	; 0xff
    9780:	d10b      	bne.n	979a <grid_sys_set_bank+0x1c>
		mod->bank_active_changed = 1;
    9782:	2301      	movs	r3, #1
    9784:	7443      	strb	r3, [r0, #17]
		mod->bank_activebank_valid = 0;
    9786:	2300      	movs	r3, #0
    9788:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
		mod->bank_activebank_color_r = 127;
    978c:	f647 737f 	movw	r3, #32639	; 0x7f7f
    9790:	8483      	strh	r3, [r0, #36]	; 0x24
		mod->bank_activebank_color_b = 127;
    9792:	237f      	movs	r3, #127	; 0x7f
			
			mod->bank_active_changed = 1;
			
			mod->bank_activebank_color_r = mod->bank_color_r[mod->bank_activebank_number];
			mod->bank_activebank_color_g = mod->bank_color_g[mod->bank_activebank_number];
			mod->bank_activebank_color_b = mod->bank_color_b[mod->bank_activebank_number];	
    9794:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
		//grid_debug_print_text("Invalid Bank Number");	
				
	}

	
}
    9798:	4770      	bx	lr
	else if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    979a:	2903      	cmp	r1, #3
    979c:	d8fc      	bhi.n	9798 <grid_sys_set_bank+0x1a>
		mod->bank_init_flag = 1;
    979e:	2301      	movs	r3, #1
    97a0:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
		if (mod->bank_enabled[banknumber] == 1){
    97a4:	1843      	adds	r3, r0, r1
    97a6:	7cda      	ldrb	r2, [r3, #19]
    97a8:	2a01      	cmp	r2, #1
    97aa:	d1f5      	bne.n	9798 <grid_sys_set_bank+0x1a>
			mod->bank_activebank_number = banknumber;
    97ac:	73c1      	strb	r1, [r0, #15]
			mod->bank_activebank_valid = 1;
    97ae:	f880 2023 	strb.w	r2, [r0, #35]	; 0x23
			mod->bank_active_changed = 1;
    97b2:	7442      	strb	r2, [r0, #17]
			mod->bank_activebank_color_r = mod->bank_color_r[mod->bank_activebank_number];
    97b4:	7dda      	ldrb	r2, [r3, #23]
    97b6:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
			mod->bank_activebank_color_g = mod->bank_color_g[mod->bank_activebank_number];
    97ba:	7eda      	ldrb	r2, [r3, #27]
    97bc:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
			mod->bank_activebank_color_b = mod->bank_color_b[mod->bank_activebank_number];	
    97c0:	7fdb      	ldrb	r3, [r3, #31]
    97c2:	e7e7      	b.n	9794 <grid_sys_set_bank+0x16>

000097c4 <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    97c4:	6a80      	ldr	r0, [r0, #40]	; 0x28
    97c6:	4770      	bx	lr

000097c8 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t t_old){
	
	return mod->realtime-t_old;
    97c8:	6a80      	ldr	r0, [r0, #40]	; 0x28
	
	

}
    97ca:	1a40      	subs	r0, r0, r1
    97cc:	4770      	bx	lr

000097ce <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	
	mod->realtime++;
    97ce:	6a83      	ldr	r3, [r0, #40]	; 0x28
    97d0:	3301      	adds	r3, #1
    97d2:	6283      	str	r3, [r0, #40]	; 0x28
	if (mod->uptime != -1){
    97d4:	6803      	ldr	r3, [r0, #0]
    97d6:	1c5a      	adds	r2, r3, #1
		mod->uptime++;
    97d8:	bf1c      	itt	ne
    97da:	3301      	addne	r3, #1
    97dc:	6003      	strne	r3, [r0, #0]
	}
	
}
    97de:	4770      	bx	lr

000097e0 <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    97e0:	7b80      	ldrb	r0, [r0, #14]
    97e2:	4770      	bx	lr

000097e4 <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    97e4:	2300      	movs	r3, #0
    97e6:	7383      	strb	r3, [r0, #14]
	
}
    97e8:	4770      	bx	lr

000097ea <grid_sys_alert_get_color_intensity>:

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    97ea:	7b03      	ldrb	r3, [r0, #12]
    97ec:	b963      	cbnz	r3, 9808 <grid_sys_alert_get_color_intensity+0x1e>
		
		return (250-abs(mod->alert_state/2-250))/2;
    97ee:	8940      	ldrh	r0, [r0, #10]
    97f0:	0840      	lsrs	r0, r0, #1
    97f2:	38fa      	subs	r0, #250	; 0xfa
    97f4:	2800      	cmp	r0, #0
    97f6:	bfb8      	it	lt
    97f8:	4240      	neglt	r0, r0
    97fa:	f1c0 00fa 	rsb	r0, r0, #250	; 0xfa
    97fe:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    9802:	f3c0 0047 	ubfx	r0, r0, #1, #8
    9806:	4770      	bx	lr
	}
	else if (mod->alert_style == 1){ // SQUARE
    9808:	2b01      	cmp	r3, #1
    980a:	d107      	bne.n	981c <grid_sys_alert_get_color_intensity+0x32>
		
		return 255*(mod->alert_state/250%2);
    980c:	8940      	ldrh	r0, [r0, #10]
    980e:	23fa      	movs	r3, #250	; 0xfa
    9810:	fbb0 f0f3 	udiv	r0, r0, r3
    9814:	f340 0000 	sbfx	r0, r0, #0, #1
    9818:	b2c0      	uxtb	r0, r0
    981a:	4770      	bx	lr
	}
	else if (mod->alert_style == 2){ // CONST
    981c:	2b02      	cmp	r3, #2
    981e:	d105      	bne.n	982c <grid_sys_alert_get_color_intensity+0x42>
		
		return 255*(mod->alert_state>100);
    9820:	8940      	ldrh	r0, [r0, #10]
    9822:	2864      	cmp	r0, #100	; 0x64
    9824:	bf8c      	ite	hi
    9826:	20ff      	movhi	r0, #255	; 0xff
    9828:	2000      	movls	r0, #0
    982a:	4770      	bx	lr
	}
	
	
}
    982c:	4770      	bx	lr

0000982e <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    982e:	b510      	push	{r4, lr}
	mod->alert_color_blue = blue;
    9830:	7203      	strb	r3, [r0, #8]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    9832:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9836:	8143      	strh	r3, [r0, #10]
	mod->alert_color_changed = 1;
    9838:	2401      	movs	r4, #1
	mod->alert_style = style;
    983a:	f89d 3008 	ldrb.w	r3, [sp, #8]
	mod->alert_color_changed = 1;
    983e:	7384      	strb	r4, [r0, #14]
	mod->alert_color_red = red;
    9840:	7181      	strb	r1, [r0, #6]
	mod->alert_color_green = green;
    9842:	71c2      	strb	r2, [r0, #7]
	mod->alert_style = style;
    9844:	7303      	strb	r3, [r0, #12]
	
}
    9846:	bd10      	pop	{r4, pc}

00009848 <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    9848:	7980      	ldrb	r0, [r0, #6]
    984a:	4770      	bx	lr

0000984c <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    984c:	79c0      	ldrb	r0, [r0, #7]
    984e:	4770      	bx	lr

00009850 <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    9850:	7a00      	ldrb	r0, [r0, #8]
    9852:	4770      	bx	lr

00009854 <grid_sys_read_hex_char_value>:

uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    9854:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    9858:	b2db      	uxtb	r3, r3
    985a:	2b09      	cmp	r3, #9
    985c:	d905      	bls.n	986a <grid_sys_read_hex_char_value+0x16>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    985e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
    9862:	2b05      	cmp	r3, #5
    9864:	d803      	bhi.n	986e <grid_sys_read_hex_char_value+0x1a>
		result = ascii - 97 + 10;
    9866:	3857      	subs	r0, #87	; 0x57
    9868:	b2c3      	uxtb	r3, r0
			*error_flag = ascii;
		}
	}
	
	return result;	
}
    986a:	4618      	mov	r0, r3
    986c:	4770      	bx	lr
		if (error_flag != NULL){
    986e:	b111      	cbz	r1, 9876 <grid_sys_read_hex_char_value+0x22>
			*error_flag = ascii;
    9870:	7008      	strb	r0, [r1, #0]
	uint8_t result = 0;
    9872:	2300      	movs	r3, #0
    9874:	e7f9      	b.n	986a <grid_sys_read_hex_char_value+0x16>
    9876:	460b      	mov	r3, r1
    9878:	e7f7      	b.n	986a <grid_sys_read_hex_char_value+0x16>
	...

0000987c <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    987c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    987e:	4f08      	ldr	r7, [pc, #32]	; (98a0 <grid_sys_read_hex_string_value+0x24>)
    9880:	1e45      	subs	r5, r0, #1
    9882:	008c      	lsls	r4, r1, #2
	uint32_t result  = 0;
    9884:	2600      	movs	r6, #0
	for(uint8_t i=0; i<length; i++){
    9886:	3c04      	subs	r4, #4
    9888:	1d23      	adds	r3, r4, #4
    988a:	d101      	bne.n	9890 <grid_sys_read_hex_string_value+0x14>

		
	}

	return result;
}
    988c:	4630      	mov	r0, r6
    988e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    9890:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    9894:	4611      	mov	r1, r2
    9896:	47b8      	blx	r7
    9898:	40a0      	lsls	r0, r4
    989a:	4406      	add	r6, r0
	for(uint8_t i=0; i<length; i++){
    989c:	e7f3      	b.n	9886 <grid_sys_read_hex_string_value+0xa>
    989e:	bf00      	nop
    98a0:	00009855 	.word	0x00009855

000098a4 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    98a4:	b530      	push	{r4, r5, lr}
    98a6:	b085      	sub	sp, #20
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    98a8:	4b0a      	ldr	r3, [pc, #40]	; (98d4 <grid_sys_write_hex_string_value+0x30>)
void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    98aa:	460c      	mov	r4, r1
    98ac:	4605      	mov	r5, r0
	sprintf(str, "%08x", value);
    98ae:	490a      	ldr	r1, [pc, #40]	; (98d8 <grid_sys_write_hex_string_value+0x34>)
    98b0:	a801      	add	r0, sp, #4
    98b2:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    98b4:	aa01      	add	r2, sp, #4
    98b6:	f1c4 0308 	rsb	r3, r4, #8
    98ba:	4413      	add	r3, r2
    98bc:	2200      	movs	r2, #0
    98be:	b2d1      	uxtb	r1, r2
    98c0:	428c      	cmp	r4, r1
    98c2:	d801      	bhi.n	98c8 <grid_sys_write_hex_string_value+0x24>
		start_location[i] = str[8-size+i];	
	}

}
    98c4:	b005      	add	sp, #20
    98c6:	bd30      	pop	{r4, r5, pc}
		start_location[i] = str[8-size+i];	
    98c8:	f813 1b01 	ldrb.w	r1, [r3], #1
    98cc:	54a9      	strb	r1, [r5, r2]
	for(uint8_t i=0; i<size; i++){	
    98ce:	3201      	adds	r2, #1
    98d0:	e7f5      	b.n	98be <grid_sys_write_hex_string_value+0x1a>
    98d2:	bf00      	nop
    98d4:	00013111 	.word	0x00013111
    98d8:	00015375 	.word	0x00015375

000098dc <grid_sys_get_id>:



uint32_t grid_sys_get_id(uint32_t* return_array){
			
	return_array[0] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_0);
    98dc:	4b06      	ldr	r3, [pc, #24]	; (98f8 <grid_sys_get_id+0x1c>)
    98de:	681b      	ldr	r3, [r3, #0]
    98e0:	6003      	str	r3, [r0, #0]
	return_array[1] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_1);
    98e2:	4b06      	ldr	r3, [pc, #24]	; (98fc <grid_sys_get_id+0x20>)
    98e4:	681b      	ldr	r3, [r3, #0]
    98e6:	6043      	str	r3, [r0, #4]
	return_array[2] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_2);
    98e8:	4b05      	ldr	r3, [pc, #20]	; (9900 <grid_sys_get_id+0x24>)
    98ea:	681b      	ldr	r3, [r3, #0]
    98ec:	6083      	str	r3, [r0, #8]
	return_array[3] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_3);
    98ee:	4b05      	ldr	r3, [pc, #20]	; (9904 <grid_sys_get_id+0x28>)
    98f0:	681b      	ldr	r3, [r3, #0]
    98f2:	60c3      	str	r3, [r0, #12]
	
	return 1;
	
}
    98f4:	2001      	movs	r0, #1
    98f6:	4770      	bx	lr
    98f8:	008061fc 	.word	0x008061fc
    98fc:	00806010 	.word	0x00806010
    9900:	00806014 	.word	0x00806014
    9904:	00806018 	.word	0x00806018

00009908 <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
    9908:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    990c:	4e30      	ldr	r6, [pc, #192]	; (99d0 <grid_sys_get_hwcfg+0xc8>)
    990e:	6833      	ldr	r3, [r6, #0]
    9910:	3301      	adds	r3, #1
    9912:	d158      	bne.n	99c6 <grid_sys_get_hwcfg+0xbe>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    9914:	4c2f      	ldr	r4, [pc, #188]	; (99d4 <grid_sys_get_hwcfg+0xcc>)
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    9916:	4b30      	ldr	r3, [pc, #192]	; (99d8 <grid_sys_get_hwcfg+0xd0>)
		gpio_set_pin_direction(HWCFG_CLOCK, GPIO_DIRECTION_OUT);
		gpio_set_pin_direction(HWCFG_DATA, GPIO_DIRECTION_IN);
			
		// LOAD DATA
		gpio_set_pin_level(HWCFG_SHIFT, 0);
		delay_ms(1);
    9918:	4f30      	ldr	r7, [pc, #192]	; (99dc <grid_sys_get_hwcfg+0xd4>)
	CRITICAL_SECTION_ENTER();
    991a:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 99e8 <grid_sys_get_hwcfg+0xe0>
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    991e:	f44f 5500 	mov.w	r5, #8192	; 0x2000
    9922:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
    9926:	f44f 4280 	mov.w	r2, #16384	; 0x4000
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    992a:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
    992e:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
    9932:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    9936:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    993a:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    993e:	f8c4 20a8 	str.w	r2, [r4, #168]	; 0xa8
    9942:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    9946:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    994a:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    994e:	4b24      	ldr	r3, [pc, #144]	; (99e0 <grid_sys_get_hwcfg+0xd8>)
    9950:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
    9954:	f1a3 2380 	sub.w	r3, r3, #2147516416	; 0x80008000
    9958:	f8c4 30a8 	str.w	r3, [r4, #168]	; 0xa8
    995c:	2001      	movs	r0, #1
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    995e:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
    9962:	47b8      	blx	r7
    9964:	f04f 0a00 	mov.w	sl, #0
			
			
			
		uint8_t hwcfg_value = 0;
    9968:	46d3      	mov	fp, sl
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    996a:	46a8      	mov	r8, r5
			
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
				
			// SHIFT DATA
			gpio_set_pin_level(HWCFG_SHIFT, 1); //This outputs the first value to HWCFG_DATA
			delay_ms(1);
    996c:	2001      	movs	r0, #1
    996e:	f8c4 8098 	str.w	r8, [r4, #152]	; 0x98
    9972:	47b8      	blx	r7
    9974:	a801      	add	r0, sp, #4
    9976:	47c8      	blx	r9
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    9978:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    997c:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    9980:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    9984:	405d      	eors	r5, r3
    9986:	4015      	ands	r5, r2
    9988:	405d      	eors	r5, r3
	CRITICAL_SECTION_LEAVE();
    998a:	a801      	add	r0, sp, #4
    998c:	4b15      	ldr	r3, [pc, #84]	; (99e4 <grid_sys_get_hwcfg+0xdc>)
    998e:	4798      	blx	r3
				
				
			if(gpio_get_pin_level(HWCFG_DATA)){
    9990:	042b      	lsls	r3, r5, #16
					
				hwcfg_value |= (1<<i);
    9992:	bf41      	itttt	mi
    9994:	2301      	movmi	r3, #1
    9996:	fa03 f30a 	lslmi.w	r3, r3, sl
    999a:	ea43 0b0b 	orrmi.w	fp, r3, fp
    999e:	fa5f fb8b 	uxtbmi.w	fp, fp
				}else{
					
					
			}
				
			if(i!=7){
    99a2:	f1ba 0f07 	cmp.w	sl, #7
    99a6:	d007      	beq.n	99b8 <grid_sys_get_hwcfg+0xb0>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    99a8:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    99ac:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
					
				// Clock rise
				gpio_set_pin_level(HWCFG_CLOCK, 1);
					
				delay_ms(1);
    99b0:	2001      	movs	r0, #1
    99b2:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    99b4:	f8c4 5094 	str.w	r5, [r4, #148]	; 0x94
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    99b8:	f10a 0a01 	add.w	sl, sl, #1
    99bc:	f1ba 0f08 	cmp.w	sl, #8
    99c0:	d1d4      	bne.n	996c <grid_sys_get_hwcfg+0x64>
				gpio_set_pin_level(HWCFG_CLOCK, 0);
			}
							
		}
		
		grid_sys_hwfcg = hwcfg_value;
    99c2:	f8c6 b000 	str.w	fp, [r6]
	}

	
	return grid_sys_hwfcg;

}
    99c6:	6830      	ldr	r0, [r6, #0]
    99c8:	b003      	add	sp, #12
    99ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    99ce:	bf00      	nop
    99d0:	2000034c 	.word	0x2000034c
    99d4:	41008000 	.word	0x41008000
    99d8:	40002000 	.word	0x40002000
    99dc:	0000ce4d 	.word	0x0000ce4d
    99e0:	40028000 	.word	0x40028000
    99e4:	00011337 	.word	0x00011337
    99e8:	00011329 	.word	0x00011329

000099ec <grid_msg_calculate_checksum_of_packet_string>:
	grid_sys_ping(&GRID_PORT_S);
	grid_sys_ping(&GRID_PORT_W);
	
}

uint8_t grid_msg_calculate_checksum_of_packet_string(uint8_t* str, uint32_t length){
    99ec:	b510      	push	{r4, lr}
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    99ee:	2300      	movs	r3, #0
uint8_t grid_msg_calculate_checksum_of_packet_string(uint8_t* str, uint32_t length){
    99f0:	4602      	mov	r2, r0
	for (uint32_t i=0; i<length-3; i++){
    99f2:	3903      	subs	r1, #3
	uint8_t checksum = 0;
    99f4:	4618      	mov	r0, r3
	for (uint32_t i=0; i<length-3; i++){
    99f6:	4299      	cmp	r1, r3
    99f8:	d800      	bhi.n	99fc <grid_msg_calculate_checksum_of_packet_string+0x10>
		checksum ^= str[i];
	}
	
	return checksum;
	
}
    99fa:	bd10      	pop	{r4, pc}
		checksum ^= str[i];
    99fc:	5cd4      	ldrb	r4, [r2, r3]
	for (uint32_t i=0; i<length-3; i++){
    99fe:	3301      	adds	r3, #1
		checksum ^= str[i];
    9a00:	4060      	eors	r0, r4
	for (uint32_t i=0; i<length-3; i++){
    9a02:	e7f8      	b.n	99f6 <grid_msg_calculate_checksum_of_packet_string+0xa>

00009a04 <grid_msg_checksum_read>:
	return checksum;
	
}


uint8_t grid_msg_checksum_read(uint8_t* str, uint32_t length){
    9a04:	b507      	push	{r0, r1, r2, lr}
	uint8_t error_flag;
	return grid_sys_read_hex_string_value(&str[length-3], 2, &error_flag);
    9a06:	1ecb      	subs	r3, r1, #3
    9a08:	f10d 0207 	add.w	r2, sp, #7
    9a0c:	2102      	movs	r1, #2
    9a0e:	4418      	add	r0, r3
    9a10:	4b02      	ldr	r3, [pc, #8]	; (9a1c <grid_msg_checksum_read+0x18>)
    9a12:	4798      	blx	r3
}
    9a14:	b2c0      	uxtb	r0, r0
    9a16:	b003      	add	sp, #12
    9a18:	f85d fb04 	ldr.w	pc, [sp], #4
    9a1c:	0000987d 	.word	0x0000987d

00009a20 <grid_msg_checksum_write>:
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    9a20:	1ecb      	subs	r3, r1, #3
    9a22:	4418      	add	r0, r3
    9a24:	2102      	movs	r1, #2
    9a26:	4b01      	ldr	r3, [pc, #4]	; (9a2c <grid_msg_checksum_write+0xc>)
    9a28:	4718      	bx	r3
    9a2a:	bf00      	nop
    9a2c:	000098a5 	.word	0x000098a5

00009a30 <grid_msg_get_parameter>:
}


// MESSAGE PARAMETER FUNCTIONS

uint32_t grid_msg_get_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint8_t* error){
    9a30:	b410      	push	{r4}
    9a32:	460c      	mov	r4, r1
		
	return grid_sys_read_hex_string_value(&message[offset], length, error);	
    9a34:	4420      	add	r0, r4
uint32_t grid_msg_get_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint8_t* error){
    9a36:	4611      	mov	r1, r2
}
    9a38:	f85d 4b04 	ldr.w	r4, [sp], #4
	return grid_sys_read_hex_string_value(&message[offset], length, error);	
    9a3c:	461a      	mov	r2, r3
    9a3e:	4b01      	ldr	r3, [pc, #4]	; (9a44 <grid_msg_get_parameter+0x14>)
    9a40:	4718      	bx	r3
    9a42:	bf00      	nop
    9a44:	0000987d 	.word	0x0000987d

00009a48 <grid_msg_set_parameter>:

uint32_t grid_msg_set_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint32_t value, uint8_t* error){
    9a48:	b510      	push	{r4, lr}
    9a4a:	460c      	mov	r4, r1
	
	grid_sys_write_hex_string_value(&message[offset], length, value);
    9a4c:	4420      	add	r0, r4
uint32_t grid_msg_set_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint32_t value, uint8_t* error){
    9a4e:	4611      	mov	r1, r2
	grid_sys_write_hex_string_value(&message[offset], length, value);
    9a50:	461a      	mov	r2, r3
    9a52:	4b01      	ldr	r3, [pc, #4]	; (9a58 <grid_msg_set_parameter+0x10>)
    9a54:	4798      	blx	r3
	
}
    9a56:	bd10      	pop	{r4, pc}
    9a58:	000098a5 	.word	0x000098a5

00009a5c <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
    //uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    9a5c:	f100 032c 	add.w	r3, r0, #44	; 0x2c
    9a60:	30ac      	adds	r0, #172	; 0xac
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    9a62:	f853 2b04 	ldr.w	r2, [r3], #4
    9a66:	428a      	cmp	r2, r1
    9a68:	d003      	beq.n	9a72 <grid_msg_find_recent+0x16>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    9a6a:	4283      	cmp	r3, r0
    9a6c:	d1f9      	bne.n	9a62 <grid_msg_find_recent+0x6>
			
		}
		
	}
	
	return 0;
    9a6e:	2000      	movs	r0, #0
    9a70:	4770      	bx	lr
			return 1;
    9a72:	2001      	movs	r0, #1
}
    9a74:	4770      	bx	lr

00009a76 <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    9a76:	f890 30ac 	ldrb.w	r3, [r0, #172]	; 0xac
    9a7a:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    9a7c:	f003 031f 	and.w	r3, r3, #31
    9a80:	f880 30ac 	strb.w	r3, [r0, #172]	; 0xac
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    9a84:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    9a88:	62c1      	str	r1, [r0, #44]	; 0x2c
	
}
    9a8a:	4770      	bx	lr

00009a8c <grid_ui_model_init>:
	}
	
}


void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    9a8c:	b538      	push	{r3, r4, r5, lr}
	
	mod->status = GRID_UI_STATUS_INITIALIZED;
    9a8e:	2301      	movs	r3, #1
    9a90:	7003      	strb	r3, [r0, #0]
void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    9a92:	4605      	mov	r5, r0
	
	mod->bank_list_length = bank_list_length;	
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    9a94:	4b09      	ldr	r3, [pc, #36]	; (9abc <grid_ui_model_init+0x30>)
	mod->bank_list_length = bank_list_length;	
    9a96:	7041      	strb	r1, [r0, #1]
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    9a98:	0108      	lsls	r0, r1, #4
void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    9a9a:	460c      	mov	r4, r1
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    9a9c:	4798      	blx	r3
	
	for(uint8_t i=0; i<bank_list_length; i++){
    9a9e:	2300      	movs	r3, #0
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    9aa0:	6068      	str	r0, [r5, #4]
		
		mod->bank_list[i].status = GRID_UI_STATUS_UNDEFINED;		
    9aa2:	461a      	mov	r2, r3
	for(uint8_t i=0; i<bank_list_length; i++){
    9aa4:	b2d9      	uxtb	r1, r3
    9aa6:	428c      	cmp	r4, r1
    9aa8:	f100 0010 	add.w	r0, r0, #16
    9aac:	d800      	bhi.n	9ab0 <grid_ui_model_init+0x24>
		mod->bank_list[i].element_list_length = 0;
		
	}
	
}
    9aae:	bd38      	pop	{r3, r4, r5, pc}
		mod->bank_list[i].status = GRID_UI_STATUS_UNDEFINED;		
    9ab0:	f800 2c10 	strb.w	r2, [r0, #-16]
		mod->bank_list[i].element_list_length = 0;
    9ab4:	f800 2c07 	strb.w	r2, [r0, #-7]
	for(uint8_t i=0; i<bank_list_length; i++){
    9ab8:	3301      	adds	r3, #1
    9aba:	e7f3      	b.n	9aa4 <grid_ui_model_init+0x18>
    9abc:	00012961 	.word	0x00012961

00009ac0 <grid_ui_bank_init>:

void grid_ui_bank_init(struct grid_ui_model* parent, uint8_t index, uint8_t element_list_length){
    9ac0:	b538      	push	{r3, r4, r5, lr}
	
	struct grid_ui_bank* bank = &parent->bank_list[index];
    9ac2:	6843      	ldr	r3, [r0, #4]
    9ac4:	eb03 1501 	add.w	r5, r3, r1, lsl #4
void grid_ui_bank_init(struct grid_ui_model* parent, uint8_t index, uint8_t element_list_length){
    9ac8:	4614      	mov	r4, r2
	struct grid_ui_bank* bank = &parent->bank_list[index];
    9aca:	010a      	lsls	r2, r1, #4
	bank->parent = parent;
    9acc:	6068      	str	r0, [r5, #4]
	bank->index = index;
    9ace:	7229      	strb	r1, [r5, #8]
	
	
	bank->status = GRID_UI_STATUS_INITIALIZED;
	
	bank->element_list_length = element_list_length;
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    9ad0:	2064      	movs	r0, #100	; 0x64
	bank->status = GRID_UI_STATUS_INITIALIZED;
    9ad2:	2101      	movs	r1, #1
    9ad4:	5499      	strb	r1, [r3, r2]
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    9ad6:	4360      	muls	r0, r4
    9ad8:	4b08      	ldr	r3, [pc, #32]	; (9afc <grid_ui_bank_init+0x3c>)
	bank->element_list_length = element_list_length;
    9ada:	726c      	strb	r4, [r5, #9]
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    9adc:	4798      	blx	r3
	
	for(uint8_t i=0; i<element_list_length; i++){
    9ade:	2300      	movs	r3, #0
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    9ae0:	60e8      	str	r0, [r5, #12]
		
		bank->element_list[i].status = GRID_UI_STATUS_UNDEFINED;
    9ae2:	461a      	mov	r2, r3
	for(uint8_t i=0; i<element_list_length; i++){
    9ae4:	b2d9      	uxtb	r1, r3
    9ae6:	428c      	cmp	r4, r1
    9ae8:	f100 0064 	add.w	r0, r0, #100	; 0x64
    9aec:	d800      	bhi.n	9af0 <grid_ui_bank_init+0x30>
		bank->element_list[i].event_list_length = 0;
		
	}
	
}
    9aee:	bd38      	pop	{r3, r4, r5, pc}
		bank->element_list[i].status = GRID_UI_STATUS_UNDEFINED;
    9af0:	f800 2c64 	strb.w	r2, [r0, #-100]
		bank->element_list[i].event_list_length = 0;
    9af4:	f800 2c08 	strb.w	r2, [r0, #-8]
	for(uint8_t i=0; i<element_list_length; i++){
    9af8:	3301      	adds	r3, #1
    9afa:	e7f3      	b.n	9ae4 <grid_ui_bank_init+0x24>
    9afc:	00012961 	.word	0x00012961

00009b00 <grid_ui_nvm_store_all_configuration>:
	
}



void grid_ui_nvm_store_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    9b00:	460b      	mov	r3, r1
	
    grid_nvm_ui_bulk_store_init(nvm, ui);
    9b02:	4601      	mov	r1, r0
    9b04:	4618      	mov	r0, r3
    9b06:	4b01      	ldr	r3, [pc, #4]	; (9b0c <grid_ui_nvm_store_all_configuration+0xc>)
    9b08:	4718      	bx	r3
    9b0a:	bf00      	nop
    9b0c:	00008935 	.word	0x00008935

00009b10 <grid_ui_nvm_load_all_configuration>:

}

void grid_ui_nvm_load_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    9b10:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_read_init(nvm, ui);
    9b12:	4601      	mov	r1, r0
    9b14:	4618      	mov	r0, r3
    9b16:	4b01      	ldr	r3, [pc, #4]	; (9b1c <grid_ui_nvm_load_all_configuration+0xc>)
    9b18:	4718      	bx	r3
    9b1a:	bf00      	nop
    9b1c:	00008821 	.word	0x00008821

00009b20 <grid_ui_nvm_clear_all_configuration>:

		
	
}

void grid_ui_nvm_clear_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    9b20:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_clear_init(nvm, ui);
    9b22:	4601      	mov	r1, r0
    9b24:	4618      	mov	r0, r3
    9b26:	4b01      	ldr	r3, [pc, #4]	; (9b2c <grid_ui_nvm_clear_all_configuration+0xc>)
    9b28:	4718      	bx	r3
    9b2a:	bf00      	nop
    9b2c:	00008af9 	.word	0x00008af9

00009b30 <grid_ui_recall_event_configuration>:

}


uint8_t grid_ui_recall_event_configuration(struct grid_ui_model* ui, uint8_t bank, uint8_t element, enum grid_ui_event_t event_type){
    9b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9b34:	4698      	mov	r8, r3
	
	struct grid_ui_element* ele = NULL;
	struct grid_ui_event* eve = NULL;
	uint8_t event_index = 255;
	
	if (bank < ui->bank_list_length){
    9b36:	7843      	ldrb	r3, [r0, #1]
    9b38:	428b      	cmp	r3, r1
uint8_t grid_ui_recall_event_configuration(struct grid_ui_model* ui, uint8_t bank, uint8_t element, enum grid_ui_event_t event_type){
    9b3a:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
    9b3e:	460e      	mov	r6, r1
    9b40:	4615      	mov	r5, r2
	if (bank < ui->bank_list_length){
    9b42:	f240 8082 	bls.w	9c4a <grid_ui_recall_event_configuration+0x11a>
		
		if (element < ui->bank_list[bank].element_list_length){
    9b46:	6843      	ldr	r3, [r0, #4]
    9b48:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    9b4c:	7a5a      	ldrb	r2, [r3, #9]
    9b4e:	42aa      	cmp	r2, r5
    9b50:	d97b      	bls.n	9c4a <grid_ui_recall_event_configuration+0x11a>
			
			ele = &ui->bank_list[bank].element_list[element];
    9b52:	68da      	ldr	r2, [r3, #12]
    9b54:	2364      	movs	r3, #100	; 0x64
    9b56:	fb05 2303 	mla	r3, r5, r3, r2
			
			for(uint8_t i=0; i<ele->event_list_length; i++){
    9b5a:	2200      	movs	r2, #0
    9b5c:	f893 c05c 	ldrb.w	ip, [r3, #92]	; 0x5c
	uint8_t event_index = 255;
    9b60:	20ff      	movs	r0, #255	; 0xff
	struct grid_ui_event* eve = NULL;
    9b62:	4614      	mov	r4, r2
				if (ele->event_list[i].type == event_type){
    9b64:	f04f 0ebc 	mov.w	lr, #188	; 0xbc
    9b68:	b2d7      	uxtb	r7, r2
			for(uint8_t i=0; i<ele->event_list_length; i++){
    9b6a:	45bc      	cmp	ip, r7
    9b6c:	d862      	bhi.n	9c34 <grid_ui_recall_event_configuration+0x104>
		
		
	}
	
	
	if (event_index != 255){ // OK
    9b6e:	28ff      	cmp	r0, #255	; 0xff
    9b70:	d06b      	beq.n	9c4a <grid_ui_recall_event_configuration+0x11a>
		
		struct grid_msg message;

		grid_msg_init(&message);
    9b72:	4b5b      	ldr	r3, [pc, #364]	; (9ce0 <grid_ui_recall_event_configuration+0x1b0>)
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9b74:	4d5b      	ldr	r5, [pc, #364]	; (9ce4 <grid_ui_recall_event_configuration+0x1b4>)
		uint32_t offset = 0;



		// BANK ENABLED
		offset = grid_msg_body_get_length(&message);
    9b76:	f8df a190 	ldr.w	sl, [pc, #400]	; 9d08 <grid_ui_recall_event_configuration+0x1d8>

		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9b7a:	f8df 9190 	ldr.w	r9, [pc, #400]	; 9d0c <grid_ui_recall_event_configuration+0x1dc>
		payload_length = strlen(payload);
    9b7e:	f8df 8190 	ldr.w	r8, [pc, #400]	; 9d10 <grid_ui_recall_event_configuration+0x1e0>

		grid_msg_body_append_text(&message, payload, payload_length);
    9b82:	4f59      	ldr	r7, [pc, #356]	; (9ce8 <grid_ui_recall_event_configuration+0x1b8>)

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    9b84:	4e59      	ldr	r6, [pc, #356]	; (9cec <grid_ui_recall_event_configuration+0x1bc>)
		grid_msg_init(&message);
    9b86:	a867      	add	r0, sp, #412	; 0x19c
    9b88:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9b8a:	227f      	movs	r2, #127	; 0x7f
    9b8c:	4611      	mov	r1, r2
    9b8e:	2300      	movs	r3, #0
    9b90:	a867      	add	r0, sp, #412	; 0x19c
    9b92:	47a8      	blx	r5
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9b94:	2100      	movs	r1, #0
    9b96:	4b56      	ldr	r3, [pc, #344]	; (9cf0 <grid_ui_recall_event_configuration+0x1c0>)
    9b98:	9103      	str	r1, [sp, #12]
    9b9a:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    9b9e:	a804      	add	r0, sp, #16
    9ba0:	4798      	blx	r3
		offset = grid_msg_body_get_length(&message);
    9ba2:	a867      	add	r0, sp, #412	; 0x19c
    9ba4:	47d0      	blx	sl
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9ba6:	2380      	movs	r3, #128	; 0x80
		offset = grid_msg_body_get_length(&message);
    9ba8:	4605      	mov	r5, r0
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9baa:	4952      	ldr	r1, [pc, #328]	; (9cf4 <grid_ui_recall_event_configuration+0x1c4>)
    9bac:	2202      	movs	r2, #2
    9bae:	a803      	add	r0, sp, #12
    9bb0:	47c8      	blx	r9
		payload_length = strlen(payload);
    9bb2:	a803      	add	r0, sp, #12
    9bb4:	47c0      	blx	r8
		grid_msg_body_append_text(&message, payload, payload_length);
    9bb6:	a903      	add	r1, sp, #12
    9bb8:	b2c2      	uxtb	r2, r0
    9bba:	a867      	add	r0, sp, #412	; 0x19c
    9bbc:	47b8      	blx	r7
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    9bbe:	230d      	movs	r3, #13
    9bc0:	9300      	str	r3, [sp, #0]
    9bc2:	2204      	movs	r2, #4
    9bc4:	2301      	movs	r3, #1
    9bc6:	4629      	mov	r1, r5
    9bc8:	a867      	add	r0, sp, #412	; 0x19c
    9bca:	47b0      	blx	r6
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    9bcc:	6863      	ldr	r3, [r4, #4]
    9bce:	685b      	ldr	r3, [r3, #4]
    9bd0:	7a1b      	ldrb	r3, [r3, #8]
    9bd2:	9300      	str	r3, [sp, #0]
    9bd4:	2205      	movs	r2, #5
    9bd6:	2302      	movs	r3, #2
    9bd8:	4629      	mov	r1, r5
    9bda:	a867      	add	r0, sp, #412	; 0x19c
    9bdc:	47b0      	blx	r6
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    9bde:	6863      	ldr	r3, [r4, #4]
    9be0:	7a1b      	ldrb	r3, [r3, #8]
    9be2:	9300      	str	r3, [sp, #0]
    9be4:	2207      	movs	r2, #7
    9be6:	2302      	movs	r3, #2
    9be8:	4629      	mov	r1, r5
    9bea:	a867      	add	r0, sp, #412	; 0x19c
    9bec:	47b0      	blx	r6
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    9bee:	7aa3      	ldrb	r3, [r4, #10]
    9bf0:	9300      	str	r3, [sp, #0]
    9bf2:	2209      	movs	r2, #9
    9bf4:	2302      	movs	r3, #2
    9bf6:	4629      	mov	r1, r5
    9bf8:	a867      	add	r0, sp, #412	; 0x19c
    9bfa:	47b0      	blx	r6

		offset = grid_msg_body_get_length(&message);
    9bfc:	a867      	add	r0, sp, #412	; 0x19c
    9bfe:	47d0      	blx	sl
		grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    9c00:	4b3d      	ldr	r3, [pc, #244]	; (9cf8 <grid_ui_recall_event_configuration+0x1c8>)
    9c02:	6b22      	ldr	r2, [r4, #48]	; 0x30
    9c04:	f104 0134 	add.w	r1, r4, #52	; 0x34
    9c08:	a867      	add	r0, sp, #412	; 0x19c
    9c0a:	4798      	blx	r3





		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    9c0c:	493b      	ldr	r1, [pc, #236]	; (9cfc <grid_ui_recall_event_configuration+0x1cc>)
    9c0e:	2203      	movs	r2, #3
    9c10:	a803      	add	r0, sp, #12
    9c12:	47c8      	blx	r9
		payload_length = strlen(payload);
    9c14:	a803      	add	r0, sp, #12
    9c16:	47c0      	blx	r8

		grid_msg_body_append_text(&message, payload, payload_length);
    9c18:	a903      	add	r1, sp, #12
    9c1a:	b2c2      	uxtb	r2, r0
    9c1c:	a867      	add	r0, sp, #412	; 0x19c
    9c1e:	47b8      	blx	r7
		payload_length = strlen(payload);

		grid_msg_body_append_text(&message, payload, payload_length);


		grid_msg_packet_close(&message);
    9c20:	4b37      	ldr	r3, [pc, #220]	; (9d00 <grid_ui_recall_event_configuration+0x1d0>)
    9c22:	a867      	add	r0, sp, #412	; 0x19c
    9c24:	4798      	blx	r3
		grid_msg_packet_send_everywhere(&message);		
    9c26:	4b37      	ldr	r3, [pc, #220]	; (9d04 <grid_ui_recall_event_configuration+0x1d4>)
    9c28:	a867      	add	r0, sp, #412	; 0x19c
    9c2a:	4798      	blx	r3
		
		
	}

	
}
    9c2c:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    9c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (ele->event_list[i].type == event_type){
    9c34:	6e19      	ldr	r1, [r3, #96]	; 0x60
    9c36:	fb0e 1102 	mla	r1, lr, r2, r1
    9c3a:	3201      	adds	r2, #1
    9c3c:	f891 900a 	ldrb.w	r9, [r1, #10]
    9c40:	45c1      	cmp	r9, r8
    9c42:	bf04      	itt	eq
    9c44:	4638      	moveq	r0, r7
    9c46:	460c      	moveq	r4, r1
			for(uint8_t i=0; i<ele->event_list_length; i++){
    9c48:	e78e      	b.n	9b68 <grid_ui_recall_event_configuration+0x38>
		grid_msg_init(&message);
    9c4a:	a867      	add	r0, sp, #412	; 0x19c
    9c4c:	4b24      	ldr	r3, [pc, #144]	; (9ce0 <grid_ui_recall_event_configuration+0x1b0>)
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9c4e:	4c25      	ldr	r4, [pc, #148]	; (9ce4 <grid_ui_recall_event_configuration+0x1b4>)
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9c50:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 9d0c <grid_ui_recall_event_configuration+0x1dc>
		payload_length = strlen(payload);
    9c54:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 9d10 <grid_ui_recall_event_configuration+0x1e0>
		grid_msg_body_append_text(&message, payload, payload_length);
    9c58:	f8df 908c 	ldr.w	r9, [pc, #140]	; 9ce8 <grid_ui_recall_event_configuration+0x1b8>
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    9c5c:	4f23      	ldr	r7, [pc, #140]	; (9cec <grid_ui_recall_event_configuration+0x1bc>)
		grid_msg_init(&message);
    9c5e:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9c60:	227f      	movs	r2, #127	; 0x7f
    9c62:	4611      	mov	r1, r2
    9c64:	a867      	add	r0, sp, #412	; 0x19c
    9c66:	2300      	movs	r3, #0
    9c68:	47a0      	blx	r4
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9c6a:	2100      	movs	r1, #0
    9c6c:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    9c70:	4b1f      	ldr	r3, [pc, #124]	; (9cf0 <grid_ui_recall_event_configuration+0x1c0>)
    9c72:	9103      	str	r1, [sp, #12]
    9c74:	a804      	add	r0, sp, #16
    9c76:	4798      	blx	r3
		offset = grid_msg_body_get_length(&message);
    9c78:	4b23      	ldr	r3, [pc, #140]	; (9d08 <grid_ui_recall_event_configuration+0x1d8>)
    9c7a:	a867      	add	r0, sp, #412	; 0x19c
    9c7c:	4798      	blx	r3
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9c7e:	2380      	movs	r3, #128	; 0x80
		offset = grid_msg_body_get_length(&message);
    9c80:	4604      	mov	r4, r0
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9c82:	491c      	ldr	r1, [pc, #112]	; (9cf4 <grid_ui_recall_event_configuration+0x1c4>)
    9c84:	2202      	movs	r2, #2
    9c86:	a803      	add	r0, sp, #12
    9c88:	47d8      	blx	fp
		payload_length = strlen(payload);
    9c8a:	a803      	add	r0, sp, #12
    9c8c:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    9c8e:	a903      	add	r1, sp, #12
    9c90:	b2c2      	uxtb	r2, r0
    9c92:	a867      	add	r0, sp, #412	; 0x19c
    9c94:	47c8      	blx	r9
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    9c96:	230b      	movs	r3, #11
    9c98:	9300      	str	r3, [sp, #0]
    9c9a:	4621      	mov	r1, r4
    9c9c:	a867      	add	r0, sp, #412	; 0x19c
    9c9e:	2301      	movs	r3, #1
    9ca0:	2204      	movs	r2, #4
    9ca2:	47b8      	blx	r7
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, bank);
    9ca4:	4621      	mov	r1, r4
    9ca6:	a867      	add	r0, sp, #412	; 0x19c
    9ca8:	9600      	str	r6, [sp, #0]
    9caa:	2302      	movs	r3, #2
    9cac:	2205      	movs	r2, #5
    9cae:	47b8      	blx	r7
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, element);
    9cb0:	4621      	mov	r1, r4
    9cb2:	a867      	add	r0, sp, #412	; 0x19c
    9cb4:	9500      	str	r5, [sp, #0]
    9cb6:	2302      	movs	r3, #2
    9cb8:	2207      	movs	r2, #7
    9cba:	47b8      	blx	r7
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, event_type);
    9cbc:	2302      	movs	r3, #2
    9cbe:	4621      	mov	r1, r4
    9cc0:	a867      	add	r0, sp, #412	; 0x19c
    9cc2:	f8cd 8000 	str.w	r8, [sp]
    9cc6:	2209      	movs	r2, #9
    9cc8:	47b8      	blx	r7
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    9cca:	490c      	ldr	r1, [pc, #48]	; (9cfc <grid_ui_recall_event_configuration+0x1cc>)
    9ccc:	2203      	movs	r2, #3
    9cce:	a803      	add	r0, sp, #12
    9cd0:	47d8      	blx	fp
		payload_length = strlen(payload);
    9cd2:	a803      	add	r0, sp, #12
    9cd4:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    9cd6:	a903      	add	r1, sp, #12
    9cd8:	b2c2      	uxtb	r2, r0
    9cda:	a867      	add	r0, sp, #412	; 0x19c
    9cdc:	47c8      	blx	r9
    9cde:	e79f      	b.n	9c20 <grid_ui_recall_event_configuration+0xf0>
    9ce0:	000085c5 	.word	0x000085c5
    9ce4:	000085f9 	.word	0x000085f9
    9ce8:	00008535 	.word	0x00008535
    9cec:	000085a9 	.word	0x000085a9
    9cf0:	00012ab5 	.word	0x00012ab5
    9cf4:	0001541d 	.word	0x0001541d
    9cf8:	00008555 	.word	0x00008555
    9cfc:	0001508f 	.word	0x0001508f
    9d00:	000086f1 	.word	0x000086f1
    9d04:	000087c5 	.word	0x000087c5
    9d08:	0000852f 	.word	0x0000852f
    9d0c:	00013111 	.word	0x00013111
    9d10:	000135c1 	.word	0x000135c1

00009d14 <grid_ui_nvm_store_event_configuration>:



uint8_t grid_ui_nvm_store_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    9d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9d18:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
	

	struct grid_msg message;

	grid_msg_init(&message);
    9d1c:	4b52      	ldr	r3, [pc, #328]	; (9e68 <grid_ui_nvm_store_event_configuration+0x154>)
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9d1e:	4e53      	ldr	r6, [pc, #332]	; (9e6c <grid_ui_nvm_store_event_configuration+0x158>)
	uint32_t offset = 0;



	// BANK ENABLED
	offset = grid_msg_body_get_length(&message);
    9d20:	f8df b178 	ldr.w	fp, [pc, #376]	; 9e9c <grid_ui_nvm_store_event_configuration+0x188>

	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9d24:	f8df a178 	ldr.w	sl, [pc, #376]	; 9ea0 <grid_ui_nvm_store_event_configuration+0x18c>
	payload_length = strlen(payload);

	grid_msg_body_append_text(&message, payload, payload_length);
    9d28:	f8df 9178 	ldr.w	r9, [pc, #376]	; 9ea4 <grid_ui_nvm_store_event_configuration+0x190>

	grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    9d2c:	f8df 8178 	ldr.w	r8, [pc, #376]	; 9ea8 <grid_ui_nvm_store_event_configuration+0x194>
	grid_msg_init(&message);
    9d30:	a867      	add	r0, sp, #412	; 0x19c
uint8_t grid_ui_nvm_store_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    9d32:	4614      	mov	r4, r2
    9d34:	460d      	mov	r5, r1
	grid_msg_init(&message);
    9d36:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION);
    9d38:	22ff      	movs	r2, #255	; 0xff
    9d3a:	4611      	mov	r1, r2
    9d3c:	2300      	movs	r3, #0
    9d3e:	a867      	add	r0, sp, #412	; 0x19c
    9d40:	47b0      	blx	r6
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    9d42:	2600      	movs	r6, #0
    9d44:	4b4a      	ldr	r3, [pc, #296]	; (9e70 <grid_ui_nvm_store_event_configuration+0x15c>)
    9d46:	9603      	str	r6, [sp, #12]
    9d48:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    9d4c:	4631      	mov	r1, r6
    9d4e:	a804      	add	r0, sp, #16
    9d50:	4798      	blx	r3
	offset = grid_msg_body_get_length(&message);
    9d52:	a867      	add	r0, sp, #412	; 0x19c
    9d54:	47d8      	blx	fp
	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9d56:	4947      	ldr	r1, [pc, #284]	; (9e74 <grid_ui_nvm_store_event_configuration+0x160>)
	offset = grid_msg_body_get_length(&message);
    9d58:	4607      	mov	r7, r0
	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    9d5a:	2202      	movs	r2, #2
    9d5c:	2380      	movs	r3, #128	; 0x80
    9d5e:	a803      	add	r0, sp, #12
    9d60:	47d0      	blx	sl
	payload_length = strlen(payload);
    9d62:	4b45      	ldr	r3, [pc, #276]	; (9e78 <grid_ui_nvm_store_event_configuration+0x164>)
    9d64:	a803      	add	r0, sp, #12
    9d66:	4798      	blx	r3
	grid_msg_body_append_text(&message, payload, payload_length);
    9d68:	a903      	add	r1, sp, #12
    9d6a:	b2c2      	uxtb	r2, r0
    9d6c:	a867      	add	r0, sp, #412	; 0x19c
    9d6e:	47c8      	blx	r9
	grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    9d70:	230e      	movs	r3, #14
    9d72:	4639      	mov	r1, r7
    9d74:	9300      	str	r3, [sp, #0]
    9d76:	2204      	movs	r2, #4
    9d78:	2301      	movs	r3, #1
    9d7a:	a867      	add	r0, sp, #412	; 0x19c
    9d7c:	47c0      	blx	r8
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    9d7e:	6863      	ldr	r3, [r4, #4]
    9d80:	685b      	ldr	r3, [r3, #4]
    9d82:	7a1b      	ldrb	r3, [r3, #8]
    9d84:	9300      	str	r3, [sp, #0]
    9d86:	4639      	mov	r1, r7
    9d88:	2302      	movs	r3, #2
    9d8a:	2205      	movs	r2, #5
    9d8c:	a867      	add	r0, sp, #412	; 0x19c
    9d8e:	47c0      	blx	r8
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    9d90:	6863      	ldr	r3, [r4, #4]
    9d92:	7a1b      	ldrb	r3, [r3, #8]
    9d94:	9300      	str	r3, [sp, #0]
    9d96:	4639      	mov	r1, r7
    9d98:	2302      	movs	r3, #2
    9d9a:	2207      	movs	r2, #7
    9d9c:	a867      	add	r0, sp, #412	; 0x19c
    9d9e:	47c0      	blx	r8
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    9da0:	7aa3      	ldrb	r3, [r4, #10]
    9da2:	9300      	str	r3, [sp, #0]
    9da4:	4639      	mov	r1, r7
    9da6:	2302      	movs	r3, #2
    9da8:	2209      	movs	r2, #9
    9daa:	a867      	add	r0, sp, #412	; 0x19c
    9dac:	47c0      	blx	r8

	offset = grid_msg_body_get_length(&message);
    9dae:	a867      	add	r0, sp, #412	; 0x19c
    9db0:	47d8      	blx	fp
	grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    9db2:	4b32      	ldr	r3, [pc, #200]	; (9e7c <grid_ui_nvm_store_event_configuration+0x168>)
    9db4:	6b22      	ldr	r2, [r4, #48]	; 0x30
    9db6:	f104 0134 	add.w	r1, r4, #52	; 0x34
    9dba:	a867      	add	r0, sp, #412	; 0x19c
    9dbc:	4798      	blx	r3





	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    9dbe:	4930      	ldr	r1, [pc, #192]	; (9e80 <grid_ui_nvm_store_event_configuration+0x16c>)
    9dc0:	2203      	movs	r2, #3
    9dc2:	a803      	add	r0, sp, #12
    9dc4:	47d0      	blx	sl
	payload_length = strlen(payload);
    9dc6:	4b2c      	ldr	r3, [pc, #176]	; (9e78 <grid_ui_nvm_store_event_configuration+0x164>)
    9dc8:	a803      	add	r0, sp, #12
    9dca:	4798      	blx	r3

	grid_msg_body_append_text(&message, payload, payload_length);
    9dcc:	a903      	add	r1, sp, #12
    9dce:	b2c2      	uxtb	r2, r0
    9dd0:	a867      	add	r0, sp, #412	; 0x19c
    9dd2:	47c8      	blx	r9


	grid_msg_packet_close(&message);
    9dd4:	4b2b      	ldr	r3, [pc, #172]	; (9e84 <grid_ui_nvm_store_event_configuration+0x170>)
    9dd6:	a867      	add	r0, sp, #412	; 0x19c
    9dd8:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    9dda:	4b2b      	ldr	r3, [pc, #172]	; (9e88 <grid_ui_nvm_store_event_configuration+0x174>)
    9ddc:	4628      	mov	r0, r5
    9dde:	4798      	blx	r3

	uint32_t message_length = grid_msg_packet_get_length(&message);
    9de0:	4b2a      	ldr	r3, [pc, #168]	; (9e8c <grid_ui_nvm_store_event_configuration+0x178>)
    9de2:	a867      	add	r0, sp, #412	; 0x19c
    9de4:	4798      	blx	r3

	if (message_length){
    9de6:	4607      	mov	r7, r0
    9de8:	b970      	cbnz	r0, 9e08 <grid_ui_nvm_store_event_configuration+0xf4>
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
		}

	}

	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    9dea:	4621      	mov	r1, r4
    9dec:	4b28      	ldr	r3, [pc, #160]	; (9e90 <grid_ui_nvm_store_event_configuration+0x17c>)
    9dee:	4628      	mov	r0, r5
    9df0:	4798      	blx	r3
	nvm->write_target_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;
    9df2:	f500 6080 	add.w	r0, r0, #1024	; 0x400
    9df6:	0241      	lsls	r1, r0, #9
    9df8:	f8c5 1420 	str.w	r1, [r5, #1056]	; 0x420
	int status = 0;
	
	
	uint8_t debugtext[200] = {0};

	if (eve->cfg_default_flag == 1 && eve->cfg_flashempty_flag == 0){
    9dfc:	f894 60b7 	ldrb.w	r6, [r4, #183]	; 0xb7
    9e00:	2e01      	cmp	r6, #1
    9e02:	d010      	beq.n	9e26 <grid_ui_nvm_store_event_configuration+0x112>
	int status = 0;
    9e04:	2000      	movs	r0, #0
    9e06:	e019      	b.n	9e3c <grid_ui_nvm_store_event_configuration+0x128>
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    9e08:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 9eac <grid_ui_nvm_store_event_configuration+0x198>
		nvm->write_buffer_length = message_length;
    9e0c:	f8c5 0418 	str.w	r0, [r5, #1048]	; 0x418
		for(uint32_t i = 0; i<message_length; i++){
    9e10:	f505 7806 	add.w	r8, r5, #536	; 0x218
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    9e14:	4631      	mov	r1, r6
    9e16:	a867      	add	r0, sp, #412	; 0x19c
    9e18:	47c8      	blx	r9
		for(uint32_t i = 0; i<message_length; i++){
    9e1a:	3601      	adds	r6, #1
    9e1c:	42b7      	cmp	r7, r6
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    9e1e:	f808 0b01 	strb.w	r0, [r8], #1
		for(uint32_t i = 0; i<message_length; i++){
    9e22:	d1f7      	bne.n	9e14 <grid_ui_nvm_store_event_configuration+0x100>
    9e24:	e7e1      	b.n	9dea <grid_ui_nvm_store_event_configuration+0xd6>
	if (eve->cfg_default_flag == 1 && eve->cfg_flashempty_flag == 0){
    9e26:	f894 30b8 	ldrb.w	r3, [r4, #184]	; 0xb8
    9e2a:	2b00      	cmp	r3, #0
    9e2c:	d1ea      	bne.n	9e04 <grid_ui_nvm_store_event_configuration+0xf0>
		
		//sprintf(debugtext, "Cfg: Default B:%d E:%d Ev:%d => Page: %d Status: %d", eve->parent->parent->index, eve->parent->index, eve->index, event_page_offset, status);
		flash_erase(nvm->flash, nvm->write_target_address, 1);
    9e2e:	6828      	ldr	r0, [r5, #0]
    9e30:	4b18      	ldr	r3, [pc, #96]	; (9e94 <grid_ui_nvm_store_event_configuration+0x180>)
    9e32:	4632      	mov	r2, r6
    9e34:	4798      	blx	r3
		eve->cfg_flashempty_flag = 1;
    9e36:	f884 60b8 	strb.w	r6, [r4, #184]	; 0xb8
		status = 1;
    9e3a:	4630      	mov	r0, r6
	}
	
	
	if (eve->cfg_default_flag == 0 && eve->cfg_changed_flag == 1){
    9e3c:	f8b4 60b6 	ldrh.w	r6, [r4, #182]	; 0xb6
    9e40:	2e01      	cmp	r6, #1
    9e42:	d109      	bne.n	9e58 <grid_ui_nvm_store_event_configuration+0x144>
		
		//sprintf(debugtext, "Cfg: Store B:%d E:%d Ev:%d => Page: %d Status: %d", eve->parent->parent->index, eve->parent->index, eve->index, event_page_offset, status);		
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, GRID_NVM_PAGE_SIZE);
    9e44:	f8d5 1420 	ldr.w	r1, [r5, #1056]	; 0x420
    9e48:	6828      	ldr	r0, [r5, #0]
    9e4a:	f505 7206 	add.w	r2, r5, #536	; 0x218
    9e4e:	f44f 7300 	mov.w	r3, #512	; 0x200
    9e52:	4d11      	ldr	r5, [pc, #68]	; (9e98 <grid_ui_nvm_store_event_configuration+0x184>)
    9e54:	47a8      	blx	r5
		status = 1;
    9e56:	4630      	mov	r0, r6
	}


	//grid_debug_print_text(debugtext);

	eve->cfg_changed_flag = 0;
    9e58:	2300      	movs	r3, #0
    9e5a:	f884 30b6 	strb.w	r3, [r4, #182]	; 0xb6
	
	return status;
	
}
    9e5e:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    9e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9e66:	bf00      	nop
    9e68:	000085c5 	.word	0x000085c5
    9e6c:	000085f9 	.word	0x000085f9
    9e70:	00012ab5 	.word	0x00012ab5
    9e74:	0001541d 	.word	0x0001541d
    9e78:	000135c1 	.word	0x000135c1
    9e7c:	00008555 	.word	0x00008555
    9e80:	0001508f 	.word	0x0001508f
    9e84:	000086f1 	.word	0x000086f1
    9e88:	00008cd1 	.word	0x00008cd1
    9e8c:	00008521 	.word	0x00008521
    9e90:	00008d3d 	.word	0x00008d3d
    9e94:	0000df21 	.word	0x0000df21
    9e98:	0000dea1 	.word	0x0000dea1
    9e9c:	0000852f 	.word	0x0000852f
    9ea0:	00013111 	.word	0x00013111
    9ea4:	00008535 	.word	0x00008535
    9ea8:	000085a9 	.word	0x000085a9
    9eac:	000086bb 	.word	0x000086bb

00009eb0 <grid_ui_nvm_load_event_configuration>:



uint8_t grid_ui_nvm_load_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    9eb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	
		
	grid_nvm_clear_read_buffer(nvm);
    9eb2:	4b19      	ldr	r3, [pc, #100]	; (9f18 <grid_ui_nvm_load_event_configuration+0x68>)
uint8_t grid_ui_nvm_load_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    9eb4:	9201      	str	r2, [sp, #4]
    9eb6:	460c      	mov	r4, r1
	grid_nvm_clear_read_buffer(nvm);
    9eb8:	4608      	mov	r0, r1
    9eba:	4798      	blx	r3
	
	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);	
    9ebc:	9901      	ldr	r1, [sp, #4]
    9ebe:	4b17      	ldr	r3, [pc, #92]	; (9f1c <grid_ui_nvm_load_event_configuration+0x6c>)
    9ec0:	4620      	mov	r0, r4
    9ec2:	4798      	blx	r3
	nvm->read_source_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;	
    9ec4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
    9ec8:	0241      	lsls	r1, r0, #9
	

	int status = flash_read(nvm->flash, nvm->read_source_address, nvm->read_buffer, GRID_NVM_PAGE_SIZE);	
    9eca:	f104 0609 	add.w	r6, r4, #9
	nvm->read_source_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;	
    9ece:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
	int status = flash_read(nvm->flash, nvm->read_source_address, nvm->read_buffer, GRID_NVM_PAGE_SIZE);	
    9ed2:	6820      	ldr	r0, [r4, #0]
    9ed4:	4c12      	ldr	r4, [pc, #72]	; (9f20 <grid_ui_nvm_load_event_configuration+0x70>)
    9ed6:	f44f 7300 	mov.w	r3, #512	; 0x200
    9eda:	4632      	mov	r2, r6
    9edc:	47a0      	blx	r4
    9ede:	2300      	movs	r3, #0
			}
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    9ee0:	4c10      	ldr	r4, [pc, #64]	; (9f24 <grid_ui_nvm_load_event_configuration+0x74>)
	uint8_t cfgfound = 0;
    9ee2:	4618      	mov	r0, r3
	uint8_t copydone = 0;
    9ee4:	4619      	mov	r1, r3
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    9ee6:	f241 37b4 	movw	r7, #5044	; 0x13b4
		if (copydone == 0){
    9eea:	1c5a      	adds	r2, r3, #1
    9eec:	b971      	cbnz	r1, 9f0c <grid_ui_nvm_load_event_configuration+0x5c>
			if (nvm->read_buffer[i] == '\n'){ // END OF PACKET, copy newline character
    9eee:	5cf5      	ldrb	r5, [r6, r3]
    9ef0:	2d0a      	cmp	r5, #10
    9ef2:	d106      	bne.n	9f02 <grid_ui_nvm_load_event_configuration+0x52>
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    9ef4:	4423      	add	r3, r4
				cfgfound=2;
    9ef6:	2002      	movs	r0, #2
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    9ef8:	55dd      	strb	r5, [r3, r7]
				GRID_PORT_U.rx_double_buffer_status = i+1;
    9efa:	6222      	str	r2, [r4, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    9efc:	62a1      	str	r1, [r4, #40]	; 0x28
				copydone = 1;
    9efe:	2101      	movs	r1, #1
    9f00:	e004      	b.n	9f0c <grid_ui_nvm_load_event_configuration+0x5c>
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    9f02:	2dff      	cmp	r5, #255	; 0xff
    9f04:	d0fb      	beq.n	9efe <grid_ui_nvm_load_event_configuration+0x4e>
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    9f06:	4423      	add	r3, r4
				
				cfgfound=1;
    9f08:	2001      	movs	r0, #1
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    9f0a:	55dd      	strb	r5, [r3, r7]
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    9f0c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    9f10:	4613      	mov	r3, r2
    9f12:	d1ea      	bne.n	9eea <grid_ui_nvm_load_event_configuration+0x3a>
	}
	
	return cfgfound;
	
	
}
    9f14:	b003      	add	sp, #12
    9f16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9f18:	00008cb1 	.word	0x00008cb1
    9f1c:	00008d3d 	.word	0x00008d3d
    9f20:	0000de35 	.word	0x0000de35
    9f24:	2000403c 	.word	0x2000403c

00009f28 <grid_ui_nvm_clear_event_configuration>:
uint8_t grid_ui_nvm_clear_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    9f28:	b510      	push	{r4, lr}
    9f2a:	460c      	mov	r4, r1
		
		uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    9f2c:	4b06      	ldr	r3, [pc, #24]	; (9f48 <grid_ui_nvm_clear_event_configuration+0x20>)
    9f2e:	4611      	mov	r1, r2
    9f30:	4620      	mov	r0, r4
    9f32:	4798      	blx	r3
		
		

		flash_erase(nvm->flash, GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset, 1);
    9f34:	f500 6080 	add.w	r0, r0, #1024	; 0x400
    9f38:	0241      	lsls	r1, r0, #9
    9f3a:	4b04      	ldr	r3, [pc, #16]	; (9f4c <grid_ui_nvm_clear_event_configuration+0x24>)
    9f3c:	6820      	ldr	r0, [r4, #0]
    9f3e:	2201      	movs	r2, #1
    9f40:	4798      	blx	r3

		
		
		return 1;
		
}
    9f42:	2001      	movs	r0, #1
    9f44:	bd10      	pop	{r4, pc}
    9f46:	bf00      	nop
    9f48:	00008d3d 	.word	0x00008d3d
    9f4c:	0000df21 	.word	0x0000df21

00009f50 <grid_ui_event_register_actionstring>:
	ele->event_list[event_index].cfg_default_flag = 1;	
	
}


void grid_ui_event_register_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* action_string, uint32_t action_string_length){
    9f50:	b5f0      	push	{r4, r5, r6, r7, lr}
		
	uint8_t event_index = 255;
	
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9f52:	f890 c05c 	ldrb.w	ip, [r0, #92]	; 0x5c
    9f56:	2500      	movs	r5, #0
	uint8_t event_index = 255;
    9f58:	24ff      	movs	r4, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    9f5a:	f04f 0ebc 	mov.w	lr, #188	; 0xbc
    9f5e:	b2ef      	uxtb	r7, r5
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9f60:	45bc      	cmp	ip, r7
    9f62:	d819      	bhi.n	9f98 <grid_ui_event_register_actionstring+0x48>
			event_index = i;
		}
	}
	
	if (event_index == 255){
    9f64:	2cff      	cmp	r4, #255	; 0xff
    9f66:	d016      	beq.n	9f96 <grid_ui_event_register_actionstring+0x46>
	
	
	
	// Clear Action String
	for(uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
		ele->event_list[event_index].action_string[i] = 0;
    9f68:	21bc      	movs	r1, #188	; 0xbc
    9f6a:	fb14 f401 	smulbb	r4, r4, r1
    9f6e:	6e01      	ldr	r1, [r0, #96]	; 0x60
    9f70:	4421      	add	r1, r4
    9f72:	f101 0434 	add.w	r4, r1, #52	; 0x34
    9f76:	f101 06b6 	add.w	r6, r1, #182	; 0xb6
    9f7a:	4620      	mov	r0, r4
    9f7c:	2500      	movs	r5, #0
    9f7e:	f800 5b01 	strb.w	r5, [r0], #1
	for(uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    9f82:	4286      	cmp	r6, r0
    9f84:	d1fb      	bne.n	9f7e <grid_ui_event_register_actionstring+0x2e>
	}
	ele->event_list[event_index].action_string_length = 0;
    9f86:	630d      	str	r5, [r1, #48]	; 0x30
	

	uint8_t escaped_characters = 0;
	
	for (uint32_t i=0; i<action_string_length; i++){
    9f88:	2000      	movs	r0, #0
    9f8a:	4298      	cmp	r0, r3
    9f8c:	d10d      	bne.n	9faa <grid_ui_event_register_actionstring+0x5a>
	}
	

	ele->event_list[event_index].action_string_length = action_string_length;
	
	ele->event_list[event_index].cfg_changed_flag = 1;
    9f8e:	2301      	movs	r3, #1
	ele->event_list[event_index].action_string_length = action_string_length;
    9f90:	6308      	str	r0, [r1, #48]	; 0x30
	ele->event_list[event_index].cfg_changed_flag = 1;
    9f92:	f881 30b6 	strb.w	r3, [r1, #182]	; 0xb6
	
	
}
    9f96:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ele->event_list[i].type == event_type){
    9f98:	6e06      	ldr	r6, [r0, #96]	; 0x60
    9f9a:	fb0e 6605 	mla	r6, lr, r5, r6
    9f9e:	3501      	adds	r5, #1
    9fa0:	7ab6      	ldrb	r6, [r6, #10]
    9fa2:	428e      	cmp	r6, r1
    9fa4:	bf08      	it	eq
    9fa6:	463c      	moveq	r4, r7
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9fa8:	e7d9      	b.n	9f5e <grid_ui_event_register_actionstring+0xe>
		if (ele->event_list[event_index].action_string[i] > 127){
    9faa:	5616      	ldrsb	r6, [r2, r0]
		ele->event_list[event_index].action_string[i] = action_string[i];
    9fac:	5c15      	ldrb	r5, [r2, r0]
		if (ele->event_list[event_index].action_string[i] > 127){
    9fae:	2e00      	cmp	r6, #0
			ele->event_list[event_index].action_string[i] -= 128;
    9fb0:	bfb8      	it	lt
    9fb2:	3d80      	sublt	r5, #128	; 0x80
    9fb4:	7025      	strb	r5, [r4, #0]
	for (uint32_t i=0; i<action_string_length; i++){
    9fb6:	3001      	adds	r0, #1
    9fb8:	3401      	adds	r4, #1
    9fba:	e7e6      	b.n	9f8a <grid_ui_event_register_actionstring+0x3a>

00009fbc <grid_ui_event_generate_actionstring>:
void grid_ui_event_generate_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    9fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    9fbe:	4605      	mov	r5, r0
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9fc0:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
void grid_ui_event_generate_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    9fc4:	b0a3      	sub	sp, #140	; 0x8c
    9fc6:	460c      	mov	r4, r1
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9fc8:	2300      	movs	r3, #0
	uint8_t event_index = 255;
    9fca:	26ff      	movs	r6, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    9fcc:	27bc      	movs	r7, #188	; 0xbc
    9fce:	b2d9      	uxtb	r1, r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    9fd0:	4288      	cmp	r0, r1
    9fd2:	d82a      	bhi.n	a02a <grid_ui_event_generate_actionstring+0x6e>
	if (event_index == 255){
    9fd4:	2eff      	cmp	r6, #255	; 0xff
    9fd6:	d026      	beq.n	a026 <grid_ui_event_generate_actionstring+0x6a>
	uint8_t action_string[GRID_UI_ACTION_STRING_maxlength] = {0};
    9fd8:	4b35      	ldr	r3, [pc, #212]	; (a0b0 <grid_ui_event_generate_actionstring+0xf4>)
    9fda:	2100      	movs	r1, #0
    9fdc:	227e      	movs	r2, #126	; 0x7e
    9fde:	a802      	add	r0, sp, #8
    9fe0:	9101      	str	r1, [sp, #4]
    9fe2:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    9fe4:	7a6b      	ldrb	r3, [r5, #9]
    9fe6:	2b02      	cmp	r3, #2
    9fe8:	d12c      	bne.n	a044 <grid_ui_event_generate_actionstring+0x88>
		switch(event_type){
    9fea:	2c04      	cmp	r4, #4
    9fec:	d026      	beq.n	a03c <grid_ui_event_generate_actionstring+0x80>
    9fee:	2c05      	cmp	r4, #5
    9ff0:	d026      	beq.n	a040 <grid_ui_event_generate_actionstring+0x84>
    9ff2:	b91c      	cbnz	r4, 9ffc <grid_ui_event_generate_actionstring+0x40>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_BUT);		break;
    9ff4:	492f      	ldr	r1, [pc, #188]	; (a0b4 <grid_ui_event_generate_actionstring+0xf8>)
			case GRID_UI_EVENT_DR:          sprintf(action_string, GRID_ACTIONSTRING_DR_ENC);	break;
    9ff6:	4b30      	ldr	r3, [pc, #192]	; (a0b8 <grid_ui_event_generate_actionstring+0xfc>)
    9ff8:	a801      	add	r0, sp, #4
    9ffa:	4798      	blx	r3
	if (strlen(action_string)){
    9ffc:	f89d 3004 	ldrb.w	r3, [sp, #4]
    a000:	b143      	cbz	r3, a014 <grid_ui_event_generate_actionstring+0x58>
		grid_ui_event_register_actionstring(ele, event_type, action_string, strlen(action_string));
    a002:	4b2e      	ldr	r3, [pc, #184]	; (a0bc <grid_ui_event_generate_actionstring+0x100>)
    a004:	a801      	add	r0, sp, #4
    a006:	4798      	blx	r3
    a008:	4621      	mov	r1, r4
    a00a:	4603      	mov	r3, r0
    a00c:	4c2c      	ldr	r4, [pc, #176]	; (a0c0 <grid_ui_event_generate_actionstring+0x104>)
    a00e:	aa01      	add	r2, sp, #4
    a010:	4628      	mov	r0, r5
    a012:	47a0      	blx	r4
	ele->event_list[event_index].cfg_changed_flag = 0;
    a014:	23bc      	movs	r3, #188	; 0xbc
    a016:	fb16 f603 	smulbb	r6, r6, r3
    a01a:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    a01c:	441e      	add	r6, r3
    a01e:	f44f 7380 	mov.w	r3, #256	; 0x100
    a022:	f8a6 30b6 	strh.w	r3, [r6, #182]	; 0xb6
}
    a026:	b023      	add	sp, #140	; 0x8c
    a028:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ele->event_list[i].type == event_type){
    a02a:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    a02c:	fb07 2203 	mla	r2, r7, r3, r2
    a030:	3301      	adds	r3, #1
    a032:	7a92      	ldrb	r2, [r2, #10]
    a034:	42a2      	cmp	r2, r4
    a036:	bf08      	it	eq
    a038:	460e      	moveq	r6, r1
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a03a:	e7c8      	b.n	9fce <grid_ui_event_generate_actionstring+0x12>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP_BUT);		break;
    a03c:	4921      	ldr	r1, [pc, #132]	; (a0c4 <grid_ui_event_generate_actionstring+0x108>)
    a03e:	e7da      	b.n	9ff6 <grid_ui_event_generate_actionstring+0x3a>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR_BUT);		break;
    a040:	4921      	ldr	r1, [pc, #132]	; (a0c8 <grid_ui_event_generate_actionstring+0x10c>)
    a042:	e7d8      	b.n	9ff6 <grid_ui_event_generate_actionstring+0x3a>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    a044:	2b01      	cmp	r3, #1
    a046:	d105      	bne.n	a054 <grid_ui_event_generate_actionstring+0x98>
		switch(event_type){
    a048:	2c00      	cmp	r4, #0
    a04a:	d0d3      	beq.n	9ff4 <grid_ui_event_generate_actionstring+0x38>
    a04c:	2c01      	cmp	r4, #1
    a04e:	d1d5      	bne.n	9ffc <grid_ui_event_generate_actionstring+0x40>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7_POT);		break;
    a050:	491e      	ldr	r1, [pc, #120]	; (a0cc <grid_ui_event_generate_actionstring+0x110>)
    a052:	e7d0      	b.n	9ff6 <grid_ui_event_generate_actionstring+0x3a>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    a054:	2b03      	cmp	r3, #3
    a056:	d1d1      	bne.n	9ffc <grid_ui_event_generate_actionstring+0x40>
		switch(event_type){
    a058:	2c0d      	cmp	r4, #13
    a05a:	d8cf      	bhi.n	9ffc <grid_ui_event_generate_actionstring+0x40>
    a05c:	a301      	add	r3, pc, #4	; (adr r3, a064 <grid_ui_event_generate_actionstring+0xa8>)
    a05e:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
    a062:	bf00      	nop
    a064:	0000a09d 	.word	0x0000a09d
    a068:	0000a0a1 	.word	0x0000a0a1
    a06c:	00009ffd 	.word	0x00009ffd
    a070:	00009ffd 	.word	0x00009ffd
    a074:	0000a0a9 	.word	0x0000a0a9
    a078:	0000a0ad 	.word	0x0000a0ad
    a07c:	00009ffd 	.word	0x00009ffd
    a080:	00009ffd 	.word	0x00009ffd
    a084:	00009ffd 	.word	0x00009ffd
    a088:	00009ffd 	.word	0x00009ffd
    a08c:	00009ffd 	.word	0x00009ffd
    a090:	00009ffd 	.word	0x00009ffd
    a094:	00009ffd 	.word	0x00009ffd
    a098:	0000a0a5 	.word	0x0000a0a5
			case GRID_UI_EVENT_INIT:        sprintf(action_string, GRID_ACTIONSTRING_INIT_ENC);	break;
    a09c:	490c      	ldr	r1, [pc, #48]	; (a0d0 <grid_ui_event_generate_actionstring+0x114>)
    a09e:	e7aa      	b.n	9ff6 <grid_ui_event_generate_actionstring+0x3a>
			case GRID_UI_EVENT_AVC7:        sprintf(action_string, GRID_ACTIONSTRING_AVC7_ENC);	break;
    a0a0:	490c      	ldr	r1, [pc, #48]	; (a0d4 <grid_ui_event_generate_actionstring+0x118>)
    a0a2:	e7a8      	b.n	9ff6 <grid_ui_event_generate_actionstring+0x3a>
			case GRID_UI_EVENT_ENCPUSHROT:	sprintf(action_string, GRID_ACTIONSTRING_PUSHROT_ENC);	break;
    a0a4:	490c      	ldr	r1, [pc, #48]	; (a0d8 <grid_ui_event_generate_actionstring+0x11c>)
    a0a6:	e7a6      	b.n	9ff6 <grid_ui_event_generate_actionstring+0x3a>
			case GRID_UI_EVENT_DP:          sprintf(action_string, GRID_ACTIONSTRING_DP_ENC);	break;
    a0a8:	490c      	ldr	r1, [pc, #48]	; (a0dc <grid_ui_event_generate_actionstring+0x120>)
    a0aa:	e7a4      	b.n	9ff6 <grid_ui_event_generate_actionstring+0x3a>
			case GRID_UI_EVENT_DR:          sprintf(action_string, GRID_ACTIONSTRING_DR_ENC);	break;
    a0ac:	490c      	ldr	r1, [pc, #48]	; (a0e0 <grid_ui_event_generate_actionstring+0x124>)
    a0ae:	e7a2      	b.n	9ff6 <grid_ui_event_generate_actionstring+0x3a>
    a0b0:	00012ab5 	.word	0x00012ab5
    a0b4:	0001542b 	.word	0x0001542b
    a0b8:	000134fd 	.word	0x000134fd
    a0bc:	000135c1 	.word	0x000135c1
    a0c0:	00009f51 	.word	0x00009f51
    a0c4:	00015450 	.word	0x00015450
    a0c8:	0001547f 	.word	0x0001547f
    a0cc:	000154ae 	.word	0x000154ae
    a0d0:	000154dd 	.word	0x000154dd
    a0d4:	00015526 	.word	0x00015526
    a0d8:	00015590 	.word	0x00015590
    a0dc:	000155bf 	.word	0x000155bf
    a0e0:	000155ee 	.word	0x000155ee

0000a0e4 <grid_ui_reinit>:
void grid_ui_reinit(struct grid_ui_model* ui){
    a0e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a0e8:	4606      	mov	r6, r0
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a0ea:	2700      	movs	r7, #0
    a0ec:	7873      	ldrb	r3, [r6, #1]
    a0ee:	b2fc      	uxtb	r4, r7
    a0f0:	42a3      	cmp	r3, r4
    a0f2:	d805      	bhi.n	a100 <grid_ui_reinit+0x1c>
	grid_sys_state.bank_active_changed = 1;
    a0f4:	4b18      	ldr	r3, [pc, #96]	; (a158 <grid_ui_reinit+0x74>)
    a0f6:	2201      	movs	r2, #1
    a0f8:	745a      	strb	r2, [r3, #17]
}
    a0fa:	b003      	add	sp, #12
    a0fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		struct grid_ui_bank* bank = &ui->bank_list[i];
    a100:	6873      	ldr	r3, [r6, #4]
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a102:	f04f 0800 	mov.w	r8, #0
		struct grid_ui_bank* bank = &ui->bank_list[i];
    a106:	eb03 1404 	add.w	r4, r3, r4, lsl #4
			struct grid_ui_element* ele = &bank->element_list[j];
    a10a:	f04f 0b64 	mov.w	fp, #100	; 0x64
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a10e:	7a63      	ldrb	r3, [r4, #9]
    a110:	fa5f f088 	uxtb.w	r0, r8
    a114:	4283      	cmp	r3, r0
    a116:	d801      	bhi.n	a11c <grid_ui_reinit+0x38>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a118:	3701      	adds	r7, #1
    a11a:	e7e7      	b.n	a0ec <grid_ui_reinit+0x8>
			struct grid_ui_element* ele = &bank->element_list[j];
    a11c:	68e3      	ldr	r3, [r4, #12]
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a11e:	f04f 0900 	mov.w	r9, #0
			struct grid_ui_element* ele = &bank->element_list[j];
    a122:	fb0b 3000 	mla	r0, fp, r0, r3
				struct grid_ui_event* eve = &ele->event_list[k];
    a126:	f04f 0abc 	mov.w	sl, #188	; 0xbc
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a12a:	f890 105c 	ldrb.w	r1, [r0, #92]	; 0x5c
    a12e:	fa5f f589 	uxtb.w	r5, r9
    a132:	42a9      	cmp	r1, r5
    a134:	d802      	bhi.n	a13c <grid_ui_reinit+0x58>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a136:	f108 0801 	add.w	r8, r8, #1
    a13a:	e7e8      	b.n	a10e <grid_ui_reinit+0x2a>
				struct grid_ui_event* eve = &ele->event_list[k];
    a13c:	6e01      	ldr	r1, [r0, #96]	; 0x60
				grid_ui_event_generate_actionstring(ele, eve->type);
    a13e:	4b07      	ldr	r3, [pc, #28]	; (a15c <grid_ui_reinit+0x78>)
    a140:	9001      	str	r0, [sp, #4]
				struct grid_ui_event* eve = &ele->event_list[k];
    a142:	fb0a 1505 	mla	r5, sl, r5, r1
				grid_ui_event_generate_actionstring(ele, eve->type);
    a146:	f109 0901 	add.w	r9, r9, #1
    a14a:	7aa9      	ldrb	r1, [r5, #10]
    a14c:	4798      	blx	r3
}


void grid_ui_event_reset(struct grid_ui_event* eve){
	
	eve->trigger = GRID_UI_STATUS_READY;
    a14e:	2204      	movs	r2, #4
    a150:	9801      	ldr	r0, [sp, #4]
    a152:	726a      	strb	r2, [r5, #9]
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a154:	e7e9      	b.n	a12a <grid_ui_reinit+0x46>
    a156:	bf00      	nop
    a158:	20006f94 	.word	0x20006f94
    a15c:	00009fbd 	.word	0x00009fbd

0000a160 <grid_ui_event_find>:
uint8_t grid_ui_event_find(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    a160:	b5f0      	push	{r4, r5, r6, r7, lr}
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a162:	f890 605c 	ldrb.w	r6, [r0, #92]	; 0x5c
    a166:	2300      	movs	r3, #0
	uint8_t event_index = 255;
    a168:	22ff      	movs	r2, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    a16a:	27bc      	movs	r7, #188	; 0xbc
    a16c:	b2dd      	uxtb	r5, r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a16e:	42ae      	cmp	r6, r5
    a170:	d801      	bhi.n	a176 <grid_ui_event_find+0x16>
}
    a172:	4610      	mov	r0, r2
    a174:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ele->event_list[i].type == event_type){
    a176:	6e04      	ldr	r4, [r0, #96]	; 0x60
    a178:	fb07 4403 	mla	r4, r7, r3, r4
    a17c:	3301      	adds	r3, #1
    a17e:	7aa4      	ldrb	r4, [r4, #10]
    a180:	428c      	cmp	r4, r1
    a182:	bf08      	it	eq
    a184:	462a      	moveq	r2, r5
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a186:	e7f1      	b.n	a16c <grid_ui_event_find+0xc>

0000a188 <grid_ui_event_trigger>:
	if (event_index == 255){
    a188:	29ff      	cmp	r1, #255	; 0xff
    a18a:	d005      	beq.n	a198 <grid_ui_event_trigger+0x10>
	eve->trigger = GRID_UI_STATUS_TRIGGERED;
    a18c:	6e02      	ldr	r2, [r0, #96]	; 0x60
    a18e:	23bc      	movs	r3, #188	; 0xbc
    a190:	fb01 2103 	mla	r1, r1, r3, r2
    a194:	2305      	movs	r3, #5
    a196:	724b      	strb	r3, [r1, #9]
}
    a198:	4770      	bx	lr

0000a19a <grid_ui_event_trigger_local>:
	if (event_index == 255){
    a19a:	29ff      	cmp	r1, #255	; 0xff
    a19c:	d005      	beq.n	a1aa <grid_ui_event_trigger_local+0x10>
	eve->trigger = GRID_UI_STATUS_TRIGGERED_LOCAL;
    a19e:	6e02      	ldr	r2, [r0, #96]	; 0x60
    a1a0:	23bc      	movs	r3, #188	; 0xbc
    a1a2:	fb01 2103 	mla	r1, r1, r3, r2
    a1a6:	2306      	movs	r3, #6
    a1a8:	724b      	strb	r3, [r1, #9]
}
    a1aa:	4770      	bx	lr

0000a1ac <grid_ui_smart_trigger>:
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a1ac:	6840      	ldr	r0, [r0, #4]
    a1ae:	eb00 1001 	add.w	r0, r0, r1, lsl #4
void grid_ui_smart_trigger(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    a1b2:	b510      	push	{r4, lr}
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a1b4:	68c4      	ldr	r4, [r0, #12]
    a1b6:	2064      	movs	r0, #100	; 0x64
    a1b8:	fb02 4400 	mla	r4, r2, r0, r4
    a1bc:	4619      	mov	r1, r3
    a1be:	4620      	mov	r0, r4
    a1c0:	4b05      	ldr	r3, [pc, #20]	; (a1d8 <grid_ui_smart_trigger+0x2c>)
    a1c2:	4798      	blx	r3
	if (event_index == 255){
    a1c4:	28ff      	cmp	r0, #255	; 0xff
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a1c6:	4601      	mov	r1, r0
	if (event_index == 255){
    a1c8:	d004      	beq.n	a1d4 <grid_ui_smart_trigger+0x28>
	grid_ui_event_trigger(&mod->bank_list[bank].element_list[element], event_index);
    a1ca:	4620      	mov	r0, r4
    a1cc:	4b03      	ldr	r3, [pc, #12]	; (a1dc <grid_ui_smart_trigger+0x30>)
}
    a1ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	grid_ui_event_trigger(&mod->bank_list[bank].element_list[element], event_index);
    a1d2:	4718      	bx	r3
}
    a1d4:	bd10      	pop	{r4, pc}
    a1d6:	bf00      	nop
    a1d8:	0000a161 	.word	0x0000a161
    a1dc:	0000a189 	.word	0x0000a189

0000a1e0 <grid_ui_event_register_eventstring>:
void grid_ui_event_register_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* event_string, uint32_t event_string_length){
    a1e0:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a1e4:	4604      	mov	r4, r0
	grid_debug_print_text("Register Action");
    a1e6:	4e28      	ldr	r6, [pc, #160]	; (a288 <grid_ui_event_register_eventstring+0xa8>)
    a1e8:	4828      	ldr	r0, [pc, #160]	; (a28c <grid_ui_event_register_eventstring+0xac>)
void grid_ui_event_register_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* event_string, uint32_t event_string_length){
    a1ea:	4699      	mov	r9, r3
    a1ec:	4688      	mov	r8, r1
    a1ee:	4692      	mov	sl, r2
	grid_debug_print_text("Register Action");
    a1f0:	47b0      	blx	r6
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a1f2:	f894 005c 	ldrb.w	r0, [r4, #92]	; 0x5c
    a1f6:	46b3      	mov	fp, r6
    a1f8:	2300      	movs	r3, #0
	uint8_t event_index = 255;
    a1fa:	25ff      	movs	r5, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    a1fc:	26bc      	movs	r6, #188	; 0xbc
    a1fe:	b2d9      	uxtb	r1, r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a200:	4288      	cmp	r0, r1
    a202:	d807      	bhi.n	a214 <grid_ui_event_register_eventstring+0x34>
	if (event_index == 255){
    a204:	2dff      	cmp	r5, #255	; 0xff
    a206:	d10e      	bne.n	a226 <grid_ui_event_register_eventstring+0x46>
		grid_debug_print_text("Event Not Found");
    a208:	4821      	ldr	r0, [pc, #132]	; (a290 <grid_ui_event_register_eventstring+0xb0>)
    a20a:	465b      	mov	r3, fp
}
    a20c:	b001      	add	sp, #4
    a20e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		grid_debug_print_text("Event Not Found");
    a212:	4718      	bx	r3
		if (ele->event_list[i].type == event_type){
    a214:	6e22      	ldr	r2, [r4, #96]	; 0x60
    a216:	fb06 2203 	mla	r2, r6, r3, r2
    a21a:	3301      	adds	r3, #1
    a21c:	7a92      	ldrb	r2, [r2, #10]
    a21e:	4542      	cmp	r2, r8
    a220:	bf08      	it	eq
    a222:	460d      	moveq	r5, r1
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a224:	e7eb      	b.n	a1fe <grid_ui_event_register_eventstring+0x1e>
		ele->event_list[event_index].event_string[i] = 0;
    a226:	23bc      	movs	r3, #188	; 0xbc
    a228:	fb15 f503 	smulbb	r5, r5, r3
    a22c:	6e23      	ldr	r3, [r4, #96]	; 0x60
    a22e:	442b      	add	r3, r5
    a230:	f103 0210 	add.w	r2, r3, #16
    a234:	f103 002e 	add.w	r0, r3, #46	; 0x2e
    a238:	2100      	movs	r1, #0
    a23a:	f802 1b01 	strb.w	r1, [r2], #1
	for(uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    a23e:	4282      	cmp	r2, r0
    a240:	d1fb      	bne.n	a23a <grid_ui_event_register_eventstring+0x5a>
			grid_debug_print_text(" Escaped Char Found ");
    a242:	4814      	ldr	r0, [pc, #80]	; (a294 <grid_ui_event_register_eventstring+0xb4>)
	ele->event_list[event_index].event_string_length = 0;
    a244:	60d9      	str	r1, [r3, #12]
	for (uint32_t i=0; i<event_string_length; i++){
    a246:	2600      	movs	r6, #0
    a248:	6e27      	ldr	r7, [r4, #96]	; 0x60
    a24a:	454e      	cmp	r6, r9
    a24c:	442f      	add	r7, r5
    a24e:	d10b      	bne.n	a268 <grid_ui_event_register_eventstring+0x88>
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    a250:	6860      	ldr	r0, [r4, #4]
	ele->event_list[event_index].event_string_length = event_string_length;
    a252:	60fe      	str	r6, [r7, #12]
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    a254:	7a22      	ldrb	r2, [r4, #8]
    a256:	4c10      	ldr	r4, [pc, #64]	; (a298 <grid_ui_event_register_eventstring+0xb8>)
    a258:	7a01      	ldrb	r1, [r0, #8]
    a25a:	6840      	ldr	r0, [r0, #4]
    a25c:	4643      	mov	r3, r8
    a25e:	46a4      	mov	ip, r4
}
    a260:	b001      	add	sp, #4
    a262:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    a266:	4760      	bx	ip
		ele->event_list[event_index].event_string[i] = event_string[i];
    a268:	f81a 3006 	ldrb.w	r3, [sl, r6]
    a26c:	4437      	add	r7, r6
    a26e:	743b      	strb	r3, [r7, #16]
		if (ele->event_list[event_index].event_string[i] > 127){
    a270:	061b      	lsls	r3, r3, #24
    a272:	d507      	bpl.n	a284 <grid_ui_event_register_eventstring+0xa4>
			grid_debug_print_text(" Escaped Char Found ");
    a274:	47d8      	blx	fp
			ele->event_list[event_index].event_string[i] -= 128;
    a276:	6e23      	ldr	r3, [r4, #96]	; 0x60
    a278:	4806      	ldr	r0, [pc, #24]	; (a294 <grid_ui_event_register_eventstring+0xb4>)
    a27a:	442b      	add	r3, r5
    a27c:	4433      	add	r3, r6
    a27e:	7c1a      	ldrb	r2, [r3, #16]
    a280:	3a80      	subs	r2, #128	; 0x80
    a282:	741a      	strb	r2, [r3, #16]
	for (uint32_t i=0; i<event_string_length; i++){
    a284:	3601      	adds	r6, #1
    a286:	e7df      	b.n	a248 <grid_ui_event_register_eventstring+0x68>
    a288:	00009295 	.word	0x00009295
    a28c:	0001561d 	.word	0x0001561d
    a290:	0001562d 	.word	0x0001562d
    a294:	0001563d 	.word	0x0001563d
    a298:	0000a1ad 	.word	0x0000a1ad

0000a29c <grid_ui_event_generate_eventstring>:
void grid_ui_event_generate_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    a29c:	b5f0      	push	{r4, r5, r6, r7, lr}
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a29e:	f890 605c 	ldrb.w	r6, [r0, #92]	; 0x5c
void grid_ui_event_generate_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    a2a2:	b089      	sub	sp, #36	; 0x24
    a2a4:	4605      	mov	r5, r0
    a2a6:	460c      	mov	r4, r1
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a2a8:	2300      	movs	r3, #0
	uint8_t event_index = 255;
    a2aa:	22ff      	movs	r2, #255	; 0xff
		if (ele->event_list[i].type == event_type){
    a2ac:	27bc      	movs	r7, #188	; 0xbc
    a2ae:	b2d8      	uxtb	r0, r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a2b0:	4286      	cmp	r6, r0
    a2b2:	d81a      	bhi.n	a2ea <grid_ui_event_generate_eventstring+0x4e>
	if (event_index == 255){
    a2b4:	2aff      	cmp	r2, #255	; 0xff
    a2b6:	d016      	beq.n	a2e6 <grid_ui_event_generate_eventstring+0x4a>
	uint8_t event_string[GRID_UI_EVENT_STRING_maxlength] = {0};	
    a2b8:	4b27      	ldr	r3, [pc, #156]	; (a358 <grid_ui_event_generate_eventstring+0xbc>)
    a2ba:	2100      	movs	r1, #0
    a2bc:	221a      	movs	r2, #26
    a2be:	a801      	add	r0, sp, #4
    a2c0:	9100      	str	r1, [sp, #0]
    a2c2:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    a2c4:	7a6b      	ldrb	r3, [r5, #9]
    a2c6:	2b02      	cmp	r3, #2
    a2c8:	d132      	bne.n	a330 <grid_ui_event_generate_eventstring+0x94>
		if (event_type == GRID_UI_EVENT_INIT){
    a2ca:	b9bc      	cbnz	r4, a2fc <grid_ui_event_generate_eventstring+0x60>
			sprintf(event_string, GRID_EVENTSTRING_INIT_BUT); // !!
    a2cc:	4923      	ldr	r1, [pc, #140]	; (a35c <grid_ui_event_generate_eventstring+0xc0>)
    a2ce:	4b24      	ldr	r3, [pc, #144]	; (a360 <grid_ui_event_generate_eventstring+0xc4>)
    a2d0:	4668      	mov	r0, sp
    a2d2:	4798      	blx	r3
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    a2d4:	4b23      	ldr	r3, [pc, #140]	; (a364 <grid_ui_event_generate_eventstring+0xc8>)
    a2d6:	4668      	mov	r0, sp
    a2d8:	4798      	blx	r3
    a2da:	466a      	mov	r2, sp
    a2dc:	4603      	mov	r3, r0
    a2de:	2100      	movs	r1, #0
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    a2e0:	4c21      	ldr	r4, [pc, #132]	; (a368 <grid_ui_event_generate_eventstring+0xcc>)
    a2e2:	4628      	mov	r0, r5
    a2e4:	47a0      	blx	r4
}
    a2e6:	b009      	add	sp, #36	; 0x24
    a2e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ele->event_list[i].type == event_type){
    a2ea:	6e29      	ldr	r1, [r5, #96]	; 0x60
    a2ec:	fb07 1103 	mla	r1, r7, r3, r1
    a2f0:	3301      	adds	r3, #1
    a2f2:	7a89      	ldrb	r1, [r1, #10]
    a2f4:	42a1      	cmp	r1, r4
    a2f6:	bf08      	it	eq
    a2f8:	4602      	moveq	r2, r0
	for(uint8_t i=0; i<ele->event_list_length; i++){
    a2fa:	e7d8      	b.n	a2ae <grid_ui_event_generate_eventstring+0x12>
		else if (event_type == GRID_UI_EVENT_DP){
    a2fc:	2c04      	cmp	r4, #4
    a2fe:	d10a      	bne.n	a316 <grid_ui_event_generate_eventstring+0x7a>
			sprintf(event_string, GRID_EVENTSTRING_DP_BUT); // !!
    a300:	491a      	ldr	r1, [pc, #104]	; (a36c <grid_ui_event_generate_eventstring+0xd0>)
    a302:	4b17      	ldr	r3, [pc, #92]	; (a360 <grid_ui_event_generate_eventstring+0xc4>)
    a304:	4668      	mov	r0, sp
    a306:	4798      	blx	r3
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    a308:	4b16      	ldr	r3, [pc, #88]	; (a364 <grid_ui_event_generate_eventstring+0xc8>)
    a30a:	4668      	mov	r0, sp
    a30c:	4798      	blx	r3
    a30e:	466a      	mov	r2, sp
    a310:	4603      	mov	r3, r0
    a312:	2104      	movs	r1, #4
    a314:	e7e4      	b.n	a2e0 <grid_ui_event_generate_eventstring+0x44>
		else if (event_type == GRID_UI_EVENT_DR){
    a316:	2c05      	cmp	r4, #5
    a318:	d1e5      	bne.n	a2e6 <grid_ui_event_generate_eventstring+0x4a>
			sprintf(event_string, GRID_EVENTSTRING_DR_BUT); // !!
    a31a:	4915      	ldr	r1, [pc, #84]	; (a370 <grid_ui_event_generate_eventstring+0xd4>)
			sprintf(event_string, GRID_EVENTSTRING_PUSHROT_ENC); // !!
    a31c:	4b10      	ldr	r3, [pc, #64]	; (a360 <grid_ui_event_generate_eventstring+0xc4>)
    a31e:	4668      	mov	r0, sp
    a320:	4798      	blx	r3
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    a322:	4b10      	ldr	r3, [pc, #64]	; (a364 <grid_ui_event_generate_eventstring+0xc8>)
    a324:	4668      	mov	r0, sp
    a326:	4798      	blx	r3
    a328:	466a      	mov	r2, sp
    a32a:	4603      	mov	r3, r0
    a32c:	4621      	mov	r1, r4
    a32e:	e7d7      	b.n	a2e0 <grid_ui_event_generate_eventstring+0x44>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    a330:	2b01      	cmp	r3, #1
    a332:	d105      	bne.n	a340 <grid_ui_event_generate_eventstring+0xa4>
		if (event_type == GRID_UI_EVENT_INIT){
    a334:	2c00      	cmp	r4, #0
    a336:	d0c9      	beq.n	a2cc <grid_ui_event_generate_eventstring+0x30>
		else if (event_type == GRID_UI_EVENT_AVC7){
    a338:	2c01      	cmp	r4, #1
    a33a:	d1d4      	bne.n	a2e6 <grid_ui_event_generate_eventstring+0x4a>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_POT); // !!
    a33c:	490d      	ldr	r1, [pc, #52]	; (a374 <grid_ui_event_generate_eventstring+0xd8>)
    a33e:	e7ed      	b.n	a31c <grid_ui_event_generate_eventstring+0x80>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    a340:	2b03      	cmp	r3, #3
    a342:	d1d0      	bne.n	a2e6 <grid_ui_event_generate_eventstring+0x4a>
		if (event_type == GRID_UI_EVENT_INIT){
    a344:	2c00      	cmp	r4, #0
    a346:	d0c1      	beq.n	a2cc <grid_ui_event_generate_eventstring+0x30>
		else if (event_type == GRID_UI_EVENT_AVC7){
    a348:	2c01      	cmp	r4, #1
    a34a:	d101      	bne.n	a350 <grid_ui_event_generate_eventstring+0xb4>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_ENC); // !!
    a34c:	490a      	ldr	r1, [pc, #40]	; (a378 <grid_ui_event_generate_eventstring+0xdc>)
    a34e:	e7e5      	b.n	a31c <grid_ui_event_generate_eventstring+0x80>
		else if (event_type == GRID_UI_EVENT_ENCPUSHROT){
    a350:	2c0d      	cmp	r4, #13
    a352:	d1d3      	bne.n	a2fc <grid_ui_event_generate_eventstring+0x60>
			sprintf(event_string, GRID_EVENTSTRING_PUSHROT_ENC); // !!
    a354:	4909      	ldr	r1, [pc, #36]	; (a37c <grid_ui_event_generate_eventstring+0xe0>)
    a356:	e7e1      	b.n	a31c <grid_ui_event_generate_eventstring+0x80>
    a358:	00012ab5 	.word	0x00012ab5
    a35c:	00015652 	.word	0x00015652
    a360:	000134fd 	.word	0x000134fd
    a364:	000135c1 	.word	0x000135c1
    a368:	0000a1e1 	.word	0x0000a1e1
    a36c:	0001566b 	.word	0x0001566b
    a370:	00015689 	.word	0x00015689
    a374:	000156a7 	.word	0x000156a7
    a378:	000156c5 	.word	0x000156c5
    a37c:	000156e3 	.word	0x000156e3

0000a380 <grid_ui_event_init>:
void grid_ui_event_init(struct grid_ui_element* parent, uint8_t index, enum grid_ui_event_t event_type){
    a380:	b570      	push	{r4, r5, r6, lr}
	struct grid_ui_event* eve = &parent->event_list[index];
    a382:	6e06      	ldr	r6, [r0, #96]	; 0x60
void grid_ui_event_init(struct grid_ui_element* parent, uint8_t index, enum grid_ui_event_t event_type){
    a384:	4615      	mov	r5, r2
	struct grid_ui_event* eve = &parent->event_list[index];
    a386:	22bc      	movs	r2, #188	; 0xbc
    a388:	fb11 f202 	smulbb	r2, r1, r2
    a38c:	18b4      	adds	r4, r6, r2
	eve->cfg_changed_flag = 0;
    a38e:	2300      	movs	r3, #0
	eve->index = index;
    a390:	7221      	strb	r1, [r4, #8]
	eve->status = GRID_UI_STATUS_READY;
    a392:	2104      	movs	r1, #4
	eve->parent = parent;
    a394:	6060      	str	r0, [r4, #4]
	eve->cfg_changed_flag = 0;
    a396:	f884 30b6 	strb.w	r3, [r4, #182]	; 0xb6
	eve->type   = event_type;	
    a39a:	72a5      	strb	r5, [r4, #10]
	eve->status = GRID_UI_STATUS_READY;
    a39c:	54b1      	strb	r1, [r6, r2]
	for (uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    a39e:	f104 0210 	add.w	r2, r4, #16
    a3a2:	f104 012e 	add.w	r1, r4, #46	; 0x2e
		eve->event_string[i] = 0;
    a3a6:	f802 3b01 	strb.w	r3, [r2], #1
	for (uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    a3aa:	428a      	cmp	r2, r1
    a3ac:	d1fb      	bne.n	a3a6 <grid_ui_event_init+0x26>
	eve->event_string_length = 0;
    a3ae:	60e3      	str	r3, [r4, #12]
	for (uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    a3b0:	f104 01b6 	add.w	r1, r4, #182	; 0xb6
    a3b4:	f104 0334 	add.w	r3, r4, #52	; 0x34
		eve->action_string[i] = 0;
    a3b8:	2200      	movs	r2, #0
    a3ba:	f803 2b01 	strb.w	r2, [r3], #1
	for (uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    a3be:	4299      	cmp	r1, r3
    a3c0:	d1fb      	bne.n	a3ba <grid_ui_event_init+0x3a>
	grid_ui_event_generate_eventstring(eve->parent, event_type);
    a3c2:	4b08      	ldr	r3, [pc, #32]	; (a3e4 <grid_ui_event_init+0x64>)
	eve->action_string_length = 0;
    a3c4:	6322      	str	r2, [r4, #48]	; 0x30
	grid_ui_event_generate_eventstring(eve->parent, event_type);
    a3c6:	4629      	mov	r1, r5
    a3c8:	4798      	blx	r3
	grid_ui_event_generate_actionstring(eve->parent, event_type);	
    a3ca:	4b07      	ldr	r3, [pc, #28]	; (a3e8 <grid_ui_event_init+0x68>)
    a3cc:	6860      	ldr	r0, [r4, #4]
    a3ce:	4629      	mov	r1, r5
    a3d0:	4798      	blx	r3
	eve->cfg_changed_flag = 0;
    a3d2:	f44f 7380 	mov.w	r3, #256	; 0x100
    a3d6:	f8a4 30b6 	strh.w	r3, [r4, #182]	; 0xb6
	eve->cfg_flashempty_flag = 1;
    a3da:	2301      	movs	r3, #1
    a3dc:	f884 30b8 	strb.w	r3, [r4, #184]	; 0xb8
}
    a3e0:	bd70      	pop	{r4, r5, r6, pc}
    a3e2:	bf00      	nop
    a3e4:	0000a29d 	.word	0x0000a29d
    a3e8:	00009fbd 	.word	0x00009fbd

0000a3ec <grid_ui_element_init>:
void grid_ui_element_init(struct grid_ui_bank* parent, uint8_t index, enum grid_ui_element_t element_type){
    a3ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct grid_ui_element* ele = &parent->element_list[index];
    a3f0:	2364      	movs	r3, #100	; 0x64
void grid_ui_element_init(struct grid_ui_bank* parent, uint8_t index, enum grid_ui_element_t element_type){
    a3f2:	4615      	mov	r5, r2
	struct grid_ui_element* ele = &parent->element_list[index];
    a3f4:	68c2      	ldr	r2, [r0, #12]
    a3f6:	fb11 f303 	smulbb	r3, r1, r3
    a3fa:	18d4      	adds	r4, r2, r3
	ele->index = index;
    a3fc:	7221      	strb	r1, [r4, #8]
	ele->status = GRID_UI_STATUS_INITIALIZED;
    a3fe:	2101      	movs	r1, #1
	ele->parent = parent;
    a400:	6060      	str	r0, [r4, #4]
	ele->status = GRID_UI_STATUS_INITIALIZED;
    a402:	54d1      	strb	r1, [r2, r3]
	ele->type = element_type;
    a404:	7265      	strb	r5, [r4, #9]
	for(uint8_t i=0; i<GRID_TEMPLATE_UI_PARAMETER_LIST_LENGTH; i++){
    a406:	f104 030c 	add.w	r3, r4, #12
    a40a:	f104 025c 	add.w	r2, r4, #92	; 0x5c
		ele->template_parameter_list[i] = 0;
    a40e:	2100      	movs	r1, #0
    a410:	f843 1b04 	str.w	r1, [r3], #4
	for(uint8_t i=0; i<GRID_TEMPLATE_UI_PARAMETER_LIST_LENGTH; i++){
    a414:	429a      	cmp	r2, r3
    a416:	d1fb      	bne.n	a410 <grid_ui_element_init+0x24>
	if (element_type == GRID_UI_ELEMENT_SYSTEM){
    a418:	bb1d      	cbnz	r5, a462 <grid_ui_element_init+0x76>
		ele->event_list_length = 6;
    a41a:	2306      	movs	r3, #6
    a41c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a420:	f44f 608d 	mov.w	r0, #1128	; 0x468
    a424:	4b34      	ldr	r3, [pc, #208]	; (a4f8 <grid_ui_element_init+0x10c>)
    a426:	4798      	blx	r3
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a428:	462a      	mov	r2, r5
    a42a:	4629      	mov	r1, r5
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a42c:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a42e:	4d33      	ldr	r5, [pc, #204]	; (a4fc <grid_ui_element_init+0x110>)
    a430:	4620      	mov	r0, r4
    a432:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_HEARTBEAT); // Heartbeat
    a434:	220c      	movs	r2, #12
    a436:	2101      	movs	r1, #1
    a438:	4620      	mov	r0, r4
    a43a:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_MAPMODE_PRESS); // Mapmode press
    a43c:	2207      	movs	r2, #7
    a43e:	2102      	movs	r1, #2
    a440:	4620      	mov	r0, r4
    a442:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_MAPMODE_RELEASE); // Mapmode release
    a444:	2208      	movs	r2, #8
    a446:	2103      	movs	r1, #3
    a448:	4620      	mov	r0, r4
    a44a:	47a8      	blx	r5
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_CFG_RESPONSE); //
    a44c:	2209      	movs	r2, #9
    a44e:	2104      	movs	r1, #4
    a450:	4620      	mov	r0, r4
    a452:	47a8      	blx	r5
		grid_ui_event_init(ele, 5, GRID_UI_EVENT_CFG_REQUEST); //
    a454:	220a      	movs	r2, #10
    a456:	2105      	movs	r1, #5
    a458:	4620      	mov	r0, r4
    a45a:	462b      	mov	r3, r5
}
    a45c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_ENCPUSHROT); // Absolute Value Change (7bit)
    a460:	4718      	bx	r3
	else if (element_type == GRID_UI_ELEMENT_POTENTIOMETER){
    a462:	2d01      	cmp	r5, #1
    a464:	d111      	bne.n	a48a <grid_ui_element_init+0x9e>
		ele->event_list_length = 2;
    a466:	2302      	movs	r3, #2
    a468:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a46c:	f44f 70bc 	mov.w	r0, #376	; 0x178
    a470:	4b21      	ldr	r3, [pc, #132]	; (a4f8 <grid_ui_element_init+0x10c>)
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a472:	4e22      	ldr	r6, [pc, #136]	; (a4fc <grid_ui_element_init+0x110>)
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a474:	4798      	blx	r3
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a476:	2200      	movs	r2, #0
    a478:	4611      	mov	r1, r2
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a47a:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a47c:	4620      	mov	r0, r4
    a47e:	47b0      	blx	r6
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    a480:	462a      	mov	r2, r5
    a482:	4629      	mov	r1, r5
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_ENCPUSHROT); // Absolute Value Change (7bit)
    a484:	4620      	mov	r0, r4
    a486:	4633      	mov	r3, r6
    a488:	e7e8      	b.n	a45c <grid_ui_element_init+0x70>
	else if (element_type == GRID_UI_ELEMENT_BUTTON){
    a48a:	2d02      	cmp	r5, #2
    a48c:	d113      	bne.n	a4b6 <grid_ui_element_init+0xca>
		ele->event_list_length = 3;
    a48e:	2303      	movs	r3, #3
    a490:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a494:	f44f 700d 	mov.w	r0, #564	; 0x234
    a498:	4b17      	ldr	r3, [pc, #92]	; (a4f8 <grid_ui_element_init+0x10c>)
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a49a:	4e18      	ldr	r6, [pc, #96]	; (a4fc <grid_ui_element_init+0x110>)
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a49c:	4798      	blx	r3
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a49e:	2200      	movs	r2, #0
    a4a0:	4611      	mov	r1, r2
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a4a2:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a4a4:	4620      	mov	r0, r4
    a4a6:	47b0      	blx	r6
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    a4a8:	2204      	movs	r2, #4
    a4aa:	2101      	movs	r1, #1
    a4ac:	4620      	mov	r0, r4
    a4ae:	47b0      	blx	r6
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    a4b0:	2205      	movs	r2, #5
    a4b2:	4629      	mov	r1, r5
    a4b4:	e7e6      	b.n	a484 <grid_ui_element_init+0x98>
	else if (element_type == GRID_UI_ELEMENT_ENCODER){
    a4b6:	2d03      	cmp	r5, #3
    a4b8:	d11b      	bne.n	a4f2 <grid_ui_element_init+0x106>
		ele->event_list_length = 5;
    a4ba:	2705      	movs	r7, #5
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a4bc:	4b0e      	ldr	r3, [pc, #56]	; (a4f8 <grid_ui_element_init+0x10c>)
		ele->event_list_length = 5;
    a4be:	f884 705c 	strb.w	r7, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a4c2:	f44f 706b 	mov.w	r0, #940	; 0x3ac
    a4c6:	4798      	blx	r3
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a4c8:	2200      	movs	r2, #0
    a4ca:	4e0c      	ldr	r6, [pc, #48]	; (a4fc <grid_ui_element_init+0x110>)
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    a4cc:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    a4ce:	4611      	mov	r1, r2
    a4d0:	4620      	mov	r0, r4
    a4d2:	47b0      	blx	r6
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    a4d4:	2204      	movs	r2, #4
    a4d6:	2101      	movs	r1, #1
    a4d8:	4620      	mov	r0, r4
    a4da:	47b0      	blx	r6
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    a4dc:	463a      	mov	r2, r7
    a4de:	2102      	movs	r1, #2
    a4e0:	4620      	mov	r0, r4
    a4e2:	47b0      	blx	r6
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    a4e4:	2201      	movs	r2, #1
    a4e6:	4629      	mov	r1, r5
    a4e8:	4620      	mov	r0, r4
    a4ea:	47b0      	blx	r6
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_ENCPUSHROT); // Absolute Value Change (7bit)
    a4ec:	220d      	movs	r2, #13
    a4ee:	2104      	movs	r1, #4
    a4f0:	e7c8      	b.n	a484 <grid_ui_element_init+0x98>
}
    a4f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a4f6:	bf00      	nop
    a4f8:	00012961 	.word	0x00012961
    a4fc:	0000a381 	.word	0x0000a381

0000a500 <grid_ui_smart_trigger_local>:
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a500:	6840      	ldr	r0, [r0, #4]
    a502:	eb00 1001 	add.w	r0, r0, r1, lsl #4
void grid_ui_smart_trigger_local(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    a506:	b510      	push	{r4, lr}
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a508:	68c4      	ldr	r4, [r0, #12]
    a50a:	2064      	movs	r0, #100	; 0x64
    a50c:	fb02 4400 	mla	r4, r2, r0, r4
    a510:	4619      	mov	r1, r3
    a512:	4620      	mov	r0, r4
    a514:	4b05      	ldr	r3, [pc, #20]	; (a52c <grid_ui_smart_trigger_local+0x2c>)
    a516:	4798      	blx	r3
	if (event_index == 255){
    a518:	28ff      	cmp	r0, #255	; 0xff
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    a51a:	4601      	mov	r1, r0
	if (event_index == 255){
    a51c:	d004      	beq.n	a528 <grid_ui_smart_trigger_local+0x28>
    grid_ui_event_trigger_local(&mod->bank_list[bank].element_list[element], event_index);
    a51e:	4620      	mov	r0, r4
    a520:	4b03      	ldr	r3, [pc, #12]	; (a530 <grid_ui_smart_trigger_local+0x30>)
}
    a522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    grid_ui_event_trigger_local(&mod->bank_list[bank].element_list[element], event_index);
    a526:	4718      	bx	r3
}
    a528:	bd10      	pop	{r4, pc}
    a52a:	bf00      	nop
    a52c:	0000a161 	.word	0x0000a161
    a530:	0000a19b 	.word	0x0000a19b

0000a534 <grid_ui_reinit_local>:
void grid_ui_reinit_local(struct grid_ui_model* ui){
    a534:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a538:	4604      	mov	r4, r0
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a53a:	f04f 0800 	mov.w	r8, #0
    a53e:	7863      	ldrb	r3, [r4, #1]
    a540:	fa5f f788 	uxtb.w	r7, r8
    a544:	42bb      	cmp	r3, r7
    a546:	d805      	bhi.n	a554 <grid_ui_reinit_local+0x20>
	grid_sys_state.bank_active_changed = 1;
    a548:	4b1c      	ldr	r3, [pc, #112]	; (a5bc <grid_ui_reinit_local+0x88>)
    a54a:	2201      	movs	r2, #1
    a54c:	745a      	strb	r2, [r3, #17]
}
    a54e:	b003      	add	sp, #12
    a550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		struct grid_ui_bank* bank = &ui->bank_list[i];
    a554:	6866      	ldr	r6, [r4, #4]
    a556:	eb06 1307 	add.w	r3, r6, r7, lsl #4
    a55a:	9300      	str	r3, [sp, #0]
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a55c:	f04f 0900 	mov.w	r9, #0
    a560:	9b00      	ldr	r3, [sp, #0]
    a562:	7a5b      	ldrb	r3, [r3, #9]
    a564:	fa5f fb89 	uxtb.w	fp, r9
    a568:	455b      	cmp	r3, fp
    a56a:	d802      	bhi.n	a572 <grid_ui_reinit_local+0x3e>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    a56c:	f108 0801 	add.w	r8, r8, #1
    a570:	e7e5      	b.n	a53e <grid_ui_reinit_local+0xa>
			struct grid_ui_element* ele = &bank->element_list[j];
    a572:	9b00      	ldr	r3, [sp, #0]
    a574:	68db      	ldr	r3, [r3, #12]
    a576:	2564      	movs	r5, #100	; 0x64
    a578:	fb05 350b 	mla	r5, r5, fp, r3
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a57c:	f04f 0a00 	mov.w	sl, #0
    a580:	f895 105c 	ldrb.w	r1, [r5, #92]	; 0x5c
    a584:	fa5f f38a 	uxtb.w	r3, sl
    a588:	4299      	cmp	r1, r3
    a58a:	d802      	bhi.n	a592 <grid_ui_reinit_local+0x5e>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    a58c:	f109 0901 	add.w	r9, r9, #1
    a590:	e7e6      	b.n	a560 <grid_ui_reinit_local+0x2c>
				struct grid_ui_event* eve = &ele->event_list[k];
    a592:	6e29      	ldr	r1, [r5, #96]	; 0x60
                grid_ui_smart_trigger_local(ui, i, j, eve->type);
    a594:	4e0a      	ldr	r6, [pc, #40]	; (a5c0 <grid_ui_reinit_local+0x8c>)
				struct grid_ui_event* eve = &ele->event_list[k];
    a596:	22bc      	movs	r2, #188	; 0xbc
    a598:	fb02 1303 	mla	r3, r2, r3, r1
				grid_ui_event_generate_actionstring(ele, eve->type);
    a59c:	9301      	str	r3, [sp, #4]
    a59e:	7a99      	ldrb	r1, [r3, #10]
    a5a0:	4b08      	ldr	r3, [pc, #32]	; (a5c4 <grid_ui_reinit_local+0x90>)
    a5a2:	4628      	mov	r0, r5
    a5a4:	4798      	blx	r3
	eve->trigger = GRID_UI_STATUS_READY;
    a5a6:	9b01      	ldr	r3, [sp, #4]
    a5a8:	2104      	movs	r1, #4
    a5aa:	7259      	strb	r1, [r3, #9]
                grid_ui_smart_trigger_local(ui, i, j, eve->type);
    a5ac:	465a      	mov	r2, fp
    a5ae:	7a9b      	ldrb	r3, [r3, #10]
    a5b0:	4639      	mov	r1, r7
    a5b2:	4620      	mov	r0, r4
    a5b4:	47b0      	blx	r6
			for (uint8_t k=0; k<ele->event_list_length; k++){
    a5b6:	f10a 0a01 	add.w	sl, sl, #1
    a5ba:	e7e1      	b.n	a580 <grid_ui_reinit_local+0x4c>
    a5bc:	20006f94 	.word	0x20006f94
    a5c0:	0000a501 	.word	0x0000a501
    a5c4:	00009fbd 	.word	0x00009fbd

0000a5c8 <grid_ui_event_render_action>:
		return 0;
	}
			
}

uint32_t grid_ui_event_render_action(struct grid_ui_event* eve, uint8_t* target_string){
    a5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a5cc:	f5ad 7d05 	sub.w	sp, sp, #532	; 0x214
    a5d0:	4606      	mov	r6, r0

	
	uint8_t temp[500] = {0};
    a5d2:	ac07      	add	r4, sp, #28
    a5d4:	4b86      	ldr	r3, [pc, #536]	; (a7f0 <grid_ui_event_render_action+0x228>)
uint32_t grid_ui_event_render_action(struct grid_ui_event* eve, uint8_t* target_string){
    a5d6:	9104      	str	r1, [sp, #16]
	uint8_t temp[500] = {0};
    a5d8:	f44f 72f8 	mov.w	r2, #496	; 0x1f0
    a5dc:	2100      	movs	r1, #0
    a5de:	a808      	add	r0, sp, #32
    a5e0:	6021      	str	r1, [r4, #0]
    a5e2:	4798      	blx	r3

	uint32_t i=0;
	
	// copy event string
	for(true; i<eve->event_string_length; i++){
    a5e4:	68f3      	ldr	r3, [r6, #12]
    a5e6:	18f1      	adds	r1, r6, r3
    a5e8:	f106 0210 	add.w	r2, r6, #16
    a5ec:	4620      	mov	r0, r4
    a5ee:	3110      	adds	r1, #16
    a5f0:	4291      	cmp	r1, r2
    a5f2:	d120      	bne.n	a636 <grid_ui_event_render_action+0x6e>
		temp[i] = eve->event_string[i];
	
	}

	// copy action string
	for(true; i<(eve->event_string_length + eve->action_string_length); i++){
    a5f4:	6b32      	ldr	r2, [r6, #48]	; 0x30
    a5f6:	f106 0134 	add.w	r1, r6, #52	; 0x34
    a5fa:	441a      	add	r2, r3
    a5fc:	429a      	cmp	r2, r3
    a5fe:	d81f      	bhi.n	a640 <grid_ui_event_render_action+0x78>


	uint32_t total_substituted_length = 0;

	uint8_t condition_state = 0;
	uint8_t condition_istrue = 0;
    a600:	2700      	movs	r7, #0
					i+=2;

				}

			}else if (temp[i+1] == 'E' && temp[i+2] == 'N' ){
				printf("#ENDIF  \r\n");
    a602:	f8df 8210 	ldr.w	r8, [pc, #528]	; a814 <grid_ui_event_render_action+0x24c>
	uint8_t condition_state = 0;
    a606:	9702      	str	r7, [sp, #8]
	uint32_t total_substituted_length = 0;
    a608:	463d      	mov	r5, r7
	uint32_t block_start = 0;
    a60a:	9701      	str	r7, [sp, #4]
	for(i=0; i<(eve->event_string_length + eve->action_string_length) ; i++){
    a60c:	463c      	mov	r4, r7
    a60e:	68f0      	ldr	r0, [r6, #12]
    a610:	6b33      	ldr	r3, [r6, #48]	; 0x30
    a612:	4418      	add	r0, r3
    a614:	42a0      	cmp	r0, r4
    a616:	d818      	bhi.n	a64a <grid_ui_event_render_action+0x82>

	}
	
	
	// RESET ENCODER RELATIVE TEMPLATE PARAMETER VALUES
	if(eve->parent->type == GRID_UI_ELEMENT_ENCODER){	
    a618:	6873      	ldr	r3, [r6, #4]
    a61a:	7a5a      	ldrb	r2, [r3, #9]
    a61c:	2a03      	cmp	r2, #3
		eve->parent->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = 255;	
    a61e:	bf08      	it	eq
    a620:	22ff      	moveq	r2, #255	; 0xff
    }
	
	
	return eve->event_string_length + eve->action_string_length - total_substituted_length;
		
}
    a622:	eba0 0005 	sub.w	r0, r0, r5
		eve->parent->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL_VELOCITY_LOW] = 255;	
    a626:	bf04      	itt	eq
    a628:	e9c3 220d 	strdeq	r2, r2, [r3, #52]	; 0x34
		eve->parent->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL_VELOCITY_HIGH] = 255;	
    a62c:	63da      	streq	r2, [r3, #60]	; 0x3c
}
    a62e:	f50d 7d05 	add.w	sp, sp, #532	; 0x214
    a632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		temp[i] = eve->event_string[i];
    a636:	f812 5b01 	ldrb.w	r5, [r2], #1
    a63a:	f800 5b01 	strb.w	r5, [r0], #1
	for(true; i<eve->event_string_length; i++){
    a63e:	e7d7      	b.n	a5f0 <grid_ui_event_render_action+0x28>
		temp[i] = eve->action_string[i - eve->event_string_length];
    a640:	f811 0b01 	ldrb.w	r0, [r1], #1
    a644:	54e0      	strb	r0, [r4, r3]
	for(true; i<(eve->event_string_length + eve->action_string_length); i++){
    a646:	3301      	adds	r3, #1
    a648:	e7d8      	b.n	a5fc <grid_ui_event_render_action+0x34>
		target_string[i-total_substituted_length] = temp[i];
    a64a:	f10d 0a1c 	add.w	sl, sp, #28
    a64e:	9a04      	ldr	r2, [sp, #16]
    a650:	f81a 3004 	ldrb.w	r3, [sl, r4]
    a654:	eba4 0905 	sub.w	r9, r4, r5
		if (temp[i] == '{'){
    a658:	2b7b      	cmp	r3, #123	; 0x7b
		target_string[i-total_substituted_length] = temp[i];
    a65a:	f802 3009 	strb.w	r3, [r2, r9]
		if (temp[i] == '{'){
    a65e:	f000 80c4 	beq.w	a7ea <grid_ui_event_render_action+0x222>
		else if (temp[i] == '}'){
    a662:	2b7d      	cmp	r3, #125	; 0x7d
    a664:	f104 0b01 	add.w	fp, r4, #1
    a668:	d148      	bne.n	a6fc <grid_ui_event_render_action+0x134>
			if (block_length){
    a66a:	9b01      	ldr	r3, [sp, #4]
    a66c:	ebbb 0303 	subs.w	r3, fp, r3
    a670:	9303      	str	r3, [sp, #12]
    a672:	d032      	beq.n	a6da <grid_ui_event_render_action+0x112>
				grid_expr_set_current_event(&grid_expr_state, eve);
    a674:	4b5f      	ldr	r3, [pc, #380]	; (a7f4 <grid_ui_event_render_action+0x22c>)
    a676:	4860      	ldr	r0, [pc, #384]	; (a7f8 <grid_ui_event_render_action+0x230>)
    a678:	4631      	mov	r1, r6
    a67a:	4798      	blx	r3
				grid_expr_evaluate(&grid_expr_state, &temp[block_start+1], block_length-2); // -2 to not include {
    a67c:	9b01      	ldr	r3, [sp, #4]
    a67e:	9a03      	ldr	r2, [sp, #12]
    a680:	485d      	ldr	r0, [pc, #372]	; (a7f8 <grid_ui_event_render_action+0x230>)
    a682:	3301      	adds	r3, #1
    a684:	3a02      	subs	r2, #2
    a686:	eb0a 0103 	add.w	r1, sl, r3
    a68a:	b2d2      	uxtb	r2, r2
    a68c:	f8df a188 	ldr.w	sl, [pc, #392]	; a818 <grid_ui_event_render_action+0x250>
    a690:	9305      	str	r3, [sp, #20]
    a692:	47d0      	blx	sl
					target_string[i-total_substituted_length-block_length+1+j] = 0;	
    a694:	9b05      	ldr	r3, [sp, #20]
				for (uint8_t j = 0; j<block_length; j++){
    a696:	2100      	movs	r1, #0
					target_string[i-total_substituted_length-block_length+1+j] = 0;	
    a698:	eb09 0003 	add.w	r0, r9, r3
    a69c:	eba0 0e0b 	sub.w	lr, r0, fp
    a6a0:	468c      	mov	ip, r1
				for (uint8_t j = 0; j<block_length; j++){
    a6a2:	9803      	ldr	r0, [sp, #12]
    a6a4:	b2ca      	uxtb	r2, r1
    a6a6:	4290      	cmp	r0, r2
    a6a8:	f101 0101 	add.w	r1, r1, #1
    a6ac:	d817      	bhi.n	a6de <grid_ui_event_render_action+0x116>
					target_string[i-total_substituted_length-block_length+j + 1] = grid_expr_state.output_string[GRID_EXPR_OUTPUT_STRING_MAXLENGTH-grid_expr_state.output_string_length+j];
    a6ae:	4499      	add	r9, r3
    a6b0:	9b04      	ldr	r3, [sp, #16]
				for (uint8_t j = 0; j<grid_expr_state.output_string_length; j++){
    a6b2:	4a51      	ldr	r2, [pc, #324]	; (a7f8 <grid_ui_event_render_action+0x230>)
					target_string[i-total_substituted_length-block_length+j + 1] = grid_expr_state.output_string[GRID_EXPR_OUTPUT_STRING_MAXLENGTH-grid_expr_state.output_string_length+j];
    a6b4:	eba9 0b0b 	sub.w	fp, r9, fp
    a6b8:	2000      	movs	r0, #0
    a6ba:	449b      	add	fp, r3
				for (uint8_t j = 0; j<grid_expr_state.output_string_length; j++){
    a6bc:	f892 31fa 	ldrb.w	r3, [r2, #506]	; 0x1fa
    a6c0:	b2c1      	uxtb	r1, r0
    a6c2:	428b      	cmp	r3, r1
					target_string[i-total_substituted_length-block_length+j + 1] = grid_expr_state.output_string[GRID_EXPR_OUTPUT_STRING_MAXLENGTH-grid_expr_state.output_string_length+j];
    a6c4:	f892 31fa 	ldrb.w	r3, [r2, #506]	; 0x1fa
				for (uint8_t j = 0; j<grid_expr_state.output_string_length; j++){
    a6c8:	d80e      	bhi.n	a6e8 <grid_ui_event_render_action+0x120>
				total_substituted_length += block_length - grid_expr_state.output_string_length;
    a6ca:	1aed      	subs	r5, r5, r3
    a6cc:	9b03      	ldr	r3, [sp, #12]
    a6ce:	441d      	add	r5, r3
				if (condition_state == 1){
    a6d0:	9b02      	ldr	r3, [sp, #8]
    a6d2:	b113      	cbz	r3, a6da <grid_ui_event_render_action+0x112>
					condition_istrue = grid_expr_state.return_value;
    a6d4:	f8d2 71fc 	ldr.w	r7, [r2, #508]	; 0x1fc
    a6d8:	b2ff      	uxtb	r7, r7
	for(i=0; i<(eve->event_string_length + eve->action_string_length) ; i++){
    a6da:	3401      	adds	r4, #1
    a6dc:	e797      	b.n	a60e <grid_ui_event_render_action+0x46>
					target_string[i-total_substituted_length-block_length+1+j] = 0;	
    a6de:	9804      	ldr	r0, [sp, #16]
    a6e0:	4402      	add	r2, r0
    a6e2:	f802 c00e 	strb.w	ip, [r2, lr]
				for (uint8_t j = 0; j<block_length; j++){
    a6e6:	e7dc      	b.n	a6a2 <grid_ui_event_render_action+0xda>
					target_string[i-total_substituted_length-block_length+j + 1] = grid_expr_state.output_string[GRID_EXPR_OUTPUT_STRING_MAXLENGTH-grid_expr_state.output_string_length+j];
    a6e8:	f1c3 03fa 	rsb	r3, r3, #250	; 0xfa
    a6ec:	440b      	add	r3, r1
    a6ee:	4413      	add	r3, r2
    a6f0:	3001      	adds	r0, #1
    a6f2:	f893 30ff 	ldrb.w	r3, [r3, #255]	; 0xff
    a6f6:	f80b 3001 	strb.w	r3, [fp, r1]
				for (uint8_t j = 0; j<grid_expr_state.output_string_length; j++){
    a6fa:	e7df      	b.n	a6bc <grid_ui_event_render_action+0xf4>
		else if(temp[i] == '#'){
    a6fc:	2b23      	cmp	r3, #35	; 0x23
    a6fe:	d1ec      	bne.n	a6da <grid_ui_event_render_action+0x112>
			if (temp[i+1] == 'I' && temp[i+2] == 'F' ){
    a700:	f81a 300b 	ldrb.w	r3, [sl, fp]
    a704:	2b49      	cmp	r3, #73	; 0x49
    a706:	d10c      	bne.n	a722 <grid_ui_event_render_action+0x15a>
    a708:	f104 0902 	add.w	r9, r4, #2
    a70c:	f81a 3009 	ldrb.w	r3, [sl, r9]
    a710:	2b46      	cmp	r3, #70	; 0x46
    a712:	d1e2      	bne.n	a6da <grid_ui_event_render_action+0x112>
				printf("#IF  \r\n");
    a714:	4839      	ldr	r0, [pc, #228]	; (a7fc <grid_ui_event_render_action+0x234>)
    a716:	47c0      	blx	r8
				condition_state = 1;
    a718:	2301      	movs	r3, #1
				total_substituted_length += 3;
    a71a:	3503      	adds	r5, #3
				i+=2;
    a71c:	464c      	mov	r4, r9
				condition_state = 1;
    a71e:	9302      	str	r3, [sp, #8]
    a720:	e7db      	b.n	a6da <grid_ui_event_render_action+0x112>
			}else if (temp[i+1] == 'T' && temp[i+2] == 'H' ){
    a722:	2b54      	cmp	r3, #84	; 0x54
    a724:	d12c      	bne.n	a780 <grid_ui_event_render_action+0x1b8>
    a726:	f104 0902 	add.w	r9, r4, #2
    a72a:	f81a 3009 	ldrb.w	r3, [sl, r9]
    a72e:	2b48      	cmp	r3, #72	; 0x48
    a730:	d1d3      	bne.n	a6da <grid_ui_event_render_action+0x112>
				printf("#THEN  \r\n");
    a732:	4833      	ldr	r0, [pc, #204]	; (a800 <grid_ui_event_render_action+0x238>)
    a734:	47c0      	blx	r8
				if (!condition_istrue){
    a736:	b9f7      	cbnz	r7, a776 <grid_ui_event_render_action+0x1ae>
					printf("skip \r\n");
    a738:	4832      	ldr	r0, [pc, #200]	; (a804 <grid_ui_event_render_action+0x23c>)
							printf("Syntax Error!\r\n");
    a73a:	f8df b0e0 	ldr.w	fp, [pc, #224]	; a81c <grid_ui_event_render_action+0x254>
					printf("skip \r\n");
    a73e:	47c0      	blx	r8
					for(uint8_t j=1; j<(eve->event_string_length + eve->action_string_length)-i; j++){
    a740:	f04f 0901 	mov.w	r9, #1
    a744:	68f3      	ldr	r3, [r6, #12]
    a746:	6b32      	ldr	r2, [r6, #48]	; 0x30
    a748:	4413      	add	r3, r2
    a74a:	1b1b      	subs	r3, r3, r4
    a74c:	4599      	cmp	r9, r3
    a74e:	d2c4      	bcs.n	a6da <grid_ui_event_render_action+0x112>
						if (temp[i+j] == '#'){
    a750:	eb09 0204 	add.w	r2, r9, r4
    a754:	f81a 1002 	ldrb.w	r1, [sl, r2]
    a758:	2923      	cmp	r1, #35	; 0x23
    a75a:	d102      	bne.n	a762 <grid_ui_event_render_action+0x19a>
							total_substituted_length += j;
    a75c:	444d      	add	r5, r9
							i+=j-1;
    a75e:	1e54      	subs	r4, r2, #1
							break;
    a760:	e7bb      	b.n	a6da <grid_ui_event_render_action+0x112>
						else if(j==(eve->event_string_length + eve->action_string_length)-i-1){
    a762:	3b01      	subs	r3, #1
    a764:	454b      	cmp	r3, r9
    a766:	d101      	bne.n	a76c <grid_ui_event_render_action+0x1a4>
							printf("Syntax Error!\r\n");
    a768:	4658      	mov	r0, fp
    a76a:	47c0      	blx	r8
					for(uint8_t j=1; j<(eve->event_string_length + eve->action_string_length)-i; j++){
    a76c:	f109 0901 	add.w	r9, r9, #1
    a770:	fa5f f989 	uxtb.w	r9, r9
    a774:	e7e6      	b.n	a744 <grid_ui_event_render_action+0x17c>
					printf("no skip\r\n");
    a776:	4824      	ldr	r0, [pc, #144]	; (a808 <grid_ui_event_render_action+0x240>)
					total_substituted_length += 3;
    a778:	3503      	adds	r5, #3
					printf("no skip\r\n");
    a77a:	47c0      	blx	r8
					i+=2;
    a77c:	464c      	mov	r4, r9
    a77e:	e7ac      	b.n	a6da <grid_ui_event_render_action+0x112>
			}else if (temp[i+1] == 'E' && temp[i+2] == 'L' ){
    a780:	2b45      	cmp	r3, #69	; 0x45
    a782:	d1aa      	bne.n	a6da <grid_ui_event_render_action+0x112>
    a784:	f104 0902 	add.w	r9, r4, #2
    a788:	f81a 3009 	ldrb.w	r3, [sl, r9]
    a78c:	2b4c      	cmp	r3, #76	; 0x4c
    a78e:	d122      	bne.n	a7d6 <grid_ui_event_render_action+0x20e>
				printf("#ELSE  \r\n");
    a790:	481e      	ldr	r0, [pc, #120]	; (a80c <grid_ui_event_render_action+0x244>)
    a792:	47c0      	blx	r8
				if (condition_istrue){
    a794:	b1df      	cbz	r7, a7ce <grid_ui_event_render_action+0x206>
					printf("skip \r\n");
    a796:	481b      	ldr	r0, [pc, #108]	; (a804 <grid_ui_event_render_action+0x23c>)
							printf("Syntax Error!\r\n");
    a798:	f8df b080 	ldr.w	fp, [pc, #128]	; a81c <grid_ui_event_render_action+0x254>
					printf("skip \r\n");
    a79c:	47c0      	blx	r8
					for(uint8_t j=1; j<(eve->event_string_length + eve->action_string_length)-i; j++){
    a79e:	f04f 0901 	mov.w	r9, #1
    a7a2:	68f3      	ldr	r3, [r6, #12]
    a7a4:	6b32      	ldr	r2, [r6, #48]	; 0x30
    a7a6:	4413      	add	r3, r2
    a7a8:	1b1b      	subs	r3, r3, r4
    a7aa:	4599      	cmp	r9, r3
    a7ac:	d295      	bcs.n	a6da <grid_ui_event_render_action+0x112>
						if (temp[i+j] == '#'){
    a7ae:	eb09 0204 	add.w	r2, r9, r4
    a7b2:	f81a 1002 	ldrb.w	r1, [sl, r2]
    a7b6:	2923      	cmp	r1, #35	; 0x23
    a7b8:	d0d0      	beq.n	a75c <grid_ui_event_render_action+0x194>
						else if(j==(eve->event_string_length + eve->action_string_length)-i-1){
    a7ba:	3b01      	subs	r3, #1
    a7bc:	454b      	cmp	r3, r9
    a7be:	d101      	bne.n	a7c4 <grid_ui_event_render_action+0x1fc>
							printf("Syntax Error!\r\n");
    a7c0:	4658      	mov	r0, fp
    a7c2:	47c0      	blx	r8
					for(uint8_t j=1; j<(eve->event_string_length + eve->action_string_length)-i; j++){
    a7c4:	f109 0901 	add.w	r9, r9, #1
    a7c8:	fa5f f989 	uxtb.w	r9, r9
    a7cc:	e7e9      	b.n	a7a2 <grid_ui_event_render_action+0x1da>
					printf("no skip\r\n");
    a7ce:	480e      	ldr	r0, [pc, #56]	; (a808 <grid_ui_event_render_action+0x240>)
    a7d0:	47c0      	blx	r8
					total_substituted_length += 3;
    a7d2:	3503      	adds	r5, #3
    a7d4:	e7d2      	b.n	a77c <grid_ui_event_render_action+0x1b4>
			}else if (temp[i+1] == 'E' && temp[i+2] == 'N' ){
    a7d6:	2b4e      	cmp	r3, #78	; 0x4e
    a7d8:	f47f af7f 	bne.w	a6da <grid_ui_event_render_action+0x112>
				printf("#ENDIF  \r\n");
    a7dc:	480c      	ldr	r0, [pc, #48]	; (a810 <grid_ui_event_render_action+0x248>)
				condition_istrue = 0;
    a7de:	2700      	movs	r7, #0
				printf("#ENDIF  \r\n");
    a7e0:	47c0      	blx	r8
				total_substituted_length += 3;
    a7e2:	3503      	adds	r5, #3
				i+=2;
    a7e4:	464c      	mov	r4, r9
				condition_state = 0;
    a7e6:	9702      	str	r7, [sp, #8]
    a7e8:	e777      	b.n	a6da <grid_ui_event_render_action+0x112>
    a7ea:	9401      	str	r4, [sp, #4]
    a7ec:	e775      	b.n	a6da <grid_ui_event_render_action+0x112>
    a7ee:	bf00      	nop
    a7f0:	00012ab5 	.word	0x00012ab5
    a7f4:	00006411 	.word	0x00006411
    a7f8:	2000b1ac 	.word	0x2000b1ac
    a7fc:	00015701 	.word	0x00015701
    a800:	00015708 	.word	0x00015708
    a804:	00015711 	.word	0x00015711
    a808:	00015727 	.word	0x00015727
    a80c:	00015730 	.word	0x00015730
    a810:	00015739 	.word	0x00015739
    a814:	00012e09 	.word	0x00012e09
    a818:	00006ba1 	.word	0x00006ba1
    a81c:	00015718 	.word	0x00015718

0000a820 <grid_port_process_ui>:
void grid_port_process_ui(struct grid_port* por){
    a820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    a824:	4fb1      	ldr	r7, [pc, #708]	; (aaec <grid_port_process_ui+0x2cc>)
void grid_port_process_ui(struct grid_port* por){
    a826:	f5ad 7d57 	sub.w	sp, sp, #860	; 0x35c
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    a82a:	2100      	movs	r1, #0
void grid_port_process_ui(struct grid_port* por){
    a82c:	9001      	str	r0, [sp, #4]
	uint8_t message_local_action_available = 0;
    a82e:	4688      	mov	r8, r1
	uint8_t message_broadcast_action_available = 0;
    a830:	460d      	mov	r5, r1
    a832:	46ba      	mov	sl, r7
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    a834:	f04f 0c64 	mov.w	ip, #100	; 0x64
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    a838:	f04f 0ebc 	mov.w	lr, #188	; 0xbc
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    a83c:	787a      	ldrb	r2, [r7, #1]
    a83e:	b2cb      	uxtb	r3, r1
    a840:	429a      	cmp	r2, r3
    a842:	d95e      	bls.n	a902 <grid_port_process_ui+0xe2>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a844:	011b      	lsls	r3, r3, #4
    a846:	2400      	movs	r4, #0
    a848:	e02e      	b.n	a8a8 <grid_port_process_ui+0x88>
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    a84a:	f8da 9004 	ldr.w	r9, [sl, #4]
    a84e:	4499      	add	r9, r3
    a850:	fb0e f000 	mul.w	r0, lr, r0
    a854:	f8d9 900c 	ldr.w	r9, [r9, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    a858:	4491      	add	r9, r2
    a85a:	3601      	adds	r6, #1
    a85c:	f8d9 9060 	ldr.w	r9, [r9, #96]	; 0x60
    a860:	4481      	add	r9, r0
    a862:	f899 9009 	ldrb.w	r9, [r9, #9]
    a866:	f1b9 0f05 	cmp.w	r9, #5
				if (grid_ui_event_istriggered_local(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    a86a:	f8da 9004 	ldr.w	r9, [sl, #4]
    a86e:	4499      	add	r9, r3
					message_broadcast_action_available++;
    a870:	bf08      	it	eq
    a872:	3501      	addeq	r5, #1
				if (grid_ui_event_istriggered_local(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    a874:	f8d9 900c 	ldr.w	r9, [r9, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED_LOCAL){
    a878:	4491      	add	r9, r2
					message_broadcast_action_available++;
    a87a:	bf08      	it	eq
    a87c:	b2ed      	uxtbeq	r5, r5
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED_LOCAL){
    a87e:	f8d9 9060 	ldr.w	r9, [r9, #96]	; 0x60
    a882:	4448      	add	r0, r9
    a884:	7a40      	ldrb	r0, [r0, #9]
    a886:	2806      	cmp	r0, #6
                    message_local_action_available++;
    a888:	bf04      	itt	eq
    a88a:	f108 0801 	addeq.w	r8, r8, #1
    a88e:	fa5f f888 	uxtbeq.w	r8, r8
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    a892:	f8da 0004 	ldr.w	r0, [sl, #4]
    a896:	4418      	add	r0, r3
    a898:	68c0      	ldr	r0, [r0, #12]
    a89a:	4410      	add	r0, r2
    a89c:	f890 905c 	ldrb.w	r9, [r0, #92]	; 0x5c
    a8a0:	b2f0      	uxtb	r0, r6
    a8a2:	4581      	cmp	r9, r0
    a8a4:	d8d1      	bhi.n	a84a <grid_port_process_ui+0x2a>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a8a6:	3401      	adds	r4, #1
    a8a8:	f8da 2004 	ldr.w	r2, [sl, #4]
    a8ac:	441a      	add	r2, r3
    a8ae:	7a50      	ldrb	r0, [r2, #9]
    a8b0:	b2e2      	uxtb	r2, r4
    a8b2:	4290      	cmp	r0, r2
    a8b4:	d903      	bls.n	a8be <grid_port_process_ui+0x9e>
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    a8b6:	fb0c f202 	mul.w	r2, ip, r2
    a8ba:	2600      	movs	r6, #0
    a8bc:	e7e9      	b.n	a892 <grid_port_process_ui+0x72>
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    a8be:	3101      	adds	r1, #1
    a8c0:	e7bc      	b.n	a83c <grid_port_process_ui+0x1c>
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    a8c2:	6870      	ldr	r0, [r6, #4]
    a8c4:	68c0      	ldr	r0, [r0, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    a8c6:	eb00 0e03 	add.w	lr, r0, r3
    a8ca:	3201      	adds	r2, #1
    a8cc:	f8de 0060 	ldr.w	r0, [lr, #96]	; 0x60
    a8d0:	fb0c 0009 	mla	r0, ip, r9, r0
    a8d4:	7a40      	ldrb	r0, [r0, #9]
    a8d6:	2805      	cmp	r0, #5
				message_broadcast_action_available++;
    a8d8:	bf04      	itt	eq
    a8da:	3501      	addeq	r5, #1
    a8dc:	b2ed      	uxtbeq	r5, r5
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a8de:	6870      	ldr	r0, [r6, #4]
    a8e0:	68c0      	ldr	r0, [r0, #12]
    a8e2:	4418      	add	r0, r3
    a8e4:	fa5f f982 	uxtb.w	r9, r2
    a8e8:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
    a8ec:	4548      	cmp	r0, r9
    a8ee:	d8e8      	bhi.n	a8c2 <grid_port_process_ui+0xa2>
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    a8f0:	3101      	adds	r1, #1
    a8f2:	6863      	ldr	r3, [r4, #4]
    a8f4:	7a5a      	ldrb	r2, [r3, #9]
    a8f6:	b2cb      	uxtb	r3, r1
    a8f8:	429a      	cmp	r2, r3
    a8fa:	d909      	bls.n	a910 <grid_port_process_ui+0xf0>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a8fc:	437b      	muls	r3, r7
    a8fe:	2200      	movs	r2, #0
    a900:	e7ed      	b.n	a8de <grid_port_process_ui+0xbe>
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    a902:	4c7b      	ldr	r4, [pc, #492]	; (aaf0 <grid_port_process_ui+0x2d0>)
    a904:	2100      	movs	r1, #0
    a906:	4626      	mov	r6, r4
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    a908:	2764      	movs	r7, #100	; 0x64
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    a90a:	f04f 0cbc 	mov.w	ip, #188	; 0xbc
    a90e:	e7f0      	b.n	a8f2 <grid_port_process_ui+0xd2>
	struct grid_port* port[4] = {&GRID_PORT_N, &GRID_PORT_E, &GRID_PORT_S, &GRID_PORT_W};
    a910:	4b78      	ldr	r3, [pc, #480]	; (aaf4 <grid_port_process_ui+0x2d4>)
    a912:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    a914:	ae07      	add	r6, sp, #28
    a916:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
    a91a:	2404      	movs	r4, #4
		if (port[k]->ping_flag == 1){
    a91c:	f856 7b04 	ldr.w	r7, [r6], #4
    a920:	f642 7348 	movw	r3, #12104	; 0x2f48
    a924:	5cfb      	ldrb	r3, [r7, r3]
    a926:	2b01      	cmp	r3, #1
    a928:	d11f      	bne.n	a96a <grid_port_process_ui+0x14a>
			if (grid_buffer_write_init(&port[k]->tx_buffer, port[k]->ping_packet_length)){
    a92a:	f642 7347 	movw	r3, #12103	; 0x2f47
    a92e:	f507 591c 	add.w	r9, r7, #9984	; 0x2700
    a932:	f109 093c 	add.w	r9, r9, #60	; 0x3c
    a936:	18fa      	adds	r2, r7, r3
    a938:	5cf9      	ldrb	r1, [r7, r3]
    a93a:	4b6f      	ldr	r3, [pc, #444]	; (aaf8 <grid_port_process_ui+0x2d8>)
    a93c:	9202      	str	r2, [sp, #8]
    a93e:	4648      	mov	r0, r9
    a940:	4798      	blx	r3
    a942:	b170      	cbz	r0, a962 <grid_port_process_ui+0x142>
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    a944:	4b6d      	ldr	r3, [pc, #436]	; (aafc <grid_port_process_ui+0x2dc>)
    a946:	f507 5b3c 	add.w	fp, r7, #12032	; 0x2f00
    a94a:	f10b 0b33 	add.w	fp, fp, #51	; 0x33
    a94e:	1bdb      	subs	r3, r3, r7
    a950:	9a02      	ldr	r2, [sp, #8]
    a952:	7811      	ldrb	r1, [r2, #0]
    a954:	eb03 020b 	add.w	r2, r3, fp
    a958:	4291      	cmp	r1, r2
    a95a:	d826      	bhi.n	a9aa <grid_port_process_ui+0x18a>
				grid_buffer_write_acknowledge(&port[k]->tx_buffer);
    a95c:	4b68      	ldr	r3, [pc, #416]	; (ab00 <grid_port_process_ui+0x2e0>)
    a95e:	4648      	mov	r0, r9
    a960:	4798      	blx	r3
			port[k]->ping_flag = 0;
    a962:	f642 7248 	movw	r2, #12104	; 0x2f48
    a966:	2300      	movs	r3, #0
    a968:	54bb      	strb	r3, [r7, r2]
	for (uint8_t k = 0; k<4; k++){
    a96a:	3c01      	subs	r4, #1
    a96c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    a970:	d1d4      	bne.n	a91c <grid_port_process_ui+0xfc>
	if (message_local_action_available){
    a972:	f1b8 0f00 	cmp.w	r8, #0
    a976:	d07e      	beq.n	aa76 <grid_port_process_ui+0x256>
		grid_msg_init(&message);
    a978:	4b62      	ldr	r3, [pc, #392]	; (ab04 <grid_port_process_ui+0x2e4>)
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    a97a:	4e63      	ldr	r6, [pc, #396]	; (ab08 <grid_port_process_ui+0x2e8>)
		grid_msg_init(&message);
    a97c:	a86f      	add	r0, sp, #444	; 0x1bc
    a97e:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    a980:	227f      	movs	r2, #127	; 0x7f
    a982:	4611      	mov	r1, r2
    a984:	4623      	mov	r3, r4
    a986:	a86f      	add	r0, sp, #444	; 0x1bc
    a988:	47b0      	blx	r6
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};				
    a98a:	4b60      	ldr	r3, [pc, #384]	; (ab0c <grid_port_process_ui+0x2ec>)
    a98c:	940b      	str	r4, [sp, #44]	; 0x2c
    a98e:	f44f 72c6 	mov.w	r2, #396	; 0x18c
    a992:	4621      	mov	r1, r4
    a994:	a80c      	add	r0, sp, #48	; 0x30
    a996:	4798      	blx	r3
		uint32_t offset=0;
    a998:	46a0      	mov	r8, r4
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    a99a:	f89a 3001 	ldrb.w	r3, [sl, #1]
    a99e:	b2e6      	uxtb	r6, r4
    a9a0:	42b3      	cmp	r3, r6
    a9a2:	d956      	bls.n	aa52 <grid_port_process_ui+0x232>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    a9a4:	0136      	lsls	r6, r6, #4
    a9a6:	2300      	movs	r3, #0
    a9a8:	e043      	b.n	aa32 <grid_port_process_ui+0x212>
    a9aa:	9303      	str	r3, [sp, #12]
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    a9ac:	f81b 1b01 	ldrb.w	r1, [fp], #1
    a9b0:	4b57      	ldr	r3, [pc, #348]	; (ab10 <grid_port_process_ui+0x2f0>)
    a9b2:	4648      	mov	r0, r9
    a9b4:	4798      	blx	r3
    a9b6:	9b03      	ldr	r3, [sp, #12]
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    a9b8:	e7ca      	b.n	a950 <grid_port_process_ui+0x130>
					if (offset>GRID_PARAMETER_PACKET_marign){
    a9ba:	f1b8 0fc8 	cmp.w	r8, #200	; 0xc8
    a9be:	d829      	bhi.n	aa14 <grid_port_process_ui+0x1f4>
						CRITICAL_SECTION_ENTER()
    a9c0:	4b54      	ldr	r3, [pc, #336]	; (ab14 <grid_port_process_ui+0x2f4>)
    a9c2:	a805      	add	r0, sp, #20
    a9c4:	4798      	blx	r3
						if (grid_ui_event_istriggered_local(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    a9c6:	f8da 3004 	ldr.w	r3, [sl, #4]
    a9ca:	4433      	add	r3, r6
    a9cc:	22bc      	movs	r2, #188	; 0xbc
    a9ce:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED_LOCAL){
    a9d0:	443b      	add	r3, r7
						if (grid_ui_event_istriggered_local(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    a9d2:	fb02 fb0b 	mul.w	fp, r2, fp
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED_LOCAL){
    a9d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    a9d8:	445b      	add	r3, fp
    a9da:	7a5b      	ldrb	r3, [r3, #9]
    a9dc:	2b06      	cmp	r3, #6
    a9de:	d116      	bne.n	aa0e <grid_port_process_ui+0x1ee>
                            offset += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &payload[offset]);
    a9e0:	f8da 3004 	ldr.w	r3, [sl, #4]
    a9e4:	4433      	add	r3, r6
    a9e6:	68db      	ldr	r3, [r3, #12]
    a9e8:	443b      	add	r3, r7
    a9ea:	6e18      	ldr	r0, [r3, #96]	; 0x60
    a9ec:	ab0b      	add	r3, sp, #44	; 0x2c
    a9ee:	eb03 0108 	add.w	r1, r3, r8
    a9f2:	4458      	add	r0, fp
    a9f4:	4b48      	ldr	r3, [pc, #288]	; (ab18 <grid_port_process_ui+0x2f8>)
    a9f6:	4798      	blx	r3
                            grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    a9f8:	f8da 3004 	ldr.w	r3, [sl, #4]
    a9fc:	4433      	add	r3, r6
                            offset += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &payload[offset]);
    a9fe:	4480      	add	r8, r0
                            grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    aa00:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    aa02:	443b      	add	r3, r7
    aa04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    aa06:	449b      	add	fp, r3
    aa08:	2304      	movs	r3, #4
    aa0a:	f88b 3009 	strb.w	r3, [fp, #9]
						CRITICAL_SECTION_LEAVE()
    aa0e:	4b43      	ldr	r3, [pc, #268]	; (ab1c <grid_port_process_ui+0x2fc>)
    aa10:	a805      	add	r0, sp, #20
    aa12:	4798      	blx	r3
                for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    aa14:	f109 0901 	add.w	r9, r9, #1
    aa18:	f8da 3004 	ldr.w	r3, [sl, #4]
    aa1c:	4433      	add	r3, r6
    aa1e:	fa5f fb89 	uxtb.w	fp, r9
    aa22:	68db      	ldr	r3, [r3, #12]
    aa24:	443b      	add	r3, r7
    aa26:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    aa2a:	455b      	cmp	r3, fp
    aa2c:	d8c5      	bhi.n	a9ba <grid_port_process_ui+0x19a>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    aa2e:	9b02      	ldr	r3, [sp, #8]
    aa30:	3301      	adds	r3, #1
    aa32:	9302      	str	r3, [sp, #8]
    aa34:	f8da 3004 	ldr.w	r3, [sl, #4]
    aa38:	4433      	add	r3, r6
    aa3a:	7a5a      	ldrb	r2, [r3, #9]
    aa3c:	f89d 3008 	ldrb.w	r3, [sp, #8]
    aa40:	429a      	cmp	r2, r3
    aa42:	d904      	bls.n	aa4e <grid_port_process_ui+0x22e>
                for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    aa44:	2764      	movs	r7, #100	; 0x64
    aa46:	435f      	muls	r7, r3
    aa48:	f04f 0900 	mov.w	r9, #0
    aa4c:	e7e4      	b.n	aa18 <grid_port_process_ui+0x1f8>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    aa4e:	3401      	adds	r4, #1
    aa50:	e7a3      	b.n	a99a <grid_port_process_ui+0x17a>
		grid_msg_body_append_text(&message, payload, offset);
    aa52:	a90b      	add	r1, sp, #44	; 0x2c
    aa54:	4642      	mov	r2, r8
    aa56:	4b32      	ldr	r3, [pc, #200]	; (ab20 <grid_port_process_ui+0x300>)
    aa58:	a86f      	add	r0, sp, #444	; 0x1bc
    aa5a:	4798      	blx	r3
		grid_msg_packet_close(&message);
    aa5c:	4b31      	ldr	r3, [pc, #196]	; (ab24 <grid_port_process_ui+0x304>)
    aa5e:	a86f      	add	r0, sp, #444	; 0x1bc
    aa60:	4798      	blx	r3
		uint32_t message_length = grid_msg_packet_get_length(&message);
    aa62:	4b31      	ldr	r3, [pc, #196]	; (ab28 <grid_port_process_ui+0x308>)
    aa64:	a86f      	add	r0, sp, #444	; 0x1bc
    aa66:	4798      	blx	r3
		if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, message_length)){
    aa68:	4b23      	ldr	r3, [pc, #140]	; (aaf8 <grid_port_process_ui+0x2d8>)
		uint32_t message_length = grid_msg_packet_get_length(&message);
    aa6a:	4604      	mov	r4, r0
		if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, message_length)){
    aa6c:	b281      	uxth	r1, r0
    aa6e:	482f      	ldr	r0, [pc, #188]	; (ab2c <grid_port_process_ui+0x30c>)
    aa70:	4798      	blx	r3
    aa72:	2800      	cmp	r0, #0
    aa74:	d132      	bne.n	aadc <grid_port_process_ui+0x2bc>
	if (por->cooldown > 0){
    aa76:	9b01      	ldr	r3, [sp, #4]
    aa78:	681b      	ldr	r3, [r3, #0]
    aa7a:	b12b      	cbz	r3, aa88 <grid_port_process_ui+0x268>
		por->cooldown--;
    aa7c:	3b01      	subs	r3, #1
    aa7e:	9a01      	ldr	r2, [sp, #4]
	if (por->cooldown > 10){
    aa80:	2b0a      	cmp	r3, #10
		por->cooldown--;
    aa82:	6013      	str	r3, [r2, #0]
	if (por->cooldown > 10){
    aa84:	f200 80fc 	bhi.w	ac80 <grid_port_process_ui+0x460>
	if (message_broadcast_action_available){
    aa88:	2d00      	cmp	r5, #0
    aa8a:	f000 80f9 	beq.w	ac80 <grid_port_process_ui+0x460>
		grid_msg_init(&message);
    aa8e:	4b1d      	ldr	r3, [pc, #116]	; (ab04 <grid_port_process_ui+0x2e4>)
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    aa90:	4c1d      	ldr	r4, [pc, #116]	; (ab08 <grid_port_process_ui+0x2e8>)
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    aa92:	f8df 805c 	ldr.w	r8, [pc, #92]	; aaf0 <grid_port_process_ui+0x2d0>
		grid_msg_init(&message);
    aa96:	a86f      	add	r0, sp, #444	; 0x1bc
    aa98:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    aa9a:	227f      	movs	r2, #127	; 0x7f
    aa9c:	2300      	movs	r3, #0
    aa9e:	4611      	mov	r1, r2
    aaa0:	a86f      	add	r0, sp, #444	; 0x1bc
    aaa2:	47a0      	blx	r4
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    aaa4:	2700      	movs	r7, #0
    aaa6:	4645      	mov	r5, r8
    aaa8:	f8d8 3004 	ldr.w	r3, [r8, #4]
    aaac:	7a5a      	ldrb	r2, [r3, #9]
    aaae:	b2fb      	uxtb	r3, r7
    aab0:	429a      	cmp	r2, r3
    aab2:	f240 80d2 	bls.w	ac5a <grid_port_process_ui+0x43a>
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    aab6:	2464      	movs	r4, #100	; 0x64
					CRITICAL_SECTION_LEAVE()
    aab8:	f8df b060 	ldr.w	fp, [pc, #96]	; ab1c <grid_port_process_ui+0x2fc>
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    aabc:	435c      	muls	r4, r3
    aabe:	2600      	movs	r6, #0
    aac0:	e067      	b.n	ab92 <grid_port_process_ui+0x372>
				grid_buffer_write_character(&GRID_PORT_U.tx_buffer, grid_msg_packet_send_char(&message, i));
    aac2:	4631      	mov	r1, r6
    aac4:	a86f      	add	r0, sp, #444	; 0x1bc
    aac6:	47b8      	blx	r7
    aac8:	4601      	mov	r1, r0
    aaca:	4640      	mov	r0, r8
    aacc:	47c8      	blx	r9
			for(uint32_t i = 0; i<message_length; i++){
    aace:	3601      	adds	r6, #1
    aad0:	42a6      	cmp	r6, r4
    aad2:	d1f6      	bne.n	aac2 <grid_port_process_ui+0x2a2>
			grid_buffer_write_acknowledge(&GRID_PORT_U.tx_buffer);
    aad4:	4b0a      	ldr	r3, [pc, #40]	; (ab00 <grid_port_process_ui+0x2e0>)
    aad6:	4815      	ldr	r0, [pc, #84]	; (ab2c <grid_port_process_ui+0x30c>)
    aad8:	4798      	blx	r3
		}
    aada:	e7cc      	b.n	aa76 <grid_port_process_ui+0x256>
				grid_buffer_write_character(&GRID_PORT_U.tx_buffer, grid_msg_packet_send_char(&message, i));
    aadc:	4f14      	ldr	r7, [pc, #80]	; (ab30 <grid_port_process_ui+0x310>)
    aade:	f8df 804c 	ldr.w	r8, [pc, #76]	; ab2c <grid_port_process_ui+0x30c>
    aae2:	f8df 902c 	ldr.w	r9, [pc, #44]	; ab10 <grid_port_process_ui+0x2f0>
			for(uint32_t i = 0; i<message_length; i++){
    aae6:	2600      	movs	r6, #0
    aae8:	e7f2      	b.n	aad0 <grid_port_process_ui+0x2b0>
    aaea:	bf00      	nop
    aaec:	20006f88 	.word	0x20006f88
    aaf0:	2001474c 	.word	0x2001474c
    aaf4:	00015744 	.word	0x00015744
    aaf8:	00004839 	.word	0x00004839
    aafc:	ffffd0cd 	.word	0xffffd0cd
    ab00:	00004895 	.word	0x00004895
    ab04:	000085c5 	.word	0x000085c5
    ab08:	000085f9 	.word	0x000085f9
    ab0c:	00012ab5 	.word	0x00012ab5
    ab10:	00004875 	.word	0x00004875
    ab14:	00011329 	.word	0x00011329
    ab18:	0000a5c9 	.word	0x0000a5c9
    ab1c:	00011337 	.word	0x00011337
    ab20:	00008535 	.word	0x00008535
    ab24:	000086f1 	.word	0x000086f1
    ab28:	00008521 	.word	0x00008521
    ab2c:	20006778 	.word	0x20006778
    ab30:	000086bb 	.word	0x000086bb
				if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    ab34:	4b5e      	ldr	r3, [pc, #376]	; (acb0 <grid_port_process_ui+0x490>)
    ab36:	a86f      	add	r0, sp, #444	; 0x1bc
    ab38:	4798      	blx	r3
    ab3a:	28c8      	cmp	r0, #200	; 0xc8
    ab3c:	d828      	bhi.n	ab90 <grid_port_process_ui+0x370>
					CRITICAL_SECTION_ENTER()
    ab3e:	4b5d      	ldr	r3, [pc, #372]	; (acb4 <grid_port_process_ui+0x494>)
    ab40:	a806      	add	r0, sp, #24
    ab42:	4798      	blx	r3
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    ab44:	686b      	ldr	r3, [r5, #4]
    ab46:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    ab48:	4423      	add	r3, r4
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    ab4a:	22bc      	movs	r2, #188	; 0xbc
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    ab4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    ab4e:	fb02 f909 	mul.w	r9, r2, r9
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    ab52:	444b      	add	r3, r9
    ab54:	7a5b      	ldrb	r3, [r3, #9]
    ab56:	2b05      	cmp	r3, #5
    ab58:	d118      	bne.n	ab8c <grid_port_process_ui+0x36c>
						uint32_t offset = grid_msg_body_get_length(&message); 
    ab5a:	4b57      	ldr	r3, [pc, #348]	; (acb8 <grid_port_process_ui+0x498>)
    ab5c:	a86f      	add	r0, sp, #444	; 0x1bc
    ab5e:	4798      	blx	r3
						message.body_length += grid_ui_event_render_action(&grid_core_state.bank_list[0].element_list[i].event_list[j], &message.body[offset]);
    ab60:	686b      	ldr	r3, [r5, #4]
    ab62:	68db      	ldr	r3, [r3, #12]
    ab64:	4423      	add	r3, r4
    ab66:	3014      	adds	r0, #20
    ab68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    ab6a:	aa6f      	add	r2, sp, #444	; 0x1bc
    ab6c:	1811      	adds	r1, r2, r0
    ab6e:	eb03 0009 	add.w	r0, r3, r9
    ab72:	4b52      	ldr	r3, [pc, #328]	; (acbc <grid_port_process_ui+0x49c>)
    ab74:	4798      	blx	r3
    ab76:	9bd4      	ldr	r3, [sp, #848]	; 0x350
    ab78:	4418      	add	r0, r3
						grid_ui_event_reset(&grid_core_state.bank_list[0].element_list[i].event_list[j]);
    ab7a:	686b      	ldr	r3, [r5, #4]
						message.body_length += grid_ui_event_render_action(&grid_core_state.bank_list[0].element_list[i].event_list[j], &message.body[offset]);
    ab7c:	90d4      	str	r0, [sp, #848]	; 0x350
						grid_ui_event_reset(&grid_core_state.bank_list[0].element_list[i].event_list[j]);
    ab7e:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    ab80:	4423      	add	r3, r4
    ab82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    ab84:	4499      	add	r9, r3
    ab86:	2304      	movs	r3, #4
    ab88:	f889 3009 	strb.w	r3, [r9, #9]
					CRITICAL_SECTION_LEAVE()
    ab8c:	a806      	add	r0, sp, #24
    ab8e:	47d8      	blx	fp
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    ab90:	3601      	adds	r6, #1
    ab92:	686b      	ldr	r3, [r5, #4]
    ab94:	68db      	ldr	r3, [r3, #12]
    ab96:	4423      	add	r3, r4
    ab98:	fa5f f986 	uxtb.w	r9, r6
    ab9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    aba0:	454b      	cmp	r3, r9
    aba2:	d8c7      	bhi.n	ab34 <grid_port_process_ui+0x314>
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    aba4:	3701      	adds	r7, #1
    aba6:	e77f      	b.n	aaa8 <grid_port_process_ui+0x288>
					if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    aba8:	4b41      	ldr	r3, [pc, #260]	; (acb0 <grid_port_process_ui+0x490>)
    abaa:	a86f      	add	r0, sp, #444	; 0x1bc
    abac:	4798      	blx	r3
    abae:	28c8      	cmp	r0, #200	; 0xc8
    abb0:	d82e      	bhi.n	ac10 <grid_port_process_ui+0x3f0>
						CRITICAL_SECTION_ENTER()
    abb2:	4b40      	ldr	r3, [pc, #256]	; (acb4 <grid_port_process_ui+0x494>)
    abb4:	a80b      	add	r0, sp, #44	; 0x2c
    abb6:	4798      	blx	r3
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    abb8:	f8da 3004 	ldr.w	r3, [sl, #4]
    abbc:	4423      	add	r3, r4
    abbe:	22bc      	movs	r2, #188	; 0xbc
    abc0:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    abc2:	442b      	add	r3, r5
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    abc4:	fb02 f909 	mul.w	r9, r2, r9
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    abc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    abca:	444b      	add	r3, r9
    abcc:	7a5b      	ldrb	r3, [r3, #9]
    abce:	2b05      	cmp	r3, #5
    abd0:	d11c      	bne.n	ac0c <grid_port_process_ui+0x3ec>
							uint32_t offset = grid_msg_body_get_length(&message); 
    abd2:	4b39      	ldr	r3, [pc, #228]	; (acb8 <grid_port_process_ui+0x498>)
    abd4:	a86f      	add	r0, sp, #444	; 0x1bc
    abd6:	4798      	blx	r3
							message.body_length += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &message.body[offset]);
    abd8:	f8da 3004 	ldr.w	r3, [sl, #4]
    abdc:	4423      	add	r3, r4
    abde:	3014      	adds	r0, #20
    abe0:	68db      	ldr	r3, [r3, #12]
    abe2:	442b      	add	r3, r5
    abe4:	aa6f      	add	r2, sp, #444	; 0x1bc
    abe6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    abe8:	1811      	adds	r1, r2, r0
    abea:	eb03 0009 	add.w	r0, r3, r9
    abee:	4b33      	ldr	r3, [pc, #204]	; (acbc <grid_port_process_ui+0x49c>)
    abf0:	4798      	blx	r3
    abf2:	9bd4      	ldr	r3, [sp, #848]	; 0x350
    abf4:	4418      	add	r0, r3
							grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    abf6:	f8da 3004 	ldr.w	r3, [sl, #4]
							message.body_length += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &message.body[offset]);
    abfa:	90d4      	str	r0, [sp, #848]	; 0x350
							grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    abfc:	4423      	add	r3, r4
    abfe:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    ac00:	442b      	add	r3, r5
    ac02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    ac04:	4499      	add	r9, r3
    ac06:	2304      	movs	r3, #4
    ac08:	f889 3009 	strb.w	r3, [r9, #9]
						CRITICAL_SECTION_LEAVE()
    ac0c:	a80b      	add	r0, sp, #44	; 0x2c
    ac0e:	47d8      	blx	fp
				for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    ac10:	f108 0801 	add.w	r8, r8, #1
    ac14:	f8da 3004 	ldr.w	r3, [sl, #4]
    ac18:	4423      	add	r3, r4
    ac1a:	fa5f f988 	uxtb.w	r9, r8
    ac1e:	68db      	ldr	r3, [r3, #12]
    ac20:	442b      	add	r3, r5
    ac22:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    ac26:	454b      	cmp	r3, r9
    ac28:	d8be      	bhi.n	aba8 <grid_port_process_ui+0x388>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    ac2a:	3601      	adds	r6, #1
    ac2c:	f8da 3004 	ldr.w	r3, [sl, #4]
    ac30:	4423      	add	r3, r4
    ac32:	7a5a      	ldrb	r2, [r3, #9]
    ac34:	b2f3      	uxtb	r3, r6
    ac36:	429a      	cmp	r2, r3
    ac38:	d906      	bls.n	ac48 <grid_port_process_ui+0x428>
				for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    ac3a:	2564      	movs	r5, #100	; 0x64
						CRITICAL_SECTION_LEAVE()
    ac3c:	f8df b094 	ldr.w	fp, [pc, #148]	; acd4 <grid_port_process_ui+0x4b4>
				for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    ac40:	435d      	muls	r5, r3
    ac42:	f04f 0800 	mov.w	r8, #0
    ac46:	e7e5      	b.n	ac14 <grid_port_process_ui+0x3f4>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    ac48:	3701      	adds	r7, #1
    ac4a:	f89a 3001 	ldrb.w	r3, [sl, #1]
    ac4e:	b2fc      	uxtb	r4, r7
    ac50:	42a3      	cmp	r3, r4
    ac52:	d904      	bls.n	ac5e <grid_port_process_ui+0x43e>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    ac54:	0124      	lsls	r4, r4, #4
    ac56:	2600      	movs	r6, #0
    ac58:	e7e8      	b.n	ac2c <grid_port_process_ui+0x40c>
    ac5a:	2700      	movs	r7, #0
    ac5c:	e7f5      	b.n	ac4a <grid_port_process_ui+0x42a>
		por->cooldown += 10;
    ac5e:	9b01      	ldr	r3, [sp, #4]
    ac60:	9a01      	ldr	r2, [sp, #4]
    ac62:	681b      	ldr	r3, [r3, #0]
    ac64:	330a      	adds	r3, #10
    ac66:	6013      	str	r3, [r2, #0]
		grid_msg_packet_close(&message);
    ac68:	a86f      	add	r0, sp, #444	; 0x1bc
    ac6a:	4b15      	ldr	r3, [pc, #84]	; (acc0 <grid_port_process_ui+0x4a0>)
    ac6c:	4798      	blx	r3
		uint32_t length = grid_msg_packet_get_length(&message);
    ac6e:	4b10      	ldr	r3, [pc, #64]	; (acb0 <grid_port_process_ui+0x490>)
    ac70:	a86f      	add	r0, sp, #444	; 0x1bc
    ac72:	4798      	blx	r3
		if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    ac74:	4b13      	ldr	r3, [pc, #76]	; (acc4 <grid_port_process_ui+0x4a4>)
		uint32_t length = grid_msg_packet_get_length(&message);
    ac76:	4604      	mov	r4, r0
		if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    ac78:	b281      	uxth	r1, r0
    ac7a:	4813      	ldr	r0, [pc, #76]	; (acc8 <grid_port_process_ui+0x4a8>)
    ac7c:	4798      	blx	r3
    ac7e:	b988      	cbnz	r0, aca4 <grid_port_process_ui+0x484>
}
    ac80:	f50d 7d57 	add.w	sp, sp, #860	; 0x35c
    ac84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(&message, i));
    ac88:	a86f      	add	r0, sp, #444	; 0x1bc
    ac8a:	47b0      	blx	r6
    ac8c:	4601      	mov	r1, r0
    ac8e:	4638      	mov	r0, r7
    ac90:	47c0      	blx	r8
			for(uint16_t i = 0; i<length; i++){
    ac92:	b2a9      	uxth	r1, r5
    ac94:	428c      	cmp	r4, r1
    ac96:	f105 0501 	add.w	r5, r5, #1
    ac9a:	d8f5      	bhi.n	ac88 <grid_port_process_ui+0x468>
			grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    ac9c:	4b0b      	ldr	r3, [pc, #44]	; (accc <grid_port_process_ui+0x4ac>)
    ac9e:	480a      	ldr	r0, [pc, #40]	; (acc8 <grid_port_process_ui+0x4a8>)
    aca0:	4798      	blx	r3
		}
    aca2:	e7ed      	b.n	ac80 <grid_port_process_ui+0x460>
				grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(&message, i));
    aca4:	4e0a      	ldr	r6, [pc, #40]	; (acd0 <grid_port_process_ui+0x4b0>)
    aca6:	4f08      	ldr	r7, [pc, #32]	; (acc8 <grid_port_process_ui+0x4a8>)
    aca8:	f8df 802c 	ldr.w	r8, [pc, #44]	; acd8 <grid_port_process_ui+0x4b8>
    acac:	2500      	movs	r5, #0
    acae:	e7f0      	b.n	ac92 <grid_port_process_ui+0x472>
    acb0:	00008521 	.word	0x00008521
    acb4:	00011329 	.word	0x00011329
    acb8:	0000852f 	.word	0x0000852f
    acbc:	0000a5c9 	.word	0x0000a5c9
    acc0:	000086f1 	.word	0x000086f1
    acc4:	00004839 	.word	0x00004839
    acc8:	20006b70 	.word	0x20006b70
    accc:	00004895 	.word	0x00004895
    acd0:	000086bb 	.word	0x000086bb
    acd4:	00011337 	.word	0x00011337
    acd8:	00004875 	.word	0x00004875

0000acdc <grid_usb_serial_bulkout_cb>:
	//grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	
	//cdcdf_acm_write(cdcdf_demo_buf, count); /* Echo data */
	return false;                           /* No error. */
}
    acdc:	2000      	movs	r0, #0
    acde:	4770      	bx	lr

0000ace0 <grid_usb_serial_statechange_cb>:

//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS); /* Another read */
	return false;                                                                                 /* No error. */
}
static bool grid_usb_serial_statechange_cb(usb_cdc_control_signal_t state)
{
    ace0:	b513      	push	{r0, r1, r4, lr}
	
	//grid_sys_alert_set_alert(&grid_sys_state, 0,255,255,2,300);
	
	if (state.rs232.DTR || 1) {
		/* After connection the R/W callbacks can be registered */
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)grid_usb_serial_bulkout_cb);
    ace2:	4c06      	ldr	r4, [pc, #24]	; (acfc <grid_usb_serial_statechange_cb+0x1c>)
{
    ace4:	f8ad 0004 	strh.w	r0, [sp, #4]
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)grid_usb_serial_bulkout_cb);
    ace8:	4905      	ldr	r1, [pc, #20]	; (ad00 <grid_usb_serial_statechange_cb+0x20>)
    acea:	2000      	movs	r0, #0
    acec:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)grid_usb_serial_bulkin_cb);
    acee:	4905      	ldr	r1, [pc, #20]	; (ad04 <grid_usb_serial_statechange_cb+0x24>)
    acf0:	2001      	movs	r0, #1
    acf2:	47a0      	blx	r4
		/* Start Rx */
		//cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	}
	return false; /* No error. */
}
    acf4:	2000      	movs	r0, #0
    acf6:	b002      	add	sp, #8
    acf8:	bd10      	pop	{r4, pc}
    acfa:	bf00      	nop
    acfc:	0000b8b1 	.word	0x0000b8b1
    ad00:	0000acdd 	.word	0x0000acdd
    ad04:	0000ad59 	.word	0x0000ad59

0000ad08 <grid_usb_midi_bulkin_cb>:

	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
	return false;
}
static bool grid_usb_midi_bulkin_cb(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    ad08:	b513      	push	{r0, r1, r4, lr}

	grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);
    ad0a:	2302      	movs	r3, #2
    ad0c:	f44f 7296 	mov.w	r2, #300	; 0x12c
    ad10:	e9cd 3200 	strd	r3, r2, [sp]
    ad14:	23ff      	movs	r3, #255	; 0xff
    ad16:	4804      	ldr	r0, [pc, #16]	; (ad28 <grid_usb_midi_bulkin_cb+0x20>)
    ad18:	4c04      	ldr	r4, [pc, #16]	; (ad2c <grid_usb_midi_bulkin_cb+0x24>)
    ad1a:	2200      	movs	r2, #0
    ad1c:	4619      	mov	r1, r3
    ad1e:	47a0      	blx	r4
	return false;
}
    ad20:	2000      	movs	r0, #0
    ad22:	b002      	add	sp, #8
    ad24:	bd10      	pop	{r4, pc}
    ad26:	bf00      	nop
    ad28:	20006f94 	.word	0x20006f94
    ad2c:	0000982f 	.word	0x0000982f

0000ad30 <grid_usb_midi_bulkout_cb>:
{
    ad30:	b513      	push	{r0, r1, r4, lr}
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
    ad32:	2302      	movs	r3, #2
    ad34:	f44f 7296 	mov.w	r2, #300	; 0x12c
    ad38:	e9cd 3200 	strd	r3, r2, [sp]
    ad3c:	22ff      	movs	r2, #255	; 0xff
    ad3e:	4804      	ldr	r0, [pc, #16]	; (ad50 <grid_usb_midi_bulkout_cb+0x20>)
    ad40:	4c04      	ldr	r4, [pc, #16]	; (ad54 <grid_usb_midi_bulkout_cb+0x24>)
    ad42:	2300      	movs	r3, #0
    ad44:	4611      	mov	r1, r2
    ad46:	47a0      	blx	r4
}
    ad48:	2000      	movs	r0, #0
    ad4a:	b002      	add	sp, #8
    ad4c:	bd10      	pop	{r4, pc}
    ad4e:	bf00      	nop
    ad50:	20006f94 	.word	0x20006f94
    ad54:	0000982f 	.word	0x0000982f

0000ad58 <grid_usb_serial_bulkin_cb>:
    ad58:	2000      	movs	r0, #0
    ad5a:	4770      	bx	lr

0000ad5c <grid_usb_serial_init>:
	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)grid_usb_serial_statechange_cb);
    ad5c:	4901      	ldr	r1, [pc, #4]	; (ad64 <grid_usb_serial_init+0x8>)
    ad5e:	4b02      	ldr	r3, [pc, #8]	; (ad68 <grid_usb_serial_init+0xc>)
    ad60:	2003      	movs	r0, #3
    ad62:	4718      	bx	r3
    ad64:	0000ace1 	.word	0x0000ace1
    ad68:	0000b8b1 	.word	0x0000b8b1

0000ad6c <grid_keyboard_cleanup>:
uint8_t grid_keyboard_cleanup(struct grid_keyboard_model* kb){
	
	uint8_t changed_flag = 0;
	
	// Remove all inactive (released) keys
	for(uint8_t i=0; i<kb->key_active_count; i++){
    ad6c:	2300      	movs	r3, #0
uint8_t grid_keyboard_cleanup(struct grid_keyboard_model* kb){
    ad6e:	b5f0      	push	{r4, r5, r6, r7, lr}
			
			changed_flag = 1;
			
			kb->key_list[i].ismodifier = 0;
			kb->key_list[i].ispressed = 0;
			kb->key_list[i].keycode = 255;	
    ad70:	f04f 0cff 	mov.w	ip, #255	; 0xff
uint8_t grid_keyboard_cleanup(struct grid_keyboard_model* kb){
    ad74:	4604      	mov	r4, r0
			// Pop item, move each remaining after this forvard one index
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
				
				kb->key_list[j-1] = kb->key_list[j];
				
				kb->key_list[j].ismodifier = 0;
    ad76:	469e      	mov	lr, r3
	uint8_t changed_flag = 0;
    ad78:	4618      	mov	r0, r3
	for(uint8_t i=0; i<kb->key_active_count; i++){
    ad7a:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
    ad7e:	429d      	cmp	r5, r3
    ad80:	d800      	bhi.n	ad84 <grid_keyboard_cleanup+0x18>
		// USB SEND
	}
	
	return changed_flag;
	
}
    ad82:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (kb->key_list[i].ispressed == false){
    ad84:	eb04 01c3 	add.w	r1, r4, r3, lsl #3
    ad88:	7d8f      	ldrb	r7, [r1, #22]
    ad8a:	b98f      	cbnz	r7, adb0 <grid_keyboard_cleanup+0x44>
    ad8c:	1c5a      	adds	r2, r3, #1
    ad8e:	b2d6      	uxtb	r6, r2
			kb->key_list[i].ismodifier = 0;
    ad90:	754f      	strb	r7, [r1, #21]
			kb->key_list[i].ispressed = 0;
    ad92:	758f      	strb	r7, [r1, #22]
			kb->key_list[i].keycode = 255;	
    ad94:	f881 c014 	strb.w	ip, [r1, #20]
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
    ad98:	eb04 02c6 	add.w	r2, r4, r6, lsl #3
    ad9c:	42b5      	cmp	r5, r6
    ad9e:	f102 0208 	add.w	r2, r2, #8
    ada2:	d108      	bne.n	adb6 <grid_keyboard_cleanup+0x4a>
			kb->key_active_count--;
    ada4:	3d01      	subs	r5, #1
			i--; // Retest this index, because it now points to a new item
    ada6:	3b01      	subs	r3, #1
			kb->key_active_count--;
    ada8:	f884 5044 	strb.w	r5, [r4, #68]	; 0x44
			i--; // Retest this index, because it now points to a new item
    adac:	b2db      	uxtb	r3, r3
			changed_flag = 1;
    adae:	2001      	movs	r0, #1
	for(uint8_t i=0; i<kb->key_active_count; i++){
    adb0:	3301      	adds	r3, #1
    adb2:	b2db      	uxtb	r3, r3
    adb4:	e7e1      	b.n	ad7a <grid_keyboard_cleanup+0xe>
				kb->key_list[j-1] = kb->key_list[j];
    adb6:	e9d2 0103 	ldrd	r0, r1, [r2, #12]
    adba:	1d17      	adds	r7, r2, #4
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
    adbc:	3601      	adds	r6, #1
				kb->key_list[j-1] = kb->key_list[j];
    adbe:	e887 0003 	stmia.w	r7, {r0, r1}
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
    adc2:	b2f6      	uxtb	r6, r6
				kb->key_list[j].ismodifier = 0;
    adc4:	f882 e00d 	strb.w	lr, [r2, #13]
				kb->key_list[j].ispressed = 0;
    adc8:	f882 e00e 	strb.w	lr, [r2, #14]
				kb->key_list[j].keycode = 255;
    adcc:	f882 c00c 	strb.w	ip, [r2, #12]
			for (uint8_t j=i+1; j<kb->key_active_count; j++){
    add0:	e7e4      	b.n	ad9c <grid_keyboard_cleanup+0x30>
	...

0000add4 <grid_keyboard_keychange>:


uint8_t grid_keyboard_keychange(struct grid_keyboard_model* kb, struct grid_keyboard_event_desc* key){
    add4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    add8:	4604      	mov	r4, r0
	uint8_t item_index = 255;
	uint8_t remove_flag = 0;
	uint8_t changed_flag = 0;
	

	grid_keyboard_cleanup(kb);
    adda:	f8df 814c 	ldr.w	r8, [pc, #332]	; af28 <grid_keyboard_keychange+0x154>
uint8_t grid_keyboard_keychange(struct grid_keyboard_model* kb, struct grid_keyboard_event_desc* key){
    adde:	b0ec      	sub	sp, #432	; 0x1b0
    ade0:	460d      	mov	r5, r1
	grid_keyboard_cleanup(kb);
    ade2:	47c0      	blx	r8
	

	for(uint8_t i=0; i<kb->key_active_count; i++){
    ade4:	2200      	movs	r2, #0
    ade6:	f894 c044 	ldrb.w	ip, [r4, #68]	; 0x44
    adea:	4626      	mov	r6, r4
    adec:	4623      	mov	r3, r4
	uint8_t changed_flag = 0;
    adee:	4691      	mov	r9, r2
	uint8_t item_index = 255;
    adf0:	27ff      	movs	r7, #255	; 0xff
				if (key->ispressed == true){
					// OK nothing to do here
				}
				else{
					// Release the damn key
					kb->key_list[i].ispressed = false;
    adf2:	4696      	mov	lr, r2
    adf4:	b2d1      	uxtb	r1, r2
	for(uint8_t i=0; i<kb->key_active_count; i++){
    adf6:	458c      	cmp	ip, r1
    adf8:	d82e      	bhi.n	ae58 <grid_keyboard_keychange+0x84>
		}
		
	}
	
	
	uint8_t print_happened = grid_keyboard_cleanup(kb);
    adfa:	4620      	mov	r0, r4
    adfc:	47c0      	blx	r8
	
	
	if (item_index == 255){
    adfe:	2fff      	cmp	r7, #255	; 0xff
    ae00:	d143      	bne.n	ae8a <grid_keyboard_keychange+0xb6>
		
		// item not in list
		
		if (kb->key_active_count< GRID_KEYBOARD_KEY_maxcount){
    ae02:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
    ae06:	2b05      	cmp	r3, #5
    ae08:	d83f      	bhi.n	ae8a <grid_keyboard_keychange+0xb6>
			
			if (key->ispressed == true){
    ae0a:	78aa      	ldrb	r2, [r5, #2]
    ae0c:	2a01      	cmp	r2, #1
    ae0e:	d13c      	bne.n	ae8a <grid_keyboard_keychange+0xb6>
				
				kb->key_list[kb->key_active_count] = *key;
    ae10:	e895 0003 	ldmia.w	r5, {r0, r1}
    ae14:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    ae18:	3214      	adds	r2, #20
				kb->key_active_count++;
    ae1a:	3301      	adds	r3, #1
				kb->key_list[kb->key_active_count] = *key;
    ae1c:	e882 0003 	stmia.w	r2, {r0, r1}
				kb->key_active_count++;
    ae20:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		}
		
	}
	
	
	if (changed_flag == 1){
    ae24:	f104 0112 	add.w	r1, r4, #18
	uint8_t item_index = 255;
    ae28:	4623      	mov	r3, r4
//		}
			
		
		for(uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++){
		
			kb->hid_key_array[i].b_modifier = kb->key_list[i].ismodifier;
    ae2a:	7d72      	ldrb	r2, [r6, #21]
    ae2c:	3a00      	subs	r2, #0
    ae2e:	bf18      	it	ne
    ae30:	2201      	movne	r2, #1
    ae32:	705a      	strb	r2, [r3, #1]
			kb->hid_key_array[i].key_id = kb->key_list[i].keycode;
    ae34:	7d32      	ldrb	r2, [r6, #20]
    ae36:	701a      	strb	r2, [r3, #0]
			kb->hid_key_array[i].state = kb->key_list[i].ispressed;
    ae38:	7db2      	ldrb	r2, [r6, #22]
    ae3a:	709a      	strb	r2, [r3, #2]
		for(uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++){
    ae3c:	3303      	adds	r3, #3
    ae3e:	428b      	cmp	r3, r1
    ae40:	f106 0608 	add.w	r6, r6, #8
    ae44:	d1f1      	bne.n	ae2a <grid_keyboard_keychange+0x56>
		
		}
        
        
        if (kb->isenabled){
    ae46:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
    ae4a:	b325      	cbz	r5, ae96 <grid_keyboard_keychange+0xc2>
            
            
    		hiddf_keyboard_keys_state_change(kb->hid_key_array, kb->key_active_count);    
    ae4c:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    ae50:	4b2b      	ldr	r3, [pc, #172]	; (af00 <grid_keyboard_keychange+0x12c>)
    ae52:	4620      	mov	r0, r4
    ae54:	4798      	blx	r3
    ae56:	e01b      	b.n	ae90 <grid_keyboard_keychange+0xbc>
		if (kb->key_list[i].keycode == key->keycode && kb->key_list[i].ismodifier == key->ismodifier){
    ae58:	f893 a014 	ldrb.w	sl, [r3, #20]
    ae5c:	7828      	ldrb	r0, [r5, #0]
    ae5e:	4582      	cmp	sl, r0
    ae60:	d111      	bne.n	ae86 <grid_keyboard_keychange+0xb2>
    ae62:	f893 a015 	ldrb.w	sl, [r3, #21]
    ae66:	7868      	ldrb	r0, [r5, #1]
    ae68:	4582      	cmp	sl, r0
    ae6a:	d10c      	bne.n	ae86 <grid_keyboard_keychange+0xb2>
			if (kb->key_list[i].ispressed == true){
    ae6c:	7d98      	ldrb	r0, [r3, #22]
    ae6e:	2801      	cmp	r0, #1
    ae70:	d105      	bne.n	ae7e <grid_keyboard_keychange+0xaa>
				if (key->ispressed == true){
    ae72:	78af      	ldrb	r7, [r5, #2]
    ae74:	2f01      	cmp	r7, #1
    ae76:	d002      	beq.n	ae7e <grid_keyboard_keychange+0xaa>
					kb->key_list[i].ispressed = false;
    ae78:	f883 e016 	strb.w	lr, [r3, #22]
					changed_flag = 1;
    ae7c:	4681      	mov	r9, r0
	for(uint8_t i=0; i<kb->key_active_count; i++){
    ae7e:	3201      	adds	r2, #1
    ae80:	3308      	adds	r3, #8
	uint8_t item_index = 255;
    ae82:	460f      	mov	r7, r1
    ae84:	e7b6      	b.n	adf4 <grid_keyboard_keychange+0x20>
    ae86:	4639      	mov	r1, r7
    ae88:	e7f9      	b.n	ae7e <grid_keyboard_keychange+0xaa>
	if (changed_flag == 1){
    ae8a:	f1b9 0f00 	cmp.w	r9, #0
    ae8e:	d1c9      	bne.n	ae24 <grid_keyboard_keychange+0x50>
		
		
		// USB SEND
	}
	
}
    ae90:	b06c      	add	sp, #432	; 0x1b0
    ae92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            grid_msg_init(&response);
    ae96:	a805      	add	r0, sp, #20
    ae98:	4b1a      	ldr	r3, [pc, #104]	; (af04 <grid_keyboard_keychange+0x130>)
            grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    ae9a:	4e1b      	ldr	r6, [pc, #108]	; (af08 <grid_keyboard_keychange+0x134>)
            grid_msg_init(&response);
    ae9c:	4798      	blx	r3
            grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION);
    ae9e:	227f      	movs	r2, #127	; 0x7f
    aea0:	462b      	mov	r3, r5
    aea2:	4611      	mov	r1, r2
    aea4:	a805      	add	r0, sp, #20
    aea6:	47b0      	blx	r6
            sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    aea8:	2303      	movs	r3, #3
    aeaa:	4918      	ldr	r1, [pc, #96]	; (af0c <grid_keyboard_keychange+0x138>)
    aeac:	9300      	str	r3, [sp, #0]
    aeae:	2202      	movs	r2, #2
    aeb0:	4e17      	ldr	r6, [pc, #92]	; (af10 <grid_keyboard_keychange+0x13c>)
            uint8_t response_payload[10] = {0};
    aeb2:	f8ad 5010 	strh.w	r5, [sp, #16]
            sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    aeb6:	2392      	movs	r3, #146	; 0x92
    aeb8:	a802      	add	r0, sp, #8
            uint8_t response_payload[10] = {0};
    aeba:	e9cd 5502 	strd	r5, r5, [sp, #8]
            sprintf(response_payload, GRID_CLASS_HIDKEYSTATUS_frame);
    aebe:	47b0      	blx	r6
            grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    aec0:	4b14      	ldr	r3, [pc, #80]	; (af14 <grid_keyboard_keychange+0x140>)
    aec2:	a802      	add	r0, sp, #8
    aec4:	4798      	blx	r3
    aec6:	a902      	add	r1, sp, #8
    aec8:	4602      	mov	r2, r0
    aeca:	4b13      	ldr	r3, [pc, #76]	; (af18 <grid_keyboard_keychange+0x144>)
    aecc:	a805      	add	r0, sp, #20
    aece:	4798      	blx	r3
            grid_msg_text_set_parameter(&response, 0, GRID_CLASS_HIDKEYSTATUS_ISENABLED_offset, GRID_CLASS_HIDKEYSTATUS_ISENABLED_length, kb->isenabled);
    aed0:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
    aed4:	9300      	str	r3, [sp, #0]
    aed6:	4c11      	ldr	r4, [pc, #68]	; (af1c <grid_keyboard_keychange+0x148>)
    aed8:	4629      	mov	r1, r5
    aeda:	a805      	add	r0, sp, #20
    aedc:	2302      	movs	r3, #2
    aede:	2205      	movs	r2, #5
    aee0:	47a0      	blx	r4
            grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    aee2:	230d      	movs	r3, #13
    aee4:	9300      	str	r3, [sp, #0]
    aee6:	2204      	movs	r2, #4
    aee8:	4629      	mov	r1, r5
    aeea:	a805      	add	r0, sp, #20
    aeec:	2301      	movs	r3, #1
    aeee:	47a0      	blx	r4
            grid_msg_packet_close(&response);
    aef0:	4b0b      	ldr	r3, [pc, #44]	; (af20 <grid_keyboard_keychange+0x14c>)
    aef2:	a805      	add	r0, sp, #20
    aef4:	4798      	blx	r3
            grid_msg_packet_send_everywhere(&response);
    aef6:	4b0b      	ldr	r3, [pc, #44]	; (af24 <grid_keyboard_keychange+0x150>)
    aef8:	a805      	add	r0, sp, #20
    aefa:	4798      	blx	r3
    aefc:	e7c8      	b.n	ae90 <grid_keyboard_keychange+0xbc>
    aefe:	bf00      	nop
    af00:	0000db41 	.word	0x0000db41
    af04:	000085c5 	.word	0x000085c5
    af08:	000085f9 	.word	0x000085f9
    af0c:	000150a4 	.word	0x000150a4
    af10:	00013111 	.word	0x00013111
    af14:	000135c1 	.word	0x000135c1
    af18:	00008535 	.word	0x00008535
    af1c:	000085a9 	.word	0x000085a9
    af20:	000086f1 	.word	0x000086f1
    af24:	000087c5 	.word	0x000087c5
    af28:	0000ad6d 	.word	0x0000ad6d

0000af2c <grid_midi_buffer_init>:



void grid_midi_buffer_init(struct grid_midi_event_desc* buf, uint16_t length){
    af2c:	b510      	push	{r4, lr}
	
	
	for (uint16_t i=0; i<length; i++)
    af2e:	2300      	movs	r3, #0
	{
		buf[i].byte0 = 0;
    af30:	461a      	mov	r2, r3
	for (uint16_t i=0; i<length; i++)
    af32:	b29c      	uxth	r4, r3
    af34:	42a1      	cmp	r1, r4
    af36:	f100 0004 	add.w	r0, r0, #4
    af3a:	d800      	bhi.n	af3e <grid_midi_buffer_init+0x12>
		buf[i].byte1 = 0;
		buf[i].byte2 = 0;
		buf[i].byte3 = 0;
	}
	
}
    af3c:	bd10      	pop	{r4, pc}
		buf[i].byte0 = 0;
    af3e:	f800 2c04 	strb.w	r2, [r0, #-4]
		buf[i].byte1 = 0;
    af42:	f800 2c03 	strb.w	r2, [r0, #-3]
		buf[i].byte2 = 0;
    af46:	f800 2c02 	strb.w	r2, [r0, #-2]
		buf[i].byte3 = 0;
    af4a:	f800 2c01 	strb.w	r2, [r0, #-1]
	for (uint16_t i=0; i<length; i++)
    af4e:	3301      	adds	r3, #1
    af50:	e7ef      	b.n	af32 <grid_midi_buffer_init+0x6>
	...

0000af54 <grid_usb_midi_init>:
	grid_midi_tx_write_index = 0;
    af54:	4b0a      	ldr	r3, [pc, #40]	; (af80 <grid_usb_midi_init+0x2c>)
	grid_midi_buffer_init(grid_midi_tx_buffer, GRID_MIDI_TX_BUFFER_length);
    af56:	480b      	ldr	r0, [pc, #44]	; (af84 <grid_usb_midi_init+0x30>)
{
    af58:	b510      	push	{r4, lr}
	grid_midi_tx_write_index = 0;
    af5a:	2400      	movs	r4, #0
    af5c:	801c      	strh	r4, [r3, #0]
	grid_midi_tx_read_index = 0;
    af5e:	4b0a      	ldr	r3, [pc, #40]	; (af88 <grid_usb_midi_init+0x34>)
	grid_midi_buffer_init(grid_midi_tx_buffer, GRID_MIDI_TX_BUFFER_length);
    af60:	f44f 7196 	mov.w	r1, #300	; 0x12c
	grid_midi_tx_read_index = 0;
    af64:	801c      	strh	r4, [r3, #0]
	grid_midi_buffer_init(grid_midi_tx_buffer, GRID_MIDI_TX_BUFFER_length);
    af66:	4b09      	ldr	r3, [pc, #36]	; (af8c <grid_usb_midi_init+0x38>)
    af68:	4798      	blx	r3
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_READ, (FUNC_PTR)grid_usb_midi_bulkout_cb);
    af6a:	4620      	mov	r0, r4
    af6c:	4c08      	ldr	r4, [pc, #32]	; (af90 <grid_usb_midi_init+0x3c>)
    af6e:	4909      	ldr	r1, [pc, #36]	; (af94 <grid_usb_midi_init+0x40>)
    af70:	47a0      	blx	r4
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);
    af72:	4623      	mov	r3, r4
    af74:	4908      	ldr	r1, [pc, #32]	; (af98 <grid_usb_midi_init+0x44>)
}
    af76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);
    af7a:	2001      	movs	r0, #1
    af7c:	4718      	bx	r3
    af7e:	bf00      	nop
    af80:	20004030 	.word	0x20004030
    af84:	2000b3ac 	.word	0x2000b3ac
    af88:	200081ec 	.word	0x200081ec
    af8c:	0000af2d 	.word	0x0000af2d
    af90:	00004585 	.word	0x00004585
    af94:	0000ad31 	.word	0x0000ad31
    af98:	0000ad09 	.word	0x0000ad09

0000af9c <grid_midi_tx_push>:

uint8_t grid_midi_tx_push(struct grid_midi_event_desc midi_event){


	grid_midi_tx_buffer[grid_midi_tx_write_index] = midi_event;
    af9c:	4907      	ldr	r1, [pc, #28]	; (afbc <grid_midi_tx_push+0x20>)
    af9e:	4a08      	ldr	r2, [pc, #32]	; (afc0 <grid_midi_tx_push+0x24>)
    afa0:	880b      	ldrh	r3, [r1, #0]
    afa2:	f842 0023 	str.w	r0, [r2, r3, lsl #2]

	grid_midi_tx_write_index = (grid_midi_tx_write_index+1)%GRID_MIDI_TX_BUFFER_length;
    afa6:	f44f 7096 	mov.w	r0, #300	; 0x12c
    afaa:	3301      	adds	r3, #1
uint8_t grid_midi_tx_push(struct grid_midi_event_desc midi_event){
    afac:	b082      	sub	sp, #8
	grid_midi_tx_write_index = (grid_midi_tx_write_index+1)%GRID_MIDI_TX_BUFFER_length;
    afae:	fbb3 f2f0 	udiv	r2, r3, r0
    afb2:	fb00 3312 	mls	r3, r0, r2, r3
    afb6:	800b      	strh	r3, [r1, #0]




}
    afb8:	b002      	add	sp, #8
    afba:	4770      	bx	lr
    afbc:	20004030 	.word	0x20004030
    afc0:	2000b3ac 	.word	0x2000b3ac

0000afc4 <grid_midi_tx_pop>:

uint8_t grid_midi_tx_pop(){
    afc4:	b538      	push	{r3, r4, r5, lr}

	if (grid_midi_tx_read_index != grid_midi_tx_write_index){
    afc6:	4c0f      	ldr	r4, [pc, #60]	; (b004 <grid_midi_tx_pop+0x40>)
    afc8:	4b0f      	ldr	r3, [pc, #60]	; (b008 <grid_midi_tx_pop+0x44>)
    afca:	8822      	ldrh	r2, [r4, #0]
    afcc:	881b      	ldrh	r3, [r3, #0]
    afce:	429a      	cmp	r2, r3
    afd0:	d017      	beq.n	b002 <grid_midi_tx_pop+0x3e>
		
		if (audiodf_midi_write_status() != USB_BUSY){
    afd2:	4b0e      	ldr	r3, [pc, #56]	; (b00c <grid_midi_tx_pop+0x48>)
    afd4:	4798      	blx	r3
    afd6:	2801      	cmp	r0, #1
    afd8:	d013      	beq.n	b002 <grid_midi_tx_pop+0x3e>

			uint8_t byte0 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte0;
    afda:	8825      	ldrh	r5, [r4, #0]
			uint8_t byte1 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte1;
			uint8_t byte2 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte2;
			uint8_t byte3 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte3;
    afdc:	480c      	ldr	r0, [pc, #48]	; (b010 <grid_midi_tx_pop+0x4c>)
    afde:	eb00 0185 	add.w	r1, r0, r5, lsl #2
			
			audiodf_midi_write(byte0, byte1, byte2, byte3);
    afe2:	f810 0025 	ldrb.w	r0, [r0, r5, lsl #2]
    afe6:	78cb      	ldrb	r3, [r1, #3]
    afe8:	788a      	ldrb	r2, [r1, #2]
    afea:	4d0a      	ldr	r5, [pc, #40]	; (b014 <grid_midi_tx_pop+0x50>)
    afec:	7849      	ldrb	r1, [r1, #1]
    afee:	47a8      	blx	r5

			grid_midi_tx_read_index = (grid_midi_tx_read_index+1)%GRID_MIDI_TX_BUFFER_length;
    aff0:	8823      	ldrh	r3, [r4, #0]
    aff2:	f44f 7196 	mov.w	r1, #300	; 0x12c
    aff6:	3301      	adds	r3, #1
    aff8:	fbb3 f2f1 	udiv	r2, r3, r1
    affc:	fb01 3312 	mls	r3, r1, r2, r3
    b000:	8023      	strh	r3, [r4, #0]

		}
		
	}

}
    b002:	bd38      	pop	{r3, r4, r5, pc}
    b004:	200081ec 	.word	0x200081ec
    b008:	20004030 	.word	0x20004030
    b00c:	00004549 	.word	0x00004549
    b010:	2000b3ac 	.word	0x2000b3ac
    b014:	00004521 	.word	0x00004521

0000b018 <grid_keyboard_buffer_init>:


void grid_keyboard_buffer_init(struct grid_keyboard_event_desc* buf, uint16_t length){
    b018:	b510      	push	{r4, lr}
	
	
	for (uint16_t i=0; i<length; i++)
    b01a:	2300      	movs	r3, #0
	{
		buf[i].ismodifier = 0;
    b01c:	461a      	mov	r2, r3
	for (uint16_t i=0; i<length; i++)
    b01e:	b29c      	uxth	r4, r3
    b020:	42a1      	cmp	r1, r4
    b022:	f100 0008 	add.w	r0, r0, #8
    b026:	d800      	bhi.n	b02a <grid_keyboard_buffer_init+0x12>
		buf[i].keycode = 0;
		buf[i].ispressed = 0;
		buf[i].delay = 0;
	}
	
}
    b028:	bd10      	pop	{r4, pc}
		buf[i].ismodifier = 0;
    b02a:	f800 2c07 	strb.w	r2, [r0, #-7]
		buf[i].keycode = 0;
    b02e:	f800 2c08 	strb.w	r2, [r0, #-8]
		buf[i].ispressed = 0;
    b032:	f800 2c06 	strb.w	r2, [r0, #-6]
		buf[i].delay = 0;
    b036:	f840 2c04 	str.w	r2, [r0, #-4]
	for (uint16_t i=0; i<length; i++)
    b03a:	3301      	adds	r3, #1
    b03c:	e7ef      	b.n	b01e <grid_keyboard_buffer_init+0x6>
	...

0000b040 <grid_keyboard_init>:
void grid_keyboard_init(struct grid_keyboard_model* kb){
    b040:	b570      	push	{r4, r5, r6, lr}
    grid_keyboard_tx_rtc_lasttimestamp = grid_sys_rtc_get_time(&grid_sys_state);
    b042:	4b13      	ldr	r3, [pc, #76]	; (b090 <grid_keyboard_init+0x50>)
void grid_keyboard_init(struct grid_keyboard_model* kb){
    b044:	4605      	mov	r5, r0
    grid_keyboard_tx_rtc_lasttimestamp = grid_sys_rtc_get_time(&grid_sys_state);
    b046:	4813      	ldr	r0, [pc, #76]	; (b094 <grid_keyboard_init+0x54>)
    b048:	4798      	blx	r3
    b04a:	4b13      	ldr	r3, [pc, #76]	; (b098 <grid_keyboard_init+0x58>)
    b04c:	6018      	str	r0, [r3, #0]
    grid_keyboard_tx_write_index = 0;
    b04e:	4b13      	ldr	r3, [pc, #76]	; (b09c <grid_keyboard_init+0x5c>)
	grid_keyboard_buffer_init(grid_keyboard_tx_buffer, GRID_KEYBOARD_TX_BUFFER_length);
    b050:	4813      	ldr	r0, [pc, #76]	; (b0a0 <grid_keyboard_init+0x60>)
    grid_keyboard_tx_write_index = 0;
    b052:	2400      	movs	r4, #0
    b054:	801c      	strh	r4, [r3, #0]
	grid_keyboard_tx_read_index = 0;
    b056:	4b13      	ldr	r3, [pc, #76]	; (b0a4 <grid_keyboard_init+0x64>)
	grid_keyboard_buffer_init(grid_keyboard_tx_buffer, GRID_KEYBOARD_TX_BUFFER_length);
    b058:	f44f 7196 	mov.w	r1, #300	; 0x12c
	grid_keyboard_tx_read_index = 0;
    b05c:	801c      	strh	r4, [r3, #0]
	grid_keyboard_buffer_init(grid_keyboard_tx_buffer, GRID_KEYBOARD_TX_BUFFER_length);
    b05e:	4b12      	ldr	r3, [pc, #72]	; (b0a8 <grid_keyboard_init+0x68>)
    b060:	4798      	blx	r3
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
    b062:	f105 0612 	add.w	r6, r5, #18
    b066:	462a      	mov	r2, r5
	grid_keyboard_buffer_init(grid_keyboard_tx_buffer, GRID_KEYBOARD_TX_BUFFER_length);
    b068:	4629      	mov	r1, r5
		kb->hid_key_array[i].b_modifier = false;
    b06a:	4623      	mov	r3, r4
		kb->hid_key_array[i].key_id = 255;
    b06c:	20ff      	movs	r0, #255	; 0xff
		kb->hid_key_array[i].b_modifier = false;
    b06e:	7053      	strb	r3, [r2, #1]
		kb->hid_key_array[i].key_id = 255;
    b070:	7010      	strb	r0, [r2, #0]
		kb->hid_key_array[i].state = HID_KB_KEY_UP;
    b072:	7093      	strb	r3, [r2, #2]
		kb->key_list[i].ismodifier = 0;
    b074:	3203      	adds	r2, #3
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
    b076:	42b2      	cmp	r2, r6
		kb->key_list[i].ismodifier = 0;
    b078:	754b      	strb	r3, [r1, #21]
		kb->key_list[i].ispressed = 0;
    b07a:	758b      	strb	r3, [r1, #22]
		kb->key_list[i].keycode = 255;
    b07c:	7508      	strb	r0, [r1, #20]
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
    b07e:	f101 0108 	add.w	r1, r1, #8
    b082:	d1f4      	bne.n	b06e <grid_keyboard_init+0x2e>
	kb->key_active_count = 0;
    b084:	f44f 7380 	mov.w	r3, #256	; 0x100
    b088:	f8a5 3044 	strh.w	r3, [r5, #68]	; 0x44
}
    b08c:	bd70      	pop	{r4, r5, r6, pc}
    b08e:	bf00      	nop
    b090:	000097c5 	.word	0x000097c5
    b094:	20006f94 	.word	0x20006f94
    b098:	20014758 	.word	0x20014758
    b09c:	20007044 	.word	0x20007044
    b0a0:	20007048 	.word	0x20007048
    b0a4:	20008238 	.word	0x20008238
    b0a8:	0000b019 	.word	0x0000b019

0000b0ac <grid_keyboard_tx_push>:

uint8_t grid_keyboard_tx_push(struct grid_keyboard_event_desc keyboard_event){
    b0ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
    b0ae:	466c      	mov	r4, sp
    b0b0:	e884 0003 	stmia.w	r4, {r0, r1}


	grid_keyboard_tx_buffer[grid_keyboard_tx_write_index] = keyboard_event;
    b0b4:	4d09      	ldr	r5, [pc, #36]	; (b0dc <grid_keyboard_tx_push+0x30>)
    b0b6:	4a0a      	ldr	r2, [pc, #40]	; (b0e0 <grid_keyboard_tx_push+0x34>)
    b0b8:	882b      	ldrh	r3, [r5, #0]
    b0ba:	e894 0003 	ldmia.w	r4, {r0, r1}
    b0be:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    b0c2:	e882 0003 	stmia.w	r2, {r0, r1}

	grid_keyboard_tx_write_index = (grid_keyboard_tx_write_index+1)%GRID_KEYBOARD_TX_BUFFER_length;
    b0c6:	f44f 7196 	mov.w	r1, #300	; 0x12c
    b0ca:	3301      	adds	r3, #1
    b0cc:	fbb3 f2f1 	udiv	r2, r3, r1
    b0d0:	fb01 3312 	mls	r3, r1, r2, r3
    b0d4:	802b      	strh	r3, [r5, #0]



}
    b0d6:	b003      	add	sp, #12
    b0d8:	bd30      	pop	{r4, r5, pc}
    b0da:	bf00      	nop
    b0dc:	20007044 	.word	0x20007044
    b0e0:	20007048 	.word	0x20007048

0000b0e4 <grid_keyboard_tx_pop>:

uint8_t grid_keyboard_tx_pop(){
    b0e4:	b573      	push	{r0, r1, r4, r5, r6, lr}

	if (grid_keyboard_tx_read_index != grid_keyboard_tx_write_index){
    b0e6:	4b17      	ldr	r3, [pc, #92]	; (b144 <grid_keyboard_tx_pop+0x60>)
    b0e8:	4c17      	ldr	r4, [pc, #92]	; (b148 <grid_keyboard_tx_pop+0x64>)
    b0ea:	881b      	ldrh	r3, [r3, #0]
    b0ec:	8822      	ldrh	r2, [r4, #0]
    b0ee:	429a      	cmp	r2, r3
    b0f0:	d026      	beq.n	b140 <grid_keyboard_tx_pop+0x5c>
		
        
        
        uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_keyboard_tx_rtc_lasttimestamp);
    b0f2:	4d16      	ldr	r5, [pc, #88]	; (b14c <grid_keyboard_tx_pop+0x68>)
    b0f4:	4b16      	ldr	r3, [pc, #88]	; (b150 <grid_keyboard_tx_pop+0x6c>)
    b0f6:	6829      	ldr	r1, [r5, #0]
    b0f8:	4816      	ldr	r0, [pc, #88]	; (b154 <grid_keyboard_tx_pop+0x70>)
    b0fa:	4798      	blx	r3
        
        
		if (elapsed > grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].delay*RTC1MS){
    b0fc:	8822      	ldrh	r2, [r4, #0]
    b0fe:	4b16      	ldr	r3, [pc, #88]	; (b158 <grid_keyboard_tx_pop+0x74>)
    b100:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
    b104:	684e      	ldr	r6, [r1, #4]
    b106:	ebb0 1f06 	cmp.w	r0, r6, lsl #4
    b10a:	d919      	bls.n	b140 <grid_keyboard_tx_pop+0x5c>
            
            struct grid_keyboard_event_desc key;
            
            key.ismodifier = grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].ismodifier;
            key.keycode =    grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].keycode;
    b10c:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
            key.ispressed =  grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].ispressed;
    b110:	7889      	ldrb	r1, [r1, #2]
            key.keycode =    grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].keycode;
    b112:	f8ad 3000 	strh.w	r3, [sp]
            key.delay = 0;
    b116:	2300      	movs	r3, #0
            key.ispressed =  grid_keyboard_tx_buffer[grid_keyboard_tx_read_index].ispressed;
    b118:	f88d 1002 	strb.w	r1, [sp, #2]
            key.delay = 0;
    b11c:	9301      	str	r3, [sp, #4]
            
                  
            //grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 50);
            
            grid_keyboard_keychange(&grid_keyboard_state, &key);
    b11e:	4669      	mov	r1, sp
    b120:	4b0e      	ldr	r3, [pc, #56]	; (b15c <grid_keyboard_tx_pop+0x78>)
    b122:	480f      	ldr	r0, [pc, #60]	; (b160 <grid_keyboard_tx_pop+0x7c>)
    b124:	4798      	blx	r3

			grid_keyboard_tx_read_index = (grid_keyboard_tx_read_index+1)%GRID_KEYBOARD_TX_BUFFER_length;
    b126:	8823      	ldrh	r3, [r4, #0]
            
            grid_keyboard_tx_rtc_lasttimestamp = grid_sys_rtc_get_time(&grid_sys_state);
    b128:	480a      	ldr	r0, [pc, #40]	; (b154 <grid_keyboard_tx_pop+0x70>)
			grid_keyboard_tx_read_index = (grid_keyboard_tx_read_index+1)%GRID_KEYBOARD_TX_BUFFER_length;
    b12a:	f44f 7196 	mov.w	r1, #300	; 0x12c
    b12e:	3301      	adds	r3, #1
    b130:	fbb3 f2f1 	udiv	r2, r3, r1
    b134:	fb01 3312 	mls	r3, r1, r2, r3
    b138:	8023      	strh	r3, [r4, #0]
            grid_keyboard_tx_rtc_lasttimestamp = grid_sys_rtc_get_time(&grid_sys_state);
    b13a:	4b0a      	ldr	r3, [pc, #40]	; (b164 <grid_keyboard_tx_pop+0x80>)
    b13c:	4798      	blx	r3
    b13e:	6028      	str	r0, [r5, #0]

		}
		
	}

}
    b140:	b002      	add	sp, #8
    b142:	bd70      	pop	{r4, r5, r6, pc}
    b144:	20007044 	.word	0x20007044
    b148:	20008238 	.word	0x20008238
    b14c:	20014758 	.word	0x20014758
    b150:	000097c9 	.word	0x000097c9
    b154:	20006f94 	.word	0x20006f94
    b158:	20007048 	.word	0x20007048
    b15c:	0000add5 	.word	0x0000add5
    b160:	200081f0 	.word	0x200081f0
    b164:	000097c5 	.word	0x000097c5

0000b168 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    b168:	b570      	push	{r4, r5, r6, lr}
    b16a:	460d      	mov	r5, r1
    b16c:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    b16e:	4604      	mov	r4, r0
    b170:	b110      	cbz	r0, b178 <io_write+0x10>
    b172:	1e08      	subs	r0, r1, #0
    b174:	bf18      	it	ne
    b176:	2001      	movne	r0, #1
    b178:	4905      	ldr	r1, [pc, #20]	; (b190 <io_write+0x28>)
    b17a:	4b06      	ldr	r3, [pc, #24]	; (b194 <io_write+0x2c>)
    b17c:	2234      	movs	r2, #52	; 0x34
    b17e:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    b180:	6823      	ldr	r3, [r4, #0]
    b182:	4632      	mov	r2, r6
    b184:	4629      	mov	r1, r5
    b186:	4620      	mov	r0, r4
}
    b188:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return io_descr->write(io_descr, buf, length);
    b18c:	4718      	bx	r3
    b18e:	bf00      	nop
    b190:	00015754 	.word	0x00015754
    b194:	0000d0fd 	.word	0x0000d0fd

0000b198 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    b198:	b570      	push	{r4, r5, r6, lr}
    b19a:	460d      	mov	r5, r1
    b19c:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    b19e:	4604      	mov	r4, r0
    b1a0:	b110      	cbz	r0, b1a8 <io_read+0x10>
    b1a2:	1e08      	subs	r0, r1, #0
    b1a4:	bf18      	it	ne
    b1a6:	2001      	movne	r0, #1
    b1a8:	4905      	ldr	r1, [pc, #20]	; (b1c0 <io_read+0x28>)
    b1aa:	4b06      	ldr	r3, [pc, #24]	; (b1c4 <io_read+0x2c>)
    b1ac:	223d      	movs	r2, #61	; 0x3d
    b1ae:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    b1b0:	6863      	ldr	r3, [r4, #4]
    b1b2:	4632      	mov	r2, r6
    b1b4:	4629      	mov	r1, r5
    b1b6:	4620      	mov	r0, r4
}
    b1b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return io_descr->read(io_descr, buf, length);
    b1bc:	4718      	bx	r3
    b1be:	bf00      	nop
    b1c0:	00015754 	.word	0x00015754
    b1c4:	0000d0fd 	.word	0x0000d0fd

0000b1c8 <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    b1c8:	b570      	push	{r4, r5, r6, lr}
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    b1ca:	4e07      	ldr	r6, [pc, #28]	; (b1e8 <stdio_io_init+0x20>)
    b1cc:	4d07      	ldr	r5, [pc, #28]	; (b1ec <stdio_io_init+0x24>)
    b1ce:	6833      	ldr	r3, [r6, #0]
{
    b1d0:	4604      	mov	r4, r0
	setbuf(stdout, NULL);
    b1d2:	2100      	movs	r1, #0
    b1d4:	6898      	ldr	r0, [r3, #8]
    b1d6:	47a8      	blx	r5
	setbuf(stdin, NULL);
    b1d8:	6833      	ldr	r3, [r6, #0]
    b1da:	2100      	movs	r1, #0
    b1dc:	6858      	ldr	r0, [r3, #4]
    b1de:	47a8      	blx	r5
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    b1e0:	4b03      	ldr	r3, [pc, #12]	; (b1f0 <stdio_io_init+0x28>)
    b1e2:	601c      	str	r4, [r3, #0]
}
    b1e4:	bd70      	pop	{r4, r5, r6, pc}
    b1e6:	bf00      	nop
    b1e8:	20000548 	.word	0x20000548
    b1ec:	00012e3d 	.word	0x00012e3d
    b1f0:	20000800 	.word	0x20000800

0000b1f4 <stdio_io_read>:
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
	if (stdio_io == NULL) {
    b1f4:	4a04      	ldr	r2, [pc, #16]	; (b208 <stdio_io_read+0x14>)
{
    b1f6:	4603      	mov	r3, r0
	if (stdio_io == NULL) {
    b1f8:	6810      	ldr	r0, [r2, #0]
    b1fa:	b118      	cbz	r0, b204 <stdio_io_read+0x10>
		return 0;
	}
	return io_read(stdio_io, buf, len);
    b1fc:	b28a      	uxth	r2, r1
    b1fe:	4619      	mov	r1, r3
    b200:	4b02      	ldr	r3, [pc, #8]	; (b20c <stdio_io_read+0x18>)
    b202:	4718      	bx	r3
}
    b204:	4770      	bx	lr
    b206:	bf00      	nop
    b208:	20000800 	.word	0x20000800
    b20c:	0000b199 	.word	0x0000b199

0000b210 <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
	if (stdio_io == NULL) {
    b210:	4a04      	ldr	r2, [pc, #16]	; (b224 <stdio_io_write+0x14>)
{
    b212:	4603      	mov	r3, r0
	if (stdio_io == NULL) {
    b214:	6810      	ldr	r0, [r2, #0]
    b216:	b118      	cbz	r0, b220 <stdio_io_write+0x10>
		return 0;
	}
	return io_write(stdio_io, buf, len);
    b218:	b28a      	uxth	r2, r1
    b21a:	4619      	mov	r1, r3
    b21c:	4b02      	ldr	r3, [pc, #8]	; (b228 <stdio_io_write+0x18>)
    b21e:	4718      	bx	r3
}
    b220:	4770      	bx	lr
    b222:	bf00      	nop
    b224:	20000800 	.word	0x20000800
    b228:	0000b169 	.word	0x0000b169

0000b22c <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    b22c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    b22e:	8a83      	ldrh	r3, [r0, #20]
    b230:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
	msg.flags  = I2C_M_STOP;
    b234:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    b238:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    b23c:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    b23e:	4b05      	ldr	r3, [pc, #20]	; (b254 <i2c_m_async_write+0x28>)
	msg.len    = n;
    b240:	9202      	str	r2, [sp, #8]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    b242:	a901      	add	r1, sp, #4
    b244:	3828      	subs	r0, #40	; 0x28
{
    b246:	4614      	mov	r4, r2
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    b248:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    b24a:	2800      	cmp	r0, #0
    b24c:	bf08      	it	eq
    b24e:	4620      	moveq	r0, r4
    b250:	b004      	add	sp, #16
    b252:	bd10      	pop	{r4, pc}
    b254:	00010989 	.word	0x00010989

0000b258 <i2c_m_async_read>:
{
    b258:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	msg.addr   = i2c->slave_addr;
    b25a:	8a83      	ldrh	r3, [r0, #20]
    b25c:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    b260:	f248 0301 	movw	r3, #32769	; 0x8001
    b264:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    b268:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    b26a:	4b05      	ldr	r3, [pc, #20]	; (b280 <i2c_m_async_read+0x28>)
	msg.len    = n;
    b26c:	9202      	str	r2, [sp, #8]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    b26e:	a901      	add	r1, sp, #4
    b270:	3828      	subs	r0, #40	; 0x28
{
    b272:	4614      	mov	r4, r2
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    b274:	4798      	blx	r3
}
    b276:	2800      	cmp	r0, #0
    b278:	bf08      	it	eq
    b27a:	4620      	moveq	r0, r4
    b27c:	b004      	add	sp, #16
    b27e:	bd10      	pop	{r4, pc}
    b280:	00010989 	.word	0x00010989

0000b284 <i2c_tx_complete>:
	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    b284:	8842      	ldrh	r2, [r0, #2]
    b286:	05d2      	lsls	r2, r2, #23
    b288:	d402      	bmi.n	b290 <i2c_tx_complete+0xc>
		if (i2c->i2c_cb.tx_complete) {
    b28a:	6b43      	ldr	r3, [r0, #52]	; 0x34
    b28c:	b103      	cbz	r3, b290 <i2c_tx_complete+0xc>
			i2c->i2c_cb.tx_complete(i2c);
    b28e:	4718      	bx	r3
}
    b290:	4770      	bx	lr

0000b292 <i2c_rx_complete>:
	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    b292:	8842      	ldrh	r2, [r0, #2]
    b294:	05d2      	lsls	r2, r2, #23
    b296:	d402      	bmi.n	b29e <i2c_rx_complete+0xc>
		if (i2c->i2c_cb.rx_complete) {
    b298:	6b83      	ldr	r3, [r0, #56]	; 0x38
    b29a:	b103      	cbz	r3, b29e <i2c_rx_complete+0xc>
			i2c->i2c_cb.rx_complete(i2c);
    b29c:	4718      	bx	r3
}
    b29e:	4770      	bx	lr

0000b2a0 <i2c_error>:
	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    b2a0:	8842      	ldrh	r2, [r0, #2]
    b2a2:	05d2      	lsls	r2, r2, #23
    b2a4:	d402      	bmi.n	b2ac <i2c_error+0xc>
		if (i2c->i2c_cb.error) {
    b2a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    b2a8:	b103      	cbz	r3, b2ac <i2c_error+0xc>
			i2c->i2c_cb.error(i2c, error);
    b2aa:	4718      	bx	r3
}
    b2ac:	4770      	bx	lr
	...

0000b2b0 <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    b2b0:	b570      	push	{r4, r5, r6, lr}
	int32_t init_status;
	ASSERT(i2c);
    b2b2:	4604      	mov	r4, r0
    b2b4:	3800      	subs	r0, #0
{
    b2b6:	460d      	mov	r5, r1
	ASSERT(i2c);
    b2b8:	bf18      	it	ne
    b2ba:	2001      	movne	r0, #1
    b2bc:	490e      	ldr	r1, [pc, #56]	; (b2f8 <i2c_m_async_init+0x48>)
    b2be:	4b0f      	ldr	r3, [pc, #60]	; (b2fc <i2c_m_async_init+0x4c>)
    b2c0:	2289      	movs	r2, #137	; 0x89
    b2c2:	4798      	blx	r3

	init_status = _i2c_m_async_init(&i2c->device, hw);
    b2c4:	4629      	mov	r1, r5
    b2c6:	4b0e      	ldr	r3, [pc, #56]	; (b300 <i2c_m_async_init+0x50>)
    b2c8:	4620      	mov	r0, r4
    b2ca:	4798      	blx	r3
	if (init_status) {
    b2cc:	4605      	mov	r5, r0
    b2ce:	b980      	cbnz	r0, b2f2 <i2c_m_async_init+0x42>
		return init_status;
	}
	/* Init I/O */
	i2c->io.read  = i2c_m_async_read;
    b2d0:	4b0c      	ldr	r3, [pc, #48]	; (b304 <i2c_m_async_init+0x54>)
    b2d2:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    b2d4:	4b0c      	ldr	r3, [pc, #48]	; (b308 <i2c_m_async_init+0x58>)

	/* Init callbacks */
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    b2d6:	4a0d      	ldr	r2, [pc, #52]	; (b30c <i2c_m_async_init+0x5c>)
    b2d8:	4e0d      	ldr	r6, [pc, #52]	; (b310 <i2c_m_async_init+0x60>)
	i2c->io.write = i2c_m_async_write;
    b2da:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    b2dc:	2101      	movs	r1, #1
    b2de:	4620      	mov	r0, r4
    b2e0:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    b2e2:	4a0c      	ldr	r2, [pc, #48]	; (b314 <i2c_m_async_init+0x64>)
    b2e4:	2102      	movs	r1, #2
    b2e6:	4620      	mov	r0, r4
    b2e8:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    b2ea:	4a0b      	ldr	r2, [pc, #44]	; (b318 <i2c_m_async_init+0x68>)
    b2ec:	4629      	mov	r1, r5
    b2ee:	4620      	mov	r0, r4
    b2f0:	47b0      	blx	r6

	return ERR_NONE;
}
    b2f2:	4628      	mov	r0, r5
    b2f4:	bd70      	pop	{r4, r5, r6, pc}
    b2f6:	bf00      	nop
    b2f8:	00015768 	.word	0x00015768
    b2fc:	0000d0fd 	.word	0x0000d0fd
    b300:	0001090d 	.word	0x0001090d
    b304:	0000b259 	.word	0x0000b259
    b308:	0000b22d 	.word	0x0000b22d
    b30c:	0000b285 	.word	0x0000b285
    b310:	00010a91 	.word	0x00010a91
    b314:	0000b293 	.word	0x0000b293
    b318:	0000b2a1 	.word	0x0000b2a1

0000b31c <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    b31c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    b31e:	4604      	mov	r4, r0
    b320:	b118      	cbz	r0, b32a <_wdt_init+0xe>
    b322:	6800      	ldr	r0, [r0, #0]
    b324:	3800      	subs	r0, #0
    b326:	bf18      	it	ne
    b328:	2001      	movne	r0, #1
    b32a:	4b12      	ldr	r3, [pc, #72]	; (b374 <_wdt_init+0x58>)
    b32c:	4912      	ldr	r1, [pc, #72]	; (b378 <_wdt_init+0x5c>)
    b32e:	2250      	movs	r2, #80	; 0x50
    b330:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    b332:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    b334:	689a      	ldr	r2, [r3, #8]
    b336:	f012 0f0e 	tst.w	r2, #14
    b33a:	d1fb      	bne.n	b334 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    b33c:	781a      	ldrb	r2, [r3, #0]
    b33e:	09d2      	lsrs	r2, r2, #7
    b340:	d115      	bne.n	b36e <_wdt_init+0x52>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    b342:	689a      	ldr	r2, [r3, #8]
    b344:	f012 0f0e 	tst.w	r2, #14
    b348:	d1fb      	bne.n	b342 <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    b34a:	781a      	ldrb	r2, [r3, #0]
    b34c:	0792      	lsls	r2, r2, #30
    b34e:	d40e      	bmi.n	b36e <_wdt_init+0x52>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    b350:	781a      	ldrb	r2, [r3, #0]
    b352:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    b356:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    b358:	6898      	ldr	r0, [r3, #8]
    b35a:	f010 000e 	ands.w	r0, r0, #14
    b35e:	d1fb      	bne.n	b358 <_wdt_init+0x3c>

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    b360:	785a      	ldrb	r2, [r3, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    b362:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    b366:	f042 020b 	orr.w	r2, r2, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
    b36a:	705a      	strb	r2, [r3, #1]

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
	}

	return ERR_NONE;
}
    b36c:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    b36e:	f06f 0010 	mvn.w	r0, #16
    b372:	e7fb      	b.n	b36c <_wdt_init+0x50>
    b374:	0000d0fd 	.word	0x0000d0fd
    b378:	00015785 	.word	0x00015785

0000b37c <usb_find_desc>:
#define _param_error_check(cond) ASSERT(cond)
#define _desc_len_check() ASSERT(usb_desc_len(desc) >= 2)
#endif

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
    b37c:	b510      	push	{r4, lr}
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    b37e:	4288      	cmp	r0, r1
    b380:	d301      	bcc.n	b386 <usb_find_desc+0xa>
		_desc_len_check();
    b382:	2000      	movs	r0, #0
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
}
    b384:	bd10      	pop	{r4, pc}
		_desc_len_check();
    b386:	7803      	ldrb	r3, [r0, #0]
    b388:	2b01      	cmp	r3, #1
    b38a:	d9fa      	bls.n	b382 <usb_find_desc+0x6>
		if (type == usb_desc_type(desc)) {
    b38c:	7844      	ldrb	r4, [r0, #1]
    b38e:	4294      	cmp	r4, r2
    b390:	d0f8      	beq.n	b384 <usb_find_desc+0x8>
    b392:	4418      	add	r0, r3
    b394:	e7f3      	b.n	b37e <usb_find_desc+0x2>

0000b396 <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    b396:	4288      	cmp	r0, r1
    b398:	d301      	bcc.n	b39e <usb_find_ep_desc+0x8>
		_desc_len_check();
    b39a:	2000      	movs	r0, #0
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
}
    b39c:	4770      	bx	lr
		_desc_len_check();
    b39e:	7803      	ldrb	r3, [r0, #0]
    b3a0:	2b01      	cmp	r3, #1
    b3a2:	d9fa      	bls.n	b39a <usb_find_ep_desc+0x4>
	return desc[1];
    b3a4:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    b3a6:	2a04      	cmp	r2, #4
    b3a8:	d0f7      	beq.n	b39a <usb_find_ep_desc+0x4>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    b3aa:	2a05      	cmp	r2, #5
    b3ac:	d0f6      	beq.n	b39c <usb_find_ep_desc+0x6>
	return (desc + usb_desc_len(desc));
    b3ae:	4418      	add	r0, r3
    b3b0:	e7f1      	b.n	b396 <usb_find_ep_desc>
	...

0000b3b4 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    b3b4:	b538      	push	{r3, r4, r5, lr}
    b3b6:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    b3b8:	4b0c      	ldr	r3, [pc, #48]	; (b3ec <usb_find_cfg_desc+0x38>)
    b3ba:	2202      	movs	r2, #2
{
    b3bc:	460c      	mov	r4, r1
	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    b3be:	4798      	blx	r3
	if (!desc) {
    b3c0:	b978      	cbnz	r0, b3e2 <usb_find_cfg_desc+0x2e>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
}
    b3c2:	bd38      	pop	{r3, r4, r5, pc}
		_desc_len_check();
    b3c4:	7803      	ldrb	r3, [r0, #0]
    b3c6:	2b01      	cmp	r3, #1
    b3c8:	d90d      	bls.n	b3e6 <usb_find_cfg_desc+0x32>
		if (desc[1] != USB_DT_CONFIG) {
    b3ca:	7843      	ldrb	r3, [r0, #1]
    b3cc:	2b02      	cmp	r3, #2
    b3ce:	d10a      	bne.n	b3e6 <usb_find_cfg_desc+0x32>
		if (desc[5] == cfg_value) {
    b3d0:	7943      	ldrb	r3, [r0, #5]
    b3d2:	42ab      	cmp	r3, r5
    b3d4:	d0f5      	beq.n	b3c2 <usb_find_cfg_desc+0xe>
	return (ptr[0] + (ptr[1] << 8));
    b3d6:	78c2      	ldrb	r2, [r0, #3]
    b3d8:	7883      	ldrb	r3, [r0, #2]
    b3da:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    b3de:	fa10 f083 	uxtah	r0, r0, r3
	while (desc < eof) {
    b3e2:	42a0      	cmp	r0, r4
    b3e4:	d3ee      	bcc.n	b3c4 <usb_find_cfg_desc+0x10>
		return NULL;
    b3e6:	2000      	movs	r0, #0
    b3e8:	e7eb      	b.n	b3c2 <usb_find_cfg_desc+0xe>
    b3ea:	bf00      	nop
    b3ec:	0000b37d 	.word	0x0000b37d

0000b3f0 <usb_find_str_desc>:
	}
	return NULL;
}

uint8_t *usb_find_str_desc(uint8_t *desc, uint8_t *eof, uint8_t str_index)
{
    b3f0:	b570      	push	{r4, r5, r6, lr}
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    b3f2:	4e09      	ldr	r6, [pc, #36]	; (b418 <usb_find_str_desc+0x28>)
{
    b3f4:	4615      	mov	r5, r2
	for (i = 0; desc < eof;) {
    b3f6:	2400      	movs	r4, #0
    b3f8:	4288      	cmp	r0, r1
    b3fa:	d301      	bcc.n	b400 <usb_find_str_desc+0x10>
				return desc;
			}
			i++;
			desc = usb_desc_next(desc);
		} else {
			return NULL;
    b3fc:	2000      	movs	r0, #0
		}
	}
	return NULL;
}
    b3fe:	bd70      	pop	{r4, r5, r6, pc}
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    b400:	2203      	movs	r2, #3
    b402:	47b0      	blx	r6
		if (desc) {
    b404:	2800      	cmp	r0, #0
    b406:	d0fa      	beq.n	b3fe <usb_find_str_desc+0xe>
			_desc_len_check();
    b408:	7803      	ldrb	r3, [r0, #0]
    b40a:	2b01      	cmp	r3, #1
    b40c:	d9f6      	bls.n	b3fc <usb_find_str_desc+0xc>
			if (i == str_index) {
    b40e:	42ac      	cmp	r4, r5
    b410:	d0f5      	beq.n	b3fe <usb_find_str_desc+0xe>
	return (desc + usb_desc_len(desc));
    b412:	4418      	add	r0, r3
    b414:	3401      	adds	r4, #1
    b416:	e7ef      	b.n	b3f8 <usb_find_str_desc+0x8>
    b418:	0000b37d 	.word	0x0000b37d

0000b41c <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    b41c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ASSERT(io);
    b41e:	4604      	mov	r4, r0
    b420:	3800      	subs	r0, #0
{
    b422:	460d      	mov	r5, r1
    b424:	9201      	str	r2, [sp, #4]
	ASSERT(io);
    b426:	bf18      	it	ne
    b428:	2001      	movne	r0, #1
    b42a:	4907      	ldr	r1, [pc, #28]	; (b448 <_spi_m_dma_io_write+0x2c>)
    b42c:	4e07      	ldr	r6, [pc, #28]	; (b44c <_spi_m_dma_io_write+0x30>)
    b42e:	2298      	movs	r2, #152	; 0x98
    b430:	47b0      	blx	r6

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    b432:	f1a4 001c 	sub.w	r0, r4, #28
    b436:	4c06      	ldr	r4, [pc, #24]	; (b450 <_spi_m_dma_io_write+0x34>)
    b438:	9b01      	ldr	r3, [sp, #4]
    b43a:	2200      	movs	r2, #0
    b43c:	4629      	mov	r1, r5
    b43e:	46a4      	mov	ip, r4
}
    b440:	b002      	add	sp, #8
    b442:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    b446:	4760      	bx	ip
    b448:	0001579a 	.word	0x0001579a
    b44c:	0000d0fd 	.word	0x0000d0fd
    b450:	00011115 	.word	0x00011115

0000b454 <_spi_m_dma_io_read>:
{
    b454:	b573      	push	{r0, r1, r4, r5, r6, lr}
	ASSERT(io);
    b456:	4604      	mov	r4, r0
    b458:	3800      	subs	r0, #0
{
    b45a:	460d      	mov	r5, r1
    b45c:	9201      	str	r2, [sp, #4]
	ASSERT(io);
    b45e:	bf18      	it	ne
    b460:	2001      	movne	r0, #1
    b462:	4907      	ldr	r1, [pc, #28]	; (b480 <_spi_m_dma_io_read+0x2c>)
    b464:	4e07      	ldr	r6, [pc, #28]	; (b484 <_spi_m_dma_io_read+0x30>)
    b466:	2281      	movs	r2, #129	; 0x81
    b468:	47b0      	blx	r6
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    b46a:	f1a4 001c 	sub.w	r0, r4, #28
    b46e:	4c06      	ldr	r4, [pc, #24]	; (b488 <_spi_m_dma_io_read+0x34>)
    b470:	9b01      	ldr	r3, [sp, #4]
    b472:	462a      	mov	r2, r5
    b474:	2100      	movs	r1, #0
    b476:	46a4      	mov	ip, r4
}
    b478:	b002      	add	sp, #8
    b47a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    b47e:	4760      	bx	ip
    b480:	0001579a 	.word	0x0001579a
    b484:	0000d0fd 	.word	0x0000d0fd
    b488:	00011115 	.word	0x00011115

0000b48c <spi_m_dma_init>:
{
    b48c:	b538      	push	{r3, r4, r5, lr}
    b48e:	460d      	mov	r5, r1
	ASSERT(spi && hw);
    b490:	4604      	mov	r4, r0
    b492:	b110      	cbz	r0, b49a <spi_m_dma_init+0xe>
    b494:	1e08      	subs	r0, r1, #0
    b496:	bf18      	it	ne
    b498:	2001      	movne	r0, #1
    b49a:	4908      	ldr	r1, [pc, #32]	; (b4bc <spi_m_dma_init+0x30>)
    b49c:	4b08      	ldr	r3, [pc, #32]	; (b4c0 <spi_m_dma_init+0x34>)
    b49e:	223b      	movs	r2, #59	; 0x3b
    b4a0:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    b4a2:	4620      	mov	r0, r4
	rc            = _spi_m_dma_init(&spi->dev, hw);
    b4a4:	4b07      	ldr	r3, [pc, #28]	; (b4c4 <spi_m_dma_init+0x38>)
	spi->dev.prvt = (void *)hw;
    b4a6:	f840 5f04 	str.w	r5, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    b4aa:	4629      	mov	r1, r5
    b4ac:	4798      	blx	r3
	if (rc) {
    b4ae:	b918      	cbnz	r0, b4b8 <spi_m_dma_init+0x2c>
	spi->io.read  = _spi_m_dma_io_read;
    b4b0:	4b05      	ldr	r3, [pc, #20]	; (b4c8 <spi_m_dma_init+0x3c>)
    b4b2:	6263      	str	r3, [r4, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    b4b4:	4b05      	ldr	r3, [pc, #20]	; (b4cc <spi_m_dma_init+0x40>)
    b4b6:	6223      	str	r3, [r4, #32]
}
    b4b8:	bd38      	pop	{r3, r4, r5, pc}
    b4ba:	bf00      	nop
    b4bc:	0001579a 	.word	0x0001579a
    b4c0:	0000d0fd 	.word	0x0000d0fd
    b4c4:	00010f8d 	.word	0x00010f8d
    b4c8:	0000b455 	.word	0x0000b455
    b4cc:	0000b41d 	.word	0x0000b41d

0000b4d0 <spi_m_dma_enable>:
{
    b4d0:	b510      	push	{r4, lr}
	ASSERT(spi);
    b4d2:	4604      	mov	r4, r0
    b4d4:	3800      	subs	r0, #0
    b4d6:	4b05      	ldr	r3, [pc, #20]	; (b4ec <spi_m_dma_enable+0x1c>)
    b4d8:	4905      	ldr	r1, [pc, #20]	; (b4f0 <spi_m_dma_enable+0x20>)
    b4da:	bf18      	it	ne
    b4dc:	2001      	movne	r0, #1
    b4de:	2251      	movs	r2, #81	; 0x51
    b4e0:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
    b4e2:	1d20      	adds	r0, r4, #4
    b4e4:	4b03      	ldr	r3, [pc, #12]	; (b4f4 <spi_m_dma_enable+0x24>)
}
    b4e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_spi_m_dma_enable(&spi->dev);
    b4ea:	4718      	bx	r3
    b4ec:	0000d0fd 	.word	0x0000d0fd
    b4f0:	0001579a 	.word	0x0001579a
    b4f4:	00011051 	.word	0x00011051

0000b4f8 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    b4f8:	b570      	push	{r4, r5, r6, lr}
	ASSERT(spi);
    b4fa:	4604      	mov	r4, r0
    b4fc:	3800      	subs	r0, #0
{
    b4fe:	460d      	mov	r5, r1
    b500:	4616      	mov	r6, r2
	ASSERT(spi);
    b502:	4907      	ldr	r1, [pc, #28]	; (b520 <spi_m_dma_register_callback+0x28>)
    b504:	4b07      	ldr	r3, [pc, #28]	; (b524 <spi_m_dma_register_callback+0x2c>)
    b506:	f04f 02a8 	mov.w	r2, #168	; 0xa8
    b50a:	bf18      	it	ne
    b50c:	2001      	movne	r0, #1
    b50e:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    b510:	4632      	mov	r2, r6
    b512:	4629      	mov	r1, r5
    b514:	1d20      	adds	r0, r4, #4
    b516:	4b04      	ldr	r3, [pc, #16]	; (b528 <spi_m_dma_register_callback+0x30>)
}
    b518:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    b51c:	4718      	bx	r3
    b51e:	bf00      	nop
    b520:	0001579a 	.word	0x0001579a
    b524:	0000d0fd 	.word	0x0000d0fd
    b528:	00011081 	.word	0x00011081

0000b52c <spi_m_dma_get_io_descriptor>:

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
    b52c:	b538      	push	{r3, r4, r5, lr}
    b52e:	460d      	mov	r5, r1
	ASSERT(spi && io);
    b530:	4604      	mov	r4, r0
    b532:	b110      	cbz	r0, b53a <spi_m_dma_get_io_descriptor+0xe>
    b534:	1e08      	subs	r0, r1, #0
    b536:	bf18      	it	ne
    b538:	2001      	movne	r0, #1
    b53a:	4904      	ldr	r1, [pc, #16]	; (b54c <spi_m_dma_get_io_descriptor+0x20>)
    b53c:	4b04      	ldr	r3, [pc, #16]	; (b550 <spi_m_dma_get_io_descriptor+0x24>)
    b53e:	22ae      	movs	r2, #174	; 0xae
	*io = &spi->io;
    b540:	3420      	adds	r4, #32
	ASSERT(spi && io);
    b542:	4798      	blx	r3
	*io = &spi->io;
    b544:	602c      	str	r4, [r5, #0]

	return 0;
}
    b546:	2000      	movs	r0, #0
    b548:	bd38      	pop	{r3, r4, r5, pc}
    b54a:	bf00      	nop
    b54c:	0001579a 	.word	0x0001579a
    b550:	0000d0fd 	.word	0x0000d0fd

0000b554 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    b554:	3801      	subs	r0, #1
    b556:	2802      	cmp	r0, #2
{
    b558:	b508      	push	{r3, lr}
    b55a:	460b      	mov	r3, r1
    b55c:	4611      	mov	r1, r2
	if ((file != 1) && (file != 2) && (file != 3)) {
    b55e:	d805      	bhi.n	b56c <_write+0x18>
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    b560:	4618      	mov	r0, r3
    b562:	4b04      	ldr	r3, [pc, #16]	; (b574 <_write+0x20>)
    b564:	4798      	blx	r3
	if (n < 0) {
    b566:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
		return -1;
	}

	return n;
}
    b56a:	bd08      	pop	{r3, pc}
		return -1;
    b56c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    b570:	e7fb      	b.n	b56a <_write+0x16>
    b572:	bf00      	nop
    b574:	0000b211 	.word	0x0000b211

0000b578 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    b578:	b510      	push	{r4, lr}
    b57a:	4a13      	ldr	r2, [pc, #76]	; (b5c8 <_event_system_init+0x50>)
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    b57c:	4913      	ldr	r1, [pc, #76]	; (b5cc <_event_system_init+0x54>)
    b57e:	2300      	movs	r3, #0
    b580:	f103 0048 	add.w	r0, r3, #72	; 0x48
    b584:	3301      	adds	r3, #1
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    b586:	f812 4b01 	ldrb.w	r4, [r2], #1
    b58a:	f841 4020 	str.w	r4, [r1, r0, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    b58e:	2b43      	cmp	r3, #67	; 0x43
    b590:	d1f6      	bne.n	b580 <_event_system_init+0x8>
    b592:	480f      	ldr	r0, [pc, #60]	; (b5d0 <_event_system_init+0x58>)
    b594:	2100      	movs	r1, #0
    b596:	f100 0440 	add.w	r4, r0, #64	; 0x40
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    b59a:	00ca      	lsls	r2, r1, #3
    b59c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    b5a0:	f502 4260 	add.w	r2, r2, #57344	; 0xe000
    b5a4:	f830 3b02 	ldrh.w	r3, [r0], #2

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    b5a8:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    b5aa:	f854 3b04 	ldr.w	r3, [r4], #4
    b5ae:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    b5b0:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    b5b4:	3101      	adds	r1, #1
    b5b6:	43db      	mvns	r3, r3
    b5b8:	b2db      	uxtb	r3, r3
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    b5ba:	2920      	cmp	r1, #32
    b5bc:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    b5c0:	d1eb      	bne.n	b59a <_event_system_init+0x22>
	}

	return ERR_NONE;
}
    b5c2:	2000      	movs	r0, #0
    b5c4:	bd10      	pop	{r4, pc}
    b5c6:	bf00      	nop
    b5c8:	000157b8 	.word	0x000157b8
    b5cc:	4100e000 	.word	0x4100e000
    b5d0:	000157fc 	.word	0x000157fc

0000b5d4 <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b5d4:	0943      	lsrs	r3, r0, #5
    b5d6:	2201      	movs	r2, #1
    b5d8:	f000 001f 	and.w	r0, r0, #31
    b5dc:	fa02 f000 	lsl.w	r0, r2, r0
    b5e0:	3340      	adds	r3, #64	; 0x40
    b5e2:	4a02      	ldr	r2, [pc, #8]	; (b5ec <_irq_set+0x18>)
    b5e4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
	NVIC_SetPendingIRQ((IRQn_Type)n);
}
    b5e8:	4770      	bx	lr
    b5ea:	bf00      	nop
    b5ec:	e000e100 	.word	0xe000e100

0000b5f0 <_get_cycles_for_us>:
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    b5f0:	2378      	movs	r3, #120	; 0x78
    b5f2:	4358      	muls	r0, r3
    b5f4:	4770      	bx	lr
	...

0000b5f8 <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    b5f8:	4b01      	ldr	r3, [pc, #4]	; (b600 <_get_cycles_for_ms+0x8>)
    b5fa:	4358      	muls	r0, r3
    b5fc:	4770      	bx	lr
    b5fe:	bf00      	nop
    b600:	0001d4c0 	.word	0x0001d4c0

0000b604 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    b604:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    b608:	4615      	mov	r5, r2
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    b60a:	780a      	ldrb	r2, [r1, #0]
    b60c:	f3c2 1341 	ubfx	r3, r2, #5, #2
    b610:	2b01      	cmp	r3, #1
{
    b612:	4606      	mov	r6, r0
    b614:	460c      	mov	r4, r1
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    b616:	d155      	bne.n	b6c4 <cdcdf_acm_req+0xc0>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    b618:	4b2d      	ldr	r3, [pc, #180]	; (b6d0 <cdcdf_acm_req+0xcc>)
    b61a:	8889      	ldrh	r1, [r1, #4]
    b61c:	7818      	ldrb	r0, [r3, #0]
    b61e:	4288      	cmp	r0, r1
    b620:	4698      	mov	r8, r3
    b622:	d002      	beq.n	b62a <cdcdf_acm_req+0x26>
    b624:	785b      	ldrb	r3, [r3, #1]
    b626:	428b      	cmp	r3, r1
    b628:	d14c      	bne.n	b6c4 <cdcdf_acm_req+0xc0>
		if (req->bmRequestType & USB_EP_DIR_IN) {
    b62a:	0613      	lsls	r3, r2, #24
    b62c:	88e7      	ldrh	r7, [r4, #6]
    b62e:	d50f      	bpl.n	b650 <cdcdf_acm_req+0x4c>
	if (USB_DATA_STAGE == stage) {
    b630:	2d01      	cmp	r5, #1
    b632:	d033      	beq.n	b69c <cdcdf_acm_req+0x98>
	switch (req->bRequest) {
    b634:	7863      	ldrb	r3, [r4, #1]
    b636:	2b21      	cmp	r3, #33	; 0x21
    b638:	d112      	bne.n	b660 <cdcdf_acm_req+0x5c>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    b63a:	2f07      	cmp	r7, #7
    b63c:	d145      	bne.n	b6ca <cdcdf_acm_req+0xc6>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    b63e:	4925      	ldr	r1, [pc, #148]	; (b6d4 <cdcdf_acm_req+0xd0>)
    b640:	2300      	movs	r3, #0
    b642:	463a      	mov	r2, r7
			return usbdc_xfer(ep, ctrl_buf, len, false);
    b644:	4c24      	ldr	r4, [pc, #144]	; (b6d8 <cdcdf_acm_req+0xd4>)
    b646:	4630      	mov	r0, r6
    b648:	47a0      	blx	r4
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
    b64a:	b002      	add	sp, #8
    b64c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    b650:	4b22      	ldr	r3, [pc, #136]	; (b6dc <cdcdf_acm_req+0xd8>)
    b652:	4798      	blx	r3
	switch (req->bRequest) {
    b654:	7863      	ldrb	r3, [r4, #1]
    b656:	2b20      	cmp	r3, #32
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    b658:	4601      	mov	r1, r0
	switch (req->bRequest) {
    b65a:	d004      	beq.n	b666 <cdcdf_acm_req+0x62>
    b65c:	2b22      	cmp	r3, #34	; 0x22
    b65e:	d024      	beq.n	b6aa <cdcdf_acm_req+0xa6>
		return ERR_INVALID_ARG;
    b660:	f06f 000c 	mvn.w	r0, #12
    b664:	e7f1      	b.n	b64a <cdcdf_acm_req+0x46>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    b666:	2f07      	cmp	r7, #7
    b668:	d12f      	bne.n	b6ca <cdcdf_acm_req+0xc6>
		if (USB_SETUP_STAGE == stage) {
    b66a:	b915      	cbnz	r5, b672 <cdcdf_acm_req+0x6e>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    b66c:	462b      	mov	r3, r5
    b66e:	463a      	mov	r2, r7
    b670:	e7e8      	b.n	b644 <cdcdf_acm_req+0x40>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    b672:	6800      	ldr	r0, [r0, #0]
    b674:	9000      	str	r0, [sp, #0]
    b676:	798b      	ldrb	r3, [r1, #6]
    b678:	888a      	ldrh	r2, [r1, #4]
    b67a:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    b67e:	f8d8 3010 	ldr.w	r3, [r8, #16]
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    b682:	f8ad 2004 	strh.w	r2, [sp, #4]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    b686:	b95b      	cbnz	r3, b6a0 <cdcdf_acm_req+0x9c>
				usbd_cdc_line_coding = line_coding_tmp;
    b688:	4b12      	ldr	r3, [pc, #72]	; (b6d4 <cdcdf_acm_req+0xd0>)
    b68a:	9800      	ldr	r0, [sp, #0]
    b68c:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    b690:	f89d 2006 	ldrb.w	r2, [sp, #6]
    b694:	f8c8 0006 	str.w	r0, [r8, #6]
    b698:	8099      	strh	r1, [r3, #4]
    b69a:	719a      	strb	r2, [r3, #6]
		return ERR_NONE;
    b69c:	2000      	movs	r0, #0
    b69e:	e7d4      	b.n	b64a <cdcdf_acm_req+0x46>
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    b6a0:	4668      	mov	r0, sp
    b6a2:	4798      	blx	r3
    b6a4:	2800      	cmp	r0, #0
    b6a6:	d1ef      	bne.n	b688 <cdcdf_acm_req+0x84>
    b6a8:	e7f8      	b.n	b69c <cdcdf_acm_req+0x98>
		usbdc_xfer(0, NULL, 0, 0);
    b6aa:	2300      	movs	r3, #0
    b6ac:	461a      	mov	r2, r3
    b6ae:	4619      	mov	r1, r3
    b6b0:	4618      	mov	r0, r3
    b6b2:	4d09      	ldr	r5, [pc, #36]	; (b6d8 <cdcdf_acm_req+0xd4>)
    b6b4:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    b6b6:	f8d8 3014 	ldr.w	r3, [r8, #20]
    b6ba:	2b00      	cmp	r3, #0
    b6bc:	d0ee      	beq.n	b69c <cdcdf_acm_req+0x98>
			cdcdf_acm_notify_state(req->wValue);
    b6be:	8860      	ldrh	r0, [r4, #2]
    b6c0:	4798      	blx	r3
    b6c2:	e7eb      	b.n	b69c <cdcdf_acm_req+0x98>
		return ERR_NOT_FOUND;
    b6c4:	f06f 0009 	mvn.w	r0, #9
    b6c8:	e7bf      	b.n	b64a <cdcdf_acm_req+0x46>
			return ERR_INVALID_DATA;
    b6ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    b6ce:	e7bc      	b.n	b64a <cdcdf_acm_req+0x46>
    b6d0:	20000804 	.word	0x20000804
    b6d4:	2000080a 	.word	0x2000080a
    b6d8:	000118d9 	.word	0x000118d9
    b6dc:	00011d05 	.word	0x00011d05

0000b6e0 <cdcdf_acm_ctrl>:
	switch (ctrl) {
    b6e0:	2901      	cmp	r1, #1
{
    b6e2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b6e6:	4615      	mov	r5, r2
	switch (ctrl) {
    b6e8:	d04f      	beq.n	b78a <cdcdf_acm_ctrl+0xaa>
    b6ea:	2902      	cmp	r1, #2
    b6ec:	d076      	beq.n	b7dc <cdcdf_acm_ctrl+0xfc>
    b6ee:	2900      	cmp	r1, #0
    b6f0:	d177      	bne.n	b7e2 <cdcdf_acm_ctrl+0x102>
		return cdcdf_acm_enable(drv, (struct usbd_descriptors *)param);
    b6f2:	6887      	ldr	r7, [r0, #8]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    b6f4:	f8df 8114 	ldr.w	r8, [pc, #276]	; b80c <cdcdf_acm_ctrl+0x12c>
	ifc = desc->sod;
    b6f8:	6810      	ldr	r0, [r2, #0]
	for (i = 0; i < 2; i++) {
    b6fa:	1e7e      	subs	r6, r7, #1
		if (NULL == ifc) {
    b6fc:	b928      	cbnz	r0, b70a <cdcdf_acm_ctrl+0x2a>
			return ERR_NOT_FOUND;
    b6fe:	f06f 0009 	mvn.w	r0, #9
}
    b702:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b706:	464e      	mov	r6, r9
    b708:	e7f8      	b.n	b6fc <cdcdf_acm_ctrl+0x1c>
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    b70a:	7943      	ldrb	r3, [r0, #5]
		ifc_desc.bInterfaceNumber = ifc[2];
    b70c:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    b70e:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    b712:	2b02      	cmp	r3, #2
    b714:	d1f3      	bne.n	b6fe <cdcdf_acm_ctrl+0x1e>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    b716:	7873      	ldrb	r3, [r6, #1]
    b718:	429a      	cmp	r2, r3
    b71a:	d065      	beq.n	b7e8 <cdcdf_acm_ctrl+0x108>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    b71c:	2bff      	cmp	r3, #255	; 0xff
    b71e:	d166      	bne.n	b7ee <cdcdf_acm_ctrl+0x10e>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    b720:	7072      	strb	r2, [r6, #1]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    b722:	6869      	ldr	r1, [r5, #4]
    b724:	f8df a0e8 	ldr.w	sl, [pc, #232]	; b810 <cdcdf_acm_ctrl+0x130>
    b728:	2205      	movs	r2, #5
    b72a:	47c0      	blx	r8
    b72c:	f106 0901 	add.w	r9, r6, #1
    b730:	4604      	mov	r4, r0
		while (NULL != ep) {
    b732:	b964      	cbnz	r4, b74e <cdcdf_acm_ctrl+0x6e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    b734:	682b      	ldr	r3, [r5, #0]
    b736:	6869      	ldr	r1, [r5, #4]
    b738:	7818      	ldrb	r0, [r3, #0]
    b73a:	2204      	movs	r2, #4
    b73c:	4418      	add	r0, r3
    b73e:	47c0      	blx	r8
	for (i = 0; i < 2; i++) {
    b740:	42be      	cmp	r6, r7
    b742:	d1e0      	bne.n	b706 <cdcdf_acm_ctrl+0x26>
	_cdcdf_acm_funcd.enabled = true;
    b744:	4b2d      	ldr	r3, [pc, #180]	; (b7fc <cdcdf_acm_ctrl+0x11c>)
    b746:	2201      	movs	r2, #1
    b748:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
    b74a:	4620      	mov	r0, r4
    b74c:	e7d9      	b.n	b702 <cdcdf_acm_ctrl+0x22>
	return (ptr[0] + (ptr[1] << 8));
    b74e:	7961      	ldrb	r1, [r4, #5]
    b750:	7922      	ldrb	r2, [r4, #4]
			ep_desc.bEndpointAddress = ep[2];
    b752:	f894 b002 	ldrb.w	fp, [r4, #2]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    b756:	4b2a      	ldr	r3, [pc, #168]	; (b800 <cdcdf_acm_ctrl+0x120>)
    b758:	eb02 2201 	add.w	r2, r2, r1, lsl #8
    b75c:	b292      	uxth	r2, r2
    b75e:	78e1      	ldrb	r1, [r4, #3]
    b760:	4658      	mov	r0, fp
    b762:	4798      	blx	r3
    b764:	2800      	cmp	r0, #0
    b766:	d145      	bne.n	b7f4 <cdcdf_acm_ctrl+0x114>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    b768:	f01b 0f80 	tst.w	fp, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    b76c:	bf14      	ite	ne
    b76e:	f889 b002 	strbne.w	fp, [r9, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    b772:	f887 b004 	strbeq.w	fp, [r7, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    b776:	4658      	mov	r0, fp
    b778:	47d0      	blx	sl
			desc->sod = ep;
    b77a:	602c      	str	r4, [r5, #0]
	return (desc + usb_desc_len(desc));
    b77c:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    b77e:	6869      	ldr	r1, [r5, #4]
    b780:	4b20      	ldr	r3, [pc, #128]	; (b804 <cdcdf_acm_ctrl+0x124>)
    b782:	4420      	add	r0, r4
    b784:	4798      	blx	r3
    b786:	4604      	mov	r4, r0
    b788:	e7d3      	b.n	b732 <cdcdf_acm_ctrl+0x52>
		return cdcdf_acm_disable(drv, (struct usbd_descriptors *)param);
    b78a:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    b78c:	b12a      	cbz	r2, b79a <cdcdf_acm_ctrl+0xba>
		ifc_desc.bInterfaceClass = desc->sod[5];
    b78e:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    b790:	795b      	ldrb	r3, [r3, #5]
    b792:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    b796:	2b02      	cmp	r3, #2
    b798:	d1b1      	bne.n	b6fe <cdcdf_acm_ctrl+0x1e>
		if (func_data->func_iface[i] == 0xFF) {
    b79a:	7823      	ldrb	r3, [r4, #0]
    b79c:	2bff      	cmp	r3, #255	; 0xff
    b79e:	d007      	beq.n	b7b0 <cdcdf_acm_ctrl+0xd0>
			if (func_data->func_ep_in[i] != 0xFF) {
    b7a0:	78a0      	ldrb	r0, [r4, #2]
			func_data->func_iface[i] = 0xFF;
    b7a2:	25ff      	movs	r5, #255	; 0xff
			if (func_data->func_ep_in[i] != 0xFF) {
    b7a4:	42a8      	cmp	r0, r5
			func_data->func_iface[i] = 0xFF;
    b7a6:	7025      	strb	r5, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
    b7a8:	d002      	beq.n	b7b0 <cdcdf_acm_ctrl+0xd0>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    b7aa:	4b17      	ldr	r3, [pc, #92]	; (b808 <cdcdf_acm_ctrl+0x128>)
    b7ac:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    b7ae:	70a5      	strb	r5, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
    b7b0:	7863      	ldrb	r3, [r4, #1]
    b7b2:	2bff      	cmp	r3, #255	; 0xff
    b7b4:	d007      	beq.n	b7c6 <cdcdf_acm_ctrl+0xe6>
			if (func_data->func_ep_in[i] != 0xFF) {
    b7b6:	78e0      	ldrb	r0, [r4, #3]
			func_data->func_iface[i] = 0xFF;
    b7b8:	25ff      	movs	r5, #255	; 0xff
			if (func_data->func_ep_in[i] != 0xFF) {
    b7ba:	42a8      	cmp	r0, r5
			func_data->func_iface[i] = 0xFF;
    b7bc:	7065      	strb	r5, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
    b7be:	d002      	beq.n	b7c6 <cdcdf_acm_ctrl+0xe6>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    b7c0:	4b11      	ldr	r3, [pc, #68]	; (b808 <cdcdf_acm_ctrl+0x128>)
    b7c2:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    b7c4:	70e5      	strb	r5, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
    b7c6:	7920      	ldrb	r0, [r4, #4]
    b7c8:	28ff      	cmp	r0, #255	; 0xff
    b7ca:	d003      	beq.n	b7d4 <cdcdf_acm_ctrl+0xf4>
		usb_d_ep_deinit(func_data->func_ep_out);
    b7cc:	4b0e      	ldr	r3, [pc, #56]	; (b808 <cdcdf_acm_ctrl+0x128>)
    b7ce:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    b7d0:	23ff      	movs	r3, #255	; 0xff
    b7d2:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
    b7d4:	4b09      	ldr	r3, [pc, #36]	; (b7fc <cdcdf_acm_ctrl+0x11c>)
    b7d6:	2000      	movs	r0, #0
    b7d8:	7158      	strb	r0, [r3, #5]
	return ERR_NONE;
    b7da:	e792      	b.n	b702 <cdcdf_acm_ctrl+0x22>
		return ERR_UNSUPPORTED_OP;
    b7dc:	f06f 001a 	mvn.w	r0, #26
    b7e0:	e78f      	b.n	b702 <cdcdf_acm_ctrl+0x22>
	switch (ctrl) {
    b7e2:	f06f 000c 	mvn.w	r0, #12
    b7e6:	e78c      	b.n	b702 <cdcdf_acm_ctrl+0x22>
				return ERR_ALREADY_INITIALIZED;
    b7e8:	f06f 0011 	mvn.w	r0, #17
    b7ec:	e789      	b.n	b702 <cdcdf_acm_ctrl+0x22>
				return ERR_NO_RESOURCE;
    b7ee:	f06f 001b 	mvn.w	r0, #27
    b7f2:	e786      	b.n	b702 <cdcdf_acm_ctrl+0x22>
				return ERR_NOT_INITIALIZED;
    b7f4:	f06f 0013 	mvn.w	r0, #19
    b7f8:	e783      	b.n	b702 <cdcdf_acm_ctrl+0x22>
    b7fa:	bf00      	nop
    b7fc:	20000804 	.word	0x20000804
    b800:	0000e5e1 	.word	0x0000e5e1
    b804:	0000b397 	.word	0x0000b397
    b808:	0000e645 	.word	0x0000e645
    b80c:	0000b37d 	.word	0x0000b37d
    b810:	0000e671 	.word	0x0000e671

0000b814 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    b814:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    b816:	4b0a      	ldr	r3, [pc, #40]	; (b840 <cdcdf_acm_init+0x2c>)
    b818:	4798      	blx	r3
    b81a:	2801      	cmp	r0, #1
    b81c:	d80c      	bhi.n	b838 <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    b81e:	4809      	ldr	r0, [pc, #36]	; (b844 <cdcdf_acm_init+0x30>)
    b820:	4b09      	ldr	r3, [pc, #36]	; (b848 <cdcdf_acm_init+0x34>)
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    b822:	e9c0 3007 	strd	r3, r0, [r0, #28]

	usbdc_register_function(&_cdcdf_acm);
    b826:	4b09      	ldr	r3, [pc, #36]	; (b84c <cdcdf_acm_init+0x38>)
    b828:	3018      	adds	r0, #24
    b82a:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    b82c:	2001      	movs	r0, #1
    b82e:	4908      	ldr	r1, [pc, #32]	; (b850 <cdcdf_acm_init+0x3c>)
    b830:	4b08      	ldr	r3, [pc, #32]	; (b854 <cdcdf_acm_init+0x40>)
    b832:	4798      	blx	r3
	return ERR_NONE;
    b834:	2000      	movs	r0, #0
}
    b836:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    b838:	f06f 0010 	mvn.w	r0, #16
    b83c:	e7fb      	b.n	b836 <cdcdf_acm_init+0x22>
    b83e:	bf00      	nop
    b840:	00011d11 	.word	0x00011d11
    b844:	20000804 	.word	0x20000804
    b848:	0000b6e1 	.word	0x0000b6e1
    b84c:	00011cb9 	.word	0x00011cb9
    b850:	20000350 	.word	0x20000350
    b854:	00011c31 	.word	0x00011c31

0000b858 <cdcdf_acm_read>:

/**
 * \brief USB CDC ACM Function Read Data
 */
int32_t cdcdf_acm_read(uint8_t *buf, uint32_t size)
{
    b858:	b410      	push	{r4}
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
    b85a:	4c08      	ldr	r4, [pc, #32]	; (b87c <cdcdf_acm_read+0x24>)
	if (!cdcdf_acm_is_enabled()) {
    b85c:	7963      	ldrb	r3, [r4, #5]
{
    b85e:	460a      	mov	r2, r1
	if (!cdcdf_acm_is_enabled()) {
    b860:	b13b      	cbz	r3, b872 <cdcdf_acm_read+0x1a>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    b862:	4601      	mov	r1, r0
    b864:	7920      	ldrb	r0, [r4, #4]
    b866:	4c06      	ldr	r4, [pc, #24]	; (b880 <cdcdf_acm_read+0x28>)
    b868:	2300      	movs	r3, #0
    b86a:	46a4      	mov	ip, r4
}
    b86c:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    b870:	4760      	bx	ip
}
    b872:	f06f 0010 	mvn.w	r0, #16
    b876:	f85d 4b04 	ldr.w	r4, [sp], #4
    b87a:	4770      	bx	lr
    b87c:	20000804 	.word	0x20000804
    b880:	000118d9 	.word	0x000118d9

0000b884 <cdcdf_acm_write>:
{
    b884:	b410      	push	{r4}
	return _cdcdf_acm_funcd.enabled;
    b886:	4c08      	ldr	r4, [pc, #32]	; (b8a8 <cdcdf_acm_write+0x24>)
	if (!cdcdf_acm_is_enabled()) {
    b888:	7963      	ldrb	r3, [r4, #5]
{
    b88a:	460a      	mov	r2, r1
	if (!cdcdf_acm_is_enabled()) {
    b88c:	b13b      	cbz	r3, b89e <cdcdf_acm_write+0x1a>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    b88e:	4601      	mov	r1, r0
    b890:	78e0      	ldrb	r0, [r4, #3]
    b892:	4c06      	ldr	r4, [pc, #24]	; (b8ac <cdcdf_acm_write+0x28>)
    b894:	2301      	movs	r3, #1
    b896:	46a4      	mov	ip, r4
}
    b898:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    b89c:	4760      	bx	ip
}
    b89e:	f06f 0010 	mvn.w	r0, #16
    b8a2:	f85d 4b04 	ldr.w	r4, [sp], #4
    b8a6:	4770      	bx	lr
    b8a8:	20000804 	.word	0x20000804
    b8ac:	000118d9 	.word	0x000118d9

0000b8b0 <cdcdf_acm_register_callback>:
{
    b8b0:	b508      	push	{r3, lr}
    b8b2:	460a      	mov	r2, r1
    b8b4:	2803      	cmp	r0, #3
    b8b6:	d814      	bhi.n	b8e2 <cdcdf_acm_register_callback+0x32>
    b8b8:	e8df f000 	tbb	[pc, r0]
    b8bc:	100d0902 	.word	0x100d0902
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    b8c0:	4b09      	ldr	r3, [pc, #36]	; (b8e8 <cdcdf_acm_register_callback+0x38>)
    b8c2:	7918      	ldrb	r0, [r3, #4]
    b8c4:	2102      	movs	r1, #2
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    b8c6:	4b09      	ldr	r3, [pc, #36]	; (b8ec <cdcdf_acm_register_callback+0x3c>)
    b8c8:	4798      	blx	r3
	return ERR_NONE;
    b8ca:	2000      	movs	r0, #0
}
    b8cc:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    b8ce:	4b06      	ldr	r3, [pc, #24]	; (b8e8 <cdcdf_acm_register_callback+0x38>)
    b8d0:	2102      	movs	r1, #2
    b8d2:	78d8      	ldrb	r0, [r3, #3]
    b8d4:	e7f7      	b.n	b8c6 <cdcdf_acm_register_callback+0x16>
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
    b8d6:	4b04      	ldr	r3, [pc, #16]	; (b8e8 <cdcdf_acm_register_callback+0x38>)
    b8d8:	6119      	str	r1, [r3, #16]
		break;
    b8da:	e7f6      	b.n	b8ca <cdcdf_acm_register_callback+0x1a>
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
    b8dc:	4b02      	ldr	r3, [pc, #8]	; (b8e8 <cdcdf_acm_register_callback+0x38>)
    b8de:	6159      	str	r1, [r3, #20]
    b8e0:	e7f3      	b.n	b8ca <cdcdf_acm_register_callback+0x1a>
	return ERR_NONE;
    b8e2:	f06f 000c 	mvn.w	r0, #12
    b8e6:	e7f1      	b.n	b8cc <cdcdf_acm_register_callback+0x1c>
    b8e8:	20000804 	.word	0x20000804
    b8ec:	0000e859 	.word	0x0000e859

0000b8f0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    b8f0:	4b04      	ldr	r3, [pc, #16]	; (b904 <_sbrk+0x14>)
    b8f2:	6819      	ldr	r1, [r3, #0]
{
    b8f4:	4602      	mov	r2, r0
	if (heap == NULL) {
    b8f6:	b909      	cbnz	r1, b8fc <_sbrk+0xc>
		heap = (unsigned char *)&_end;
    b8f8:	4903      	ldr	r1, [pc, #12]	; (b908 <_sbrk+0x18>)
    b8fa:	6019      	str	r1, [r3, #0]
	}
	prev_heap = heap;
    b8fc:	6818      	ldr	r0, [r3, #0]

	heap += incr;
    b8fe:	4402      	add	r2, r0
    b900:	601a      	str	r2, [r3, #0]

	return (caddr_t)prev_heap;
}
    b902:	4770      	bx	lr
    b904:	20000828 	.word	0x20000828
    b908:	20024f68 	.word	0x20024f68

0000b90c <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    b90c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    b910:	4770      	bx	lr

0000b912 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    b912:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    b916:	604b      	str	r3, [r1, #4]

	return 0;
}
    b918:	2000      	movs	r0, #0
    b91a:	4770      	bx	lr

0000b91c <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    b91c:	2001      	movs	r0, #1
    b91e:	4770      	bx	lr

0000b920 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    b920:	2000      	movs	r0, #0
    b922:	4770      	bx	lr

0000b924 <_qspi_dma_rx_complete>:
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    b924:	6883      	ldr	r3, [r0, #8]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    b926:	4903      	ldr	r1, [pc, #12]	; (b934 <_qspi_dma_rx_complete+0x10>)

	_qspi_end_transfer(dev->prvt);
    b928:	681a      	ldr	r2, [r3, #0]

	if (dev->cb.xfer_done) {
    b92a:	685b      	ldr	r3, [r3, #4]
    b92c:	6011      	str	r1, [r2, #0]
    b92e:	b103      	cbz	r3, b932 <_qspi_dma_rx_complete+0xe>
		dev->cb.xfer_done(resource);
    b930:	4718      	bx	r3
	}
}
    b932:	4770      	bx	lr
    b934:	01000002 	.word	0x01000002

0000b938 <_qspi_dma_tx_complete>:
    b938:	4b00      	ldr	r3, [pc, #0]	; (b93c <_qspi_dma_tx_complete+0x4>)
    b93a:	4718      	bx	r3
    b93c:	0000b925 	.word	0x0000b925

0000b940 <_qspi_dma_error_occured>:
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    b940:	6883      	ldr	r3, [r0, #8]
    b942:	689b      	ldr	r3, [r3, #8]
    b944:	b103      	cbz	r3, b948 <_qspi_dma_error_occured+0x8>
		dev->cb.error(resource);
    b946:	4718      	bx	r3
	}
}
    b948:	4770      	bx	lr
	...

0000b94c <_qspi_dma_init>:

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    b94c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b94e:	460d      	mov	r5, r1
	ASSERT(dev && hw);
    b950:	4604      	mov	r4, r0
    b952:	b110      	cbz	r0, b95a <_qspi_dma_init+0xe>
    b954:	1e08      	subs	r0, r1, #0
    b956:	bf18      	it	ne
    b958:	2001      	movne	r0, #1
	dev->prvt = hw;
    b95a:	4626      	mov	r6, r4
	ASSERT(dev && hw);
    b95c:	22cb      	movs	r2, #203	; 0xcb
    b95e:	490f      	ldr	r1, [pc, #60]	; (b99c <_qspi_dma_init+0x50>)
    b960:	4b0f      	ldr	r3, [pc, #60]	; (b9a0 <_qspi_dma_init+0x54>)
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    b962:	4f10      	ldr	r7, [pc, #64]	; (b9a4 <_qspi_dma_init+0x58>)
	ASSERT(dev && hw);
    b964:	4798      	blx	r3
    b966:	2301      	movs	r3, #1
	dev->prvt = hw;
    b968:	f846 5b0c 	str.w	r5, [r6], #12
    b96c:	602b      	str	r3, [r5, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    b96e:	4b0e      	ldr	r3, [pc, #56]	; (b9a8 <_qspi_dma_init+0x5c>)
    b970:	606b      	str	r3, [r5, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    b972:	4b0e      	ldr	r3, [pc, #56]	; (b9ac <_qspi_dma_init+0x60>)
    b974:	60ab      	str	r3, [r5, #8]
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    b976:	211f      	movs	r1, #31
    b978:	4630      	mov	r0, r6
    b97a:	47b8      	blx	r7
	dev->resource->back                 = dev;
    b97c:	68e3      	ldr	r3, [r4, #12]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    b97e:	4a0c      	ldr	r2, [pc, #48]	; (b9b0 <_qspi_dma_init+0x64>)
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    b980:	4d0c      	ldr	r5, [pc, #48]	; (b9b4 <_qspi_dma_init+0x68>)
	dev->resource->back                 = dev;
    b982:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    b984:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    b986:	605d      	str	r5, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    b988:	211e      	movs	r1, #30
    b98a:	4630      	mov	r0, r6
    b98c:	47b8      	blx	r7
	dev->resource->back                 = dev;
    b98e:	68e3      	ldr	r3, [r4, #12]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    b990:	4a09      	ldr	r2, [pc, #36]	; (b9b8 <_qspi_dma_init+0x6c>)
	dev->resource->back                 = dev;
    b992:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    b994:	e9c3 2500 	strd	r2, r5, [r3]

	return ERR_NONE;
}
    b998:	2000      	movs	r0, #0
    b99a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b99c:	000158bc 	.word	0x000158bc
    b9a0:	0000d0fd 	.word	0x0000d0fd
    b9a4:	0000d341 	.word	0x0000d341
    b9a8:	06000011 	.word	0x06000011
    b9ac:	00243b00 	.word	0x00243b00
    b9b0:	0000b925 	.word	0x0000b925
    b9b4:	0000b941 	.word	0x0000b941
    b9b8:	0000b939 	.word	0x0000b939

0000b9bc <_flash_program>:
 * \param[in]  buffer        Pointer to buffer where the data to
 *                           write is stored
 * \param[in] size           The size of data to write to a page
 */
static void _flash_program(void *const hw, const uint32_t dst_addr, const uint8_t *buffer, const uint16_t size)
{
    b9bc:	b570      	push	{r4, r5, r6, lr}
	uint32_t *ptr_read    = (uint32_t *)buffer;
	uint32_t  nvm_address = dst_addr / 4;
    b9be:	088d      	lsrs	r5, r1, #2
	return ((Nvmctrl *)hw)->PARAM.reg;
}

static inline bool hri_nvmctrl_get_STATUS_READY_bit(const void *const hw)
{
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    b9c0:	8a44      	ldrh	r4, [r0, #18]
	uint16_t  i;

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    b9c2:	07e6      	lsls	r6, r4, #31
    b9c4:	d5fc      	bpl.n	b9c0 <_flash_program+0x4>
}

static inline void hri_nvmctrl_write_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t data)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg = data;
    b9c6:	f24a 5415 	movw	r4, #42261	; 0xa515
    b9ca:	8084      	strh	r4, [r0, #4]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    b9cc:	8a44      	ldrh	r4, [r0, #18]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_PBC | NVMCTRL_CTRLB_CMDEX_KEY);

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    b9ce:	07e4      	lsls	r4, r4, #31
    b9d0:	d5fc      	bpl.n	b9cc <_flash_program+0x10>
    b9d2:	00ad      	lsls	r5, r5, #2
    b9d4:	2400      	movs	r4, #0
		/* Wait until this module isn't busy */
	}

	/* Writes to the page buffer must be 32 bits, perform manual copy
	 * to ensure alignment */
	for (i = 0; i < size; i += 4) {
    b9d6:	b2a6      	uxth	r6, r4
    b9d8:	429e      	cmp	r6, r3
    b9da:	d307      	bcc.n	b9ec <_flash_program+0x30>
    b9dc:	8a43      	ldrh	r3, [r0, #18]
		NVM_MEMORY[nvm_address++] = *ptr_read;
		ptr_read++;
	}

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    b9de:	07db      	lsls	r3, r3, #31
    b9e0:	d5fc      	bpl.n	b9dc <_flash_program+0x20>
	((Nvmctrl *)hw)->CTRLB.reg = data;
    b9e2:	f24a 5303 	movw	r3, #42243	; 0xa503
	((Nvmctrl *)hw)->ADDR.reg = data;
    b9e6:	6141      	str	r1, [r0, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    b9e8:	8083      	strh	r3, [r0, #4]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_ADDR_reg(hw, dst_addr);
	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_WP | NVMCTRL_CTRLB_CMDEX_KEY);
}
    b9ea:	bd70      	pop	{r4, r5, r6, pc}
		NVM_MEMORY[nvm_address++] = *ptr_read;
    b9ec:	5916      	ldr	r6, [r2, r4]
    b9ee:	5166      	str	r6, [r4, r5]
	for (i = 0; i < size; i += 4) {
    b9f0:	3404      	adds	r4, #4
    b9f2:	e7f0      	b.n	b9d6 <_flash_program+0x1a>

0000b9f4 <_flash_init>:
{
    b9f4:	b538      	push	{r3, r4, r5, lr}
    b9f6:	460d      	mov	r5, r1
	ASSERT(device && (hw == NVMCTRL));
    b9f8:	4604      	mov	r4, r0
    b9fa:	b118      	cbz	r0, ba04 <_flash_init+0x10>
    b9fc:	4814      	ldr	r0, [pc, #80]	; (ba50 <_flash_init+0x5c>)
    b9fe:	1a0b      	subs	r3, r1, r0
    ba00:	4258      	negs	r0, r3
    ba02:	4158      	adcs	r0, r3
    ba04:	4913      	ldr	r1, [pc, #76]	; (ba54 <_flash_init+0x60>)
    ba06:	4b14      	ldr	r3, [pc, #80]	; (ba58 <_flash_init+0x64>)
    ba08:	224b      	movs	r2, #75	; 0x4b
    ba0a:	4798      	blx	r3
	return ((Nvmctrl *)hw)->CTRLA.reg;
    ba0c:	882b      	ldrh	r3, [r5, #0]
	device->hw = hw;
    ba0e:	6125      	str	r5, [r4, #16]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    ba10:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    ba14:	049b      	lsls	r3, r3, #18
    ba16:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    ba18:	802b      	strh	r3, [r5, #0]
	_nvm_dev = device;
    ba1a:	4b10      	ldr	r3, [pc, #64]	; (ba5c <_flash_init+0x68>)
    ba1c:	601c      	str	r4, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ba1e:	4b10      	ldr	r3, [pc, #64]	; (ba60 <_flash_init+0x6c>)
    ba20:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    ba24:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
    ba28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ba2c:	f3bf 8f6f 	isb	sy
    ba30:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    ba34:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    ba38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ba3c:	f3bf 8f6f 	isb	sy
}
    ba40:	2000      	movs	r0, #0
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ba42:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    ba46:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ba4a:	6019      	str	r1, [r3, #0]
    ba4c:	601a      	str	r2, [r3, #0]
    ba4e:	bd38      	pop	{r3, r4, r5, pc}
    ba50:	41004000 	.word	0x41004000
    ba54:	000158d3 	.word	0x000158d3
    ba58:	0000d0fd 	.word	0x0000d0fd
    ba5c:	2000082c 	.word	0x2000082c
    ba60:	e000e100 	.word	0xe000e100

0000ba64 <_flash_get_page_size>:
}
    ba64:	f44f 7000 	mov.w	r0, #512	; 0x200
    ba68:	4770      	bx	lr

0000ba6a <_flash_get_total_pages>:
	return (uint32_t)hri_nvmctrl_read_PARAM_NVMP_bf(device->hw);
    ba6a:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->PARAM.reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;
    ba6c:	6898      	ldr	r0, [r3, #8]
}
    ba6e:	b280      	uxth	r0, r0
    ba70:	4770      	bx	lr

0000ba72 <_flash_read>:
{
    ba72:	b510      	push	{r4, lr}
	while (!hri_nvmctrl_get_STATUS_READY_bit(device->hw)) {
    ba74:	6904      	ldr	r4, [r0, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    ba76:	8a60      	ldrh	r0, [r4, #18]
    ba78:	07c0      	lsls	r0, r0, #31
    ba7a:	d5fc      	bpl.n	ba76 <_flash_read+0x4>
	for (i = 0; i < length; i++) {
    ba7c:	2000      	movs	r0, #0
    ba7e:	e002      	b.n	ba86 <_flash_read+0x14>
		buffer[i] = nvm_addr[src_addr + i];
    ba80:	5c44      	ldrb	r4, [r0, r1]
    ba82:	5414      	strb	r4, [r2, r0]
	for (i = 0; i < length; i++) {
    ba84:	3001      	adds	r0, #1
    ba86:	4298      	cmp	r0, r3
    ba88:	d1fa      	bne.n	ba80 <_flash_read+0xe>
}
    ba8a:	bd10      	pop	{r4, pc}

0000ba8c <_flash_write>:
{
    ba8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ba90:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
    ba94:	b083      	sub	sp, #12
    ba96:	4606      	mov	r6, r0
    ba98:	460c      	mov	r4, r1
    ba9a:	4617      	mov	r7, r2
    ba9c:	9301      	str	r3, [sp, #4]
		block_start_addr = wr_start_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    ba9e:	f424 59ff 	bic.w	r9, r4, #8160	; 0x1fe0
    baa2:	f029 091f 	bic.w	r9, r9, #31
		block_end_addr   = block_start_addr + NVMCTRL_BLOCK_SIZE - 1;
    baa6:	f509 5aff 	add.w	sl, r9, #8160	; 0x1fe0
    baaa:	f10a 0a1f 	add.w	sl, sl, #31
    baae:	f04f 0800 	mov.w	r8, #0
			_flash_read(device, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    bab2:	aa02      	add	r2, sp, #8
    bab4:	4442      	add	r2, r8
    bab6:	eb09 0108 	add.w	r1, r9, r8
    baba:	4d24      	ldr	r5, [pc, #144]	; (bb4c <_flash_write+0xc0>)
    babc:	f44f 7300 	mov.w	r3, #512	; 0x200
    bac0:	4630      	mov	r0, r6
    bac2:	f508 7800 	add.w	r8, r8, #512	; 0x200
    bac6:	47a8      	blx	r5
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    bac8:	f5b8 5f00 	cmp.w	r8, #8192	; 0x2000
    bacc:	d1f1      	bne.n	bab2 <_flash_write+0x26>
		j = (wr_start_addr - block_start_addr) / NVMCTRL_PAGE_SIZE;
    bace:	eba4 0309 	sub.w	r3, r4, r9
    bad2:	0a5a      	lsrs	r2, r3, #9
		k = wr_start_addr - block_start_addr - j * NVMCTRL_PAGE_SIZE;
    bad4:	4639      	mov	r1, r7
    bad6:	f3c3 0308 	ubfx	r3, r3, #0, #9
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    bada:	4554      	cmp	r4, sl
    badc:	460f      	mov	r7, r1
    bade:	d801      	bhi.n	bae4 <_flash_write+0x58>
    bae0:	9801      	ldr	r0, [sp, #4]
    bae2:	bb18      	cbnz	r0, bb2c <_flash_write+0xa0>
		_flash_erase_block(device->hw, block_start_addr);
    bae4:	6933      	ldr	r3, [r6, #16]
    bae6:	8a5a      	ldrh	r2, [r3, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    bae8:	07d2      	lsls	r2, r2, #31
    baea:	d5fc      	bpl.n	bae6 <_flash_write+0x5a>
	((Nvmctrl *)hw)->CTRLB.reg = data;
    baec:	f24a 5201 	movw	r2, #42241	; 0xa501
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    baf0:	f8df b05c 	ldr.w	fp, [pc, #92]	; bb50 <_flash_write+0xc4>
	((Nvmctrl *)hw)->ADDR.reg = data;
    baf4:	f8c3 9014 	str.w	r9, [r3, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    baf8:	f04f 0800 	mov.w	r8, #0
    bafc:	809a      	strh	r2, [r3, #4]
    bafe:	aa02      	add	r2, sp, #8
    bb00:	4442      	add	r2, r8
    bb02:	eb09 0108 	add.w	r1, r9, r8
    bb06:	6930      	ldr	r0, [r6, #16]
    bb08:	f44f 7300 	mov.w	r3, #512	; 0x200
    bb0c:	f508 7800 	add.w	r8, r8, #512	; 0x200
    bb10:	47d8      	blx	fp
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    bb12:	f5b8 5f00 	cmp.w	r8, #8192	; 0x2000
    bb16:	d1f2      	bne.n	bafe <_flash_write+0x72>
	} while (block_end_addr < (wr_start_addr + length - 1));
    bb18:	9b01      	ldr	r3, [sp, #4]
    bb1a:	4423      	add	r3, r4
    bb1c:	3b01      	subs	r3, #1
    bb1e:	4553      	cmp	r3, sl
    bb20:	d8bd      	bhi.n	ba9e <_flash_write+0x12>
}
    bb22:	f50d 5d00 	add.w	sp, sp, #8192	; 0x2000
    bb26:	b003      	add	sp, #12
    bb28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			tmp_buffer[j][k] = *buffer;
    bb2c:	a802      	add	r0, sp, #8
    bb2e:	eb00 2042 	add.w	r0, r0, r2, lsl #9
    bb32:	783f      	ldrb	r7, [r7, #0]
    bb34:	54c7      	strb	r7, [r0, r3]
			k                = (k + 1) % NVMCTRL_PAGE_SIZE;
    bb36:	3301      	adds	r3, #1
    bb38:	f3c3 0308 	ubfx	r3, r3, #0, #9
			if (0 == k) {
    bb3c:	3101      	adds	r1, #1
    bb3e:	b903      	cbnz	r3, bb42 <_flash_write+0xb6>
				j++;
    bb40:	3201      	adds	r2, #1
			length--;
    bb42:	9801      	ldr	r0, [sp, #4]
    bb44:	3801      	subs	r0, #1
			wr_start_addr++;
    bb46:	3401      	adds	r4, #1
			length--;
    bb48:	9001      	str	r0, [sp, #4]
    bb4a:	e7c6      	b.n	bada <_flash_write+0x4e>
    bb4c:	0000ba73 	.word	0x0000ba73
    bb50:	0000b9bd 	.word	0x0000b9bd

0000bb54 <_flash_erase>:
{
    bb54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    bb58:	f421 54ff 	bic.w	r4, r1, #8160	; 0x1fe0
{
    bb5c:	f5ad 7d01 	sub.w	sp, sp, #516	; 0x204
    bb60:	460e      	mov	r6, r1
	memset(tmp_buffer, 0xFF, NVMCTRL_PAGE_SIZE);
    bb62:	4b25      	ldr	r3, [pc, #148]	; (bbf8 <_flash_erase+0xa4>)
{
    bb64:	4607      	mov	r7, r0
    bb66:	4615      	mov	r5, r2
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    bb68:	f024 041f 	bic.w	r4, r4, #31
	memset(tmp_buffer, 0xFF, NVMCTRL_PAGE_SIZE);
    bb6c:	f44f 7200 	mov.w	r2, #512	; 0x200
    bb70:	21ff      	movs	r1, #255	; 0xff
    bb72:	4668      	mov	r0, sp
    bb74:	4798      	blx	r3
	if (dst_addr != block_start_addr) {
    bb76:	42a6      	cmp	r6, r4
    bb78:	d11e      	bne.n	bbb8 <_flash_erase+0x64>
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    bb7a:	4622      	mov	r2, r4
    bb7c:	462b      	mov	r3, r5
    bb7e:	f24a 5001 	movw	r0, #42241	; 0xa501
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    bb82:	2b0f      	cmp	r3, #15
    bb84:	d82e      	bhi.n	bbe4 <_flash_erase+0x90>
    bb86:	0929      	lsrs	r1, r5, #4
    bb88:	f06f 020f 	mvn.w	r2, #15
    bb8c:	fb02 5501 	mla	r5, r2, r1, r5
    bb90:	eb04 3441 	add.w	r4, r4, r1, lsl #13
	if (page_nums != 0) {
    bb94:	b165      	cbz	r5, bbb0 <_flash_erase+0x5c>
			_flash_write(device, block_start_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    bb96:	4e19      	ldr	r6, [pc, #100]	; (bbfc <_flash_erase+0xa8>)
    bb98:	eb04 2545 	add.w	r5, r4, r5, lsl #9
    bb9c:	4621      	mov	r1, r4
    bb9e:	f44f 7300 	mov.w	r3, #512	; 0x200
    bba2:	466a      	mov	r2, sp
    bba4:	4638      	mov	r0, r7
			block_start_addr += NVMCTRL_PAGE_SIZE;
    bba6:	f504 7400 	add.w	r4, r4, #512	; 0x200
			_flash_write(device, block_start_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    bbaa:	47b0      	blx	r6
		for (i = 0; i < page_nums; i++) {
    bbac:	42a5      	cmp	r5, r4
    bbae:	d1f5      	bne.n	bb9c <_flash_erase+0x48>
}
    bbb0:	f50d 7d01 	add.w	sp, sp, #516	; 0x204
    bbb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    bbb8:	f504 5800 	add.w	r8, r4, #8192	; 0x2000
		for (i = 0; i < NVMCTRL_BLOCK_PAGES - 1; i++) {
    bbbc:	f506 59f0 	add.w	r9, r6, #7680	; 0x1e00
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    bbc0:	4634      	mov	r4, r6
			_flash_write(device, dst_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    bbc2:	4e0e      	ldr	r6, [pc, #56]	; (bbfc <_flash_erase+0xa8>)
    bbc4:	f44f 7300 	mov.w	r3, #512	; 0x200
    bbc8:	466a      	mov	r2, sp
    bbca:	4621      	mov	r1, r4
    bbcc:	4638      	mov	r0, r7
    bbce:	47b0      	blx	r6
			if (--page_nums == 0) {
    bbd0:	3d01      	subs	r5, #1
    bbd2:	d0ed      	beq.n	bbb0 <_flash_erase+0x5c>
			dst_addr += NVMCTRL_PAGE_SIZE;
    bbd4:	f504 7400 	add.w	r4, r4, #512	; 0x200
			if (dst_addr == block_start_addr) {
    bbd8:	45a0      	cmp	r8, r4
    bbda:	d0ce      	beq.n	bb7a <_flash_erase+0x26>
		for (i = 0; i < NVMCTRL_BLOCK_PAGES - 1; i++) {
    bbdc:	45a1      	cmp	r9, r4
    bbde:	d1f1      	bne.n	bbc4 <_flash_erase+0x70>
    bbe0:	4644      	mov	r4, r8
    bbe2:	e7ca      	b.n	bb7a <_flash_erase+0x26>
		_flash_erase_block(device->hw, block_start_addr);
    bbe4:	6939      	ldr	r1, [r7, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    bbe6:	8a4e      	ldrh	r6, [r1, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    bbe8:	07f6      	lsls	r6, r6, #31
    bbea:	d5fc      	bpl.n	bbe6 <_flash_erase+0x92>
	((Nvmctrl *)hw)->ADDR.reg = data;
    bbec:	614a      	str	r2, [r1, #20]
		page_nums -= NVMCTRL_BLOCK_PAGES;
    bbee:	3b10      	subs	r3, #16
	((Nvmctrl *)hw)->CTRLB.reg = data;
    bbf0:	8088      	strh	r0, [r1, #4]
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    bbf2:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
		page_nums -= NVMCTRL_BLOCK_PAGES;
    bbf6:	e7c4      	b.n	bb82 <_flash_erase+0x2e>
    bbf8:	00012ab5 	.word	0x00012ab5
    bbfc:	0000ba8d 	.word	0x0000ba8d

0000bc00 <_flash_is_locked>:
	return !(hri_nvmctrl_get_RUNLOCK_reg(device->hw, 1 << region_id));
    bc00:	6903      	ldr	r3, [r0, #16]
    bc02:	f3c1 31cf 	ubfx	r1, r1, #15, #16
	tmp = ((Nvmctrl *)hw)->RUNLOCK.reg;
    bc06:	699a      	ldr	r2, [r3, #24]
    bc08:	2301      	movs	r3, #1
    bc0a:	fa03 f101 	lsl.w	r1, r3, r1
    bc0e:	4211      	tst	r1, r2
}
    bc10:	bf0c      	ite	eq
    bc12:	4618      	moveq	r0, r3
    bc14:	2000      	movne	r0, #0
    bc16:	4770      	bx	lr

0000bc18 <NVMCTRL_0_Handler>:
/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
	_nvm_interrupt_handler(_nvm_dev);
    bc18:	4b09      	ldr	r3, [pc, #36]	; (bc40 <NVMCTRL_0_Handler+0x28>)
    bc1a:	6818      	ldr	r0, [r3, #0]
	void *const hw = device->hw;
    bc1c:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    bc1e:	8a1a      	ldrh	r2, [r3, #16]
	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    bc20:	07d2      	lsls	r2, r2, #31
    bc22:	d504      	bpl.n	bc2e <NVMCTRL_0_Handler+0x16>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    bc24:	2201      	movs	r2, #1
    bc26:	821a      	strh	r2, [r3, #16]
		if (NULL != device->flash_cb.ready_cb) {
    bc28:	6803      	ldr	r3, [r0, #0]
		if (NULL != device->flash_cb.error_cb) {
    bc2a:	b143      	cbz	r3, bc3e <NVMCTRL_0_Handler+0x26>
			device->flash_cb.error_cb(device);
    bc2c:	4718      	bx	r3
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    bc2e:	8a1a      	ldrh	r2, [r3, #16]
    bc30:	b292      	uxth	r2, r2
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    bc32:	b122      	cbz	r2, bc3e <NVMCTRL_0_Handler+0x26>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    bc34:	f240 225e 	movw	r2, #606	; 0x25e
    bc38:	821a      	strh	r2, [r3, #16]
		if (NULL != device->flash_cb.error_cb) {
    bc3a:	6843      	ldr	r3, [r0, #4]
    bc3c:	e7f5      	b.n	bc2a <NVMCTRL_0_Handler+0x12>
}
    bc3e:	4770      	bx	lr
    bc40:	2000082c 	.word	0x2000082c

0000bc44 <NVMCTRL_1_Handler>:
    bc44:	4b00      	ldr	r3, [pc, #0]	; (bc48 <NVMCTRL_1_Handler+0x4>)
    bc46:	4718      	bx	r3
    bc48:	0000bc19 	.word	0x0000bc19

0000bc4c <gpio_get_pin_level>:
 * Reads the level on pins connected to a port
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
    bc4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	CRITICAL_SECTION_ENTER();
    bc4e:	4b0e      	ldr	r3, [pc, #56]	; (bc88 <gpio_get_pin_level+0x3c>)
    bc50:	4605      	mov	r5, r0
    bc52:	a801      	add	r0, sp, #4
    bc54:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    bc56:	4a0d      	ldr	r2, [pc, #52]	; (bc8c <gpio_get_pin_level+0x40>)
    bc58:	096b      	lsrs	r3, r5, #5
    bc5a:	01d9      	lsls	r1, r3, #7
    bc5c:	eb02 13c3 	add.w	r3, r2, r3, lsl #7
    bc60:	5851      	ldr	r1, [r2, r1]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    bc62:	6a1a      	ldr	r2, [r3, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    bc64:	691c      	ldr	r4, [r3, #16]
	CRITICAL_SECTION_LEAVE();
    bc66:	4b0a      	ldr	r3, [pc, #40]	; (bc90 <gpio_get_pin_level+0x44>)
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    bc68:	4054      	eors	r4, r2
    bc6a:	400c      	ands	r4, r1
	CRITICAL_SECTION_LEAVE();
    bc6c:	a801      	add	r0, sp, #4
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    bc6e:	4054      	eors	r4, r2
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    bc70:	f005 051f 	and.w	r5, r5, #31
	CRITICAL_SECTION_LEAVE();
    bc74:	4798      	blx	r3
    bc76:	2001      	movs	r0, #1
    bc78:	fa00 f505 	lsl.w	r5, r0, r5
    bc7c:	4225      	tst	r5, r4
}
    bc7e:	bf08      	it	eq
    bc80:	2000      	moveq	r0, #0
    bc82:	b003      	add	sp, #12
    bc84:	bd30      	pop	{r4, r5, pc}
    bc86:	bf00      	nop
    bc88:	00011329 	.word	0x00011329
    bc8c:	41008000 	.word	0x41008000
    bc90:	00011337 	.word	0x00011337

0000bc94 <hiddf_demo_sof_event>:
#endif /* CONF_USB_COMPOSITE_CDC_ECHO_DEMO */

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
static uint32_t pin_btn1, pin_btn2, pin_btn3;
static void     hiddf_demo_sof_event(void)
{
    bc94:	b570      	push	{r4, r5, r6, lr}
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
    bc96:	4a15      	ldr	r2, [pc, #84]	; (bcec <hiddf_demo_sof_event+0x58>)
    bc98:	7913      	ldrb	r3, [r2, #4]
    bc9a:	2b0a      	cmp	r3, #10
    bc9c:	4614      	mov	r4, r2
    bc9e:	d802      	bhi.n	bca6 <hiddf_demo_sof_event+0x12>
    bca0:	3301      	adds	r3, #1
    bca2:	7113      	strb	r3, [r2, #4]
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
    bca4:	bd70      	pop	{r4, r5, r6, pc}
		interval = 0;
    bca6:	2300      	movs	r3, #0
		if (!gpio_get_pin_level(pin_btn1)) {
    bca8:	7a10      	ldrb	r0, [r2, #8]
    bcaa:	4d11      	ldr	r5, [pc, #68]	; (bcf0 <hiddf_demo_sof_event+0x5c>)
		interval = 0;
    bcac:	7113      	strb	r3, [r2, #4]
		if (!gpio_get_pin_level(pin_btn1)) {
    bcae:	47a8      	blx	r5
    bcb0:	b920      	cbnz	r0, bcbc <hiddf_demo_sof_event+0x28>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
    bcb2:	4b10      	ldr	r3, [pc, #64]	; (bcf4 <hiddf_demo_sof_event+0x60>)
    bcb4:	2101      	movs	r1, #1
    bcb6:	f06f 0004 	mvn.w	r0, #4
    bcba:	4798      	blx	r3
		if (!gpio_get_pin_level(pin_btn3)) {
    bcbc:	7b20      	ldrb	r0, [r4, #12]
    bcbe:	47a8      	blx	r5
    bcc0:	b918      	cbnz	r0, bcca <hiddf_demo_sof_event+0x36>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
    bcc2:	4b0c      	ldr	r3, [pc, #48]	; (bcf4 <hiddf_demo_sof_event+0x60>)
    bcc4:	2101      	movs	r1, #1
    bcc6:	2005      	movs	r0, #5
    bcc8:	4798      	blx	r3
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
    bcca:	7c20      	ldrb	r0, [r4, #16]
    bccc:	47a8      	blx	r5
    bcce:	7d22      	ldrb	r2, [r4, #20]
    bcd0:	f080 0001 	eor.w	r0, r0, #1
    bcd4:	b2c3      	uxtb	r3, r0
    bcd6:	429a      	cmp	r2, r3
    bcd8:	d0e4      	beq.n	bca4 <hiddf_demo_sof_event+0x10>
			b_btn_last_state = b_btn_state;
    bcda:	4807      	ldr	r0, [pc, #28]	; (bcf8 <hiddf_demo_sof_event+0x64>)
    bcdc:	7523      	strb	r3, [r4, #20]
			if (1 == b_btn_last_state) {
    bcde:	7083      	strb	r3, [r0, #2]
}
    bce0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			hiddf_keyboard_keys_state_change(key_array, 1);
    bce4:	4b05      	ldr	r3, [pc, #20]	; (bcfc <hiddf_demo_sof_event+0x68>)
    bce6:	2101      	movs	r1, #1
    bce8:	4718      	bx	r3
    bcea:	bf00      	nop
    bcec:	20000830 	.word	0x20000830
    bcf0:	0000bc4d 	.word	0x0000bc4d
    bcf4:	0000d0b5 	.word	0x0000d0b5
    bcf8:	20000358 	.word	0x20000358
    bcfc:	0000db41 	.word	0x0000db41

0000bd00 <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
    bd00:	b510      	push	{r4, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    bd02:	4b05      	ldr	r3, [pc, #20]	; (bd18 <composite_device_init+0x18>)
    bd04:	4805      	ldr	r0, [pc, #20]	; (bd1c <composite_device_init+0x1c>)
    bd06:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
    bd08:	4b05      	ldr	r3, [pc, #20]	; (bd20 <composite_device_init+0x20>)
    bd0a:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
    bd0c:	4b05      	ldr	r3, [pc, #20]	; (bd24 <composite_device_init+0x24>)
    bd0e:	4798      	blx	r3
	hiddf_keyboard_init();
#endif
#if CONF_USB_COMPOSITE_MSC_EN
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}
    bd10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hiddf_keyboard_init();
    bd14:	4b04      	ldr	r3, [pc, #16]	; (bd28 <composite_device_init+0x28>)
    bd16:	4718      	bx	r3
    bd18:	00011c5d 	.word	0x00011c5d
    bd1c:	20000845 	.word	0x20000845
    bd20:	0000b815 	.word	0x0000b815
    bd24:	0000d071 	.word	0x0000d071
    bd28:	0000dafd 	.word	0x0000dafd

0000bd2c <composite_device_start>:

void composite_device_start(void)
{
    bd2c:	b510      	push	{r4, lr}
	usbdc_start(multi_desc);
    bd2e:	4b03      	ldr	r3, [pc, #12]	; (bd3c <composite_device_start+0x10>)
    bd30:	4803      	ldr	r0, [pc, #12]	; (bd40 <composite_device_start+0x14>)
    bd32:	4798      	blx	r3
	usbdc_attach();
}
    bd34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	usbdc_attach();
    bd38:	4b02      	ldr	r3, [pc, #8]	; (bd44 <composite_device_start+0x18>)
    bd3a:	4718      	bx	r3
    bd3c:	00011cc9 	.word	0x00011cc9
    bd40:	20000364 	.word	0x20000364
    bd44:	00011cfd 	.word	0x00011cfd

0000bd48 <usb_init>:
}

void usb_init(void)
{

	composite_device_init();
    bd48:	4b00      	ldr	r3, [pc, #0]	; (bd4c <usb_init+0x4>)
    bd4a:	4718      	bx	r3
    bd4c:	0000bd01 	.word	0x0000bd01

0000bd50 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    bd50:	b5f0      	push	{r4, r5, r6, r7, lr}
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
    bd52:	6805      	ldr	r5, [r0, #0]

	if (!head) {
    bd54:	b91d      	cbnz	r5, bd5e <timer_add_timer_task+0xe>
		list_insert_as_head(list, new_task);
    bd56:	4b0f      	ldr	r3, [pc, #60]	; (bd94 <timer_add_timer_task+0x44>)
	if (it == head) {
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
	}
}
    bd58:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		list_insert_after(prev, new_task);
    bd5c:	4718      	bx	r3
		if (time_left >= new_task->interval)
    bd5e:	f8d1 c008 	ldr.w	ip, [r1, #8]
    bd62:	462c      	mov	r4, r5
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);
    bd64:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    bd66:	f1c2 0e01 	rsb	lr, r2, #1
		if (it->time_label <= time) {
    bd6a:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
    bd6e:	4293      	cmp	r3, r2
			time_left = it->interval - (time - it->time_label);
    bd70:	bf95      	itete	ls
    bd72:	19db      	addls	r3, r3, r7
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    bd74:	4473      	addhi	r3, lr
			time_left = it->interval - (time - it->time_label);
    bd76:	1a9b      	subls	r3, r3, r2
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    bd78:	19db      	addhi	r3, r3, r7
		if (time_left >= new_task->interval)
    bd7a:	459c      	cmp	ip, r3
    bd7c:	d907      	bls.n	bd8e <timer_add_timer_task+0x3e>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    bd7e:	6823      	ldr	r3, [r4, #0]
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    bd80:	4626      	mov	r6, r4
    bd82:	b913      	cbnz	r3, bd8a <timer_add_timer_task+0x3a>
		list_insert_after(prev, new_task);
    bd84:	4b04      	ldr	r3, [pc, #16]	; (bd98 <timer_add_timer_task+0x48>)
    bd86:	4630      	mov	r0, r6
    bd88:	e7e6      	b.n	bd58 <timer_add_timer_task+0x8>
    bd8a:	461c      	mov	r4, r3
    bd8c:	e7ed      	b.n	bd6a <timer_add_timer_task+0x1a>
	if (it == head) {
    bd8e:	42a5      	cmp	r5, r4
    bd90:	d0e1      	beq.n	bd56 <timer_add_timer_task+0x6>
    bd92:	e7f7      	b.n	bd84 <timer_add_timer_task+0x34>
    bd94:	0000f015 	.word	0x0000f015
    bd98:	0000f041 	.word	0x0000f041

0000bd9c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    bd9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    bda0:	e9d0 6504 	ldrd	r6, r5, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    bda4:	7e03      	ldrb	r3, [r0, #24]
	uint32_t                 time  = ++timer->time;
    bda6:	3601      	adds	r6, #1
	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    bda8:	07da      	lsls	r2, r3, #31
{
    bdaa:	4604      	mov	r4, r0
	uint32_t                 time  = ++timer->time;
    bdac:	6106      	str	r6, [r0, #16]
	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    bdae:	d41f      	bmi.n	bdf0 <timer_process_counted+0x54>
    bdb0:	7e03      	ldrb	r3, [r0, #24]
    bdb2:	079b      	lsls	r3, r3, #30
    bdb4:	d41c      	bmi.n	bdf0 <timer_process_counted+0x54>
	}

	while (it && ((time - it->time_label) >= it->interval)) {
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    bdb6:	f8df 8044 	ldr.w	r8, [pc, #68]	; bdfc <timer_process_counted+0x60>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    bdba:	f8df 9044 	ldr.w	r9, [pc, #68]	; be00 <timer_process_counted+0x64>
		list_remove_head(&timer->tasks);
    bdbe:	f100 0714 	add.w	r7, r0, #20
	while (it && ((time - it->time_label) >= it->interval)) {
    bdc2:	b1cd      	cbz	r5, bdf8 <timer_process_counted+0x5c>
    bdc4:	686b      	ldr	r3, [r5, #4]
    bdc6:	68aa      	ldr	r2, [r5, #8]
    bdc8:	1af3      	subs	r3, r6, r3
    bdca:	4293      	cmp	r3, r2
    bdcc:	d314      	bcc.n	bdf8 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
    bdce:	4638      	mov	r0, r7
    bdd0:	47c0      	blx	r8
		if (TIMER_TASK_REPEAT == tmp->mode) {
    bdd2:	7c2b      	ldrb	r3, [r5, #16]
    bdd4:	2b01      	cmp	r3, #1
    bdd6:	d104      	bne.n	bde2 <timer_process_counted+0x46>
			tmp->time_label = time;
    bdd8:	606e      	str	r6, [r5, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    bdda:	4632      	mov	r2, r6
    bddc:	4629      	mov	r1, r5
    bdde:	4638      	mov	r0, r7
    bde0:	47c8      	blx	r9
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);
    bde2:	f8d4 a014 	ldr.w	sl, [r4, #20]

		tmp->cb(tmp);
    bde6:	68eb      	ldr	r3, [r5, #12]
    bde8:	4628      	mov	r0, r5
    bdea:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
    bdec:	4655      	mov	r5, sl
    bdee:	e7e8      	b.n	bdc2 <timer_process_counted+0x26>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    bdf0:	7e23      	ldrb	r3, [r4, #24]
    bdf2:	f043 0302 	orr.w	r3, r3, #2
    bdf6:	7623      	strb	r3, [r4, #24]
	}
}
    bdf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    bdfc:	0000f089 	.word	0x0000f089
    be00:	0000bd51 	.word	0x0000bd51

0000be04 <timer_init>:
{
    be04:	b570      	push	{r4, r5, r6, lr}
    be06:	460d      	mov	r5, r1
    be08:	4616      	mov	r6, r2
	ASSERT(descr && hw && func);
    be0a:	4604      	mov	r4, r0
    be0c:	b118      	cbz	r0, be16 <timer_init+0x12>
    be0e:	b189      	cbz	r1, be34 <timer_init+0x30>
    be10:	1e10      	subs	r0, r2, #0
    be12:	bf18      	it	ne
    be14:	2001      	movne	r0, #1
    be16:	223b      	movs	r2, #59	; 0x3b
    be18:	4907      	ldr	r1, [pc, #28]	; (be38 <timer_init+0x34>)
    be1a:	4b08      	ldr	r3, [pc, #32]	; (be3c <timer_init+0x38>)
    be1c:	4798      	blx	r3
	descr->func = func;
    be1e:	4620      	mov	r0, r4
	descr->func->init(&descr->device, hw);
    be20:	6833      	ldr	r3, [r6, #0]
	descr->func = func;
    be22:	f840 6b04 	str.w	r6, [r0], #4
	descr->func->init(&descr->device, hw);
    be26:	4629      	mov	r1, r5
    be28:	4798      	blx	r3
	descr->device.timer_cb.period_expired = timer_process_counted;
    be2a:	4b05      	ldr	r3, [pc, #20]	; (be40 <timer_init+0x3c>)
    be2c:	6063      	str	r3, [r4, #4]
	descr->time                           = 0;
    be2e:	2000      	movs	r0, #0
    be30:	6160      	str	r0, [r4, #20]
}
    be32:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    be34:	4608      	mov	r0, r1
    be36:	e7ee      	b.n	be16 <timer_init+0x12>
    be38:	000158f0 	.word	0x000158f0
    be3c:	0000d0fd 	.word	0x0000d0fd
    be40:	0000bd9d 	.word	0x0000bd9d

0000be44 <timer_start>:
{
    be44:	b570      	push	{r4, r5, r6, lr}
	ASSERT(descr && descr->func);
    be46:	4605      	mov	r5, r0
    be48:	b118      	cbz	r0, be52 <timer_start+0xe>
    be4a:	6800      	ldr	r0, [r0, #0]
    be4c:	3800      	subs	r0, #0
    be4e:	bf18      	it	ne
    be50:	2001      	movne	r0, #1
	if (descr->func->is_timer_started(&descr->device)) {
    be52:	462e      	mov	r6, r5
	ASSERT(descr && descr->func);
    be54:	4909      	ldr	r1, [pc, #36]	; (be7c <timer_start+0x38>)
    be56:	4b0a      	ldr	r3, [pc, #40]	; (be80 <timer_start+0x3c>)
    be58:	2254      	movs	r2, #84	; 0x54
    be5a:	4798      	blx	r3
	if (descr->func->is_timer_started(&descr->device)) {
    be5c:	f856 3b04 	ldr.w	r3, [r6], #4
    be60:	699b      	ldr	r3, [r3, #24]
    be62:	4630      	mov	r0, r6
    be64:	4798      	blx	r3
    be66:	4604      	mov	r4, r0
    be68:	b928      	cbnz	r0, be76 <timer_start+0x32>
	descr->func->start_timer(&descr->device);
    be6a:	682b      	ldr	r3, [r5, #0]
    be6c:	4630      	mov	r0, r6
    be6e:	689b      	ldr	r3, [r3, #8]
    be70:	4798      	blx	r3
	return ERR_NONE;
    be72:	4620      	mov	r0, r4
}
    be74:	bd70      	pop	{r4, r5, r6, pc}
		return ERR_DENIED;
    be76:	f06f 0010 	mvn.w	r0, #16
    be7a:	e7fb      	b.n	be74 <timer_start+0x30>
    be7c:	000158f0 	.word	0x000158f0
    be80:	0000d0fd 	.word	0x0000d0fd

0000be84 <timer_add_task>:
{
    be84:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    be88:	460d      	mov	r5, r1
	ASSERT(descr && task && descr->func);
    be8a:	4604      	mov	r4, r0
    be8c:	b120      	cbz	r0, be98 <timer_add_task+0x14>
    be8e:	b309      	cbz	r1, bed4 <timer_add_task+0x50>
    be90:	6800      	ldr	r0, [r0, #0]
    be92:	3800      	subs	r0, #0
    be94:	bf18      	it	ne
    be96:	2001      	movne	r0, #1
    be98:	4920      	ldr	r1, [pc, #128]	; (bf1c <timer_add_task+0x98>)
    be9a:	f8df 8094 	ldr.w	r8, [pc, #148]	; bf30 <timer_add_task+0xac>
    be9e:	227b      	movs	r2, #123	; 0x7b
    bea0:	47c0      	blx	r8
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    bea2:	7f23      	ldrb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    bea4:	f104 0718 	add.w	r7, r4, #24
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    bea8:	f043 0301 	orr.w	r3, r3, #1
    beac:	7723      	strb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    beae:	4629      	mov	r1, r5
    beb0:	4b1b      	ldr	r3, [pc, #108]	; (bf20 <timer_add_task+0x9c>)
    beb2:	4638      	mov	r0, r7
    beb4:	4798      	blx	r3
    beb6:	4606      	mov	r6, r0
    beb8:	b170      	cbz	r0, bed8 <timer_add_task+0x54>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    beba:	7f23      	ldrb	r3, [r4, #28]
		ASSERT(false);
    bebc:	4917      	ldr	r1, [pc, #92]	; (bf1c <timer_add_task+0x98>)
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    bebe:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
		ASSERT(false);
    bec2:	2000      	movs	r0, #0
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    bec4:	7723      	strb	r3, [r4, #28]
		ASSERT(false);
    bec6:	2280      	movs	r2, #128	; 0x80
    bec8:	47c0      	blx	r8
		return ERR_ALREADY_INITIALIZED;
    beca:	f06f 0011 	mvn.w	r0, #17
}
    bece:	b002      	add	sp, #8
    bed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(descr && task && descr->func);
    bed4:	4608      	mov	r0, r1
    bed6:	e7df      	b.n	be98 <timer_add_task+0x14>
	task->time_label = descr->time;
    bed8:	6962      	ldr	r2, [r4, #20]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    beda:	4b12      	ldr	r3, [pc, #72]	; (bf24 <timer_add_task+0xa0>)
	task->time_label = descr->time;
    bedc:	606a      	str	r2, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    bede:	4629      	mov	r1, r5
    bee0:	4638      	mov	r0, r7
    bee2:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    bee4:	7f23      	ldrb	r3, [r4, #28]
    bee6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    beea:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    beec:	7f23      	ldrb	r3, [r4, #28]
    beee:	f013 0302 	ands.w	r3, r3, #2
    bef2:	d010      	beq.n	bf16 <timer_add_task+0x92>
		CRITICAL_SECTION_ENTER()
    bef4:	4b0c      	ldr	r3, [pc, #48]	; (bf28 <timer_add_task+0xa4>)
    bef6:	a801      	add	r0, sp, #4
    bef8:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    befa:	7f23      	ldrb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    befc:	4620      	mov	r0, r4
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    befe:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    bf02:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    bf04:	f850 3b04 	ldr.w	r3, [r0], #4
    bf08:	69db      	ldr	r3, [r3, #28]
    bf0a:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    bf0c:	a801      	add	r0, sp, #4
    bf0e:	4b07      	ldr	r3, [pc, #28]	; (bf2c <timer_add_task+0xa8>)
    bf10:	4798      	blx	r3
	return ERR_NONE;
    bf12:	4630      	mov	r0, r6
    bf14:	e7db      	b.n	bece <timer_add_task+0x4a>
    bf16:	4618      	mov	r0, r3
    bf18:	e7d9      	b.n	bece <timer_add_task+0x4a>
    bf1a:	bf00      	nop
    bf1c:	000158f0 	.word	0x000158f0
    bf20:	0000f005 	.word	0x0000f005
    bf24:	0000bd51 	.word	0x0000bd51
    bf28:	00011329 	.word	0x00011329
    bf2c:	00011337 	.word	0x00011337
    bf30:	0000d0fd 	.word	0x0000d0fd

0000bf34 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    bf34:	2000      	movs	r0, #0
    bf36:	4770      	bx	lr

0000bf38 <_usb_d_dev_wait_dfll_rdy>:
}

static inline bool hri_oscctrl_get_DFLLCTRLB_MODE_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    bf38:	4b07      	ldr	r3, [pc, #28]	; (bf58 <_usb_d_dev_wait_dfll_rdy+0x20>)
    bf3a:	f893 2020 	ldrb.w	r2, [r3, #32]
/**
 * \brief Wait DFLL clock to be ready
 */
static inline void _usb_d_dev_wait_dfll_rdy(void)
{
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    bf3e:	07d1      	lsls	r1, r2, #31
    bf40:	d506      	bpl.n	bf50 <_usb_d_dev_wait_dfll_rdy+0x18>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    bf42:	691a      	ldr	r2, [r3, #16]
	tmp &= mask;
    bf44:	f402 6210 	and.w	r2, r2, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    bf48:	f5b2 6f10 	cmp.w	r2, #2304	; 0x900
    bf4c:	d1f9      	bne.n	bf42 <_usb_d_dev_wait_dfll_rdy+0xa>
    bf4e:	4770      	bx	lr
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    bf50:	691a      	ldr	r2, [r3, #16]
		       != (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
			;
	} else {
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    bf52:	05d2      	lsls	r2, r2, #23
    bf54:	d5fc      	bpl.n	bf50 <_usb_d_dev_wait_dfll_rdy+0x18>
			;
	}
}
    bf56:	4770      	bx	lr
    bf58:	40001000 	.word	0x40001000

0000bf5c <_usb_d_dev_ept>:
 * \param[in] epn Endpoint number.
 * \param[in] dir Endpoint direction.
 */
static inline struct _usb_d_dev_ep *_usb_d_dev_ept(uint8_t epn, bool dir)
{
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    bf5c:	b110      	cbz	r0, bf64 <_usb_d_dev_ept+0x8>
    bf5e:	b109      	cbz	r1, bf64 <_usb_d_dev_ept+0x8>
    bf60:	3005      	adds	r0, #5
    bf62:	b2c0      	uxtb	r0, r0
	return &dev_inst.ep[ep_index];
    bf64:	2314      	movs	r3, #20
    bf66:	fb00 3003 	mla	r0, r0, r3, r3
}
    bf6a:	4b01      	ldr	r3, [pc, #4]	; (bf70 <_usb_d_dev_ept+0x14>)
    bf6c:	4418      	add	r0, r3
    bf6e:	4770      	bx	lr
    bf70:	20000888 	.word	0x20000888

0000bf74 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    bf74:	b430      	push	{r4, r5}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    bf76:	7cc1      	ldrb	r1, [r0, #19]
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    bf78:	7c85      	ldrb	r5, [r0, #18]

	if (!is_ctrl) {
    bf7a:	f001 0307 	and.w	r3, r1, #7
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    bf7e:	f005 020f 	and.w	r2, r5, #15
	if (!is_ctrl) {
    bf82:	2b01      	cmp	r3, #1
    bf84:	ea4f 1442 	mov.w	r4, r2, lsl #5
    bf88:	f102 0308 	add.w	r3, r2, #8
    bf8c:	d00a      	beq.n	bfa4 <_usb_d_dev_handle_setup+0x30>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bf8e:	015a      	lsls	r2, r3, #5
    bf90:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    bf94:	f104 4382 	add.w	r3, r4, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bf98:	2110      	movs	r1, #16
    bf9a:	71d1      	strb	r1, [r2, #7]
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
}
    bf9c:	bc30      	pop	{r4, r5}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    bf9e:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    bfa2:	4770      	bx	lr
	if (_usb_d_dev_ep_is_busy(ept)) {
    bfa4:	f011 0f40 	tst.w	r1, #64	; 0x40
    bfa8:	d00b      	beq.n	bfc2 <_usb_d_dev_handle_setup+0x4e>
		ept->flags.bits.is_busy = 0;
    bfaa:	0152      	lsls	r2, r2, #5
    bfac:	f36f 1186 	bfc	r1, #6, #1
    bfb0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    bfb4:	74c1      	strb	r1, [r0, #19]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    bfb6:	2180      	movs	r1, #128	; 0x80
    bfb8:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    bfbc:	2140      	movs	r1, #64	; 0x40
    bfbe:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105
	ept->flags.bits.is_stalled = 0;
    bfc2:	7cc2      	ldrb	r2, [r0, #19]
    bfc4:	f36f 02c3 	bfc	r2, #3, #1
    bfc8:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    bfca:	4a0a      	ldr	r2, [pc, #40]	; (bff4 <_usb_d_dev_handle_setup+0x80>)
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bfcc:	015b      	lsls	r3, r3, #5
    bfce:	1911      	adds	r1, r2, r4
    bfd0:	2000      	movs	r0, #0
    bfd2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bfd6:	f881 023a 	strb.w	r0, [r1, #570]	; 0x23a
    bfda:	f881 024a 	strb.w	r0, [r1, #586]	; 0x24a
    bfde:	216f      	movs	r1, #111	; 0x6f
    bfe0:	71d9      	strb	r1, [r3, #7]
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bfe2:	f104 4382 	add.w	r3, r4, #1090519040	; 0x41000000
	dev_inst.ep_callbacks.setup(ept->ep);
    bfe6:	4628      	mov	r0, r5
    bfe8:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    bfec:	bc30      	pop	{r4, r5}
	dev_inst.ep_callbacks.setup(ept->ep);
    bfee:	6893      	ldr	r3, [r2, #8]
    bff0:	4718      	bx	r3
    bff2:	bf00      	nop
    bff4:	20000888 	.word	0x20000888

0000bff8 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    bff8:	b410      	push	{r4}
	uint8_t epn = USB_EP_GET_N(ept->ep);
    bffa:	7c84      	ldrb	r4, [r0, #18]
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    bffc:	6882      	ldr	r2, [r0, #8]
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    bffe:	2320      	movs	r3, #32
    c000:	fa03 f101 	lsl.w	r1, r3, r1
    c004:	f004 030f 	and.w	r3, r4, #15
    c008:	015b      	lsls	r3, r3, #5
    c00a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    c00e:	b2c9      	uxtb	r1, r1
    c010:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    c014:	4b03      	ldr	r3, [pc, #12]	; (c024 <_usb_d_dev_handle_stall+0x2c>)
    c016:	4620      	mov	r0, r4
    c018:	691b      	ldr	r3, [r3, #16]
}
    c01a:	f85d 4b04 	ldr.w	r4, [sp], #4
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    c01e:	2101      	movs	r1, #1
    c020:	4718      	bx	r3
    c022:	bf00      	nop
    c024:	20000888 	.word	0x20000888

0000c028 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    c028:	b410      	push	{r4}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    c02a:	7c84      	ldrb	r4, [r0, #18]
    c02c:	2cff      	cmp	r4, #255	; 0xff
    c02e:	d00c      	beq.n	c04a <_usb_d_dev_trans_done+0x22>
    c030:	7cc3      	ldrb	r3, [r0, #19]
    c032:	065a      	lsls	r2, r3, #25
    c034:	d509      	bpl.n	c04a <_usb_d_dev_trans_done+0x22>
		return;
	}
	ept->flags.bits.is_busy = 0;
    c036:	f36f 1386 	bfc	r3, #6, #1
    c03a:	74c3      	strb	r3, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    c03c:	4b04      	ldr	r3, [pc, #16]	; (c050 <_usb_d_dev_trans_done+0x28>)
    c03e:	6882      	ldr	r2, [r0, #8]
    c040:	691b      	ldr	r3, [r3, #16]
    c042:	4620      	mov	r0, r4
}
    c044:	f85d 4b04 	ldr.w	r4, [sp], #4
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    c048:	4718      	bx	r3
}
    c04a:	f85d 4b04 	ldr.w	r4, [sp], #4
    c04e:	4770      	bx	lr
    c050:	20000888 	.word	0x20000888

0000c054 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    c054:	b477      	push	{r0, r1, r2, r4, r5, r6}
	uint8_t epn = USB_EP_GET_N(ept->ep);
    c056:	7c83      	ldrb	r3, [r0, #18]
{
    c058:	460d      	mov	r5, r1
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    c05a:	2bff      	cmp	r3, #255	; 0xff
{
    c05c:	4611      	mov	r1, r2
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    c05e:	f644 2225 	movw	r2, #18981	; 0x4a25
    c062:	f8ad 2004 	strh.w	r2, [sp, #4]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    c066:	d020      	beq.n	c0aa <_usb_d_dev_trans_stop+0x56>
    c068:	7cc2      	ldrb	r2, [r0, #19]
    c06a:	0652      	lsls	r2, r2, #25
    c06c:	d51d      	bpl.n	c0aa <_usb_d_dev_trans_stop+0x56>
		return;
	}
	/* Stop transfer */
	if (dir) {
    c06e:	f003 030f 	and.w	r3, r3, #15
    c072:	f103 0408 	add.w	r4, r3, #8
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c076:	0162      	lsls	r2, r4, #5
    c078:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    c07c:	b195      	cbz	r5, c0a4 <_usb_d_dev_trans_stop+0x50>
    c07e:	2680      	movs	r6, #128	; 0x80
    c080:	7116      	strb	r6, [r2, #4]
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    c082:	aa02      	add	r2, sp, #8
    c084:	4415      	add	r5, r2
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c086:	0164      	lsls	r4, r4, #5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c088:	015b      	lsls	r3, r3, #5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c08a:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c08e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c092:	f815 2c04 	ldrb.w	r2, [r5, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c096:	71e2      	strb	r2, [r4, #7]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c098:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    c09c:	4b04      	ldr	r3, [pc, #16]	; (c0b0 <_usb_d_dev_trans_stop+0x5c>)
}
    c09e:	b003      	add	sp, #12
    c0a0:	bc70      	pop	{r4, r5, r6}
	_usb_d_dev_trans_done(ept, code);
    c0a2:	4718      	bx	r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c0a4:	2640      	movs	r6, #64	; 0x40
    c0a6:	7156      	strb	r6, [r2, #5]
}
    c0a8:	e7eb      	b.n	c082 <_usb_d_dev_trans_stop+0x2e>
}
    c0aa:	b003      	add	sp, #12
    c0ac:	bc70      	pop	{r4, r5, r6}
    c0ae:	4770      	bx	lr
    c0b0:	0000c029 	.word	0x0000c029

0000c0b4 <_usb_d_dev_handle_trfail>:
{
    c0b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    c0b6:	7c83      	ldrb	r3, [r0, #18]
    c0b8:	f003 0c0f 	and.w	ip, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    c0bc:	f640 0204 	movw	r2, #2052	; 0x804
    c0c0:	4663      	mov	r3, ip
    c0c2:	f8ad 2004 	strh.w	r2, [sp, #4]
	UsbDeviceDescBank *bank    = prvt_inst.desc_table[epn].DeviceDescBank;
    c0c6:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    c0c8:	f10c 0308 	add.w	r3, ip, #8
    c0cc:	460c      	mov	r4, r1

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    c0ce:	0159      	lsls	r1, r3, #5
    c0d0:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    c0d4:	780f      	ldrb	r7, [r1, #0]
    c0d6:	b334      	cbz	r4, c126 <_usb_d_dev_handle_trfail+0x72>
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    c0d8:	f3c7 1702 	ubfx	r7, r7, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    c0dc:	4e2c      	ldr	r6, [pc, #176]	; (c190 <_usb_d_dev_handle_trfail+0xdc>)
    c0de:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    c0e2:	4416      	add	r6, r2
    c0e4:	aa02      	add	r2, sp, #8
    c0e6:	4422      	add	r2, r4
    c0e8:	7ab5      	ldrb	r5, [r6, #10]
    c0ea:	f812 ec04 	ldrb.w	lr, [r2, #-4]
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    c0ee:	2f02      	cmp	r7, #2
	st.reg = bank[bank_n].STATUS_BK.reg;
    c0f0:	b2ed      	uxtb	r5, r5
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    c0f2:	ea4f 124c 	mov.w	r2, ip, lsl #5
    c0f6:	d119      	bne.n	c12c <_usb_d_dev_handle_trfail+0x78>
    c0f8:	07e9      	lsls	r1, r5, #31
    c0fa:	d517      	bpl.n	c12c <_usb_d_dev_handle_trfail+0x78>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    c0fc:	7ab1      	ldrb	r1, [r6, #10]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c0fe:	015b      	lsls	r3, r3, #5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c100:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c104:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c108:	f36f 0100 	bfc	r1, #0, #1
    c10c:	72b1      	strb	r1, [r6, #10]
    c10e:	f883 e007 	strb.w	lr, [r3, #7]
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    c112:	f004 0101 	and.w	r1, r4, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c116:	f882 e108 	strb.w	lr, [r2, #264]	; 0x108
    c11a:	2204      	movs	r2, #4
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    c11c:	4b1d      	ldr	r3, [pc, #116]	; (c194 <_usb_d_dev_handle_trfail+0xe0>)
}
    c11e:	b003      	add	sp, #12
    c120:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    c124:	4718      	bx	r3
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    c126:	f007 0707 	and.w	r7, r7, #7
	return tmp;
    c12a:	e7d7      	b.n	c0dc <_usb_d_dev_handle_trfail+0x28>
	} else if (st.bit.ERRORFLOW) {
    c12c:	f015 0502 	ands.w	r5, r5, #2
    c130:	d01b      	beq.n	c16a <_usb_d_dev_handle_trfail+0xb6>
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    c132:	7ab1      	ldrb	r1, [r6, #10]
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    c134:	7cc5      	ldrb	r5, [r0, #19]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c136:	015b      	lsls	r3, r3, #5
    c138:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    c13c:	f36f 0141 	bfc	r1, #1, #1
    c140:	72b1      	strb	r1, [r6, #10]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c142:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c146:	f883 e007 	strb.w	lr, [r3, #7]
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    c14a:	f005 0307 	and.w	r3, r5, #7
    c14e:	2b01      	cmp	r3, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c150:	f882 e108 	strb.w	lr, [r2, #264]	; 0x108
    c154:	d119      	bne.n	c18a <_usb_d_dev_handle_trfail+0xd6>
    c156:	066b      	lsls	r3, r5, #25
    c158:	d517      	bpl.n	c18a <_usb_d_dev_handle_trfail+0xd6>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    c15a:	7cc3      	ldrb	r3, [r0, #19]
    c15c:	ebb4 1fd3 	cmp.w	r4, r3, lsr #7
    c160:	ea4f 11d3 	mov.w	r1, r3, lsr #7
    c164:	d011      	beq.n	c18a <_usb_d_dev_handle_trfail+0xd6>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    c166:	2200      	movs	r2, #0
    c168:	e7d8      	b.n	c11c <_usb_d_dev_handle_trfail+0x68>
	bank->STATUS_BK.reg     = 0;
    c16a:	490b      	ldr	r1, [pc, #44]	; (c198 <_usb_d_dev_handle_trfail+0xe4>)
    c16c:	eb04 044c 	add.w	r4, r4, ip, lsl #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c170:	015b      	lsls	r3, r3, #5
    c172:	eb01 1404 	add.w	r4, r1, r4, lsl #4
    c176:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c17a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    c17e:	f884 523a 	strb.w	r5, [r4, #570]	; 0x23a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c182:	f883 e007 	strb.w	lr, [r3, #7]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c186:	f882 e108 	strb.w	lr, [r2, #264]	; 0x108
}
    c18a:	b003      	add	sp, #12
    c18c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c18e:	bf00      	nop
    c190:	20000ab8 	.word	0x20000ab8
    c194:	0000c055 	.word	0x0000c055
    c198:	20000888 	.word	0x20000888

0000c19c <_usb_d_dev_reset_epts>:
{
    c19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c1a0:	4c0a      	ldr	r4, [pc, #40]	; (c1cc <_usb_d_dev_reset_epts+0x30>)
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    c1a2:	4f0b      	ldr	r7, [pc, #44]	; (c1d0 <_usb_d_dev_reset_epts+0x34>)
{
    c1a4:	2501      	movs	r5, #1
		dev_inst.ep[i].ep       = 0xFF;
    c1a6:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    c1a8:	2103      	movs	r1, #3
    c1aa:	4620      	mov	r0, r4
    c1ac:	3501      	adds	r5, #1
    c1ae:	47b8      	blx	r7
		dev_inst.ep[i].flags.u8 = 0;
    c1b0:	2100      	movs	r1, #0
	for (i = 0; i < USB_D_N_EP; i++) {
    c1b2:	2d1c      	cmp	r5, #28
		dev_inst.ep[i].ep       = 0xFF;
    c1b4:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    c1b6:	74e1      	strb	r1, [r4, #19]
	for (i = 0; i < USB_D_N_EP; i++) {
    c1b8:	f104 0414 	add.w	r4, r4, #20
    c1bc:	d1f4      	bne.n	c1a8 <_usb_d_dev_reset_epts+0xc>
}
    c1be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    c1c2:	4804      	ldr	r0, [pc, #16]	; (c1d4 <_usb_d_dev_reset_epts+0x38>)
    c1c4:	4b04      	ldr	r3, [pc, #16]	; (c1d8 <_usb_d_dev_reset_epts+0x3c>)
    c1c6:	22c0      	movs	r2, #192	; 0xc0
    c1c8:	4718      	bx	r3
    c1ca:	bf00      	nop
    c1cc:	2000089c 	.word	0x2000089c
    c1d0:	0000c029 	.word	0x0000c029
    c1d4:	20000ab8 	.word	0x20000ab8
    c1d8:	00012ab5 	.word	0x00012ab5

0000c1dc <_usb_d_dev_in_next>:
{
    c1dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c1e0:	4604      	mov	r4, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    c1e2:	7c80      	ldrb	r0, [r0, #18]
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    c1e4:	4688      	mov	r8, r1
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    c1e6:	f000 070f 	and.w	r7, r0, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    c1ea:	2900      	cmp	r1, #0
    c1ec:	d05b      	beq.n	c2a6 <_usb_d_dev_in_next+0xca>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    c1ee:	4b4d      	ldr	r3, [pc, #308]	; (c324 <_usb_d_dev_in_next+0x148>)
    c1f0:	eb03 1347 	add.w	r3, r3, r7, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    c1f4:	695e      	ldr	r6, [r3, #20]
    c1f6:	f3c6 060d 	ubfx	r6, r6, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    c1fa:	8a22      	ldrh	r2, [r4, #16]
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    c1fc:	f894 e013 	ldrb.w	lr, [r4, #19]
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    c200:	f240 33ff 	movw	r3, #1023	; 0x3ff
    c204:	429a      	cmp	r2, r3
    c206:	bf1a      	itte	ne
    c208:	f102 3cff 	addne.w	ip, r2, #4294967295	; 0xffffffff
    c20c:	fa0f fc8c 	sxthne.w	ip, ip
    c210:	4694      	moveq	ip, r2
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    c212:	f00e 0907 	and.w	r9, lr, #7
	if (isr) {
    c216:	f1b8 0f00 	cmp.w	r8, #0
    c21a:	d005      	beq.n	c228 <_usb_d_dev_in_next+0x4c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c21c:	017b      	lsls	r3, r7, #5
    c21e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c222:	2102      	movs	r1, #2
    c224:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	ept->trans_count += trans_count;
    c228:	68a1      	ldr	r1, [r4, #8]
	if (ept->trans_count < ept->trans_size) {
    c22a:	6863      	ldr	r3, [r4, #4]
	ept->trans_count += trans_count;
    c22c:	4431      	add	r1, r6
	if (ept->trans_count < ept->trans_size) {
    c22e:	4299      	cmp	r1, r3
	ept->trans_count += trans_count;
    c230:	60a1      	str	r1, [r4, #8]
	if (ept->trans_count < ept->trans_size) {
    c232:	ea4f 1547 	mov.w	r5, r7, lsl #5
    c236:	d242      	bcs.n	c2be <_usb_d_dev_in_next+0xe2>
		trans_next = ept->trans_size - ept->trans_count;
    c238:	1a5b      	subs	r3, r3, r1
    c23a:	b29e      	uxth	r6, r3
		if (ept->flags.bits.use_cache) {
    c23c:	6823      	ldr	r3, [r4, #0]
    c23e:	f8df a0f0 	ldr.w	sl, [pc, #240]	; c330 <_usb_d_dev_in_next+0x154>
    c242:	f01e 0f20 	tst.w	lr, #32
    c246:	4419      	add	r1, r3
    c248:	d02f      	beq.n	c2aa <_usb_d_dev_in_next+0xce>
			if (trans_next > ept->size) {
    c24a:	4296      	cmp	r6, r2
    c24c:	bf28      	it	cs
    c24e:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    c250:	4b35      	ldr	r3, [pc, #212]	; (c328 <_usb_d_dev_in_next+0x14c>)
    c252:	68e0      	ldr	r0, [r4, #12]
    c254:	4632      	mov	r2, r6
    c256:	4798      	blx	r3
	bank->ADDR.reg          = addr;
    c258:	eb0a 0305 	add.w	r3, sl, r5
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    c25c:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    c25e:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    c262:	eb0a 0205 	add.w	r2, sl, r5
    c266:	f8d2 3244 	ldr.w	r3, [r2, #580]	; 0x244
    c26a:	f366 030d 	bfi	r3, r6, #0, #14
    c26e:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    c272:	f8d2 3244 	ldr.w	r3, [r2, #580]	; 0x244
    c276:	f36f 339b 	bfc	r3, #14, #14
    c27a:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
	if (!isr) {
    c27e:	f1b8 0f00 	cmp.w	r8, #0
    c282:	d108      	bne.n	c296 <_usb_d_dev_in_next+0xba>
			inten = USB_D_BANK1_INT_FLAGS;
    c284:	f1b9 0f01 	cmp.w	r9, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    c288:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    c28c:	bf0c      	ite	eq
    c28e:	234e      	moveq	r3, #78	; 0x4e
    c290:	234a      	movne	r3, #74	; 0x4a
    c292:	f885 3109 	strb.w	r3, [r5, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c296:	017b      	lsls	r3, r7, #5
    c298:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c29c:	2280      	movs	r2, #128	; 0x80
    c29e:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
}
    c2a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    c2a6:	460e      	mov	r6, r1
    c2a8:	e7a7      	b.n	c1fa <_usb_d_dev_in_next+0x1e>
	bank->ADDR.reg          = addr;
    c2aa:	eb0a 0305 	add.w	r3, sl, r5
    c2ae:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    c2b2:	bf28      	it	cs
    c2b4:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
    c2b8:	f8c3 1240 	str.w	r1, [r3, #576]	; 0x240
}
    c2bc:	e7d1      	b.n	c262 <_usb_d_dev_in_next+0x86>
	} else if (ept->flags.bits.need_zlp) {
    c2be:	f01e 0f10 	tst.w	lr, #16
    c2c2:	d00e      	beq.n	c2e2 <_usb_d_dev_in_next+0x106>
		ept->flags.bits.need_zlp = 0;
    c2c4:	7ce3      	ldrb	r3, [r4, #19]
    c2c6:	f36f 1304 	bfc	r3, #4, #1
    c2ca:	74e3      	strb	r3, [r4, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    c2cc:	4b17      	ldr	r3, [pc, #92]	; (c32c <_usb_d_dev_in_next+0x150>)
    c2ce:	442b      	add	r3, r5
    c2d0:	685a      	ldr	r2, [r3, #4]
    c2d2:	f36f 020d 	bfc	r2, #0, #14
    c2d6:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    c2d8:	685a      	ldr	r2, [r3, #4]
    c2da:	f36f 329b 	bfc	r2, #14, #14
    c2de:	605a      	str	r2, [r3, #4]
		goto _in_tx_exec;
    c2e0:	e7cd      	b.n	c27e <_usb_d_dev_in_next+0xa2>
	if (is_ctrl) {
    c2e2:	f1b9 0f01 	cmp.w	r9, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c2e6:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
	if (last_pkt == ept->size) {
    c2ea:	ea0c 0c06 	and.w	ip, ip, r6
    c2ee:	bf0c      	ite	eq
    c2f0:	234b      	moveq	r3, #75	; 0x4b
    c2f2:	234a      	movne	r3, #74	; 0x4a
    c2f4:	4562      	cmp	r2, ip
    c2f6:	f885 3108 	strb.w	r3, [r5, #264]	; 0x108
    c2fa:	d10c      	bne.n	c316 <_usb_d_dev_in_next+0x13a>
		ept->flags.bits.is_busy = 0;
    c2fc:	7ce3      	ldrb	r3, [r4, #19]
    c2fe:	f36f 1386 	bfc	r3, #6, #1
    c302:	74e3      	strb	r3, [r4, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    c304:	4b0a      	ldr	r3, [pc, #40]	; (c330 <_usb_d_dev_in_next+0x154>)
    c306:	68db      	ldr	r3, [r3, #12]
    c308:	4798      	blx	r3
    c30a:	2800      	cmp	r0, #0
    c30c:	d1c9      	bne.n	c2a2 <_usb_d_dev_in_next+0xc6>
		ept->flags.bits.is_busy = 1;
    c30e:	7ce3      	ldrb	r3, [r4, #19]
    c310:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c314:	74e3      	strb	r3, [r4, #19]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    c316:	4620      	mov	r0, r4
    c318:	4b06      	ldr	r3, [pc, #24]	; (c334 <_usb_d_dev_in_next+0x158>)
}
    c31a:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    c31e:	2100      	movs	r1, #0
    c320:	4718      	bx	r3
    c322:	bf00      	nop
    c324:	20000ab8 	.word	0x20000ab8
    c328:	00012981 	.word	0x00012981
    c32c:	20000ac8 	.word	0x20000ac8
    c330:	20000888 	.word	0x20000888
    c334:	0000c029 	.word	0x0000c029

0000c338 <_usb_d_dev_out_next>:
{
    c338:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    c33c:	7c86      	ldrb	r6, [r0, #18]
    c33e:	f006 060f 	and.w	r6, r6, #15
{
    c342:	4604      	mov	r4, r0
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    c344:	460f      	mov	r7, r1
    c346:	0175      	lsls	r5, r6, #5
    c348:	2900      	cmp	r1, #0
    c34a:	d060      	beq.n	c40e <_usb_d_dev_out_next+0xd6>
    c34c:	4b5d      	ldr	r3, [pc, #372]	; (c4c4 <_usb_d_dev_out_next+0x18c>)
    c34e:	442b      	add	r3, r5
    c350:	685a      	ldr	r2, [r3, #4]
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    c352:	685b      	ldr	r3, [r3, #4]
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    c354:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    c358:	f3c3 090d 	ubfx	r9, r3, #0, #14
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    c35c:	f8b4 8010 	ldrh.w	r8, [r4, #16]
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    c360:	7ce2      	ldrb	r2, [r4, #19]
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    c362:	f240 33ff 	movw	r3, #1023	; 0x3ff
    c366:	4598      	cmp	r8, r3
    c368:	bf1c      	itt	ne
    c36a:	f108 38ff 	addne.w	r8, r8, #4294967295	; 0xffffffff
    c36e:	fa1f f888 	uxthne.w	r8, r8
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    c372:	f002 0307 	and.w	r3, r2, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    c376:	ea09 0b08 	and.w	fp, r9, r8
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    c37a:	9301      	str	r3, [sp, #4]
	if (isr) {
    c37c:	b12f      	cbz	r7, c38a <_usb_d_dev_out_next+0x52>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c37e:	0173      	lsls	r3, r6, #5
    c380:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c384:	2101      	movs	r1, #1
    c386:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    c38a:	0690      	lsls	r0, r2, #26
    c38c:	d50c      	bpl.n	c3a8 <_usb_d_dev_out_next+0x70>
    c38e:	6862      	ldr	r2, [r4, #4]
    c390:	b152      	cbz	r2, c3a8 <_usb_d_dev_out_next+0x70>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    c392:	68a0      	ldr	r0, [r4, #8]
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    c394:	6823      	ldr	r3, [r4, #0]
    c396:	68e1      	ldr	r1, [r4, #12]
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    c398:	1a12      	subs	r2, r2, r0
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    c39a:	b292      	uxth	r2, r2
    c39c:	455a      	cmp	r2, fp
    c39e:	4418      	add	r0, r3
    c3a0:	bf28      	it	cs
    c3a2:	465a      	movcs	r2, fp
    c3a4:	4b48      	ldr	r3, [pc, #288]	; (c4c8 <_usb_d_dev_out_next+0x190>)
    c3a6:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    c3a8:	6863      	ldr	r3, [r4, #4]
    c3aa:	2b00      	cmp	r3, #0
    c3ac:	d132      	bne.n	c414 <_usb_d_dev_out_next+0xdc>
    c3ae:	7ce2      	ldrb	r2, [r4, #19]
    c3b0:	06d1      	lsls	r1, r2, #27
    c3b2:	d52f      	bpl.n	c414 <_usb_d_dev_out_next+0xdc>
	bank->ADDR.reg          = addr;
    c3b4:	4845      	ldr	r0, [pc, #276]	; (c4cc <_usb_d_dev_out_next+0x194>)
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    c3b6:	68e1      	ldr	r1, [r4, #12]
		ept->flags.bits.need_zlp  = 0;
    c3b8:	f022 0230 	bic.w	r2, r2, #48	; 0x30
	bank->ADDR.reg          = addr;
    c3bc:	4428      	add	r0, r5
		ept->flags.bits.need_zlp  = 0;
    c3be:	f042 0220 	orr.w	r2, r2, #32
    c3c2:	74e2      	strb	r2, [r4, #19]
	bank->ADDR.reg          = addr;
    c3c4:	f500 720c 	add.w	r2, r0, #560	; 0x230
    c3c8:	f8c0 1230 	str.w	r1, [r0, #560]	; 0x230
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    c3cc:	6851      	ldr	r1, [r2, #4]
    c3ce:	8a20      	ldrh	r0, [r4, #16]
    c3d0:	f360 319b 	bfi	r1, r0, #14, #14
    c3d4:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    c3d6:	6851      	ldr	r1, [r2, #4]
    c3d8:	f363 010d 	bfi	r1, r3, #0, #14
    c3dc:	6051      	str	r1, [r2, #4]
	if (!isr) {
    c3de:	b96f      	cbnz	r7, c3fc <_usb_d_dev_out_next+0xc4>
		if (is_ctrl) {
    c3e0:	9b01      	ldr	r3, [sp, #4]
    c3e2:	2b01      	cmp	r3, #1
	bank->STATUS_BK.reg     = 0;
    c3e4:	bf04      	itt	eq
    c3e6:	4b39      	ldreq	r3, [pc, #228]	; (c4cc <_usb_d_dev_out_next+0x194>)
    c3e8:	195b      	addeq	r3, r3, r5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    c3ea:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    c3ee:	bf0a      	itet	eq
    c3f0:	f883 724a 	strbeq.w	r7, [r3, #586]	; 0x24a
			inten = USB_D_BANK0_INT_FLAGS;
    c3f4:	2325      	movne	r3, #37	; 0x25
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    c3f6:	232d      	moveq	r3, #45	; 0x2d
    c3f8:	f885 3109 	strb.w	r3, [r5, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c3fc:	0176      	lsls	r6, r6, #5
    c3fe:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
    c402:	2340      	movs	r3, #64	; 0x40
    c404:	f886 3104 	strb.w	r3, [r6, #260]	; 0x104
}
    c408:	b003      	add	sp, #12
    c40a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    c40e:	468a      	mov	sl, r1
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    c410:	4689      	mov	r9, r1
    c412:	e7a3      	b.n	c35c <_usb_d_dev_out_next+0x24>
	} else if (isr && last_pkt < ept->size) {
    c414:	68a1      	ldr	r1, [r4, #8]
    c416:	b1ef      	cbz	r7, c454 <_usb_d_dev_out_next+0x11c>
    c418:	8a22      	ldrh	r2, [r4, #16]
    c41a:	455a      	cmp	r2, fp
    c41c:	d91a      	bls.n	c454 <_usb_d_dev_out_next+0x11c>
		ept->flags.bits.need_zlp = 0;
    c41e:	7ce3      	ldrb	r3, [r4, #19]
		ept->trans_count += last_trans;
    c420:	4449      	add	r1, r9
		ept->flags.bits.need_zlp = 0;
    c422:	f36f 1304 	bfc	r3, #4, #1
    c426:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    c428:	60a1      	str	r1, [r4, #8]
	if (is_ctrl) {
    c42a:	9b01      	ldr	r3, [sp, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c42c:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    c430:	2b01      	cmp	r3, #1
    c432:	bf0c      	ite	eq
    c434:	232d      	moveq	r3, #45	; 0x2d
    c436:	2325      	movne	r3, #37	; 0x25
    c438:	f885 3108 	strb.w	r3, [r5, #264]	; 0x108
	if (0 == epn) {
    c43c:	b91e      	cbnz	r6, c446 <_usb_d_dev_out_next+0x10e>
	bank->ADDR.reg          = addr;
    c43e:	4b23      	ldr	r3, [pc, #140]	; (c4cc <_usb_d_dev_out_next+0x194>)
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    c440:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    c442:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    c446:	4b22      	ldr	r3, [pc, #136]	; (c4d0 <_usb_d_dev_out_next+0x198>)
    c448:	2100      	movs	r1, #0
    c44a:	4620      	mov	r0, r4
}
    c44c:	b003      	add	sp, #12
    c44e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    c452:	4718      	bx	r3
		ept->trans_count += trans_size;
    c454:	4451      	add	r1, sl
		if (ept->trans_count < ept->trans_size) {
    c456:	428b      	cmp	r3, r1
		ept->trans_count += trans_size;
    c458:	60a1      	str	r1, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    c45a:	d9e6      	bls.n	c42a <_usb_d_dev_out_next+0xf2>
			if (ept->flags.bits.use_cache) {
    c45c:	7ce0      	ldrb	r0, [r4, #19]
    c45e:	f8b4 c010 	ldrh.w	ip, [r4, #16]
    c462:	4a1a      	ldr	r2, [pc, #104]	; (c4cc <_usb_d_dev_out_next+0x194>)
			trans_next = ept->trans_size - ept->trans_count;
    c464:	1a5b      	subs	r3, r3, r1
			if (ept->flags.bits.use_cache) {
    c466:	f010 0f20 	tst.w	r0, #32
			trans_next = ept->trans_size - ept->trans_count;
    c46a:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    c46c:	d014      	beq.n	c498 <_usb_d_dev_out_next+0x160>
	bank->ADDR.reg          = addr;
    c46e:	1951      	adds	r1, r2, r5
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    c470:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    c472:	f8c1 0230 	str.w	r0, [r1, #560]	; 0x230
    c476:	4563      	cmp	r3, ip
    c478:	bf28      	it	cs
    c47a:	4663      	movcs	r3, ip
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    c47c:	442a      	add	r2, r5
    c47e:	f8d2 1234 	ldr.w	r1, [r2, #564]	; 0x234
    c482:	f363 319b 	bfi	r1, r3, #14, #14
    c486:	f8c2 1234 	str.w	r1, [r2, #564]	; 0x234
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    c48a:	f8d2 3234 	ldr.w	r3, [r2, #564]	; 0x234
    c48e:	f36f 030d 	bfc	r3, #0, #14
    c492:	f8c2 3234 	str.w	r3, [r2, #564]	; 0x234
			goto _out_rx_exec;
    c496:	e7a2      	b.n	c3de <_usb_d_dev_out_next+0xa6>
				if (trans_next > ept->size) {
    c498:	4563      	cmp	r3, ip
    c49a:	d90a      	bls.n	c4b2 <_usb_d_dev_out_next+0x17a>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    c49c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    c4a0:	d80c      	bhi.n	c4bc <_usb_d_dev_out_next+0x184>
						trans_next -= trans_next & size_mask;
    c4a2:	ea23 0308 	bic.w	r3, r3, r8
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    c4a6:	6820      	ldr	r0, [r4, #0]
    c4a8:	4401      	add	r1, r0
	bank->ADDR.reg          = addr;
    c4aa:	1950      	adds	r0, r2, r5
    c4ac:	f8c0 1230 	str.w	r1, [r0, #560]	; 0x230
}
    c4b0:	e7e4      	b.n	c47c <_usb_d_dev_out_next+0x144>
				} else if (trans_next < ept->size) {
    c4b2:	d2f8      	bcs.n	c4a6 <_usb_d_dev_out_next+0x16e>
					ept->flags.bits.use_cache = 1;
    c4b4:	f040 0020 	orr.w	r0, r0, #32
    c4b8:	74e0      	strb	r0, [r4, #19]
    c4ba:	e7f4      	b.n	c4a6 <_usb_d_dev_out_next+0x16e>
						trans_next = USB_D_DEV_TRANS_MAX;
    c4bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    c4c0:	e7f1      	b.n	c4a6 <_usb_d_dev_out_next+0x16e>
    c4c2:	bf00      	nop
    c4c4:	20000ab8 	.word	0x20000ab8
    c4c8:	00012981 	.word	0x00012981
    c4cc:	20000888 	.word	0x20000888
    c4d0:	0000c029 	.word	0x0000c029

0000c4d4 <_usb_d_dev_handler>:
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    c4d4:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
{
    c4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    c4dc:	8c1f      	ldrh	r7, [r3, #32]
    c4de:	4d69      	ldr	r5, [pc, #420]	; (c684 <_usb_d_dev_handler+0x1b0>)
    c4e0:	b2bf      	uxth	r7, r7
	if (0 == epint) {
    c4e2:	2f00      	cmp	r7, #0
    c4e4:	d163      	bne.n	c5ae <_usb_d_dev_handler+0xda>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    c4e6:	8b99      	ldrh	r1, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    c4e8:	8b1a      	ldrh	r2, [r3, #24]
    c4ea:	b292      	uxth	r2, r2
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    c4ec:	400a      	ands	r2, r1
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    c4ee:	f012 0004 	ands.w	r0, r2, #4
    c4f2:	d005      	beq.n	c500 <_usb_d_dev_handler+0x2c>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    c4f4:	2204      	movs	r2, #4
    c4f6:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    c4f8:	682b      	ldr	r3, [r5, #0]
}
    c4fa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	dev_inst.callbacks.sof();
    c4fe:	4718      	bx	r3
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    c500:	f412 7100 	ands.w	r1, r2, #512	; 0x200
    c504:	d01f      	beq.n	c546 <_usb_d_dev_handler+0x72>
    c506:	f240 2201 	movw	r2, #513	; 0x201
    c50a:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    c50c:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c50e:	2270      	movs	r2, #112	; 0x70
    c510:	831a      	strh	r2, [r3, #24]
    c512:	4603      	mov	r3, r0
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    c514:	eb05 1243 	add.w	r2, r5, r3, lsl #5
    c518:	f502 700e 	add.w	r0, r2, #568	; 0x238
    c51c:	f8b2 2238 	ldrh.w	r2, [r2, #568]	; 0x238
    c520:	f002 020f 	and.w	r2, r2, #15
    c524:	2a03      	cmp	r2, #3
    c526:	d109      	bne.n	c53c <_usb_d_dev_handler+0x68>
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    c528:	8801      	ldrh	r1, [r0, #0]
			bank->EXTREG.reg = 0;
    c52a:	2300      	movs	r3, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    c52c:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    c530:	8003      	strh	r3, [r0, #0]
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    c532:	686b      	ldr	r3, [r5, #4]
    c534:	2003      	movs	r0, #3
}
    c536:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    c53a:	4718      	bx	r3
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    c53c:	3301      	adds	r3, #1
    c53e:	2b05      	cmp	r3, #5
    c540:	d1e8      	bne.n	c514 <_usb_d_dev_handler+0x40>
	uint32_t lpm_variable = 0;
    c542:	2100      	movs	r1, #0
    c544:	e7f5      	b.n	c532 <_usb_d_dev_handler+0x5e>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    c546:	f012 0080 	ands.w	r0, r2, #128	; 0x80
    c54a:	d004      	beq.n	c556 <_usb_d_dev_handler+0x82>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    c54c:	2280      	movs	r2, #128	; 0x80
    c54e:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    c550:	2005      	movs	r0, #5
    c552:	686b      	ldr	r3, [r5, #4]
    c554:	e7ef      	b.n	c536 <_usb_d_dev_handler+0x62>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    c556:	f012 0470 	ands.w	r4, r2, #112	; 0x70
    c55a:	d00b      	beq.n	c574 <_usb_d_dev_handler+0xa0>
    c55c:	2270      	movs	r2, #112	; 0x70
    c55e:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    c560:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c562:	f240 2201 	movw	r2, #513	; 0x201
    c566:	831a      	strh	r2, [r3, #24]
		_usb_d_dev_wait_dfll_rdy();
    c568:	4b47      	ldr	r3, [pc, #284]	; (c688 <_usb_d_dev_handler+0x1b4>)
    c56a:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    c56c:	686b      	ldr	r3, [r5, #4]
    c56e:	4601      	mov	r1, r0
    c570:	2002      	movs	r0, #2
    c572:	e7e0      	b.n	c536 <_usb_d_dev_handler+0x62>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    c574:	f012 0108 	ands.w	r1, r2, #8
    c578:	d00e      	beq.n	c598 <_usb_d_dev_handler+0xc4>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    c57a:	2208      	movs	r2, #8
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    c57c:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    c580:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    c582:	2270      	movs	r2, #112	; 0x70
    c584:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c586:	f240 2201 	movw	r2, #513	; 0x201
    c58a:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    c58c:	4b3f      	ldr	r3, [pc, #252]	; (c68c <_usb_d_dev_handler+0x1b8>)
    c58e:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    c590:	686b      	ldr	r3, [r5, #4]
    c592:	4621      	mov	r1, r4
    c594:	2001      	movs	r0, #1
    c596:	e7ce      	b.n	c536 <_usb_d_dev_handler+0x62>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    c598:	07d0      	lsls	r0, r2, #31
    c59a:	d508      	bpl.n	c5ae <_usb_d_dev_handler+0xda>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    c59c:	f240 2201 	movw	r2, #513	; 0x201
    c5a0:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    c5a2:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c5a4:	2270      	movs	r2, #112	; 0x70
    c5a6:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    c5a8:	2004      	movs	r0, #4
    c5aa:	686b      	ldr	r3, [r5, #4]
    c5ac:	e7c3      	b.n	c536 <_usb_d_dev_handler+0x62>
    c5ae:	4c35      	ldr	r4, [pc, #212]	; (c684 <_usb_d_dev_handler+0x1b0>)
			_usb_d_dev_handle_setup(ept);
    c5b0:	f8df 90e4 	ldr.w	r9, [pc, #228]	; c698 <_usb_d_dev_handler+0x1c4>
			_usb_d_dev_handle_trfail(ept, 1);
    c5b4:	f8df 80e4 	ldr.w	r8, [pc, #228]	; c69c <_usb_d_dev_handler+0x1c8>
		_usb_d_dev_out_next(ept, true);
    c5b8:	f8df a0e4 	ldr.w	sl, [pc, #228]	; c6a0 <_usb_d_dev_handler+0x1cc>
	uint32_t lpm_variable = 0;
    c5bc:	2600      	movs	r6, #0
		if (ept->ep == 0xFF) {
    c5be:	f894 2026 	ldrb.w	r2, [r4, #38]	; 0x26
    c5c2:	2aff      	cmp	r2, #255	; 0xff
    c5c4:	f104 0414 	add.w	r4, r4, #20
    c5c8:	d029      	beq.n	c61e <_usb_d_dev_handler+0x14a>
	if (!(epint & (1u << epn))) {
    c5ca:	f002 020f 	and.w	r2, r2, #15
    c5ce:	2101      	movs	r1, #1
    c5d0:	fa01 f302 	lsl.w	r3, r1, r2
    c5d4:	423b      	tst	r3, r7
    c5d6:	d022      	beq.n	c61e <_usb_d_dev_handler+0x14a>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    c5d8:	0153      	lsls	r3, r2, #5
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    c5da:	0152      	lsls	r2, r2, #5
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    c5dc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    c5e0:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    c5e4:	f893 0107 	ldrb.w	r0, [r3, #263]	; 0x107
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    c5e8:	f892 3109 	ldrb.w	r3, [r2, #265]	; 0x109
	if (flags) {
    c5ec:	4003      	ands	r3, r0
    c5ee:	d016      	beq.n	c61e <_usb_d_dev_handler+0x14a>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    c5f0:	2214      	movs	r2, #20
    c5f2:	fb02 5206 	mla	r2, r2, r6, r5
    c5f6:	f892 2027 	ldrb.w	r2, [r2, #39]	; 0x27
    c5fa:	f002 0047 	and.w	r0, r2, #71	; 0x47
    c5fe:	4288      	cmp	r0, r1
    c600:	d112      	bne.n	c628 <_usb_d_dev_handler+0x154>
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    c602:	06da      	lsls	r2, r3, #27
    c604:	d502      	bpl.n	c60c <_usb_d_dev_handler+0x138>
			_usb_d_dev_handle_setup(ept);
    c606:	4620      	mov	r0, r4
    c608:	47c8      	blx	r9
    c60a:	e008      	b.n	c61e <_usb_d_dev_handler+0x14a>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    c60c:	f013 0140 	ands.w	r1, r3, #64	; 0x40
    c610:	d003      	beq.n	c61a <_usb_d_dev_handler+0x146>
		_usb_d_dev_handle_stall(ept, 1);
    c612:	4601      	mov	r1, r0
		_usb_d_dev_handle_stall(ept, 0);
    c614:	4b1e      	ldr	r3, [pc, #120]	; (c690 <_usb_d_dev_handler+0x1bc>)
    c616:	4620      	mov	r0, r4
    c618:	e013      	b.n	c642 <_usb_d_dev_handler+0x16e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    c61a:	069b      	lsls	r3, r3, #26
    c61c:	d4fa      	bmi.n	c614 <_usb_d_dev_handler+0x140>
	for (i = 0; i < USB_D_N_EP; i++) {
    c61e:	3601      	adds	r6, #1
    c620:	2e1b      	cmp	r6, #27
    c622:	d1cc      	bne.n	c5be <_usb_d_dev_handler+0xea>
}
    c624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		} else if (_usb_d_dev_ep_is_in(ept)) {
    c628:	0610      	lsls	r0, r2, #24
    c62a:	d514      	bpl.n	c656 <_usb_d_dev_handler+0x182>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    c62c:	0658      	lsls	r0, r3, #25
    c62e:	d4f1      	bmi.n	c614 <_usb_d_dev_handler+0x140>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    c630:	0718      	lsls	r0, r3, #28
    c632:	d502      	bpl.n	c63a <_usb_d_dev_handler+0x166>
			_usb_d_dev_handle_trfail(ept, 1);
    c634:	4620      	mov	r0, r4
    c636:	47c0      	blx	r8
    c638:	e7f1      	b.n	c61e <_usb_d_dev_handler+0x14a>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    c63a:	0798      	lsls	r0, r3, #30
    c63c:	d503      	bpl.n	c646 <_usb_d_dev_handler+0x172>
		_usb_d_dev_in_next(ept, true);
    c63e:	4b15      	ldr	r3, [pc, #84]	; (c694 <_usb_d_dev_handler+0x1c0>)
    c640:	4620      	mov	r0, r4
		_usb_d_dev_handle_stall(ept, 0);
    c642:	4798      	blx	r3
    c644:	e7eb      	b.n	c61e <_usb_d_dev_handler+0x14a>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    c646:	f002 0207 	and.w	r2, r2, #7
    c64a:	2a01      	cmp	r2, #1
    c64c:	d1e7      	bne.n	c61e <_usb_d_dev_handler+0x14a>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    c64e:	075a      	lsls	r2, r3, #29
    c650:	d515      	bpl.n	c67e <_usb_d_dev_handler+0x1aa>
			_usb_d_dev_handle_trfail(ept, 0);
    c652:	2100      	movs	r1, #0
    c654:	e7ee      	b.n	c634 <_usb_d_dev_handler+0x160>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    c656:	f013 0020 	ands.w	r0, r3, #32
    c65a:	d001      	beq.n	c660 <_usb_d_dev_handler+0x18c>
		_usb_d_dev_handle_stall(ept, 0);
    c65c:	2100      	movs	r1, #0
    c65e:	e7d9      	b.n	c614 <_usb_d_dev_handler+0x140>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    c660:	0758      	lsls	r0, r3, #29
    c662:	d4f6      	bmi.n	c652 <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    c664:	07d8      	lsls	r0, r3, #31
    c666:	d502      	bpl.n	c66e <_usb_d_dev_handler+0x19a>
		_usb_d_dev_out_next(ept, true);
    c668:	4620      	mov	r0, r4
    c66a:	47d0      	blx	sl
    c66c:	e7d7      	b.n	c61e <_usb_d_dev_handler+0x14a>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    c66e:	f002 0207 	and.w	r2, r2, #7
    c672:	2a01      	cmp	r2, #1
    c674:	d1d3      	bne.n	c61e <_usb_d_dev_handler+0x14a>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    c676:	071a      	lsls	r2, r3, #28
    c678:	d501      	bpl.n	c67e <_usb_d_dev_handler+0x1aa>
			_usb_d_dev_handle_trfail(ept, 1);
    c67a:	2101      	movs	r1, #1
    c67c:	e7da      	b.n	c634 <_usb_d_dev_handler+0x160>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    c67e:	06db      	lsls	r3, r3, #27
    c680:	d5cd      	bpl.n	c61e <_usb_d_dev_handler+0x14a>
    c682:	e7c0      	b.n	c606 <_usb_d_dev_handler+0x132>
    c684:	20000888 	.word	0x20000888
    c688:	0000bf39 	.word	0x0000bf39
    c68c:	0000c19d 	.word	0x0000c19d
    c690:	0000bff9 	.word	0x0000bff9
    c694:	0000c1dd 	.word	0x0000c1dd
    c698:	0000bf75 	.word	0x0000bf75
    c69c:	0000c0b5 	.word	0x0000c0b5
    c6a0:	0000c339 	.word	0x0000c339

0000c6a4 <_usbd_ep_pcksize_size>:
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    c6a4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    c6a8:	d80f      	bhi.n	c6ca <_usbd_ep_pcksize_size+0x26>
    c6aa:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    c6ae:	d80e      	bhi.n	c6ce <_usbd_ep_pcksize_size+0x2a>
    c6b0:	2880      	cmp	r0, #128	; 0x80
    c6b2:	d80e      	bhi.n	c6d2 <_usbd_ep_pcksize_size+0x2e>
    c6b4:	2840      	cmp	r0, #64	; 0x40
    c6b6:	d80e      	bhi.n	c6d6 <_usbd_ep_pcksize_size+0x32>
    c6b8:	2820      	cmp	r0, #32
    c6ba:	d80e      	bhi.n	c6da <_usbd_ep_pcksize_size+0x36>
    c6bc:	2810      	cmp	r0, #16
    c6be:	d80e      	bhi.n	c6de <_usbd_ep_pcksize_size+0x3a>
    c6c0:	2808      	cmp	r0, #8
    c6c2:	bf94      	ite	ls
    c6c4:	2000      	movls	r0, #0
    c6c6:	2001      	movhi	r0, #1
    c6c8:	4770      	bx	lr
    c6ca:	2007      	movs	r0, #7
    c6cc:	4770      	bx	lr
    c6ce:	2006      	movs	r0, #6
    c6d0:	4770      	bx	lr
    c6d2:	2005      	movs	r0, #5
    c6d4:	4770      	bx	lr
    c6d6:	2004      	movs	r0, #4
    c6d8:	4770      	bx	lr
    c6da:	2003      	movs	r0, #3
    c6dc:	4770      	bx	lr
    c6de:	2002      	movs	r0, #2
}
    c6e0:	4770      	bx	lr
	...

0000c6e4 <_usb_d_dev_init>:
{
    c6e4:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    c6e6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c6ea:	789a      	ldrb	r2, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    c6ec:	07d0      	lsls	r0, r2, #31
    c6ee:	d41a      	bmi.n	c726 <_usb_d_dev_init+0x42>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c6f0:	789a      	ldrb	r2, [r3, #2]
    c6f2:	0791      	lsls	r1, r2, #30
    c6f4:	d1fc      	bne.n	c6f0 <_usb_d_dev_init+0xc>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    c6f6:	781a      	ldrb	r2, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    c6f8:	0792      	lsls	r2, r2, #30
    c6fa:	d50d      	bpl.n	c718 <_usb_d_dev_init+0x34>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    c6fc:	781a      	ldrb	r2, [r3, #0]
    c6fe:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    c702:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c704:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c708:	7893      	ldrb	r3, [r2, #2]
    c70a:	0798      	lsls	r0, r3, #30
    c70c:	d1fc      	bne.n	c708 <_usb_d_dev_init+0x24>
    c70e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c712:	7893      	ldrb	r3, [r2, #2]
    c714:	0799      	lsls	r1, r3, #30
    c716:	d4fc      	bmi.n	c712 <_usb_d_dev_init+0x2e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    c718:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c71c:	2201      	movs	r2, #1
    c71e:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c720:	789a      	ldrb	r2, [r3, #2]
    c722:	0792      	lsls	r2, r2, #30
    c724:	d1fc      	bne.n	c720 <_usb_d_dev_init+0x3c>
    c726:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c72a:	7893      	ldrb	r3, [r2, #2]
    c72c:	07db      	lsls	r3, r3, #31
    c72e:	d4fc      	bmi.n	c72a <_usb_d_dev_init+0x46>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    c730:	4a1e      	ldr	r2, [pc, #120]	; (c7ac <_usb_d_dev_init+0xc8>)
    c732:	4b1f      	ldr	r3, [pc, #124]	; (c7b0 <_usb_d_dev_init+0xcc>)
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    c734:	e9c3 2200 	strd	r2, r2, [r3]
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    c738:	e9c3 2202 	strd	r2, r2, [r3, #8]
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    c73c:	611a      	str	r2, [r3, #16]
	_usb_d_dev_reset_epts();
    c73e:	4b1d      	ldr	r3, [pc, #116]	; (c7b4 <_usb_d_dev_init+0xd0>)
    c740:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    c742:	4b1d      	ldr	r3, [pc, #116]	; (c7b8 <_usb_d_dev_init+0xd4>)
    c744:	681a      	ldr	r2, [r3, #0]
	uint32_t pad_transp
    c746:	f3c2 1344 	ubfx	r3, r2, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    c74a:	f3c2 2182 	ubfx	r1, r2, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    c74e:	f012 021f 	ands.w	r2, r2, #31
    c752:	d025      	beq.n	c7a0 <_usb_d_dev_init+0xbc>
		pad_transn = 9;
    c754:	2a1f      	cmp	r2, #31
    c756:	bf08      	it	eq
    c758:	2209      	moveq	r2, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    c75a:	b31b      	cbz	r3, c7a4 <_usb_d_dev_init+0xc0>
		pad_transp = 25;
    c75c:	2b1f      	cmp	r3, #31
    c75e:	bf08      	it	eq
    c760:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    c762:	b309      	cbz	r1, c7a8 <_usb_d_dev_init+0xc4>
		pad_trim = 6;
    c764:	2907      	cmp	r1, #7
    c766:	bf08      	it	eq
    c768:	2106      	moveq	r1, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    c76a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
    c76e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
    c772:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c776:	b29b      	uxth	r3, r3
    c778:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    c77a:	78d3      	ldrb	r3, [r2, #3]
    c77c:	f043 0303 	orr.w	r3, r3, #3
    c780:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    c782:	78d3      	ldrb	r3, [r2, #3]
    c784:	f043 030c 	orr.w	r3, r3, #12
    c788:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    c78a:	2304      	movs	r3, #4
    c78c:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c78e:	7890      	ldrb	r0, [r2, #2]
    c790:	f010 0003 	ands.w	r0, r0, #3
    c794:	d1fb      	bne.n	c78e <_usb_d_dev_init+0xaa>
	hri_usbdevice_write_DESCADD_reg(hw, (uint32_t)prvt_inst.desc_table);
    c796:	4b09      	ldr	r3, [pc, #36]	; (c7bc <_usb_d_dev_init+0xd8>)
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    c798:	6253      	str	r3, [r2, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    c79a:	2301      	movs	r3, #1
    c79c:	8113      	strh	r3, [r2, #8]
}
    c79e:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    c7a0:	2209      	movs	r2, #9
    c7a2:	e7da      	b.n	c75a <_usb_d_dev_init+0x76>
		pad_transp = 25;
    c7a4:	2319      	movs	r3, #25
    c7a6:	e7dc      	b.n	c762 <_usb_d_dev_init+0x7e>
		pad_trim = 6;
    c7a8:	2106      	movs	r1, #6
    c7aa:	e7de      	b.n	c76a <_usb_d_dev_init+0x86>
    c7ac:	0000bf35 	.word	0x0000bf35
    c7b0:	20000888 	.word	0x20000888
    c7b4:	0000c19d 	.word	0x0000c19d
    c7b8:	00800084 	.word	0x00800084
    c7bc:	20000ab8 	.word	0x20000ab8

0000c7c0 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    c7c0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c7c4:	789a      	ldrb	r2, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    c7c6:	0792      	lsls	r2, r2, #30
    c7c8:	d122      	bne.n	c810 <_usb_d_dev_enable+0x50>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c7ca:	789a      	ldrb	r2, [r3, #2]
    c7cc:	0790      	lsls	r0, r2, #30
    c7ce:	d1fc      	bne.n	c7ca <_usb_d_dev_enable+0xa>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    c7d0:	7819      	ldrb	r1, [r3, #0]
    c7d2:	b2ca      	uxtb	r2, r1
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    c7d4:	0789      	lsls	r1, r1, #30
    c7d6:	d407      	bmi.n	c7e8 <_usb_d_dev_enable+0x28>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    c7d8:	f042 0202 	orr.w	r2, r2, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    c7dc:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c7de:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c7e2:	7893      	ldrb	r3, [r2, #2]
    c7e4:	079b      	lsls	r3, r3, #30
    c7e6:	d1fc      	bne.n	c7e2 <_usb_d_dev_enable+0x22>
    c7e8:	4b0b      	ldr	r3, [pc, #44]	; (c818 <_usb_d_dev_enable+0x58>)
    c7ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    c7ee:	609a      	str	r2, [r3, #8]
    c7f0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    c7f4:	609a      	str	r2, [r3, #8]
    c7f6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    c7fa:	609a      	str	r2, [r3, #8]
    c7fc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    c800:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c802:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c806:	f240 228d 	movw	r2, #653	; 0x28d
    c80a:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    c80c:	2000      	movs	r0, #0
    c80e:	4770      	bx	lr
		return -USB_ERR_DENIED;
    c810:	f06f 0010 	mvn.w	r0, #16
}
    c814:	4770      	bx	lr
    c816:	bf00      	nop
    c818:	e000e100 	.word	0xe000e100

0000c81c <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    c81c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c820:	8913      	ldrh	r3, [r2, #8]
    c822:	f023 0301 	bic.w	r3, r3, #1
    c826:	041b      	lsls	r3, r3, #16
    c828:	0c1b      	lsrs	r3, r3, #16
    c82a:	8113      	strh	r3, [r2, #8]
}
    c82c:	4770      	bx	lr

0000c82e <_usb_d_dev_set_address>:
	((Usb *)hw)->DEVICE.DADD.reg = data;
    c82e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    c832:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    c836:	7298      	strb	r0, [r3, #10]
}
    c838:	4770      	bx	lr

0000c83a <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
    c83a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c83e:	8a18      	ldrh	r0, [r3, #16]
}
    c840:	f3c0 00ca 	ubfx	r0, r0, #3, #11
    c844:	4770      	bx	lr
	...

0000c848 <_usb_d_dev_ep_init>:
{
    c848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint8_t               epn = USB_EP_GET_N(ep);
    c84c:	f000 040f 	and.w	r4, r0, #15
{
    c850:	460d      	mov	r5, r1
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c852:	f8df 90b0 	ldr.w	r9, [pc, #176]	; c904 <_usb_d_dev_ep_init+0xbc>
    c856:	09c1      	lsrs	r1, r0, #7
{
    c858:	4607      	mov	r7, r0
    c85a:	fa4f f880 	sxtb.w	r8, r0
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c85e:	4620      	mov	r0, r4
    c860:	47c8      	blx	r9
	if (epn > CONF_USB_D_MAX_EP_N) {
    c862:	2c05      	cmp	r4, #5
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c864:	4606      	mov	r6, r0
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    c866:	f005 0503 	and.w	r5, r5, #3
	if (epn > CONF_USB_D_MAX_EP_N) {
    c86a:	d83f      	bhi.n	c8ec <_usb_d_dev_ep_init+0xa4>
	if (ept->ep != 0xFF) {
    c86c:	7c83      	ldrb	r3, [r0, #18]
    c86e:	2bff      	cmp	r3, #255	; 0xff
    c870:	d13f      	bne.n	c8f2 <_usb_d_dev_ep_init+0xaa>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    c872:	b985      	cbnz	r5, c896 <_usb_d_dev_ep_init+0x4e>
		struct _usb_d_dev_ep *ept_in = _usb_d_dev_ept(epn, !dir);
    c874:	ea6f 0108 	mvn.w	r1, r8
    c878:	0fc9      	lsrs	r1, r1, #31
    c87a:	4620      	mov	r0, r4
    c87c:	47c8      	blx	r9
		if (ept_in->ep != 0xFF) {
    c87e:	7c83      	ldrb	r3, [r0, #18]
    c880:	2bff      	cmp	r3, #255	; 0xff
    c882:	d136      	bne.n	c8f2 <_usb_d_dev_ep_init+0xaa>
		if (pcfg->cache == NULL) {
    c884:	230c      	movs	r3, #12
    c886:	491e      	ldr	r1, [pc, #120]	; (c900 <_usb_d_dev_ep_init+0xb8>)
    c888:	4363      	muls	r3, r4
    c88a:	58cb      	ldr	r3, [r1, r3]
    c88c:	2b00      	cmp	r3, #0
    c88e:	d133      	bne.n	c8f8 <_usb_d_dev_ep_init+0xb0>
			return -USB_ERR_FUNC;
    c890:	f06f 0012 	mvn.w	r0, #18
    c894:	e018      	b.n	c8c8 <_usb_d_dev_ep_init+0x80>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c896:	f1b8 0f00 	cmp.w	r8, #0
    c89a:	da17      	bge.n	c8cc <_usb_d_dev_ep_init+0x84>
    c89c:	4918      	ldr	r1, [pc, #96]	; (c900 <_usb_d_dev_ep_init+0xb8>)
    c89e:	230c      	movs	r3, #12
    c8a0:	fb03 1304 	mla	r3, r3, r4, r1
    c8a4:	6859      	ldr	r1, [r3, #4]
    c8a6:	b9e9      	cbnz	r1, c8e4 <_usb_d_dev_ep_init+0x9c>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c8a8:	4915      	ldr	r1, [pc, #84]	; (c900 <_usb_d_dev_ep_init+0xb8>)
	ept->size     = max_pkt_siz;
    c8aa:	8232      	strh	r2, [r6, #16]
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c8ac:	230c      	movs	r3, #12
    c8ae:	435c      	muls	r4, r3
    c8b0:	190b      	adds	r3, r1, r4
    c8b2:	5909      	ldr	r1, [r1, r4]
    c8b4:	685b      	ldr	r3, [r3, #4]
	ept->ep       = ep;
    c8b6:	74b7      	strb	r7, [r6, #18]
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c8b8:	ea13 0328 	ands.w	r3, r3, r8, asr #32
    c8bc:	bf38      	it	cc
    c8be:	460b      	movcc	r3, r1
	ept->flags.u8 = (ep_type + 1);
    c8c0:	3501      	adds	r5, #1
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c8c2:	60f3      	str	r3, [r6, #12]
	ept->flags.u8 = (ep_type + 1);
    c8c4:	74f5      	strb	r5, [r6, #19]
	return USB_OK;
    c8c6:	2000      	movs	r0, #0
}
    c8c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c8cc:	230c      	movs	r3, #12
    c8ce:	490c      	ldr	r1, [pc, #48]	; (c900 <_usb_d_dev_ep_init+0xb8>)
    c8d0:	4363      	muls	r3, r4
    c8d2:	58cb      	ldr	r3, [r1, r3]
    c8d4:	2b00      	cmp	r3, #0
    c8d6:	d0e7      	beq.n	c8a8 <_usb_d_dev_ep_init+0x60>
    c8d8:	4909      	ldr	r1, [pc, #36]	; (c900 <_usb_d_dev_ep_init+0xb8>)
    c8da:	230c      	movs	r3, #12
    c8dc:	fb03 1304 	mla	r3, r3, r4, r1
    c8e0:	891b      	ldrh	r3, [r3, #8]
    c8e2:	e000      	b.n	c8e6 <_usb_d_dev_ep_init+0x9e>
    c8e4:	895b      	ldrh	r3, [r3, #10]
    c8e6:	429a      	cmp	r2, r3
    c8e8:	ddde      	ble.n	c8a8 <_usb_d_dev_ep_init+0x60>
    c8ea:	e7d1      	b.n	c890 <_usb_d_dev_ep_init+0x48>
		return -USB_ERR_PARAM;
    c8ec:	f06f 0011 	mvn.w	r0, #17
    c8f0:	e7ea      	b.n	c8c8 <_usb_d_dev_ep_init+0x80>
		return -USB_ERR_REDO;
    c8f2:	f06f 0013 	mvn.w	r0, #19
    c8f6:	e7e7      	b.n	c8c8 <_usb_d_dev_ep_init+0x80>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c8f8:	f1b8 0f00 	cmp.w	r8, #0
    c8fc:	daec      	bge.n	c8d8 <_usb_d_dev_ep_init+0x90>
    c8fe:	e7cd      	b.n	c89c <_usb_d_dev_ep_init+0x54>
    c900:	00015908 	.word	0x00015908
    c904:	0000bf5d 	.word	0x0000bf5d

0000c908 <_usb_d_dev_ep_deinit>:
{
    c908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t               epn = USB_EP_GET_N(ep);
    c90a:	f000 050f 	and.w	r5, r0, #15
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c90e:	2d05      	cmp	r5, #5
{
    c910:	4604      	mov	r4, r0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c912:	d818      	bhi.n	c946 <_usb_d_dev_ep_deinit+0x3e>
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c914:	4b17      	ldr	r3, [pc, #92]	; (c974 <_usb_d_dev_ep_deinit+0x6c>)
	bool                  dir = USB_EP_GET_DIR(ep);
    c916:	09c1      	lsrs	r1, r0, #7
    c918:	b247      	sxtb	r7, r0
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c91a:	4628      	mov	r0, r5
    c91c:	4798      	blx	r3
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c91e:	7c83      	ldrb	r3, [r0, #18]
    c920:	2bff      	cmp	r3, #255	; 0xff
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    c922:	4606      	mov	r6, r0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c924:	d00f      	beq.n	c946 <_usb_d_dev_ep_deinit+0x3e>
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    c926:	4b14      	ldr	r3, [pc, #80]	; (c978 <_usb_d_dev_ep_deinit+0x70>)
    c928:	2203      	movs	r2, #3
    c92a:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    c92c:	7cf3      	ldrb	r3, [r6, #19]
    c92e:	f003 0307 	and.w	r3, r3, #7
    c932:	2b01      	cmp	r3, #1
    c934:	d108      	bne.n	c948 <_usb_d_dev_ep_deinit+0x40>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    c936:	0164      	lsls	r4, r4, #5
    c938:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    c93c:	2300      	movs	r3, #0
    c93e:	f884 3100 	strb.w	r3, [r4, #256]	; 0x100
	ept->ep       = 0xFF;
    c942:	23ff      	movs	r3, #255	; 0xff
    c944:	8273      	strh	r3, [r6, #18]
}
    c946:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	} else if (USB_EP_GET_DIR(ep)) {
    c948:	2f00      	cmp	r7, #0
    c94a:	da09      	bge.n	c960 <_usb_d_dev_ep_deinit+0x58>
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    c94c:	016b      	lsls	r3, r5, #5
    c94e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c952:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
    c956:	f002 028f 	and.w	r2, r2, #143	; 0x8f
    c95a:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    c95e:	e7f0      	b.n	c942 <_usb_d_dev_ep_deinit+0x3a>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    c960:	0164      	lsls	r4, r4, #5
    c962:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    c966:	f894 3100 	ldrb.w	r3, [r4, #256]	; 0x100
    c96a:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    c96e:	f884 3100 	strb.w	r3, [r4, #256]	; 0x100
    c972:	e7e6      	b.n	c942 <_usb_d_dev_ep_deinit+0x3a>
    c974:	0000bf5d 	.word	0x0000bf5d
    c978:	0000c055 	.word	0x0000c055

0000c97c <_usb_d_dev_ep_enable>:
{
    c97c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint8_t               epn   = USB_EP_GET_N(ep);
    c980:	f000 050f 	and.w	r5, r0, #15
	struct _usb_d_dev_ep *ept   = _usb_d_dev_ept(epn, dir);
    c984:	09c1      	lsrs	r1, r0, #7
    c986:	4b55      	ldr	r3, [pc, #340]	; (cadc <_usb_d_dev_ep_enable+0x160>)
    c988:	fa4f f980 	sxtb.w	r9, r0
    c98c:	4628      	mov	r0, r5
    c98e:	4798      	blx	r3
    c990:	ea4f 1c45 	mov.w	ip, r5, lsl #5
    c994:	f10c 4682 	add.w	r6, ip, #1090519040	; 0x41000000
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c998:	2d05      	cmp	r5, #5
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    c99a:	f896 1100 	ldrb.w	r1, [r6, #256]	; 0x100
	struct _usb_d_dev_ep *ept   = _usb_d_dev_ept(epn, dir);
    c99e:	4607      	mov	r7, r0
    c9a0:	b2c8      	uxtb	r0, r1
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c9a2:	f200 8094 	bhi.w	cace <_usb_d_dev_ep_enable+0x152>
    c9a6:	7cba      	ldrb	r2, [r7, #18]
    c9a8:	2aff      	cmp	r2, #255	; 0xff
    c9aa:	f000 8090 	beq.w	cace <_usb_d_dev_ep_enable+0x152>
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    c9ae:	7cf9      	ldrb	r1, [r7, #19]
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    c9b0:	4c4b      	ldr	r4, [pc, #300]	; (cae0 <_usb_d_dev_ep_enable+0x164>)
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    c9b2:	f001 0307 	and.w	r3, r1, #7
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    c9b6:	f504 780c 	add.w	r8, r4, #560	; 0x230
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    c9ba:	2b01      	cmp	r3, #1
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    c9bc:	44e0      	add	r8, ip
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    c9be:	d147      	bne.n	ca50 <_usb_d_dev_ep_enable+0xd4>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    c9c0:	f010 0377 	ands.w	r3, r0, #119	; 0x77
    c9c4:	f040 8086 	bne.w	cad4 <_usb_d_dev_ep_enable+0x158>
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c9c8:	f8b7 9010 	ldrh.w	r9, [r7, #16]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    c9cc:	2111      	movs	r1, #17
    c9ce:	f886 1100 	strb.w	r1, [r6, #256]	; 0x100
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c9d2:	4648      	mov	r0, r9
    c9d4:	4943      	ldr	r1, [pc, #268]	; (cae4 <_usb_d_dev_ep_enable+0x168>)
    c9d6:	4788      	blx	r1
    c9d8:	0700      	lsls	r0, r0, #28
    c9da:	f000 41e0 	and.w	r1, r0, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c9de:	4842      	ldr	r0, [pc, #264]	; (cae8 <_usb_d_dev_ep_enable+0x16c>)
    c9e0:	ea00 3089 	and.w	r0, r0, r9, lsl #14
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c9e4:	f3c9 090d 	ubfx	r9, r9, #0, #14
	bank->STATUS_BK.reg     = 0;
    c9e8:	eb04 1545 	add.w	r5, r4, r5, lsl #5
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c9ec:	4308      	orrs	r0, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    c9ee:	f002 020f 	and.w	r2, r2, #15
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c9f2:	ea49 0101 	orr.w	r1, r9, r1
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    c9f6:	f8c8 0004 	str.w	r0, [r8, #4]
	bank->ADDR.reg          = addr;
    c9fa:	eb04 1442 	add.w	r4, r4, r2, lsl #5
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    c9fe:	f8c8 1014 	str.w	r1, [r8, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    ca02:	f04f 0c40 	mov.w	ip, #64	; 0x40
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    ca06:	2180      	movs	r1, #128	; 0x80
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    ca08:	f886 c105 	strb.w	ip, [r6, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    ca0c:	f886 1104 	strb.w	r1, [r6, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    ca10:	f885 323a 	strb.w	r3, [r5, #570]	; 0x23a
    ca14:	f885 324a 	strb.w	r3, [r5, #586]	; 0x24a
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    ca18:	68fd      	ldr	r5, [r7, #12]
	bank->ADDR.reg          = addr;
    ca1a:	f8c4 5230 	str.w	r5, [r4, #560]	; 0x230
    ca1e:	f504 710c 	add.w	r1, r4, #560	; 0x230
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    ca22:	f8d4 4234 	ldr.w	r4, [r4, #564]	; 0x234
    ca26:	f369 349b 	bfi	r4, r9, #14, #14
    ca2a:	604c      	str	r4, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    ca2c:	684c      	ldr	r4, [r1, #4]
	bank->ADDR.reg          = addr;
    ca2e:	0150      	lsls	r0, r2, #5
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    ca30:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    ca34:	f363 040d 	bfi	r4, r3, #0, #14
    ca38:	604c      	str	r4, [r1, #4]
    ca3a:	21b0      	movs	r1, #176	; 0xb0
    ca3c:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    ca40:	2110      	movs	r1, #16
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    ca42:	f882 c105 	strb.w	ip, [r2, #261]	; 0x105
	return USB_OK;
    ca46:	4618      	mov	r0, r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    ca48:	f882 1109 	strb.w	r1, [r2, #265]	; 0x109
}
    ca4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	} else if (dir) {
    ca50:	f1b9 0f00 	cmp.w	r9, #0
    ca54:	da1e      	bge.n	ca94 <_usb_d_dev_ep_enable+0x118>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    ca56:	f010 0270 	ands.w	r2, r0, #112	; 0x70
    ca5a:	d13b      	bne.n	cad4 <_usb_d_dev_ep_enable+0x158>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    ca5c:	f3c1 0102 	ubfx	r1, r1, #0, #3
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ca60:	8a3b      	ldrh	r3, [r7, #16]
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    ca62:	ea40 1101 	orr.w	r1, r0, r1, lsl #4
    ca66:	b2c9      	uxtb	r1, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    ca68:	f886 1100 	strb.w	r1, [r6, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ca6c:	4618      	mov	r0, r3
    ca6e:	491d      	ldr	r1, [pc, #116]	; (cae4 <_usb_d_dev_ep_enable+0x168>)
    ca70:	4788      	blx	r1
    ca72:	0700      	lsls	r0, r0, #28
    ca74:	f3c3 030d 	ubfx	r3, r3, #0, #14
    ca78:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
	bank->STATUS_BK.reg     = 0;
    ca7c:	eb04 1445 	add.w	r4, r4, r5, lsl #5
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ca80:	4318      	orrs	r0, r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    ca82:	2380      	movs	r3, #128	; 0x80
    ca84:	f8c8 0014 	str.w	r0, [r8, #20]
    ca88:	f886 3104 	strb.w	r3, [r6, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    ca8c:	f884 224a 	strb.w	r2, [r4, #586]	; 0x24a
	return USB_OK;
    ca90:	4610      	mov	r0, r2
}
    ca92:	e7db      	b.n	ca4c <_usb_d_dev_ep_enable+0xd0>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    ca94:	f010 0207 	ands.w	r2, r0, #7
    ca98:	d11c      	bne.n	cad4 <_usb_d_dev_ep_enable+0x158>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    ca9a:	f001 0107 	and.w	r1, r1, #7
    ca9e:	4301      	orrs	r1, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    caa0:	f886 1100 	strb.w	r1, [r6, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    caa4:	8a39      	ldrh	r1, [r7, #16]
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    caa6:	4b0f      	ldr	r3, [pc, #60]	; (cae4 <_usb_d_dev_ep_enable+0x168>)
    caa8:	4608      	mov	r0, r1
    caaa:	4798      	blx	r3
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    caac:	4b0e      	ldr	r3, [pc, #56]	; (cae8 <_usb_d_dev_ep_enable+0x16c>)
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    caae:	0700      	lsls	r0, r0, #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    cab0:	ea03 3381 	and.w	r3, r3, r1, lsl #14
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    cab4:	f000 40e0 	and.w	r0, r0, #1879048192	; 0x70000000
    cab8:	4303      	orrs	r3, r0
	bank->STATUS_BK.reg     = 0;
    caba:	eb04 1445 	add.w	r4, r4, r5, lsl #5
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    cabe:	f8c8 3004 	str.w	r3, [r8, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    cac2:	2340      	movs	r3, #64	; 0x40
    cac4:	f886 3105 	strb.w	r3, [r6, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    cac8:	f884 223a 	strb.w	r2, [r4, #570]	; 0x23a
    cacc:	e7e0      	b.n	ca90 <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    cace:	f06f 0011 	mvn.w	r0, #17
    cad2:	e7bb      	b.n	ca4c <_usb_d_dev_ep_enable+0xd0>
			return -USB_ERR_REDO;
    cad4:	f06f 0013 	mvn.w	r0, #19
    cad8:	e7b8      	b.n	ca4c <_usb_d_dev_ep_enable+0xd0>
    cada:	bf00      	nop
    cadc:	0000bf5d 	.word	0x0000bf5d
    cae0:	20000888 	.word	0x20000888
    cae4:	0000c6a5 	.word	0x0000c6a5
    cae8:	0fffc000 	.word	0x0fffc000

0000caec <_usb_d_dev_ep_stall>:
{
    caec:	b538      	push	{r3, r4, r5, lr}
	uint8_t               epn = USB_EP_GET_N(ep);
    caee:	f000 020f 	and.w	r2, r0, #15
	bool                  dir = USB_EP_GET_DIR(ep);
    caf2:	09c4      	lsrs	r4, r0, #7
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    caf4:	4b2f      	ldr	r3, [pc, #188]	; (cbb4 <_usb_d_dev_ep_stall+0xc8>)
{
    caf6:	460d      	mov	r5, r1
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    caf8:	4610      	mov	r0, r2
    cafa:	4621      	mov	r1, r4
    cafc:	4798      	blx	r3
	if (epn > CONF_USB_D_MAX_EP_N) {
    cafe:	2a05      	cmp	r2, #5
    cb00:	d855      	bhi.n	cbae <_usb_d_dev_ep_stall+0xc2>
	if (USB_EP_STALL_SET == ctrl) {
    cb02:	7c83      	ldrb	r3, [r0, #18]
    cb04:	2210      	movs	r2, #16
    cb06:	2d01      	cmp	r5, #1
    cb08:	f003 030f 	and.w	r3, r3, #15
    cb0c:	fa02 f204 	lsl.w	r2, r2, r4
    cb10:	d113      	bne.n	cb3a <_usb_d_dev_ep_stall+0x4e>
    cb12:	0159      	lsls	r1, r3, #5
    cb14:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    cb18:	b2d2      	uxtb	r2, r2
    cb1a:	f881 2105 	strb.w	r2, [r1, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    cb1e:	015b      	lsls	r3, r3, #5
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    cb20:	2120      	movs	r1, #32
    cb22:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    cb26:	40a1      	lsls	r1, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    cb28:	b2c9      	uxtb	r1, r1
    cb2a:	f883 1109 	strb.w	r1, [r3, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    cb2e:	7cc3      	ldrb	r3, [r0, #19]
    cb30:	f043 0308 	orr.w	r3, r3, #8
    cb34:	74c3      	strb	r3, [r0, #19]
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    cb36:	2000      	movs	r0, #0
}
    cb38:	bd38      	pop	{r3, r4, r5, pc}
	} else if (USB_EP_STALL_CLR == ctrl) {
    cb3a:	bb6d      	cbnz	r5, cb98 <_usb_d_dev_ep_stall+0xac>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    cb3c:	015d      	lsls	r5, r3, #5
    cb3e:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    cb42:	f895 1106 	ldrb.w	r1, [r5, #262]	; 0x106
	if (!is_stalled) {
    cb46:	4211      	tst	r1, r2
    cb48:	d0f5      	beq.n	cb36 <_usb_d_dev_ep_stall+0x4a>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    cb4a:	b2d2      	uxtb	r2, r2
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    cb4c:	f885 2104 	strb.w	r2, [r5, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    cb50:	015b      	lsls	r3, r3, #5
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    cb52:	2220      	movs	r2, #32
    cb54:	40a2      	lsls	r2, r4
    cb56:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    cb5a:	b2d1      	uxtb	r1, r2
    cb5c:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    cb60:	f895 3107 	ldrb.w	r3, [r5, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    cb64:	4213      	tst	r3, r2
    cb66:	d006      	beq.n	cb76 <_usb_d_dev_ep_stall+0x8a>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    cb68:	f885 1107 	strb.w	r1, [r5, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    cb6c:	2101      	movs	r1, #1
    cb6e:	40a1      	lsls	r1, r4
    cb70:	b2c9      	uxtb	r1, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    cb72:	f885 1104 	strb.w	r1, [r5, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    cb76:	7cc2      	ldrb	r2, [r0, #19]
    cb78:	f002 0307 	and.w	r3, r2, #7
    cb7c:	2b01      	cmp	r3, #1
    cb7e:	d108      	bne.n	cb92 <_usb_d_dev_ep_stall+0xa6>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    cb80:	f895 3106 	ldrb.w	r3, [r5, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    cb84:	f013 0330 	ands.w	r3, r3, #48	; 0x30
    cb88:	d1d5      	bne.n	cb36 <_usb_d_dev_ep_stall+0x4a>
			ept->flags.bits.is_stalled = 0;
    cb8a:	f363 02c3 	bfi	r2, r3, #3, #1
		ept->flags.bits.is_stalled = 0;
    cb8e:	74c2      	strb	r2, [r0, #19]
    cb90:	e7d1      	b.n	cb36 <_usb_d_dev_ep_stall+0x4a>
    cb92:	f36f 02c3 	bfc	r2, #3, #1
    cb96:	e7fa      	b.n	cb8e <_usb_d_dev_ep_stall+0xa2>
    cb98:	015b      	lsls	r3, r3, #5
    cb9a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    cb9e:	f503 7380 	add.w	r3, r3, #256	; 0x100
    cba2:	799b      	ldrb	r3, [r3, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    cba4:	4213      	tst	r3, r2
    cba6:	bf14      	ite	ne
    cba8:	2001      	movne	r0, #1
    cbaa:	2000      	moveq	r0, #0
    cbac:	e7c4      	b.n	cb38 <_usb_d_dev_ep_stall+0x4c>
		return -USB_ERR_PARAM;
    cbae:	f06f 0011 	mvn.w	r0, #17
    cbb2:	e7c1      	b.n	cb38 <_usb_d_dev_ep_stall+0x4c>
    cbb4:	0000bf5d 	.word	0x0000bf5d

0000cbb8 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    cbb8:	b570      	push	{r4, r5, r6, lr}
	uint8_t            epn   = USB_EP_GET_N(ep);
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    cbba:	4b13      	ldr	r3, [pc, #76]	; (cc08 <_usb_d_dev_ep_read_req+0x50>)
	uint8_t            epn   = USB_EP_GET_N(ep);
    cbbc:	f000 060f 	and.w	r6, r0, #15
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    cbc0:	0172      	lsls	r2, r6, #5
    cbc2:	eb03 1046 	add.w	r0, r3, r6, lsl #5
	uint32_t           addr  = bank[0].ADDR.reg;
    cbc6:	589d      	ldr	r5, [r3, r2]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    cbc8:	6844      	ldr	r4, [r0, #4]

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    cbca:	2e05      	cmp	r6, #5
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    cbcc:	f3c4 040d 	ubfx	r4, r4, #0, #14
	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    cbd0:	d814      	bhi.n	cbfc <_usb_d_dev_ep_read_req+0x44>
    cbd2:	b199      	cbz	r1, cbfc <_usb_d_dev_ep_read_req+0x44>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    cbd4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    cbd8:	f892 3100 	ldrb.w	r3, [r2, #256]	; 0x100
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    cbdc:	2b11      	cmp	r3, #17
    cbde:	d110      	bne.n	cc02 <_usb_d_dev_ep_read_req+0x4a>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    cbe0:	f892 3107 	ldrb.w	r3, [r2, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    cbe4:	f013 0010 	ands.w	r0, r3, #16
    cbe8:	d007      	beq.n	cbfa <_usb_d_dev_ep_read_req+0x42>
		return ERR_NONE;
	}
	memcpy(req_buf, (void *)addr, 8);
    cbea:	682b      	ldr	r3, [r5, #0]
    cbec:	600b      	str	r3, [r1, #0]
    cbee:	686b      	ldr	r3, [r5, #4]
    cbf0:	604b      	str	r3, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    cbf2:	2310      	movs	r3, #16
    cbf4:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	_usbd_ep_ack_setup(epn);

	return bytes;
    cbf8:	4620      	mov	r0, r4
}
    cbfa:	bd70      	pop	{r4, r5, r6, pc}
		return -USB_ERR_PARAM;
    cbfc:	f06f 0011 	mvn.w	r0, #17
    cc00:	e7fb      	b.n	cbfa <_usb_d_dev_ep_read_req+0x42>
		return -USB_ERR_FUNC;
    cc02:	f06f 0012 	mvn.w	r0, #18
    cc06:	e7f8      	b.n	cbfa <_usb_d_dev_ep_read_req+0x42>
    cc08:	20000ab8 	.word	0x20000ab8

0000cc0c <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    cc0c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    cc10:	f890 9008 	ldrb.w	r9, [r0, #8]
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    cc14:	4b39      	ldr	r3, [pc, #228]	; (ccfc <_usb_d_dev_ep_trans+0xf0>)
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    cc16:	f009 050f 	and.w	r5, r9, #15
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    cc1a:	fa4f f789 	sxtb.w	r7, r9
    cc1e:	ea4f 19d9 	mov.w	r9, r9, lsr #7
{
    cc22:	4680      	mov	r8, r0
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    cc24:	4649      	mov	r1, r9
    cc26:	4628      	mov	r0, r5
    cc28:	4798      	blx	r3

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    cc2a:	8a02      	ldrh	r2, [r0, #16]
	bool     size_n_aligned = (trans->size & size_mask);
    cc2c:	f8d8 1004 	ldr.w	r1, [r8, #4]
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    cc30:	f240 33ff 	movw	r3, #1023	; 0x3ff
    cc34:	429a      	cmp	r2, r3
    cc36:	bf1a      	itte	ne
    cc38:	f102 33ff 	addne.w	r3, r2, #4294967295	; 0xffffffff
    cc3c:	b29b      	uxthne	r3, r3
    cc3e:	4613      	moveq	r3, r2

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    cc40:	2d05      	cmp	r5, #5
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    cc42:	4604      	mov	r4, r0
	bool     size_n_aligned = (trans->size & size_mask);
    cc44:	ea03 0601 	and.w	r6, r3, r1
	if (epn > CONF_USB_D_MAX_EP_N) {
    cc48:	d828      	bhi.n	cc9c <_usb_d_dev_ep_trans+0x90>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    cc4a:	f8d8 5000 	ldr.w	r5, [r8]
    cc4e:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
    cc52:	d30a      	bcc.n	cc6a <_usb_d_dev_ep_trans+0x5e>
    cc54:	4b2a      	ldr	r3, [pc, #168]	; (cd00 <_usb_d_dev_ep_trans+0xf4>)
    cc56:	1948      	adds	r0, r1, r5
    cc58:	4298      	cmp	r0, r3
    cc5a:	d206      	bcs.n	cc6a <_usb_d_dev_ep_trans+0x5e>
    cc5c:	f015 0503 	ands.w	r5, r5, #3
    cc60:	d103      	bne.n	cc6a <_usb_d_dev_ep_trans+0x5e>
	    || (!dir && (trans->size < ept->size))) {
    cc62:	2f00      	cmp	r7, #0
    cc64:	db05      	blt.n	cc72 <_usb_d_dev_ep_trans+0x66>
    cc66:	4291      	cmp	r1, r2
    cc68:	d214      	bcs.n	cc94 <_usb_d_dev_ep_trans+0x88>
		if (!ept->cache) {
    cc6a:	68e3      	ldr	r3, [r4, #12]
    cc6c:	2b00      	cmp	r3, #0
    cc6e:	d03f      	beq.n	ccf0 <_usb_d_dev_ep_trans+0xe4>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
    cc70:	2501      	movs	r5, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    cc72:	7ce3      	ldrb	r3, [r4, #19]
    cc74:	071b      	lsls	r3, r3, #28
    cc76:	d43e      	bmi.n	ccf6 <_usb_d_dev_ep_trans+0xea>
		return USB_HALTED;
	}

	/* Try to start transactions. */

	atomic_enter_critical(&flags);
    cc78:	4b22      	ldr	r3, [pc, #136]	; (cd04 <_usb_d_dev_ep_trans+0xf8>)
    cc7a:	a801      	add	r0, sp, #4
    cc7c:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    cc7e:	7ce3      	ldrb	r3, [r4, #19]
    cc80:	4a21      	ldr	r2, [pc, #132]	; (cd08 <_usb_d_dev_ep_trans+0xfc>)
    cc82:	f013 0a40 	ands.w	sl, r3, #64	; 0x40
    cc86:	d00e      	beq.n	cca6 <_usb_d_dev_ep_trans+0x9a>
		atomic_leave_critical(&flags);
    cc88:	a801      	add	r0, sp, #4
    cc8a:	4790      	blx	r2
		return USB_BUSY;
    cc8c:	2001      	movs	r0, #1
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    cc8e:	b002      	add	sp, #8
    cc90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if (!dir && size_n_aligned) {
    cc94:	b12e      	cbz	r6, cca2 <_usb_d_dev_ep_trans+0x96>
		if (!ept->cache) {
    cc96:	68e3      	ldr	r3, [r4, #12]
    cc98:	2b00      	cmp	r3, #0
    cc9a:	d1ea      	bne.n	cc72 <_usb_d_dev_ep_trans+0x66>
		return -USB_ERR_PARAM;
    cc9c:	f06f 0011 	mvn.w	r0, #17
    cca0:	e7f5      	b.n	cc8e <_usb_d_dev_ep_trans+0x82>
	bool use_cache = false;
    cca2:	4635      	mov	r5, r6
    cca4:	e7e5      	b.n	cc72 <_usb_d_dev_ep_trans+0x66>
	ept->flags.bits.is_busy = 1;
    cca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    ccaa:	74e3      	strb	r3, [r4, #19]
	atomic_leave_critical(&flags);
    ccac:	a801      	add	r0, sp, #4
    ccae:	4790      	blx	r2
	ept->trans_buf   = trans->buf;
    ccb0:	f8d8 3000 	ldr.w	r3, [r8]
    ccb4:	6023      	str	r3, [r4, #0]
	ept->trans_size  = trans->size;
    ccb6:	f8d8 3004 	ldr.w	r3, [r8, #4]
	ept->trans_count = 0;
    ccba:	e9c4 3a01 	strd	r3, sl, [r4, #4]
	ept->flags.bits.dir       = dir;
    ccbe:	7ce3      	ldrb	r3, [r4, #19]
    ccc0:	f369 13c7 	bfi	r3, r9, #7, #1
	ept->flags.bits.use_cache = use_cache;
    ccc4:	f365 1345 	bfi	r3, r5, #5, #1
    ccc8:	74e3      	strb	r3, [r4, #19]
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    ccca:	f898 3009 	ldrb.w	r3, [r8, #9]
    ccce:	b113      	cbz	r3, ccd6 <_usb_d_dev_ep_trans+0xca>
    ccd0:	fab6 f386 	clz	r3, r6
    ccd4:	095b      	lsrs	r3, r3, #5
    ccd6:	7ce2      	ldrb	r2, [r4, #19]
	if (dir) {
    ccd8:	2f00      	cmp	r7, #0
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    ccda:	f363 1204 	bfi	r2, r3, #4, #1
		_usb_d_dev_in_next(ept, false);
    ccde:	4620      	mov	r0, r4
    cce0:	bfb4      	ite	lt
    cce2:	4b0a      	ldrlt	r3, [pc, #40]	; (cd0c <_usb_d_dev_ep_trans+0x100>)
		_usb_d_dev_out_next(ept, false);
    cce4:	4b0a      	ldrge	r3, [pc, #40]	; (cd10 <_usb_d_dev_ep_trans+0x104>)
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    cce6:	74e2      	strb	r2, [r4, #19]
		_usb_d_dev_in_next(ept, false);
    cce8:	2100      	movs	r1, #0
		_usb_d_dev_out_next(ept, false);
    ccea:	4798      	blx	r3
	return ERR_NONE;
    ccec:	2000      	movs	r0, #0
    ccee:	e7ce      	b.n	cc8e <_usb_d_dev_ep_trans+0x82>
			return -USB_ERR_FUNC;
    ccf0:	f06f 0012 	mvn.w	r0, #18
    ccf4:	e7cb      	b.n	cc8e <_usb_d_dev_ep_trans+0x82>
		return USB_HALTED;
    ccf6:	2002      	movs	r0, #2
    ccf8:	e7c9      	b.n	cc8e <_usb_d_dev_ep_trans+0x82>
    ccfa:	bf00      	nop
    ccfc:	0000bf5d 	.word	0x0000bf5d
    cd00:	20042000 	.word	0x20042000
    cd04:	00011329 	.word	0x00011329
    cd08:	00011337 	.word	0x00011337
    cd0c:	0000c1dd 	.word	0x0000c1dd
    cd10:	0000c339 	.word	0x0000c339

0000cd14 <_usb_d_dev_ep_get_status>:
	}
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_ABORT);
}

int32_t _usb_d_dev_ep_get_status(const uint8_t ep, struct usb_d_trans_status *stat)
{
    cd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t               epn = USB_EP_GET_N(ep);
    cd16:	f000 040f 	and.w	r4, r0, #15
{
    cd1a:	460a      	mov	r2, r1
	bool                  dir = USB_EP_GET_DIR(ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    cd1c:	4b19      	ldr	r3, [pc, #100]	; (cd84 <_usb_d_dev_ep_get_status+0x70>)
    cd1e:	09c1      	lsrs	r1, r0, #7
{
    cd20:	4607      	mov	r7, r0
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
    cd22:	4620      	mov	r0, r4
    cd24:	4798      	blx	r3
	bool                  busy, stall;

	if (epn > CONF_USB_D_MAX_EP_N) {
    cd26:	2c05      	cmp	r4, #5
    cd28:	d82a      	bhi.n	cd80 <_usb_d_dev_ep_get_status+0x6c>
		return USB_ERR_PARAM;
	}
	busy  = ept->flags.bits.is_busy;
    cd2a:	7cc5      	ldrb	r5, [r0, #19]
    cd2c:	f3c5 1180 	ubfx	r1, r5, #6, #1
	stall = ept->flags.bits.is_stalled;
    cd30:	f3c5 06c0 	ubfx	r6, r5, #3, #1
	if (stat) {
    cd34:	b1fa      	cbz	r2, cd76 <_usb_d_dev_ep_get_status+0x62>
		stat->stall = stall;
    cd36:	7a53      	ldrb	r3, [r2, #9]
		stat->busy  = busy;
		stat->setup = USB->DEVICE.DeviceEndpoint[epn].EPINTFLAG.bit.RXSTP;
    cd38:	0164      	lsls	r4, r4, #5
		stat->stall = stall;
    cd3a:	f366 1304 	bfi	r3, r6, #4, #1
		stat->busy  = busy;
    cd3e:	f361 0382 	bfi	r3, r1, #2, #1
		stat->setup = USB->DEVICE.DeviceEndpoint[epn].EPINTFLAG.bit.RXSTP;
    cd42:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
		stat->busy  = busy;
    cd46:	7253      	strb	r3, [r2, #9]
		stat->setup = USB->DEVICE.DeviceEndpoint[epn].EPINTFLAG.bit.RXSTP;
    cd48:	f894 3107 	ldrb.w	r3, [r4, #263]	; 0x107
    cd4c:	f3c3 1400 	ubfx	r4, r3, #4, #1
		stat->dir   = ept->flags.bits.dir;
		stat->size  = ept->trans_size;
    cd50:	6843      	ldr	r3, [r0, #4]
    cd52:	6013      	str	r3, [r2, #0]
		stat->count = ept->trans_count;
    cd54:	6883      	ldr	r3, [r0, #8]
		stat->ep    = ep;
    cd56:	7217      	strb	r7, [r2, #8]
		stat->count = ept->trans_count;
    cd58:	6053      	str	r3, [r2, #4]
		stat->xtype = ept->flags.bits.eptype - 1;
    cd5a:	7cc3      	ldrb	r3, [r0, #19]
    cd5c:	7a50      	ldrb	r0, [r2, #9]
    cd5e:	3303      	adds	r3, #3
    cd60:	f003 0303 	and.w	r3, r3, #3
		stat->dir   = ept->flags.bits.dir;
    cd64:	09ed      	lsrs	r5, r5, #7
		stat->xtype = ept->flags.bits.eptype - 1;
    cd66:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
    cd6a:	ea43 1345 	orr.w	r3, r3, r5, lsl #5
    cd6e:	f020 002b 	bic.w	r0, r0, #43	; 0x2b
    cd72:	4303      	orrs	r3, r0
    cd74:	7253      	strb	r3, [r2, #9]
		return USB_ERR_PARAM;
    cd76:	2e00      	cmp	r6, #0
    cd78:	bf0c      	ite	eq
    cd7a:	4608      	moveq	r0, r1
    cd7c:	2002      	movne	r0, #2
	}
	if (busy) {
		return USB_BUSY;
	}
	return USB_OK;
}
    cd7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return USB_ERR_PARAM;
    cd80:	2012      	movs	r0, #18
    cd82:	e7fc      	b.n	cd7e <_usb_d_dev_ep_get_status+0x6a>
    cd84:	0000bf5d 	.word	0x0000bf5d

0000cd88 <_usb_d_dev_register_callback>:

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    cd88:	4b06      	ldr	r3, [pc, #24]	; (cda4 <_usb_d_dev_register_callback+0x1c>)
    cd8a:	2900      	cmp	r1, #0
    cd8c:	bf08      	it	eq
    cd8e:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
    cd90:	2801      	cmp	r0, #1
    cd92:	d102      	bne.n	cd9a <_usb_d_dev_register_callback+0x12>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    cd94:	4b04      	ldr	r3, [pc, #16]	; (cda8 <_usb_d_dev_register_callback+0x20>)
    cd96:	6059      	str	r1, [r3, #4]
    cd98:	4770      	bx	lr
	} else if (type == USB_D_CB_SOF) {
    cd9a:	b908      	cbnz	r0, cda0 <_usb_d_dev_register_callback+0x18>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    cd9c:	4b02      	ldr	r3, [pc, #8]	; (cda8 <_usb_d_dev_register_callback+0x20>)
    cd9e:	6019      	str	r1, [r3, #0]
	}
}
    cda0:	4770      	bx	lr
    cda2:	bf00      	nop
    cda4:	0000bf35 	.word	0x0000bf35
    cda8:	20000888 	.word	0x20000888

0000cdac <_usb_d_dev_register_ep_callback>:

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    cdac:	4b08      	ldr	r3, [pc, #32]	; (cdd0 <_usb_d_dev_register_ep_callback+0x24>)
    cdae:	2900      	cmp	r1, #0
    cdb0:	bf08      	it	eq
    cdb2:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
    cdb4:	b910      	cbnz	r0, cdbc <_usb_d_dev_register_ep_callback+0x10>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    cdb6:	4b07      	ldr	r3, [pc, #28]	; (cdd4 <_usb_d_dev_register_ep_callback+0x28>)
    cdb8:	6099      	str	r1, [r3, #8]
    cdba:	4770      	bx	lr
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    cdbc:	2801      	cmp	r0, #1
    cdbe:	d102      	bne.n	cdc6 <_usb_d_dev_register_ep_callback+0x1a>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    cdc0:	4b04      	ldr	r3, [pc, #16]	; (cdd4 <_usb_d_dev_register_ep_callback+0x28>)
    cdc2:	60d9      	str	r1, [r3, #12]
    cdc4:	4770      	bx	lr
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    cdc6:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    cdc8:	bf04      	itt	eq
    cdca:	4b02      	ldreq	r3, [pc, #8]	; (cdd4 <_usb_d_dev_register_ep_callback+0x28>)
    cdcc:	6119      	streq	r1, [r3, #16]
	}
}
    cdce:	4770      	bx	lr
    cdd0:	0000bf35 	.word	0x0000bf35
    cdd4:	20000888 	.word	0x20000888

0000cdd8 <USB_0_Handler>:
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{

	_usb_d_dev_handler();
    cdd8:	4b00      	ldr	r3, [pc, #0]	; (cddc <USB_0_Handler+0x4>)
    cdda:	4718      	bx	r3
    cddc:	0000c4d5 	.word	0x0000c4d5

0000cde0 <USB_1_Handler>:
    cde0:	4b00      	ldr	r3, [pc, #0]	; (cde4 <USB_1_Handler+0x4>)
    cde2:	4718      	bx	r3
    cde4:	0000c4d5 	.word	0x0000c4d5

0000cde8 <USB_2_Handler>:
    cde8:	4b00      	ldr	r3, [pc, #0]	; (cdec <USB_2_Handler+0x4>)
    cdea:	4718      	bx	r3
    cdec:	0000c4d5 	.word	0x0000c4d5

0000cdf0 <USB_3_Handler>:
    cdf0:	4b00      	ldr	r3, [pc, #0]	; (cdf4 <USB_3_Handler+0x4>)
    cdf2:	4718      	bx	r3
    cdf4:	0000c4d5 	.word	0x0000c4d5

0000cdf8 <_read>:
#include <stdio.h>

int __attribute__((weak)) _read(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
    cdf8:	b508      	push	{r3, lr}
    cdfa:	4603      	mov	r3, r0
    cdfc:	4608      	mov	r0, r1
    cdfe:	4611      	mov	r1, r2
	int n = 0;

	if (file != 0) {
    ce00:	b923      	cbnz	r3, ce0c <_read+0x14>
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    ce02:	4b04      	ldr	r3, [pc, #16]	; (ce14 <_read+0x1c>)
    ce04:	4798      	blx	r3
	if (n < 0) {
    ce06:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
		return -1;
	}

	return n;
}
    ce0a:	bd08      	pop	{r3, pc}
		return -1;
    ce0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    ce10:	e7fb      	b.n	ce0a <_read+0x12>
    ce12:	bf00      	nop
    ce14:	0000b1f5 	.word	0x0000b1f5

0000ce18 <delay_init>:
/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
	_delay_init(hardware = hw);
    ce18:	4b01      	ldr	r3, [pc, #4]	; (ce20 <delay_init+0x8>)
    ce1a:	6018      	str	r0, [r3, #0]
    ce1c:	4b01      	ldr	r3, [pc, #4]	; (ce24 <delay_init+0xc>)
    ce1e:	4718      	bx	r3
    ce20:	20000c48 	.word	0x20000c48
    ce24:	000120e9 	.word	0x000120e9

0000ce28 <delay_us>:
/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
	_delay_cycles(hardware, _get_cycles_for_us(us));
    ce28:	4b05      	ldr	r3, [pc, #20]	; (ce40 <delay_us+0x18>)
{
    ce2a:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    ce2c:	681c      	ldr	r4, [r3, #0]
    ce2e:	4b05      	ldr	r3, [pc, #20]	; (ce44 <delay_us+0x1c>)
    ce30:	4798      	blx	r3
    ce32:	4b05      	ldr	r3, [pc, #20]	; (ce48 <delay_us+0x20>)
    ce34:	4601      	mov	r1, r0
    ce36:	4620      	mov	r0, r4
}
    ce38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    ce3c:	4718      	bx	r3
    ce3e:	bf00      	nop
    ce40:	20000c48 	.word	0x20000c48
    ce44:	0000b5f1 	.word	0x0000b5f1
    ce48:	000120fd 	.word	0x000120fd

0000ce4c <delay_ms>:
/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    ce4c:	4b05      	ldr	r3, [pc, #20]	; (ce64 <delay_ms+0x18>)
{
    ce4e:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    ce50:	681c      	ldr	r4, [r3, #0]
    ce52:	4b05      	ldr	r3, [pc, #20]	; (ce68 <delay_ms+0x1c>)
    ce54:	4798      	blx	r3
    ce56:	4b05      	ldr	r3, [pc, #20]	; (ce6c <delay_ms+0x20>)
    ce58:	4601      	mov	r1, r0
    ce5a:	4620      	mov	r0, r4
}
    ce5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    ce60:	4718      	bx	r3
    ce62:	bf00      	nop
    ce64:	20000c48 	.word	0x20000c48
    ce68:	0000b5f9 	.word	0x0000b5f9
    ce6c:	000120fd 	.word	0x000120fd

0000ce70 <_init_chip>:
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    ce70:	4a0e      	ldr	r2, [pc, #56]	; (ceac <_init_chip+0x3c>)
    ce72:	8813      	ldrh	r3, [r2, #0]
    ce74:	b29b      	uxth	r3, r3
    ce76:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    ce7a:	b510      	push	{r4, lr}
    ce7c:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    ce7e:	4b0c      	ldr	r3, [pc, #48]	; (ceb0 <_init_chip+0x40>)
	_oscctrl_init_sources();
	_mclk_init();
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    ce80:	4c0c      	ldr	r4, [pc, #48]	; (ceb4 <_init_chip+0x44>)
	_osc32kctrl_init_sources();
    ce82:	4798      	blx	r3
	_oscctrl_init_sources();
    ce84:	4b0c      	ldr	r3, [pc, #48]	; (ceb8 <_init_chip+0x48>)
    ce86:	4798      	blx	r3
	_mclk_init();
    ce88:	4b0c      	ldr	r3, [pc, #48]	; (cebc <_init_chip+0x4c>)
    ce8a:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    ce8c:	2004      	movs	r0, #4
    ce8e:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    ce90:	4b0b      	ldr	r3, [pc, #44]	; (cec0 <_init_chip+0x50>)
    ce92:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    ce94:	f640 70fb 	movw	r0, #4091	; 0xffb
    ce98:	47a0      	blx	r4
}

static inline void hri_mclk_set_AHBMASK_DMAC_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    ce9a:	4a0a      	ldr	r2, [pc, #40]	; (cec4 <_init_chip+0x54>)
    ce9c:	6913      	ldr	r3, [r2, #16]
    ce9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    cea2:	6113      	str	r3, [r2, #16]
#endif

#if CONF_CMCC_ENABLE
	cache_init();
#endif
}
    cea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_dma_init();
    cea8:	4b07      	ldr	r3, [pc, #28]	; (cec8 <_init_chip+0x58>)
    ceaa:	4718      	bx	r3
    ceac:	41004000 	.word	0x41004000
    ceb0:	0000f095 	.word	0x0000f095
    ceb4:	0000dd35 	.word	0x0000dd35
    ceb8:	0000d6dd 	.word	0x0000d6dd
    cebc:	0000dd15 	.word	0x0000dd15
    cec0:	0000d6e1 	.word	0x0000d6e1
    cec4:	40000800 	.word	0x40000800
    cec8:	0000d151 	.word	0x0000d151

0000cecc <RAMECC_Handler>:
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    cecc:	4a0b      	ldr	r2, [pc, #44]	; (cefc <RAMECC_Handler+0x30>)
    cece:	7893      	ldrb	r3, [r2, #2]

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    ced0:	b082      	sub	sp, #8
    ced2:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    ced4:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    ced6:	9b01      	ldr	r3, [sp, #4]
    ced8:	0799      	lsls	r1, r3, #30
    ceda:	d505      	bpl.n	cee8 <RAMECC_Handler+0x1c>
    cedc:	4b08      	ldr	r3, [pc, #32]	; (cf00 <RAMECC_Handler+0x34>)
    cede:	681b      	ldr	r3, [r3, #0]
    cee0:	b113      	cbz	r3, cee8 <RAMECC_Handler+0x1c>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    cee2:	6850      	ldr	r0, [r2, #4]
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
	} else {
		return;
	}
}
    cee4:	b002      	add	sp, #8
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    cee6:	4718      	bx	r3
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    cee8:	9b01      	ldr	r3, [sp, #4]
    ceea:	07db      	lsls	r3, r3, #31
    ceec:	d504      	bpl.n	cef8 <RAMECC_Handler+0x2c>
    ceee:	4b04      	ldr	r3, [pc, #16]	; (cf00 <RAMECC_Handler+0x34>)
    cef0:	685b      	ldr	r3, [r3, #4]
    cef2:	b10b      	cbz	r3, cef8 <RAMECC_Handler+0x2c>
    cef4:	4a01      	ldr	r2, [pc, #4]	; (cefc <RAMECC_Handler+0x30>)
    cef6:	e7f4      	b.n	cee2 <RAMECC_Handler+0x16>
}
    cef8:	b002      	add	sp, #8
    cefa:	4770      	bx	lr
    cefc:	41020000 	.word	0x41020000
    cf00:	200147e4 	.word	0x200147e4

0000cf04 <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    cf04:	b430      	push	{r4, r5}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    cf06:	780a      	ldrb	r2, [r1, #0]
    cf08:	2a81      	cmp	r2, #129	; 0x81
    cf0a:	d11c      	bne.n	cf46 <hid_mouse_req+0x42>
    cf0c:	784b      	ldrb	r3, [r1, #1]
    cf0e:	2b06      	cmp	r3, #6
    cf10:	d131      	bne.n	cf76 <hid_mouse_req+0x72>
    cf12:	4a1a      	ldr	r2, [pc, #104]	; (cf7c <hid_mouse_req+0x78>)
    cf14:	888c      	ldrh	r4, [r1, #4]
    cf16:	7a13      	ldrb	r3, [r2, #8]
    cf18:	429c      	cmp	r4, r3
    cf1a:	d12c      	bne.n	cf76 <hid_mouse_req+0x72>
	switch (req->wValue >> 8) {
    cf1c:	884b      	ldrh	r3, [r1, #2]
    cf1e:	0a1b      	lsrs	r3, r3, #8
    cf20:	2b21      	cmp	r3, #33	; 0x21
    cf22:	d005      	beq.n	cf30 <hid_mouse_req+0x2c>
    cf24:	2b22      	cmp	r3, #34	; 0x22
    cf26:	d00a      	beq.n	cf3e <hid_mouse_req+0x3a>
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
			switch (req->bRequest) {
    cf28:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    cf2c:	bc30      	pop	{r4, r5}
    cf2e:	4770      	bx	lr
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
    cf30:	6811      	ldr	r1, [r2, #0]
    cf32:	780a      	ldrb	r2, [r1, #0]
    cf34:	2300      	movs	r3, #0
				return usbdc_xfer(ep, NULL, 0, 0);
    cf36:	4c12      	ldr	r4, [pc, #72]	; (cf80 <hid_mouse_req+0x7c>)
    cf38:	46a4      	mov	ip, r4
}
    cf3a:	bc30      	pop	{r4, r5}
				return usbdc_xfer(ep, NULL, 0, 0);
    cf3c:	4760      	bx	ip
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
    cf3e:	4911      	ldr	r1, [pc, #68]	; (cf84 <hid_mouse_req+0x80>)
    cf40:	2300      	movs	r3, #0
    cf42:	2234      	movs	r2, #52	; 0x34
    cf44:	e7f7      	b.n	cf36 <hid_mouse_req+0x32>
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    cf46:	f3c2 1241 	ubfx	r2, r2, #5, #2
    cf4a:	2a01      	cmp	r2, #1
    cf4c:	d113      	bne.n	cf76 <hid_mouse_req+0x72>
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
    cf4e:	4c0b      	ldr	r4, [pc, #44]	; (cf7c <hid_mouse_req+0x78>)
    cf50:	888d      	ldrh	r5, [r1, #4]
    cf52:	7a23      	ldrb	r3, [r4, #8]
    cf54:	429d      	cmp	r5, r3
    cf56:	d10e      	bne.n	cf76 <hid_mouse_req+0x72>
			switch (req->bRequest) {
    cf58:	784b      	ldrb	r3, [r1, #1]
    cf5a:	2b03      	cmp	r3, #3
    cf5c:	d007      	beq.n	cf6e <hid_mouse_req+0x6a>
    cf5e:	2b0b      	cmp	r3, #11
    cf60:	d1e2      	bne.n	cf28 <hid_mouse_req+0x24>
				_hiddf_mouse_funcd.protocol = req->wValue;
    cf62:	884b      	ldrh	r3, [r1, #2]
    cf64:	72a3      	strb	r3, [r4, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
    cf66:	2300      	movs	r3, #0
    cf68:	461a      	mov	r2, r3
    cf6a:	4619      	mov	r1, r3
    cf6c:	e7e3      	b.n	cf36 <hid_mouse_req+0x32>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
    cf6e:	2300      	movs	r3, #0
    cf70:	f104 010a 	add.w	r1, r4, #10
    cf74:	e7df      	b.n	cf36 <hid_mouse_req+0x32>
			return ERR_NOT_FOUND;
    cf76:	f06f 0009 	mvn.w	r0, #9
	(void)stage;
    cf7a:	e7d7      	b.n	cf2c <hid_mouse_req+0x28>
    cf7c:	20000c4c 	.word	0x20000c4c
    cf80:	000118d9 	.word	0x000118d9
    cf84:	00015950 	.word	0x00015950

0000cf88 <hid_mouse_ctrl>:
	switch (ctrl) {
    cf88:	2901      	cmp	r1, #1
{
    cf8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cf8c:	4614      	mov	r4, r2
	switch (ctrl) {
    cf8e:	d03b      	beq.n	d008 <hid_mouse_ctrl+0x80>
    cf90:	2902      	cmp	r1, #2
    cf92:	d04f      	beq.n	d034 <hid_mouse_ctrl+0xac>
    cf94:	2900      	cmp	r1, #0
    cf96:	d150      	bne.n	d03a <hid_mouse_ctrl+0xb2>
	ifc = desc->sod;
    cf98:	6813      	ldr	r3, [r2, #0]
		return hid_mouse_enable(drv, (struct usbd_descriptors *)param);
    cf9a:	6886      	ldr	r6, [r0, #8]
	if (NULL == ifc) {
    cf9c:	b91b      	cbnz	r3, cfa6 <hid_mouse_ctrl+0x1e>
		return ERR_NOT_FOUND;
    cf9e:	f06f 0409 	mvn.w	r4, #9
}
    cfa2:	4620      	mov	r0, r4
    cfa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    cfa6:	7959      	ldrb	r1, [r3, #5]
	ifc_desc.bInterfaceNumber = ifc[2];
    cfa8:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    cfaa:	2903      	cmp	r1, #3
    cfac:	d1f7      	bne.n	cf9e <hid_mouse_ctrl+0x16>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    cfae:	7a31      	ldrb	r1, [r6, #8]
    cfb0:	428a      	cmp	r2, r1
    cfb2:	d045      	beq.n	d040 <hid_mouse_ctrl+0xb8>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    cfb4:	29ff      	cmp	r1, #255	; 0xff
    cfb6:	d146      	bne.n	d046 <hid_mouse_ctrl+0xbe>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    cfb8:	7232      	strb	r2, [r6, #8]
    cfba:	7818      	ldrb	r0, [r3, #0]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    cfbc:	6861      	ldr	r1, [r4, #4]
    cfbe:	4f26      	ldr	r7, [pc, #152]	; (d058 <hid_mouse_ctrl+0xd0>)
    cfc0:	2221      	movs	r2, #33	; 0x21
    cfc2:	4418      	add	r0, r3
    cfc4:	4b25      	ldr	r3, [pc, #148]	; (d05c <hid_mouse_ctrl+0xd4>)
    cfc6:	4798      	blx	r3
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    cfc8:	6823      	ldr	r3, [r4, #0]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    cfca:	6038      	str	r0, [r7, #0]
    cfcc:	7818      	ldrb	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    cfce:	6861      	ldr	r1, [r4, #4]
    cfd0:	4418      	add	r0, r3
    cfd2:	4b23      	ldr	r3, [pc, #140]	; (d060 <hid_mouse_ctrl+0xd8>)
    cfd4:	4798      	blx	r3
	desc->sod = ep;
    cfd6:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
    cfd8:	2800      	cmp	r0, #0
    cfda:	d0e0      	beq.n	cf9e <hid_mouse_ctrl+0x16>
	return (ptr[0] + (ptr[1] << 8));
    cfdc:	7943      	ldrb	r3, [r0, #5]
    cfde:	7902      	ldrb	r2, [r0, #4]
		ep_desc.bEndpointAddress = ep[2];
    cfe0:	7885      	ldrb	r5, [r0, #2]
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    cfe2:	78c1      	ldrb	r1, [r0, #3]
    cfe4:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    cfe8:	b292      	uxth	r2, r2
    cfea:	4b1e      	ldr	r3, [pc, #120]	; (d064 <hid_mouse_ctrl+0xdc>)
    cfec:	4628      	mov	r0, r5
    cfee:	4798      	blx	r3
    cff0:	4604      	mov	r4, r0
    cff2:	bb58      	cbnz	r0, d04c <hid_mouse_ctrl+0xc4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    cff4:	062b      	lsls	r3, r5, #24
    cff6:	d52c      	bpl.n	d052 <hid_mouse_ctrl+0xca>
			usb_d_ep_enable(func_data->func_ep_in);
    cff8:	4b1b      	ldr	r3, [pc, #108]	; (d068 <hid_mouse_ctrl+0xe0>)
			func_data->func_ep_in = ep_desc.bEndpointAddress;
    cffa:	7275      	strb	r5, [r6, #9]
			usb_d_ep_enable(func_data->func_ep_in);
    cffc:	4628      	mov	r0, r5
    cffe:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
    d000:	f240 1301 	movw	r3, #257	; 0x101
    d004:	817b      	strh	r3, [r7, #10]
	return ERR_NONE;
    d006:	e7cc      	b.n	cfa2 <hid_mouse_ctrl+0x1a>
		return hid_mouse_disable(drv, (struct usbd_descriptors *)param);
    d008:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    d00a:	b11a      	cbz	r2, d014 <hid_mouse_ctrl+0x8c>
		ifc_desc.bInterfaceClass = desc->sod[5];
    d00c:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    d00e:	795b      	ldrb	r3, [r3, #5]
    d010:	2b03      	cmp	r3, #3
    d012:	d1c4      	bne.n	cf9e <hid_mouse_ctrl+0x16>
	if (func_data->func_iface != 0xFF) {
    d014:	7a2b      	ldrb	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    d016:	7a68      	ldrb	r0, [r5, #9]
	if (func_data->func_iface != 0xFF) {
    d018:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    d01a:	bf1c      	itt	ne
    d01c:	23ff      	movne	r3, #255	; 0xff
    d01e:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    d020:	28ff      	cmp	r0, #255	; 0xff
    d022:	d003      	beq.n	d02c <hid_mouse_ctrl+0xa4>
		usb_d_ep_deinit(func_data->func_ep_in);
    d024:	4b11      	ldr	r3, [pc, #68]	; (d06c <hid_mouse_ctrl+0xe4>)
    d026:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    d028:	23ff      	movs	r3, #255	; 0xff
    d02a:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
    d02c:	4b0a      	ldr	r3, [pc, #40]	; (d058 <hid_mouse_ctrl+0xd0>)
    d02e:	2400      	movs	r4, #0
    d030:	72dc      	strb	r4, [r3, #11]
	return ERR_NONE;
    d032:	e7b6      	b.n	cfa2 <hid_mouse_ctrl+0x1a>
		return ERR_UNSUPPORTED_OP;
    d034:	f06f 041a 	mvn.w	r4, #26
    d038:	e7b3      	b.n	cfa2 <hid_mouse_ctrl+0x1a>
	switch (ctrl) {
    d03a:	f06f 040c 	mvn.w	r4, #12
    d03e:	e7b0      	b.n	cfa2 <hid_mouse_ctrl+0x1a>
			return ERR_ALREADY_INITIALIZED;
    d040:	f06f 0411 	mvn.w	r4, #17
    d044:	e7ad      	b.n	cfa2 <hid_mouse_ctrl+0x1a>
			return ERR_NO_RESOURCE;
    d046:	f06f 041b 	mvn.w	r4, #27
    d04a:	e7aa      	b.n	cfa2 <hid_mouse_ctrl+0x1a>
			return ERR_NOT_INITIALIZED;
    d04c:	f06f 0413 	mvn.w	r4, #19
    d050:	e7a7      	b.n	cfa2 <hid_mouse_ctrl+0x1a>
			return ERR_INVALID_DATA;
    d052:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    d056:	e7a4      	b.n	cfa2 <hid_mouse_ctrl+0x1a>
    d058:	20000c4c 	.word	0x20000c4c
    d05c:	0000b37d 	.word	0x0000b37d
    d060:	0000b397 	.word	0x0000b397
    d064:	0000e5e1 	.word	0x0000e5e1
    d068:	0000e671 	.word	0x0000e671
    d06c:	0000e645 	.word	0x0000e645

0000d070 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
    d070:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    d072:	4b0a      	ldr	r3, [pc, #40]	; (d09c <hiddf_mouse_init+0x2c>)
    d074:	4798      	blx	r3
    d076:	2801      	cmp	r0, #1
    d078:	d80c      	bhi.n	d094 <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
    d07a:	4809      	ldr	r0, [pc, #36]	; (d0a0 <hiddf_mouse_init+0x30>)
    d07c:	4b09      	ldr	r3, [pc, #36]	; (d0a4 <hiddf_mouse_init+0x34>)
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
    d07e:	e9c0 3004 	strd	r3, r0, [r0, #16]

	usbdc_register_function(&_hiddf_mouse);
    d082:	4b09      	ldr	r3, [pc, #36]	; (d0a8 <hiddf_mouse_init+0x38>)
    d084:	300c      	adds	r0, #12
    d086:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
    d088:	2001      	movs	r0, #1
    d08a:	4908      	ldr	r1, [pc, #32]	; (d0ac <hiddf_mouse_init+0x3c>)
    d08c:	4b08      	ldr	r3, [pc, #32]	; (d0b0 <hiddf_mouse_init+0x40>)
    d08e:	4798      	blx	r3
	return ERR_NONE;
    d090:	2000      	movs	r0, #0
}
    d092:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    d094:	f06f 0010 	mvn.w	r0, #16
    d098:	e7fb      	b.n	d092 <hiddf_mouse_init+0x22>
    d09a:	bf00      	nop
    d09c:	00011d11 	.word	0x00011d11
    d0a0:	20000c4c 	.word	0x20000c4c
    d0a4:	0000cf89 	.word	0x0000cf89
    d0a8:	00011cb9 	.word	0x00011cb9
    d0ac:	200004f8 	.word	0x200004f8
    d0b0:	00011c31 	.word	0x00011c31

0000d0b4 <hiddf_mouse_move>:
 * \param pos     Signed value to move
 * \param type    HID mouse class pointer move type
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{
    d0b4:	b410      	push	{r4}

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    d0b6:	4c0e      	ldr	r4, [pc, #56]	; (d0f0 <hiddf_mouse_move+0x3c>)
    d0b8:	2300      	movs	r3, #0

	if (type == HID_MOUSE_X_AXIS_MV) {
    d0ba:	2901      	cmp	r1, #1
	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    d0bc:	6063      	str	r3, [r4, #4]
	if (type == HID_MOUSE_X_AXIS_MV) {
    d0be:	d109      	bne.n	d0d4 <hiddf_mouse_move+0x20>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
    d0c0:	7160      	strb	r0, [r4, #5]
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    d0c2:	7a60      	ldrb	r0, [r4, #9]
    d0c4:	4c0b      	ldr	r4, [pc, #44]	; (d0f4 <hiddf_mouse_move+0x40>)
    d0c6:	490c      	ldr	r1, [pc, #48]	; (d0f8 <hiddf_mouse_move+0x44>)
    d0c8:	46a4      	mov	ip, r4
    d0ca:	2300      	movs	r3, #0
}
    d0cc:	f85d 4b04 	ldr.w	r4, [sp], #4
	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    d0d0:	2204      	movs	r2, #4
    d0d2:	4760      	bx	ip
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
    d0d4:	2902      	cmp	r1, #2
    d0d6:	d101      	bne.n	d0dc <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
    d0d8:	71a0      	strb	r0, [r4, #6]
    d0da:	e7f2      	b.n	d0c2 <hiddf_mouse_move+0xe>
	} else if (type == HID_MOUSE_SCROLL_MV) {
    d0dc:	2903      	cmp	r1, #3
    d0de:	d101      	bne.n	d0e4 <hiddf_mouse_move+0x30>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
    d0e0:	71e0      	strb	r0, [r4, #7]
    d0e2:	e7ee      	b.n	d0c2 <hiddf_mouse_move+0xe>
}
    d0e4:	f06f 000c 	mvn.w	r0, #12
    d0e8:	f85d 4b04 	ldr.w	r4, [sp], #4
    d0ec:	4770      	bx	lr
    d0ee:	bf00      	nop
    d0f0:	20000c4c 	.word	0x20000c4c
    d0f4:	000118d9 	.word	0x000118d9
    d0f8:	20000c50 	.word	0x20000c50

0000d0fc <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    d0fc:	b900      	cbnz	r0, d100 <assert+0x4>
		__asm("BKPT #0");
    d0fe:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    d100:	4770      	bx	lr
	...

0000d104 <_dmac_handler>:
	tmp = ((Dmac *)hw)->INTPEND.reg;
    d104:	4b10      	ldr	r3, [pc, #64]	; (d148 <_dmac_handler+0x44>)
    d106:	8c1a      	ldrh	r2, [r3, #32]
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    d108:	b430      	push	{r4, r5}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    d10a:	8c1d      	ldrh	r5, [r3, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
	struct _dma_resource *tmp_resource = &_resources[channel];
    d10c:	4c0f      	ldr	r4, [pc, #60]	; (d14c <_dmac_handler+0x48>)
	tmp &= mask;
    d10e:	f002 021f 	and.w	r2, r2, #31
    d112:	210c      	movs	r1, #12
    d114:	4351      	muls	r1, r2

	if (hri_dmac_get_INTPEND_TERR_bit(DMAC)) {
    d116:	05ed      	lsls	r5, r5, #23
	struct _dma_resource *tmp_resource = &_resources[channel];
    d118:	eb04 0001 	add.w	r0, r4, r1
	if (hri_dmac_get_INTPEND_TERR_bit(DMAC)) {
    d11c:	d507      	bpl.n	d12e <_dmac_handler+0x2a>
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    d11e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    d122:	2201      	movs	r2, #1
    d124:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
    d128:	6843      	ldr	r3, [r0, #4]
	} else if (hri_dmac_get_INTPEND_TCMPL_bit(DMAC)) {
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
	}
}
    d12a:	bc30      	pop	{r4, r5}
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    d12c:	4718      	bx	r3
	tmp = ((Dmac *)hw)->INTPEND.reg;
    d12e:	8c1d      	ldrh	r5, [r3, #32]
	} else if (hri_dmac_get_INTPEND_TCMPL_bit(DMAC)) {
    d130:	05ad      	lsls	r5, r5, #22
    d132:	d506      	bpl.n	d142 <_dmac_handler+0x3e>
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    d134:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    d138:	2202      	movs	r2, #2
    d13a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    d13e:	5863      	ldr	r3, [r4, r1]
    d140:	e7f3      	b.n	d12a <_dmac_handler+0x26>
}
    d142:	bc30      	pop	{r4, r5}
    d144:	4770      	bx	lr
    d146:	bf00      	nop
    d148:	4100a000 	.word	0x4100a000
    d14c:	20000c64 	.word	0x20000c64

0000d150 <_dma_init>:
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    d150:	4b3d      	ldr	r3, [pc, #244]	; (d248 <_dma_init+0xf8>)
    d152:	881a      	ldrh	r2, [r3, #0]
    d154:	f022 0202 	bic.w	r2, r2, #2
    d158:	0412      	lsls	r2, r2, #16
    d15a:	0c12      	lsrs	r2, r2, #16
{
    d15c:	b570      	push	{r4, r5, r6, lr}
    d15e:	801a      	strh	r2, [r3, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    d160:	885a      	ldrh	r2, [r3, #2]
    d162:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    d166:	0412      	lsls	r2, r2, #16
    d168:	0c12      	lsrs	r2, r2, #16
    d16a:	805a      	strh	r2, [r3, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    d16c:	881a      	ldrh	r2, [r3, #0]
    d16e:	b292      	uxth	r2, r2
    d170:	f042 0201 	orr.w	r2, r2, #1
    d174:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    d176:	881a      	ldrh	r2, [r3, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    d178:	f012 0201 	ands.w	r2, r2, #1
    d17c:	d1fb      	bne.n	d176 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    d17e:	f44f 6170 	mov.w	r1, #3840	; 0xf00
    d182:	8019      	strh	r1, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    d184:	7b59      	ldrb	r1, [r3, #13]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    d186:	4831      	ldr	r0, [pc, #196]	; (d24c <_dma_init+0xfc>)
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    d188:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    d18c:	f041 0101 	orr.w	r1, r1, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    d190:	7359      	strb	r1, [r3, #13]
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    d192:	492f      	ldr	r1, [pc, #188]	; (d250 <_dma_init+0x100>)
	((Dmac *)hw)->PRICTRL0.reg = data;
    d194:	615a      	str	r2, [r3, #20]
	((Dmac *)hw)->BASEADDR.reg = data;
    d196:	6358      	str	r0, [r3, #52]	; 0x34
	((Dmac *)hw)->WRBADDR.reg = data;
    d198:	6399      	str	r1, [r3, #56]	; 0x38
    d19a:	4613      	mov	r3, r2
    d19c:	492d      	ldr	r1, [pc, #180]	; (d254 <_dma_init+0x104>)
    d19e:	4602      	mov	r2, r0
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    d1a0:	461d      	mov	r5, r3
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    d1a2:	011c      	lsls	r4, r3, #4
    d1a4:	f104 4082 	add.w	r0, r4, #1090519040	; 0x41000000
    d1a8:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    d1ac:	680e      	ldr	r6, [r1, #0]

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    d1ae:	6406      	str	r6, [r0, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    d1b0:	790e      	ldrb	r6, [r1, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    d1b2:	f880 6045 	strb.w	r6, [r0, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    d1b6:	794e      	ldrb	r6, [r1, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    d1b8:	f880 6046 	strb.w	r6, [r0, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    d1bc:	3301      	adds	r3, #1
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    d1be:	1910      	adds	r0, r2, r4
    d1c0:	88ce      	ldrh	r6, [r1, #6]
    d1c2:	5316      	strh	r6, [r2, r4]
	for (i = 0; i < DMAC_CH_NUM; i++) {
    d1c4:	2b20      	cmp	r3, #32
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    d1c6:	60c5      	str	r5, [r0, #12]
    d1c8:	f101 0108 	add.w	r1, r1, #8
    d1cc:	d1e9      	bne.n	d1a2 <_dma_init+0x52>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d1ce:	4b22      	ldr	r3, [pc, #136]	; (d258 <_dma_init+0x108>)
    d1d0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    d1d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    d1d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d1dc:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d1e0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d1e4:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d1e6:	2201      	movs	r2, #1
    d1e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
    d1ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d1f0:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d1f4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d1f8:	605a      	str	r2, [r3, #4]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d1fa:	2202      	movs	r2, #2
    d1fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
    d200:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d204:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d208:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d20c:	605a      	str	r2, [r3, #4]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d20e:	2204      	movs	r2, #4
    d210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
    d214:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d218:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d21c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d220:	605a      	str	r2, [r3, #4]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d222:	2208      	movs	r2, #8
    d224:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
    d228:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    d22c:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d230:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    d234:	605a      	str	r2, [r3, #4]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    d236:	4a04      	ldr	r2, [pc, #16]	; (d248 <_dma_init+0xf8>)
    d238:	8813      	ldrh	r3, [r2, #0]
    d23a:	b29b      	uxth	r3, r3
    d23c:	f043 0302 	orr.w	r3, r3, #2
    d240:	8013      	strh	r3, [r2, #0]
}
    d242:	2000      	movs	r0, #0
    d244:	bd70      	pop	{r4, r5, r6, pc}
    d246:	bf00      	nop
    d248:	4100a000 	.word	0x4100a000
    d24c:	20014800 	.word	0x20014800
    d250:	20014a00 	.word	0x20014a00
    d254:	00015984 	.word	0x00015984
    d258:	e000e100 	.word	0xe000e100

0000d25c <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    d25c:	b939      	cbnz	r1, d26e <_dma_set_irq_state+0x12>
	if (value == 0x0) {
    d25e:	4b08      	ldr	r3, [pc, #32]	; (d280 <_dma_set_irq_state+0x24>)
    d260:	0100      	lsls	r0, r0, #4
    d262:	2102      	movs	r1, #2
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    d264:	4418      	add	r0, r3
	if (value == 0x0) {
    d266:	b93a      	cbnz	r2, d278 <_dma_set_irq_state+0x1c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    d268:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    d26c:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    d26e:	2901      	cmp	r1, #1
    d270:	d104      	bne.n	d27c <_dma_set_irq_state+0x20>
	if (value == 0x0) {
    d272:	4b03      	ldr	r3, [pc, #12]	; (d280 <_dma_set_irq_state+0x24>)
    d274:	0100      	lsls	r0, r0, #4
    d276:	e7f5      	b.n	d264 <_dma_set_irq_state+0x8>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    d278:	f880 104d 	strb.w	r1, [r0, #77]	; 0x4d
}
    d27c:	4770      	bx	lr
    d27e:	bf00      	nop
    d280:	4100a000 	.word	0x4100a000

0000d284 <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    d284:	4b02      	ldr	r3, [pc, #8]	; (d290 <_dma_set_destination_address+0xc>)
    d286:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    d28a:	6081      	str	r1, [r0, #8]
}
    d28c:	2000      	movs	r0, #0
    d28e:	4770      	bx	lr
    d290:	20014800 	.word	0x20014800

0000d294 <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    d294:	4b02      	ldr	r3, [pc, #8]	; (d2a0 <_dma_set_source_address+0xc>)
    d296:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    d29a:	6041      	str	r1, [r0, #4]
}
    d29c:	2000      	movs	r0, #0
    d29e:	4770      	bx	lr
    d2a0:	20014800 	.word	0x20014800

0000d2a4 <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d2a4:	4a05      	ldr	r2, [pc, #20]	; (d2bc <_dma_srcinc_enable+0x18>)
    d2a6:	0100      	lsls	r0, r0, #4
    d2a8:	5a13      	ldrh	r3, [r2, r0]
    d2aa:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    d2ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    d2b0:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    d2b4:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    d2b6:	5211      	strh	r1, [r2, r0]
}
    d2b8:	2000      	movs	r0, #0
    d2ba:	4770      	bx	lr
    d2bc:	20014800 	.word	0x20014800

0000d2c0 <_dma_set_data_amount>:
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    d2c0:	4b0f      	ldr	r3, [pc, #60]	; (d300 <_dma_set_data_amount+0x40>)
{
    d2c2:	b570      	push	{r4, r5, r6, lr}
    d2c4:	0104      	lsls	r4, r0, #4
    d2c6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    d2ca:	6886      	ldr	r6, [r0, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d2cc:	5b1a      	ldrh	r2, [r3, r4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d2ce:	5b1d      	ldrh	r5, [r3, r4]
	tmp = (tmp & DMAC_BTCTRL_BEATSIZE_Msk) >> DMAC_BTCTRL_BEATSIZE_Pos;
    d2d0:	f3c2 2201 	ubfx	r2, r2, #8, #2
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    d2d4:	052d      	lsls	r5, r5, #20
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    d2d6:	bf42      	ittt	mi
    d2d8:	fa01 f502 	lslmi.w	r5, r1, r2
    d2dc:	19ad      	addmi	r5, r5, r6
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    d2de:	6085      	strmi	r5, [r0, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    d2e0:	1918      	adds	r0, r3, r4
    d2e2:	6845      	ldr	r5, [r0, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    d2e4:	5b1e      	ldrh	r6, [r3, r4]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    d2e6:	0576      	lsls	r6, r6, #21
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    d2e8:	bf48      	it	mi
    d2ea:	fa01 f202 	lslmi.w	r2, r1, r2
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    d2ee:	4423      	add	r3, r4
    d2f0:	bf48      	it	mi
    d2f2:	1952      	addmi	r2, r2, r5
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    d2f4:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    d2f6:	bf48      	it	mi
    d2f8:	6042      	strmi	r2, [r0, #4]
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    d2fa:	8059      	strh	r1, [r3, #2]
}
    d2fc:	2000      	movs	r0, #0
    d2fe:	bd70      	pop	{r4, r5, r6, pc}
    d300:	20014800 	.word	0x20014800

0000d304 <_dma_enable_transaction>:
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    d304:	0102      	lsls	r2, r0, #4
{
    d306:	b510      	push	{r4, lr}
    d308:	4c0b      	ldr	r4, [pc, #44]	; (d338 <_dma_enable_transaction+0x34>)
    d30a:	5aa3      	ldrh	r3, [r4, r2]
    d30c:	b29b      	uxth	r3, r3
    d30e:	f043 0301 	orr.w	r3, r3, #1
    d312:	52a3      	strh	r3, [r4, r2]
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    d314:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    d318:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
    d31c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    d31e:	f042 0202 	orr.w	r2, r2, #2
    d322:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    d324:	b131      	cbz	r1, d334 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    d326:	4a05      	ldr	r2, [pc, #20]	; (d33c <_dma_enable_transaction+0x38>)
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    d328:	2301      	movs	r3, #1
    d32a:	6911      	ldr	r1, [r2, #16]
    d32c:	fa03 f000 	lsl.w	r0, r3, r0
    d330:	4308      	orrs	r0, r1
    d332:	6110      	str	r0, [r2, #16]
}
    d334:	2000      	movs	r0, #0
    d336:	bd10      	pop	{r4, pc}
    d338:	20014800 	.word	0x20014800
    d33c:	4100a000 	.word	0x4100a000

0000d340 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    d340:	4b03      	ldr	r3, [pc, #12]	; (d350 <_dma_get_channel_resource+0x10>)
    d342:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    d346:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    d34a:	6001      	str	r1, [r0, #0]
}
    d34c:	2000      	movs	r0, #0
    d34e:	4770      	bx	lr
    d350:	20000c64 	.word	0x20000c64

0000d354 <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
	_dmac_handler();
    d354:	4b00      	ldr	r3, [pc, #0]	; (d358 <DMAC_0_Handler+0x4>)
    d356:	4718      	bx	r3
    d358:	0000d105 	.word	0x0000d105

0000d35c <DMAC_1_Handler>:
    d35c:	4b00      	ldr	r3, [pc, #0]	; (d360 <DMAC_1_Handler+0x4>)
    d35e:	4718      	bx	r3
    d360:	0000d105 	.word	0x0000d105

0000d364 <DMAC_2_Handler>:
    d364:	4b00      	ldr	r3, [pc, #0]	; (d368 <DMAC_2_Handler+0x4>)
    d366:	4718      	bx	r3
    d368:	0000d105 	.word	0x0000d105

0000d36c <DMAC_3_Handler>:
    d36c:	4b00      	ldr	r3, [pc, #0]	; (d370 <DMAC_3_Handler+0x4>)
    d36e:	4718      	bx	r3
    d370:	0000d105 	.word	0x0000d105

0000d374 <DMAC_4_Handler>:
    d374:	4b00      	ldr	r3, [pc, #0]	; (d378 <DMAC_4_Handler+0x4>)
    d376:	4718      	bx	r3
    d378:	0000d105 	.word	0x0000d105

0000d37c <adc_async_window_threshold_reached>:

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    d37c:	6983      	ldr	r3, [r0, #24]
    d37e:	b103      	cbz	r3, d382 <adc_async_window_threshold_reached+0x6>
		descr->adc_async_cb.monitor(descr, channel);
    d380:	4718      	bx	r3
	}
}
    d382:	4770      	bx	lr

0000d384 <adc_async_error_occured>:

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    d384:	69c3      	ldr	r3, [r0, #28]
    d386:	b103      	cbz	r3, d38a <adc_async_error_occured+0x6>
		descr->adc_async_cb.error(descr, channel);
    d388:	4718      	bx	r3
	}
}
    d38a:	4770      	bx	lr

0000d38c <adc_async_channel_conversion_done>:
{
    d38c:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint8_t                              index    = descr->channel_map[channel];
    d390:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    d392:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    d396:	5c5c      	ldrb	r4, [r3, r1]
	ringbuffer_put(&descr_ch->convert, data);
    d398:	f8df a054 	ldr.w	sl, [pc, #84]	; d3f0 <adc_async_channel_conversion_done+0x64>
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    d39c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    d3a0:	ea4f 09c4 	mov.w	r9, r4, lsl #3
    d3a4:	eb08 04c4 	add.w	r4, r8, r4, lsl #3
	ringbuffer_put(&descr_ch->convert, data);
    d3a8:	f104 0b04 	add.w	fp, r4, #4
{
    d3ac:	4605      	mov	r5, r0
    d3ae:	460e      	mov	r6, r1
	ringbuffer_put(&descr_ch->convert, data);
    d3b0:	4658      	mov	r0, fp
    d3b2:	b2d1      	uxtb	r1, r2
{
    d3b4:	4617      	mov	r7, r2
	ringbuffer_put(&descr_ch->convert, data);
    d3b6:	47d0      	blx	sl
	if (1 < _adc_async_get_data_size(&descr->device)) {
    d3b8:	4b0c      	ldr	r3, [pc, #48]	; (d3ec <adc_async_channel_conversion_done+0x60>)
    d3ba:	4628      	mov	r0, r5
    d3bc:	4798      	blx	r3
    d3be:	2801      	cmp	r0, #1
    d3c0:	d905      	bls.n	d3ce <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    d3c2:	0a39      	lsrs	r1, r7, #8
    d3c4:	4658      	mov	r0, fp
    d3c6:	47d0      	blx	sl
		++descr_ch->bytes_in_buffer;
    d3c8:	8aa3      	ldrh	r3, [r4, #20]
    d3ca:	3301      	adds	r3, #1
    d3cc:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
    d3ce:	8aa3      	ldrh	r3, [r4, #20]
    d3d0:	3301      	adds	r3, #1
    d3d2:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    d3d4:	f858 3009 	ldr.w	r3, [r8, r9]
    d3d8:	b12b      	cbz	r3, d3e6 <adc_async_channel_conversion_done+0x5a>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    d3da:	4631      	mov	r1, r6
    d3dc:	4628      	mov	r0, r5
}
    d3de:	b001      	add	sp, #4
    d3e0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    d3e4:	4718      	bx	r3
}
    d3e6:	b001      	add	sp, #4
    d3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d3ec:	00011659 	.word	0x00011659
    d3f0:	000112c1 	.word	0x000112c1

0000d3f4 <adc_async_init>:
{
    d3f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d3f8:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
    d3fc:	f89d 8020 	ldrb.w	r8, [sp, #32]
    d400:	460e      	mov	r6, r1
    d402:	4615      	mov	r5, r2
    d404:	461f      	mov	r7, r3
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    d406:	4604      	mov	r4, r0
    d408:	b150      	cbz	r0, d420 <adc_async_init+0x2c>
    d40a:	2900      	cmp	r1, #0
    d40c:	d032      	beq.n	d474 <adc_async_init+0x80>
    d40e:	2a00      	cmp	r2, #0
    d410:	d032      	beq.n	d478 <adc_async_init+0x84>
    d412:	f1b8 0f00 	cmp.w	r8, #0
    d416:	d031      	beq.n	d47c <adc_async_init+0x88>
    d418:	f1b9 0000 	subs.w	r0, r9, #0
    d41c:	bf18      	it	ne
    d41e:	2001      	movne	r0, #1
    d420:	4917      	ldr	r1, [pc, #92]	; (d480 <adc_async_init+0x8c>)
    d422:	f8df a070 	ldr.w	sl, [pc, #112]	; d494 <adc_async_init+0xa0>
    d426:	223f      	movs	r2, #63	; 0x3f
    d428:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
    d42a:	1c78      	adds	r0, r7, #1
    d42c:	4580      	cmp	r8, r0
    d42e:	4914      	ldr	r1, [pc, #80]	; (d480 <adc_async_init+0x8c>)
    d430:	f04f 0240 	mov.w	r2, #64	; 0x40
    d434:	bfcc      	ite	gt
    d436:	2000      	movgt	r0, #0
    d438:	2001      	movle	r0, #1
    d43a:	47d0      	blx	sl
	device = &descr->device;
    d43c:	2300      	movs	r3, #0
		channel_map[i] = 0xFF;
    d43e:	21ff      	movs	r1, #255	; 0xff
    d440:	b2da      	uxtb	r2, r3
    d442:	3301      	adds	r3, #1
    d444:	54a9      	strb	r1, [r5, r2]
	for (uint8_t i = 0; i <= channel_max; i++) {
    d446:	b2da      	uxtb	r2, r3
    d448:	4297      	cmp	r7, r2
    d44a:	d2f9      	bcs.n	d440 <adc_async_init+0x4c>
	init_status           = _adc_async_init(device, hw);
    d44c:	4b0d      	ldr	r3, [pc, #52]	; (d484 <adc_async_init+0x90>)
	descr->channel_map    = channel_map;
    d44e:	6225      	str	r5, [r4, #32]
	descr->channel_max    = channel_max;
    d450:	f884 7024 	strb.w	r7, [r4, #36]	; 0x24
	descr->channel_amount = channel_amount;
    d454:	f884 8025 	strb.w	r8, [r4, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    d458:	f8c4 9028 	str.w	r9, [r4, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    d45c:	4631      	mov	r1, r6
    d45e:	4620      	mov	r0, r4
    d460:	4798      	blx	r3
	if (init_status) {
    d462:	b928      	cbnz	r0, d470 <adc_async_init+0x7c>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    d464:	4b08      	ldr	r3, [pc, #32]	; (d488 <adc_async_init+0x94>)
    d466:	60a3      	str	r3, [r4, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    d468:	4b08      	ldr	r3, [pc, #32]	; (d48c <adc_async_init+0x98>)
    d46a:	6023      	str	r3, [r4, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    d46c:	4b08      	ldr	r3, [pc, #32]	; (d490 <adc_async_init+0x9c>)
    d46e:	6063      	str	r3, [r4, #4]
}
    d470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    d474:	4608      	mov	r0, r1
    d476:	e7d3      	b.n	d420 <adc_async_init+0x2c>
    d478:	4610      	mov	r0, r2
    d47a:	e7d1      	b.n	d420 <adc_async_init+0x2c>
    d47c:	4640      	mov	r0, r8
    d47e:	e7cf      	b.n	d420 <adc_async_init+0x2c>
    d480:	00015a84 	.word	0x00015a84
    d484:	00011581 	.word	0x00011581
    d488:	0000d38d 	.word	0x0000d38d
    d48c:	0000d37d 	.word	0x0000d37d
    d490:	0000d385 	.word	0x0000d385
    d494:	0000d0fd 	.word	0x0000d0fd

0000d498 <adc_async_register_channel_buffer>:
{
    d498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d49c:	460e      	mov	r6, r1
    d49e:	4617      	mov	r7, r2
    d4a0:	4698      	mov	r8, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
    d4a2:	4604      	mov	r4, r0
    d4a4:	b118      	cbz	r0, d4ae <adc_async_register_channel_buffer+0x16>
    d4a6:	b1c2      	cbz	r2, d4da <adc_async_register_channel_buffer+0x42>
    d4a8:	1e18      	subs	r0, r3, #0
    d4aa:	bf18      	it	ne
    d4ac:	2001      	movne	r0, #1
    d4ae:	4921      	ldr	r1, [pc, #132]	; (d534 <adc_async_register_channel_buffer+0x9c>)
    d4b0:	4d21      	ldr	r5, [pc, #132]	; (d538 <adc_async_register_channel_buffer+0xa0>)
    d4b2:	2266      	movs	r2, #102	; 0x66
    d4b4:	47a8      	blx	r5
	ASSERT(descr->channel_max >= channel);
    d4b6:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    d4ba:	491e      	ldr	r1, [pc, #120]	; (d534 <adc_async_register_channel_buffer+0x9c>)
    d4bc:	42b0      	cmp	r0, r6
    d4be:	f04f 0267 	mov.w	r2, #103	; 0x67
    d4c2:	bf34      	ite	cc
    d4c4:	2000      	movcc	r0, #0
    d4c6:	2001      	movcs	r0, #1
    d4c8:	47a8      	blx	r5
	if (descr->channel_map[channel] != 0xFF) {
    d4ca:	6a23      	ldr	r3, [r4, #32]
    d4cc:	5d9a      	ldrb	r2, [r3, r6]
    d4ce:	2aff      	cmp	r2, #255	; 0xff
    d4d0:	d005      	beq.n	d4de <adc_async_register_channel_buffer+0x46>
		return ERR_INVALID_ARG;
    d4d2:	f06f 000c 	mvn.w	r0, #12
}
    d4d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && convert_buffer && convert_buffer_length);
    d4da:	4610      	mov	r0, r2
    d4dc:	e7e7      	b.n	d4ae <adc_async_register_channel_buffer+0x16>
	for (i = 0; i <= descr->channel_max; i++) {
    d4de:	2200      	movs	r2, #0
    d4e0:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
	uint8_t i, index = 0;
    d4e4:	4615      	mov	r5, r2
		if (descr->channel_map[i] != 0xFF) {
    d4e6:	b2d1      	uxtb	r1, r2
    d4e8:	3201      	adds	r2, #1
    d4ea:	5c59      	ldrb	r1, [r3, r1]
    d4ec:	29ff      	cmp	r1, #255	; 0xff
			index++;
    d4ee:	bf18      	it	ne
    d4f0:	3501      	addne	r5, #1
	for (i = 0; i <= descr->channel_max; i++) {
    d4f2:	b2d1      	uxtb	r1, r2
			index++;
    d4f4:	bf18      	it	ne
    d4f6:	b2ed      	uxtbne	r5, r5
	for (i = 0; i <= descr->channel_max; i++) {
    d4f8:	4288      	cmp	r0, r1
    d4fa:	d2f4      	bcs.n	d4e6 <adc_async_register_channel_buffer+0x4e>
	if (index > descr->channel_amount) {
    d4fc:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    d500:	42ab      	cmp	r3, r5
    d502:	d313      	bcc.n	d52c <adc_async_register_channel_buffer+0x94>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    d504:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    d506:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    d50a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
    d50e:	ea4f 09c3 	mov.w	r9, r3, lsl #3
    d512:	4642      	mov	r2, r8
    d514:	4b09      	ldr	r3, [pc, #36]	; (d53c <adc_async_register_channel_buffer+0xa4>)
    d516:	4639      	mov	r1, r7
    d518:	3004      	adds	r0, #4
    d51a:	4798      	blx	r3
    d51c:	2800      	cmp	r0, #0
    d51e:	d1d8      	bne.n	d4d2 <adc_async_register_channel_buffer+0x3a>
	descr->channel_map[channel]            = index;
    d520:	6a23      	ldr	r3, [r4, #32]
    d522:	559d      	strb	r5, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
    d524:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    d526:	444b      	add	r3, r9
    d528:	8298      	strh	r0, [r3, #20]
	return ERR_NONE;
    d52a:	e7d4      	b.n	d4d6 <adc_async_register_channel_buffer+0x3e>
		return ERR_NO_RESOURCE;
    d52c:	f06f 001b 	mvn.w	r0, #27
    d530:	e7d1      	b.n	d4d6 <adc_async_register_channel_buffer+0x3e>
    d532:	bf00      	nop
    d534:	00015a84 	.word	0x00015a84
    d538:	0000d0fd 	.word	0x0000d0fd
    d53c:	00011245 	.word	0x00011245

0000d540 <adc_async_enable_channel>:
{
    d540:	b570      	push	{r4, r5, r6, lr}
	ASSERT(descr);
    d542:	4604      	mov	r4, r0
    d544:	3800      	subs	r0, #0
{
    d546:	460d      	mov	r5, r1
	ASSERT(descr);
    d548:	bf18      	it	ne
    d54a:	2001      	movne	r0, #1
    d54c:	4e09      	ldr	r6, [pc, #36]	; (d574 <adc_async_enable_channel+0x34>)
    d54e:	490a      	ldr	r1, [pc, #40]	; (d578 <adc_async_enable_channel+0x38>)
    d550:	2283      	movs	r2, #131	; 0x83
    d552:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    d554:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    d558:	4907      	ldr	r1, [pc, #28]	; (d578 <adc_async_enable_channel+0x38>)
    d55a:	42a8      	cmp	r0, r5
    d55c:	bf34      	ite	cc
    d55e:	2000      	movcc	r0, #0
    d560:	2001      	movcs	r0, #1
    d562:	2284      	movs	r2, #132	; 0x84
    d564:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
    d566:	4620      	mov	r0, r4
    d568:	4b04      	ldr	r3, [pc, #16]	; (d57c <adc_async_enable_channel+0x3c>)
    d56a:	4629      	mov	r1, r5
    d56c:	4798      	blx	r3
}
    d56e:	2000      	movs	r0, #0
    d570:	bd70      	pop	{r4, r5, r6, pc}
    d572:	bf00      	nop
    d574:	0000d0fd 	.word	0x0000d0fd
    d578:	00015a84 	.word	0x00015a84
    d57c:	0001164d 	.word	0x0001164d

0000d580 <adc_async_register_callback>:
{
    d580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	ASSERT(descr);
    d584:	4604      	mov	r4, r0
    d586:	3800      	subs	r0, #0
    d588:	bf18      	it	ne
    d58a:	2001      	movne	r0, #1
    d58c:	f8df 8064 	ldr.w	r8, [pc, #100]	; d5f4 <adc_async_register_callback+0x74>
{
    d590:	460f      	mov	r7, r1
    d592:	4615      	mov	r5, r2
	ASSERT(descr);
    d594:	4915      	ldr	r1, [pc, #84]	; (d5ec <adc_async_register_callback+0x6c>)
    d596:	229c      	movs	r2, #156	; 0x9c
{
    d598:	461e      	mov	r6, r3
	ASSERT(descr);
    d59a:	47c0      	blx	r8
	ASSERT(descr->channel_max >= channel);
    d59c:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    d5a0:	4912      	ldr	r1, [pc, #72]	; (d5ec <adc_async_register_callback+0x6c>)
    d5a2:	42b8      	cmp	r0, r7
    d5a4:	bf34      	ite	cc
    d5a6:	2000      	movcc	r0, #0
    d5a8:	2001      	movcs	r0, #1
    d5aa:	229d      	movs	r2, #157	; 0x9d
    d5ac:	47c0      	blx	r8
	switch (type) {
    d5ae:	2d01      	cmp	r5, #1
    d5b0:	d014      	beq.n	d5dc <adc_async_register_callback+0x5c>
    d5b2:	2d02      	cmp	r5, #2
    d5b4:	d014      	beq.n	d5e0 <adc_async_register_callback+0x60>
    d5b6:	b9ad      	cbnz	r5, d5e4 <adc_async_register_callback+0x64>
	uint8_t index = descr->channel_map[channel];
    d5b8:	6a23      	ldr	r3, [r4, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    d5ba:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    d5bc:	5ddb      	ldrb	r3, [r3, r7]
    d5be:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    d5c2:	f842 6033 	str.w	r6, [r2, r3, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    d5c6:	1e33      	subs	r3, r6, #0
    d5c8:	4620      	mov	r0, r4
    d5ca:	bf18      	it	ne
    d5cc:	2301      	movne	r3, #1
    d5ce:	4c08      	ldr	r4, [pc, #32]	; (d5f0 <adc_async_register_callback+0x70>)
    d5d0:	462a      	mov	r2, r5
    d5d2:	4639      	mov	r1, r7
    d5d4:	47a0      	blx	r4
	return ERR_NONE;
    d5d6:	2000      	movs	r0, #0
}
    d5d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		descr->adc_async_cb.monitor = cb;
    d5dc:	61a6      	str	r6, [r4, #24]
		break;
    d5de:	e7f2      	b.n	d5c6 <adc_async_register_callback+0x46>
		descr->adc_async_cb.error = cb;
    d5e0:	61e6      	str	r6, [r4, #28]
		break;
    d5e2:	e7f0      	b.n	d5c6 <adc_async_register_callback+0x46>
	switch (type) {
    d5e4:	f06f 000c 	mvn.w	r0, #12
    d5e8:	e7f6      	b.n	d5d8 <adc_async_register_callback+0x58>
    d5ea:	bf00      	nop
    d5ec:	00015a84 	.word	0x00015a84
    d5f0:	00011685 	.word	0x00011685
    d5f4:	0000d0fd 	.word	0x0000d0fd

0000d5f8 <adc_async_read_channel>:
{
    d5f8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
    d5fc:	460e      	mov	r6, r1
    d5fe:	4617      	mov	r7, r2
    d600:	461d      	mov	r5, r3
	ASSERT(descr && buffer && length);
    d602:	4604      	mov	r4, r0
    d604:	b120      	cbz	r0, d610 <adc_async_read_channel+0x18>
    d606:	2a00      	cmp	r2, #0
    d608:	d03f      	beq.n	d68a <adc_async_read_channel+0x92>
    d60a:	1e18      	subs	r0, r3, #0
    d60c:	bf18      	it	ne
    d60e:	2001      	movne	r0, #1
    d610:	f8df 8098 	ldr.w	r8, [pc, #152]	; d6ac <adc_async_read_channel+0xb4>
    d614:	4920      	ldr	r1, [pc, #128]	; (d698 <adc_async_read_channel+0xa0>)
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    d616:	f8df a098 	ldr.w	sl, [pc, #152]	; d6b0 <adc_async_read_channel+0xb8>
	ASSERT(descr && buffer && length);
    d61a:	22bc      	movs	r2, #188	; 0xbc
    d61c:	47c0      	blx	r8
	ASSERT(descr->channel_max >= channel);
    d61e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    d622:	491d      	ldr	r1, [pc, #116]	; (d698 <adc_async_read_channel+0xa0>)
    d624:	42b0      	cmp	r0, r6
    d626:	bf34      	ite	cc
    d628:	2000      	movcc	r0, #0
    d62a:	2001      	movcs	r0, #1
    d62c:	22bd      	movs	r2, #189	; 0xbd
    d62e:	47c0      	blx	r8
	data_size = _adc_async_get_data_size(&descr->device);
    d630:	4b1a      	ldr	r3, [pc, #104]	; (d69c <adc_async_read_channel+0xa4>)
    d632:	4620      	mov	r0, r4
    d634:	4798      	blx	r3
	ASSERT(!(length % data_size));
    d636:	fbb5 f3f0 	udiv	r3, r5, r0
    d63a:	fb03 5010 	mls	r0, r3, r0, r5
    d63e:	fab0 f080 	clz	r0, r0
    d642:	4915      	ldr	r1, [pc, #84]	; (d698 <adc_async_read_channel+0xa0>)
    d644:	22bf      	movs	r2, #191	; 0xbf
    d646:	0940      	lsrs	r0, r0, #5
    d648:	47c0      	blx	r8
	index                                         = descr->channel_map[channel];
    d64a:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    d64c:	5d9e      	ldrb	r6, [r3, r6]
    d64e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    d650:	eb06 0646 	add.w	r6, r6, r6, lsl #1
    d654:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
	CRITICAL_SECTION_ENTER()
    d658:	a801      	add	r0, sp, #4
    d65a:	4b11      	ldr	r3, [pc, #68]	; (d6a0 <adc_async_read_channel+0xa8>)
	num = ringbuffer_num(&descr_ch->convert);
    d65c:	f106 0904 	add.w	r9, r6, #4
	CRITICAL_SECTION_ENTER()
    d660:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    d662:	4b10      	ldr	r3, [pc, #64]	; (d6a4 <adc_async_read_channel+0xac>)
    d664:	4648      	mov	r0, r9
    d666:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    d668:	4b0f      	ldr	r3, [pc, #60]	; (d6a8 <adc_async_read_channel+0xb0>)
	num = ringbuffer_num(&descr_ch->convert);
    d66a:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    d66c:	a801      	add	r0, sp, #4
    d66e:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    d670:	2400      	movs	r4, #0
    d672:	45a0      	cmp	r8, r4
    d674:	b2a2      	uxth	r2, r4
    d676:	d001      	beq.n	d67c <adc_async_read_channel+0x84>
    d678:	42a5      	cmp	r5, r4
    d67a:	d108      	bne.n	d68e <adc_async_read_channel+0x96>
	descr_ch->bytes_in_buffer -= was_read;
    d67c:	8ab3      	ldrh	r3, [r6, #20]
}
    d67e:	4620      	mov	r0, r4
	descr_ch->bytes_in_buffer -= was_read;
    d680:	1a9b      	subs	r3, r3, r2
    d682:	82b3      	strh	r3, [r6, #20]
}
    d684:	b002      	add	sp, #8
    d686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	ASSERT(descr && buffer && length);
    d68a:	4610      	mov	r0, r2
    d68c:	e7c0      	b.n	d610 <adc_async_read_channel+0x18>
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    d68e:	1939      	adds	r1, r7, r4
    d690:	4648      	mov	r0, r9
    d692:	47d0      	blx	sl
    d694:	3401      	adds	r4, #1
    d696:	e7ec      	b.n	d672 <adc_async_read_channel+0x7a>
    d698:	00015a84 	.word	0x00015a84
    d69c:	00011659 	.word	0x00011659
    d6a0:	00011329 	.word	0x00011329
    d6a4:	00011305 	.word	0x00011305
    d6a8:	00011337 	.word	0x00011337
    d6ac:	0000d0fd 	.word	0x0000d0fd
    d6b0:	00011281 	.word	0x00011281

0000d6b4 <adc_async_start_conversion>:
{
    d6b4:	b510      	push	{r4, lr}
	ASSERT(descr);
    d6b6:	4604      	mov	r4, r0
    d6b8:	3800      	subs	r0, #0
    d6ba:	bf18      	it	ne
    d6bc:	2001      	movne	r0, #1
    d6be:	4904      	ldr	r1, [pc, #16]	; (d6d0 <adc_async_start_conversion+0x1c>)
    d6c0:	4b04      	ldr	r3, [pc, #16]	; (d6d4 <adc_async_start_conversion+0x20>)
    d6c2:	22d6      	movs	r2, #214	; 0xd6
    d6c4:	4798      	blx	r3
	_adc_async_convert(&descr->device);
    d6c6:	4620      	mov	r0, r4
    d6c8:	4b03      	ldr	r3, [pc, #12]	; (d6d8 <adc_async_start_conversion+0x24>)
    d6ca:	4798      	blx	r3
}
    d6cc:	2000      	movs	r0, #0
    d6ce:	bd10      	pop	{r4, pc}
    d6d0:	00015a84 	.word	0x00015a84
    d6d4:	0000d0fd 	.word	0x0000d0fd
    d6d8:	0001166d 	.word	0x0001166d

0000d6dc <_oscctrl_init_sources>:
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    d6dc:	4770      	bx	lr
	...

0000d6e0 <_oscctrl_init_referenced_generators>:

static inline void hri_gclk_write_GENCTRL_SRC_bf(const void *const hw, uint8_t index, hri_gclk_genctrl_reg_t data)
{
	uint32_t tmp;
	GCLK_CRITICAL_SECTION_ENTER();
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    d6e0:	4b3b      	ldr	r3, [pc, #236]	; (d7d0 <_oscctrl_init_referenced_generators+0xf0>)
    d6e2:	6a1a      	ldr	r2, [r3, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    d6e4:	f022 020f 	bic.w	r2, r2, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    d6e8:	f042 0204 	orr.w	r2, r2, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    d6ec:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d6ee:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    d6f2:	6859      	ldr	r1, [r3, #4]
    d6f4:	4211      	tst	r1, r2
    d6f6:	d1fc      	bne.n	d6f2 <_oscctrl_init_referenced_generators+0x12>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    d6f8:	685a      	ldr	r2, [r3, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    d6fa:	0750      	lsls	r0, r2, #29
    d6fc:	f3c2 0180 	ubfx	r1, r2, #2, #1
    d700:	d4fa      	bmi.n	d6f8 <_oscctrl_init_referenced_generators+0x18>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    d702:	4b34      	ldr	r3, [pc, #208]	; (d7d4 <_oscctrl_init_referenced_generators+0xf4>)
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    d704:	4a34      	ldr	r2, [pc, #208]	; (d7d8 <_oscctrl_init_referenced_generators+0xf8>)
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    d706:	7719      	strb	r1, [r3, #28]
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    d708:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d70a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    d70e:	f3c2 1100 	ubfx	r1, r2, #4, #1
    d712:	06d2      	lsls	r2, r2, #27
    d714:	d4f9      	bmi.n	d70a <_oscctrl_init_referenced_generators+0x2a>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    d716:	f883 1020 	strb.w	r1, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d71a:	4b2e      	ldr	r3, [pc, #184]	; (d7d4 <_oscctrl_init_referenced_generators+0xf4>)
    d71c:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    d720:	0750      	lsls	r0, r2, #29
    d722:	d4fb      	bmi.n	d71c <_oscctrl_init_referenced_generators+0x3c>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    d724:	2202      	movs	r2, #2
    d726:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d728:	4b2a      	ldr	r3, [pc, #168]	; (d7d4 <_oscctrl_init_referenced_generators+0xf4>)
    d72a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    d72e:	0791      	lsls	r1, r2, #30
    d730:	d4fb      	bmi.n	d72a <_oscctrl_init_referenced_generators+0x4a>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    d732:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    d734:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d736:	4b27      	ldr	r3, [pc, #156]	; (d7d4 <_oscctrl_init_referenced_generators+0xf4>)
    d738:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    d73c:	0712      	lsls	r2, r2, #28
    d73e:	d4fb      	bmi.n	d738 <_oscctrl_init_referenced_generators+0x58>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    d740:	2288      	movs	r2, #136	; 0x88
    d742:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    d746:	4a23      	ldr	r2, [pc, #140]	; (d7d4 <_oscctrl_init_referenced_generators+0xf4>)
    d748:	4613      	mov	r3, r2
    d74a:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    d74e:	0748      	lsls	r0, r1, #29
    d750:	d4fb      	bmi.n	d74a <_oscctrl_init_referenced_generators+0x6a>
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    d752:	491f      	ldr	r1, [pc, #124]	; (d7d0 <_oscctrl_init_referenced_generators+0xf0>)
    d754:	2042      	movs	r0, #66	; 0x42
    d756:	f8c1 0088 	str.w	r0, [r1, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    d75a:	2127      	movs	r1, #39	; 0x27
    d75c:	6491      	str	r1, [r2, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    d75e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    d760:	f012 0f06 	tst.w	r2, #6
    d764:	d1fb      	bne.n	d75e <_oscctrl_init_referenced_generators+0x7e>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    d766:	f44f 6200 	mov.w	r2, #2048	; 0x800
    d76a:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    d76c:	2202      	movs	r2, #2
    d76e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    d772:	4b18      	ldr	r3, [pc, #96]	; (d7d4 <_oscctrl_init_referenced_generators+0xf4>)
    d774:	461a      	mov	r2, r3
    d776:	6d19      	ldr	r1, [r3, #80]	; 0x50
    d778:	0789      	lsls	r1, r1, #30
    d77a:	d4fc      	bmi.n	d776 <_oscctrl_init_referenced_generators+0x96>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    d77c:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    d780:	07db      	lsls	r3, r3, #31
    d782:	d521      	bpl.n	d7c8 <_oscctrl_init_referenced_generators+0xe8>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    d784:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    d786:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    d78a:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    d78e:	d1f9      	bne.n	d784 <_oscctrl_init_referenced_generators+0xa4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    d790:	4b10      	ldr	r3, [pc, #64]	; (d7d4 <_oscctrl_init_referenced_generators+0xf4>)
    d792:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    d794:	07d1      	lsls	r1, r2, #31
    d796:	d402      	bmi.n	d79e <_oscctrl_init_referenced_generators+0xbe>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    d798:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    d79a:	0792      	lsls	r2, r2, #30
    d79c:	d5f9      	bpl.n	d792 <_oscctrl_init_referenced_generators+0xb2>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    d79e:	4a0c      	ldr	r2, [pc, #48]	; (d7d0 <_oscctrl_init_referenced_generators+0xf0>)
    d7a0:	4611      	mov	r1, r2
    d7a2:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    d7a4:	2b00      	cmp	r3, #0
    d7a6:	d1fc      	bne.n	d7a2 <_oscctrl_init_referenced_generators+0xc2>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    d7a8:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    d7aa:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    d7ae:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    d7b2:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    d7b4:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    d7b8:	684a      	ldr	r2, [r1, #4]
    d7ba:	421a      	tst	r2, r3
    d7bc:	d1fc      	bne.n	d7b8 <_oscctrl_init_referenced_generators+0xd8>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    d7be:	4a04      	ldr	r2, [pc, #16]	; (d7d0 <_oscctrl_init_referenced_generators+0xf0>)
    d7c0:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    d7c2:	075b      	lsls	r3, r3, #29
    d7c4:	d4fc      	bmi.n	d7c0 <_oscctrl_init_referenced_generators+0xe0>
		;
#endif
	(void)hw;
}
    d7c6:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    d7c8:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    d7ca:	05d8      	lsls	r0, r3, #23
    d7cc:	d5fc      	bpl.n	d7c8 <_oscctrl_init_referenced_generators+0xe8>
    d7ce:	e7df      	b.n	d790 <_oscctrl_init_referenced_generators+0xb0>
    d7d0:	40001c00 	.word	0x40001c00
    d7d4:	40001000 	.word	0x40001000
    d7d8:	04010000 	.word	0x04010000

0000d7dc <_rand_sync_read_data>:

/**
 * \brief Read data bits
 */
static uint32_t _rand_sync_read_data(const struct _rand_sync_dev *dev, const uint8_t n_bits)
{
    d7dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t r_bits = (dev->n_bits < 1) ? 32 : dev->n_bits;
    d7e0:	f890 8004 	ldrb.w	r8, [r0, #4]
    d7e4:	f8df 9034 	ldr.w	r9, [pc, #52]	; d81c <_rand_sync_read_data+0x40>
{
    d7e8:	4605      	mov	r5, r0
    d7ea:	460f      	mov	r7, r1
	uint8_t r_bits = (dev->n_bits < 1) ? 32 : dev->n_bits;
    d7ec:	f1b8 0f00 	cmp.w	r8, #0
    d7f0:	d00f      	beq.n	d812 <_rand_sync_read_data+0x36>
	if (r_bits < n_bits) {
    d7f2:	4588      	cmp	r8, r1
    d7f4:	d20d      	bcs.n	d812 <_rand_sync_read_data+0x36>
		uint8_t  i;
		uint32_t d = 0;
    d7f6:	2600      	movs	r6, #0
		/* Join read bits */
		for (i = 0; i < n_bits; i += r_bits) {
    d7f8:	4634      	mov	r4, r6
			d |= (uint32_t)(_rand_sync_read_one(dev) << i);
    d7fa:	4628      	mov	r0, r5
    d7fc:	47c8      	blx	r9
    d7fe:	40a0      	lsls	r0, r4
		for (i = 0; i < n_bits; i += r_bits) {
    d800:	4444      	add	r4, r8
    d802:	b2e4      	uxtb	r4, r4
    d804:	42a7      	cmp	r7, r4
			d |= (uint32_t)(_rand_sync_read_one(dev) << i);
    d806:	ea46 0600 	orr.w	r6, r6, r0
		for (i = 0; i < n_bits; i += r_bits) {
    d80a:	d8f6      	bhi.n	d7fa <_rand_sync_read_data+0x1e>
		}
		return d;
	} else {
		return _rand_sync_read_one(dev);
	}
}
    d80c:	4630      	mov	r0, r6
    d80e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return _rand_sync_read_one(dev);
    d812:	4628      	mov	r0, r5
    d814:	464b      	mov	r3, r9
}
    d816:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		return _rand_sync_read_one(dev);
    d81a:	4718      	bx	r3
    d81c:	0000d921 	.word	0x0000d921

0000d820 <rand_sync_init>:
{
    d820:	b570      	push	{r4, r5, r6, lr}
	ASSERT(desc);
    d822:	4604      	mov	r4, r0
    d824:	3800      	subs	r0, #0
{
    d826:	460d      	mov	r5, r1
	ASSERT(desc);
    d828:	4b05      	ldr	r3, [pc, #20]	; (d840 <rand_sync_init+0x20>)
    d82a:	4906      	ldr	r1, [pc, #24]	; (d844 <rand_sync_init+0x24>)
    d82c:	bf18      	it	ne
    d82e:	2001      	movne	r0, #1
    d830:	2229      	movs	r2, #41	; 0x29
    d832:	4798      	blx	r3
	return _rand_sync_init(&desc->dev, hw);
    d834:	4629      	mov	r1, r5
    d836:	4620      	mov	r0, r4
    d838:	4b03      	ldr	r3, [pc, #12]	; (d848 <rand_sync_init+0x28>)
}
    d83a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _rand_sync_init(&desc->dev, hw);
    d83e:	4718      	bx	r3
    d840:	0000d0fd 	.word	0x0000d0fd
    d844:	00015a9f 	.word	0x00015a9f
    d848:	0000d8a1 	.word	0x0000d8a1

0000d84c <rand_sync_enable>:
{
    d84c:	b510      	push	{r4, lr}
	ASSERT(desc);
    d84e:	4604      	mov	r4, r0
    d850:	3800      	subs	r0, #0
    d852:	4b05      	ldr	r3, [pc, #20]	; (d868 <rand_sync_enable+0x1c>)
    d854:	4905      	ldr	r1, [pc, #20]	; (d86c <rand_sync_enable+0x20>)
    d856:	bf18      	it	ne
    d858:	2001      	movne	r0, #1
    d85a:	2236      	movs	r2, #54	; 0x36
    d85c:	4798      	blx	r3
	return _rand_sync_enable(&desc->dev);
    d85e:	4620      	mov	r0, r4
    d860:	4b03      	ldr	r3, [pc, #12]	; (d870 <rand_sync_enable+0x24>)
}
    d862:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return _rand_sync_enable(&desc->dev);
    d866:	4718      	bx	r3
    d868:	0000d0fd 	.word	0x0000d0fd
    d86c:	00015a9f 	.word	0x00015a9f
    d870:	0000d8e9 	.word	0x0000d8e9

0000d874 <rand_sync_read8>:

uint8_t rand_sync_read8(const struct rand_sync_desc *const desc)
{
    d874:	b510      	push	{r4, lr}
	ASSERT(desc);
    d876:	4604      	mov	r4, r0
    d878:	3800      	subs	r0, #0
    d87a:	bf18      	it	ne
    d87c:	2001      	movne	r0, #1
    d87e:	225b      	movs	r2, #91	; 0x5b
    d880:	4904      	ldr	r1, [pc, #16]	; (d894 <rand_sync_read8+0x20>)
    d882:	4b05      	ldr	r3, [pc, #20]	; (d898 <rand_sync_read8+0x24>)
    d884:	4798      	blx	r3
	return (uint8_t)_rand_sync_read_data(&desc->dev, 8);
    d886:	4b05      	ldr	r3, [pc, #20]	; (d89c <rand_sync_read8+0x28>)
    d888:	2108      	movs	r1, #8
    d88a:	4620      	mov	r0, r4
    d88c:	4798      	blx	r3
}
    d88e:	b2c0      	uxtb	r0, r0
    d890:	bd10      	pop	{r4, pc}
    d892:	bf00      	nop
    d894:	00015a9f 	.word	0x00015a9f
    d898:	0000d0fd 	.word	0x0000d0fd
    d89c:	0000d7dd 	.word	0x0000d7dd

0000d8a0 <_rand_sync_init>:
	}
	return ERR_NONE;
}

int32_t _rand_sync_init(struct _rand_sync_dev *const dev, void *const hw)
{
    d8a0:	b538      	push	{r3, r4, r5, lr}
    d8a2:	460c      	mov	r4, r1
	int32_t rc;

	ASSERT(dev && hw);
    d8a4:	4605      	mov	r5, r0
    d8a6:	b110      	cbz	r0, d8ae <_rand_sync_init+0xe>
    d8a8:	1e08      	subs	r0, r1, #0
    d8aa:	bf18      	it	ne
    d8ac:	2001      	movne	r0, #1
    d8ae:	4b0c      	ldr	r3, [pc, #48]	; (d8e0 <_rand_sync_init+0x40>)
    d8b0:	490c      	ldr	r1, [pc, #48]	; (d8e4 <_rand_sync_init+0x44>)
    d8b2:	223d      	movs	r2, #61	; 0x3d
    d8b4:	4798      	blx	r3
}

static inline hri_trng_ctrla_reg_t hri_trng_get_CTRLA_reg(const void *const hw, hri_trng_ctrla_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Trng *)hw)->CTRLA.reg;
    d8b6:	7823      	ldrb	r3, [r4, #0]
	if (hri_trng_get_CTRLA_reg(hw, TRNG_CTRLA_ENABLE)) {
    d8b8:	f013 0302 	ands.w	r3, r3, #2
    d8bc:	d10c      	bne.n	d8d8 <_rand_sync_init+0x38>
	((Trng *)hw)->CTRLA.reg &= ~TRNG_CTRLA_RUNSTDBY;
    d8be:	7822      	ldrb	r2, [r4, #0]
    d8c0:	f002 02bf 	and.w	r2, r2, #191	; 0xbf
    d8c4:	7022      	strb	r2, [r4, #0]
}

static inline void hri_trng_clear_EVCTRL_DATARDYEO_bit(const void *const hw)
{
	TRNG_CRITICAL_SECTION_ENTER();
	((Trng *)hw)->EVCTRL.reg &= ~TRNG_EVCTRL_DATARDYEO;
    d8c6:	7922      	ldrb	r2, [r4, #4]
    d8c8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
    d8cc:	7122      	strb	r2, [r4, #4]

	rc = _trng_init(hw);
	if (rc == ERR_NONE) {
		dev->prvt   = hw;
		dev->n_bits = 32;
    d8ce:	2220      	movs	r2, #32
		dev->prvt   = hw;
    d8d0:	602c      	str	r4, [r5, #0]
		dev->n_bits = 32;
    d8d2:	712a      	strb	r2, [r5, #4]
	return ERR_NONE;
    d8d4:	4618      	mov	r0, r3
	}
	return rc;
}
    d8d6:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    d8d8:	f06f 0010 	mvn.w	r0, #16
	return rc;
    d8dc:	e7fb      	b.n	d8d6 <_rand_sync_init+0x36>
    d8de:	bf00      	nop
    d8e0:	0000d0fd 	.word	0x0000d0fd
    d8e4:	00015aba 	.word	0x00015aba

0000d8e8 <_rand_sync_enable>:
{
	_rand_sync_disable(dev);
}

int32_t _rand_sync_enable(struct _rand_sync_dev *const dev)
{
    d8e8:	b538      	push	{r3, r4, r5, lr}
	ASSERT(dev);
    d8ea:	4604      	mov	r4, r0
    d8ec:	3800      	subs	r0, #0
    d8ee:	bf18      	it	ne
    d8f0:	2001      	movne	r0, #1
    d8f2:	4d09      	ldr	r5, [pc, #36]	; (d918 <_rand_sync_enable+0x30>)
    d8f4:	4909      	ldr	r1, [pc, #36]	; (d91c <_rand_sync_enable+0x34>)
    d8f6:	224e      	movs	r2, #78	; 0x4e
    d8f8:	47a8      	blx	r5
	ASSERT(dev->prvt);
    d8fa:	6820      	ldr	r0, [r4, #0]
    d8fc:	4907      	ldr	r1, [pc, #28]	; (d91c <_rand_sync_enable+0x34>)
    d8fe:	3800      	subs	r0, #0
    d900:	bf18      	it	ne
    d902:	2001      	movne	r0, #1
    d904:	224f      	movs	r2, #79	; 0x4f
    d906:	47a8      	blx	r5

	hri_trng_set_CTRLA_ENABLE_bit(dev->prvt);
    d908:	6822      	ldr	r2, [r4, #0]
	((Trng *)hw)->CTRLA.reg |= TRNG_CTRLA_ENABLE;
    d90a:	7813      	ldrb	r3, [r2, #0]
    d90c:	f043 0302 	orr.w	r3, r3, #2
    d910:	7013      	strb	r3, [r2, #0]
	return ERR_NONE;
}
    d912:	2000      	movs	r0, #0
    d914:	bd38      	pop	{r3, r4, r5, pc}
    d916:	bf00      	nop
    d918:	0000d0fd 	.word	0x0000d0fd
    d91c:	00015aba 	.word	0x00015aba

0000d920 <_rand_sync_read_one>:
	(void)seed;
	return ERR_UNSUPPORTED_OP;
}

uint32_t _rand_sync_read_one(const struct _rand_sync_dev *const dev)
{
    d920:	b538      	push	{r3, r4, r5, lr}
	ASSERT(dev);
    d922:	4604      	mov	r4, r0
    d924:	3800      	subs	r0, #0
    d926:	4d0d      	ldr	r5, [pc, #52]	; (d95c <_rand_sync_read_one+0x3c>)
    d928:	490d      	ldr	r1, [pc, #52]	; (d960 <_rand_sync_read_one+0x40>)
    d92a:	bf18      	it	ne
    d92c:	2001      	movne	r0, #1
    d92e:	2266      	movs	r2, #102	; 0x66
    d930:	47a8      	blx	r5
	ASSERT(dev->prvt);
    d932:	6820      	ldr	r0, [r4, #0]
    d934:	490a      	ldr	r1, [pc, #40]	; (d960 <_rand_sync_read_one+0x40>)
    d936:	3800      	subs	r0, #0
    d938:	bf18      	it	ne
    d93a:	2001      	movne	r0, #1
    d93c:	2267      	movs	r2, #103	; 0x67
    d93e:	47a8      	blx	r5
	ASSERT(hri_trng_get_CTRLA_reg(dev->prvt, TRNG_CTRLA_ENABLE));
    d940:	6823      	ldr	r3, [r4, #0]
    d942:	4907      	ldr	r1, [pc, #28]	; (d960 <_rand_sync_read_one+0x40>)
	tmp = ((Trng *)hw)->CTRLA.reg;
    d944:	7818      	ldrb	r0, [r3, #0]
    d946:	2268      	movs	r2, #104	; 0x68
    d948:	f3c0 0040 	ubfx	r0, r0, #1, #1
    d94c:	47a8      	blx	r5

	while (!hri_trng_get_INTFLAG_reg(dev->prvt, TRNG_INTFLAG_DATARDY)) {
    d94e:	6823      	ldr	r3, [r4, #0]
	tmp = ((Trng *)hw)->INTFLAG.reg;
    d950:	7a9a      	ldrb	r2, [r3, #10]
    d952:	07d2      	lsls	r2, r2, #31
    d954:	d5fc      	bpl.n	d950 <_rand_sync_read_one+0x30>
	return ((Trng *)hw)->DATA.reg;
    d956:	6a18      	ldr	r0, [r3, #32]
		/* Wait until data ready. */
	}
	return hri_trng_read_DATA_reg(dev->prvt);
}
    d958:	bd38      	pop	{r3, r4, r5, pc}
    d95a:	bf00      	nop
    d95c:	0000d0fd 	.word	0x0000d0fd
    d960:	00015aba 	.word	0x00015aba

0000d964 <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    d964:	b430      	push	{r4, r5}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    d966:	780a      	ldrb	r2, [r1, #0]
    d968:	2a81      	cmp	r2, #129	; 0x81
    d96a:	d11c      	bne.n	d9a6 <hid_keyboard_req+0x42>
    d96c:	784b      	ldrb	r3, [r1, #1]
    d96e:	2b06      	cmp	r3, #6
    d970:	d131      	bne.n	d9d6 <hid_keyboard_req+0x72>
    d972:	4a1a      	ldr	r2, [pc, #104]	; (d9dc <hid_keyboard_req+0x78>)
    d974:	888c      	ldrh	r4, [r1, #4]
    d976:	7b13      	ldrb	r3, [r2, #12]
    d978:	429c      	cmp	r4, r3
    d97a:	d12c      	bne.n	d9d6 <hid_keyboard_req+0x72>
	switch (req->wValue >> 8) {
    d97c:	884b      	ldrh	r3, [r1, #2]
    d97e:	0a1b      	lsrs	r3, r3, #8
    d980:	2b21      	cmp	r3, #33	; 0x21
    d982:	d005      	beq.n	d990 <hid_keyboard_req+0x2c>
    d984:	2b22      	cmp	r3, #34	; 0x22
    d986:	d00a      	beq.n	d99e <hid_keyboard_req+0x3a>
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
			switch (req->bRequest) {
    d988:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    d98c:	bc30      	pop	{r4, r5}
    d98e:	4770      	bx	lr
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
    d990:	6811      	ldr	r1, [r2, #0]
    d992:	780a      	ldrb	r2, [r1, #0]
    d994:	2300      	movs	r3, #0
				return usbdc_xfer(ep, NULL, 0, 0);
    d996:	4c12      	ldr	r4, [pc, #72]	; (d9e0 <hid_keyboard_req+0x7c>)
    d998:	46a4      	mov	ip, r4
}
    d99a:	bc30      	pop	{r4, r5}
				return usbdc_xfer(ep, NULL, 0, 0);
    d99c:	4760      	bx	ip
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
    d99e:	4911      	ldr	r1, [pc, #68]	; (d9e4 <hid_keyboard_req+0x80>)
    d9a0:	2300      	movs	r3, #0
    d9a2:	223b      	movs	r2, #59	; 0x3b
    d9a4:	e7f7      	b.n	d996 <hid_keyboard_req+0x32>
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    d9a6:	f3c2 1241 	ubfx	r2, r2, #5, #2
    d9aa:	2a01      	cmp	r2, #1
    d9ac:	d113      	bne.n	d9d6 <hid_keyboard_req+0x72>
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
    d9ae:	4c0b      	ldr	r4, [pc, #44]	; (d9dc <hid_keyboard_req+0x78>)
    d9b0:	888d      	ldrh	r5, [r1, #4]
    d9b2:	7b23      	ldrb	r3, [r4, #12]
    d9b4:	429d      	cmp	r5, r3
    d9b6:	d10e      	bne.n	d9d6 <hid_keyboard_req+0x72>
			switch (req->bRequest) {
    d9b8:	784b      	ldrb	r3, [r1, #1]
    d9ba:	2b03      	cmp	r3, #3
    d9bc:	d007      	beq.n	d9ce <hid_keyboard_req+0x6a>
    d9be:	2b0b      	cmp	r3, #11
    d9c0:	d1e2      	bne.n	d988 <hid_keyboard_req+0x24>
				_hiddf_keyboard_funcd.protocol = req->wValue;
    d9c2:	884b      	ldrh	r3, [r1, #2]
    d9c4:	73e3      	strb	r3, [r4, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
    d9c6:	2300      	movs	r3, #0
    d9c8:	461a      	mov	r2, r3
    d9ca:	4619      	mov	r1, r3
    d9cc:	e7e3      	b.n	d996 <hid_keyboard_req+0x32>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
    d9ce:	2300      	movs	r3, #0
    d9d0:	f104 010f 	add.w	r1, r4, #15
    d9d4:	e7df      	b.n	d996 <hid_keyboard_req+0x32>
			return ERR_NOT_FOUND;
    d9d6:	f06f 0009 	mvn.w	r0, #9
	(void)stage;
    d9da:	e7d7      	b.n	d98c <hid_keyboard_req+0x28>
    d9dc:	20000de4 	.word	0x20000de4
    d9e0:	000118d9 	.word	0x000118d9
    d9e4:	00015ad1 	.word	0x00015ad1

0000d9e8 <hid_keyboard_ctrl>:
	switch (ctrl) {
    d9e8:	2901      	cmp	r1, #1
{
    d9ea:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d9ee:	4615      	mov	r5, r2
	switch (ctrl) {
    d9f0:	d04b      	beq.n	da8a <hid_keyboard_ctrl+0xa2>
    d9f2:	2902      	cmp	r1, #2
    d9f4:	d066      	beq.n	dac4 <hid_keyboard_ctrl+0xdc>
    d9f6:	2900      	cmp	r1, #0
    d9f8:	d167      	bne.n	daca <hid_keyboard_ctrl+0xe2>
	ifc = desc->sod;
    d9fa:	6813      	ldr	r3, [r2, #0]
		return hid_keyboard_enable(drv, (struct usbd_descriptors *)param);
    d9fc:	f8d0 8008 	ldr.w	r8, [r0, #8]
	if (NULL == ifc) {
    da00:	b923      	cbnz	r3, da0c <hid_keyboard_ctrl+0x24>
		return ERR_NOT_FOUND;
    da02:	f06f 0409 	mvn.w	r4, #9
}
    da06:	4620      	mov	r0, r4
    da08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    da0c:	7959      	ldrb	r1, [r3, #5]
	ifc_desc.bInterfaceNumber = ifc[2];
    da0e:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    da10:	2903      	cmp	r1, #3
    da12:	d1f6      	bne.n	da02 <hid_keyboard_ctrl+0x1a>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    da14:	f898 100c 	ldrb.w	r1, [r8, #12]
    da18:	428a      	cmp	r2, r1
    da1a:	d059      	beq.n	dad0 <hid_keyboard_ctrl+0xe8>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    da1c:	29ff      	cmp	r1, #255	; 0xff
    da1e:	d15a      	bne.n	dad6 <hid_keyboard_ctrl+0xee>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    da20:	f888 200c 	strb.w	r2, [r8, #12]
	return (desc + usb_desc_len(desc));
    da24:	7818      	ldrb	r0, [r3, #0]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    da26:	6869      	ldr	r1, [r5, #4]
    da28:	4e2e      	ldr	r6, [pc, #184]	; (dae4 <hid_keyboard_ctrl+0xfc>)
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    da2a:	f8df b0c8 	ldr.w	fp, [pc, #200]	; daf4 <hid_keyboard_ctrl+0x10c>
    da2e:	f8df 90c8 	ldr.w	r9, [pc, #200]	; daf8 <hid_keyboard_ctrl+0x110>
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    da32:	4418      	add	r0, r3
    da34:	2221      	movs	r2, #33	; 0x21
    da36:	4b2c      	ldr	r3, [pc, #176]	; (dae8 <hid_keyboard_ctrl+0x100>)
    da38:	4798      	blx	r3
    da3a:	2702      	movs	r7, #2
    da3c:	6030      	str	r0, [r6, #0]
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    da3e:	682b      	ldr	r3, [r5, #0]
    da40:	6869      	ldr	r1, [r5, #4]
    da42:	7818      	ldrb	r0, [r3, #0]
    da44:	4418      	add	r0, r3
    da46:	4b29      	ldr	r3, [pc, #164]	; (daec <hid_keyboard_ctrl+0x104>)
    da48:	4798      	blx	r3
		desc->sod = ep;
    da4a:	6028      	str	r0, [r5, #0]
		if (NULL != ep) {
    da4c:	2800      	cmp	r0, #0
    da4e:	d0d8      	beq.n	da02 <hid_keyboard_ctrl+0x1a>
	return (ptr[0] + (ptr[1] << 8));
    da50:	7941      	ldrb	r1, [r0, #5]
    da52:	7902      	ldrb	r2, [r0, #4]
			ep_desc.bEndpointAddress = ep[2];
    da54:	f890 a002 	ldrb.w	sl, [r0, #2]
    da58:	eb02 2201 	add.w	r2, r2, r1, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    da5c:	b292      	uxth	r2, r2
    da5e:	78c1      	ldrb	r1, [r0, #3]
    da60:	4650      	mov	r0, sl
    da62:	47d8      	blx	fp
    da64:	4604      	mov	r4, r0
    da66:	2800      	cmp	r0, #0
    da68:	d138      	bne.n	dadc <hid_keyboard_ctrl+0xf4>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    da6a:	f01a 0f80 	tst.w	sl, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
    da6e:	bf14      	ite	ne
    da70:	f888 a00d 	strbne.w	sl, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    da74:	f888 a00e 	strbeq.w	sl, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
    da78:	4650      	mov	r0, sl
    da7a:	47c8      	blx	r9
	for (i = 0; i < 2; i++) {
    da7c:	2f01      	cmp	r7, #1
    da7e:	d102      	bne.n	da86 <hid_keyboard_ctrl+0x9e>
	_hiddf_keyboard_funcd.protocol = 1;
    da80:	73f7      	strb	r7, [r6, #15]
	_hiddf_keyboard_funcd.enabled  = true;
    da82:	7437      	strb	r7, [r6, #16]
	return ERR_NONE;
    da84:	e7bf      	b.n	da06 <hid_keyboard_ctrl+0x1e>
    da86:	2701      	movs	r7, #1
    da88:	e7d9      	b.n	da3e <hid_keyboard_ctrl+0x56>
		return hid_keyboard_disable(drv, (struct usbd_descriptors *)param);
    da8a:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    da8c:	b11a      	cbz	r2, da96 <hid_keyboard_ctrl+0xae>
		ifc_desc.bInterfaceClass = desc->sod[5];
    da8e:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    da90:	795b      	ldrb	r3, [r3, #5]
    da92:	2b03      	cmp	r3, #3
    da94:	d1b5      	bne.n	da02 <hid_keyboard_ctrl+0x1a>
	if (func_data->func_iface != 0xFF) {
    da96:	7b23      	ldrb	r3, [r4, #12]
	if (func_data->func_ep_in != 0xFF) {
    da98:	7b60      	ldrb	r0, [r4, #13]
	if (func_data->func_iface != 0xFF) {
    da9a:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    da9c:	bf1c      	itt	ne
    da9e:	23ff      	movne	r3, #255	; 0xff
    daa0:	7323      	strbne	r3, [r4, #12]
	if (func_data->func_ep_in != 0xFF) {
    daa2:	28ff      	cmp	r0, #255	; 0xff
    daa4:	d003      	beq.n	daae <hid_keyboard_ctrl+0xc6>
		usb_d_ep_deinit(func_data->func_ep_in);
    daa6:	4b12      	ldr	r3, [pc, #72]	; (daf0 <hid_keyboard_ctrl+0x108>)
    daa8:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    daaa:	23ff      	movs	r3, #255	; 0xff
    daac:	7363      	strb	r3, [r4, #13]
	if (func_data->func_ep_out != 0xFF) {
    daae:	7ba0      	ldrb	r0, [r4, #14]
    dab0:	28ff      	cmp	r0, #255	; 0xff
    dab2:	d003      	beq.n	dabc <hid_keyboard_ctrl+0xd4>
		usb_d_ep_deinit(func_data->func_ep_out);
    dab4:	4b0e      	ldr	r3, [pc, #56]	; (daf0 <hid_keyboard_ctrl+0x108>)
    dab6:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    dab8:	23ff      	movs	r3, #255	; 0xff
    daba:	73a3      	strb	r3, [r4, #14]
	_hiddf_keyboard_funcd.enabled = false;
    dabc:	4b09      	ldr	r3, [pc, #36]	; (dae4 <hid_keyboard_ctrl+0xfc>)
    dabe:	2400      	movs	r4, #0
    dac0:	741c      	strb	r4, [r3, #16]
	return ERR_NONE;
    dac2:	e7a0      	b.n	da06 <hid_keyboard_ctrl+0x1e>
		return ERR_UNSUPPORTED_OP;
    dac4:	f06f 041a 	mvn.w	r4, #26
    dac8:	e79d      	b.n	da06 <hid_keyboard_ctrl+0x1e>
	switch (ctrl) {
    daca:	f06f 040c 	mvn.w	r4, #12
    dace:	e79a      	b.n	da06 <hid_keyboard_ctrl+0x1e>
			return ERR_ALREADY_INITIALIZED;
    dad0:	f06f 0411 	mvn.w	r4, #17
    dad4:	e797      	b.n	da06 <hid_keyboard_ctrl+0x1e>
			return ERR_NO_RESOURCE;
    dad6:	f06f 041b 	mvn.w	r4, #27
    dada:	e794      	b.n	da06 <hid_keyboard_ctrl+0x1e>
				return ERR_NOT_INITIALIZED;
    dadc:	f06f 0413 	mvn.w	r4, #19
    dae0:	e791      	b.n	da06 <hid_keyboard_ctrl+0x1e>
    dae2:	bf00      	nop
    dae4:	20000de4 	.word	0x20000de4
    dae8:	0000b37d 	.word	0x0000b37d
    daec:	0000b397 	.word	0x0000b397
    daf0:	0000e645 	.word	0x0000e645
    daf4:	0000e5e1 	.word	0x0000e5e1
    daf8:	0000e671 	.word	0x0000e671

0000dafc <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
    dafc:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    dafe:	4b0a      	ldr	r3, [pc, #40]	; (db28 <hiddf_keyboard_init+0x2c>)
    db00:	4798      	blx	r3
    db02:	2801      	cmp	r0, #1
    db04:	d80c      	bhi.n	db20 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
    db06:	4809      	ldr	r0, [pc, #36]	; (db2c <hiddf_keyboard_init+0x30>)
    db08:	4b09      	ldr	r3, [pc, #36]	; (db30 <hiddf_keyboard_init+0x34>)
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
    db0a:	e9c0 3006 	strd	r3, r0, [r0, #24]

	usbdc_register_function(&_hiddf_keyboard);
    db0e:	4b09      	ldr	r3, [pc, #36]	; (db34 <hiddf_keyboard_init+0x38>)
    db10:	3014      	adds	r0, #20
    db12:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
    db14:	2001      	movs	r0, #1
    db16:	4908      	ldr	r1, [pc, #32]	; (db38 <hiddf_keyboard_init+0x3c>)
    db18:	4b08      	ldr	r3, [pc, #32]	; (db3c <hiddf_keyboard_init+0x40>)
    db1a:	4798      	blx	r3
	return ERR_NONE;
    db1c:	2000      	movs	r0, #0
}
    db1e:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    db20:	f06f 0010 	mvn.w	r0, #16
    db24:	e7fb      	b.n	db1e <hiddf_keyboard_init+0x22>
    db26:	bf00      	nop
    db28:	00011d11 	.word	0x00011d11
    db2c:	20000de4 	.word	0x20000de4
    db30:	0000d9e9 	.word	0x0000d9e9
    db34:	00011cb9 	.word	0x00011cb9
    db38:	20000500 	.word	0x20000500
    db3c:	00011c31 	.word	0x00011c31

0000db40 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
    db40:	b470      	push	{r4, r5, r6}
	return _hiddf_keyboard_funcd.enabled;
    db42:	4c20      	ldr	r4, [pc, #128]	; (dbc4 <hiddf_keyboard_keys_state_change+0x84>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
    db44:	7c23      	ldrb	r3, [r4, #16]
    db46:	2b00      	cmp	r3, #0
    db48:	d037      	beq.n	dbba <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
    db4a:	2300      	movs	r3, #0
    db4c:	e9c4 3301 	strd	r3, r3, [r4, #4]
	modifier_keys = 0;
    db50:	461a      	mov	r2, r3

	for (i = 0; i < keys_count; i++) {
		if (true == keys_desc[i].b_modifier) {
    db52:	1c46      	adds	r6, r0, #1
	for (i = 0; i < keys_count; i++) {
    db54:	b2dd      	uxtb	r5, r3
    db56:	42a9      	cmp	r1, r5
    db58:	d814      	bhi.n	db84 <hiddf_keyboard_keys_state_change+0x44>
			modifier_keys++;
		}
	}

	regular_keys = keys_count - modifier_keys;
    db5a:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
    db5c:	b2d2      	uxtb	r2, r2
    db5e:	2a06      	cmp	r2, #6
    db60:	d818      	bhi.n	db94 <hiddf_keyboard_keys_state_change+0x54>
    db62:	2500      	movs	r5, #0
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
	} else {
		i = 2;
    db64:	2302      	movs	r3, #2
		for (j = 0; j < keys_count; j++) {
    db66:	b2ea      	uxtb	r2, r5
    db68:	4291      	cmp	r1, r2
    db6a:	d919      	bls.n	dba0 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
    db6c:	7882      	ldrb	r2, [r0, #2]
    db6e:	2a01      	cmp	r2, #1
    db70:	d105      	bne.n	db7e <hiddf_keyboard_keys_state_change+0x3e>
				if (true == keys_desc[j].b_modifier) {
    db72:	7846      	ldrb	r6, [r0, #1]
    db74:	7802      	ldrb	r2, [r0, #0]
    db76:	b1de      	cbz	r6, dbb0 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
    db78:	7926      	ldrb	r6, [r4, #4]
    db7a:	4332      	orrs	r2, r6
    db7c:	7122      	strb	r2, [r4, #4]
		for (j = 0; j < keys_count; j++) {
    db7e:	3501      	adds	r5, #1
    db80:	3003      	adds	r0, #3
    db82:	e7f0      	b.n	db66 <hiddf_keyboard_keys_state_change+0x26>
		if (true == keys_desc[i].b_modifier) {
    db84:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    db88:	5d75      	ldrb	r5, [r6, r5]
    db8a:	b10d      	cbz	r5, db90 <hiddf_keyboard_keys_state_change+0x50>
			modifier_keys++;
    db8c:	3201      	adds	r2, #1
    db8e:	b2d2      	uxtb	r2, r2
	for (i = 0; i < keys_count; i++) {
    db90:	3301      	adds	r3, #1
    db92:	e7df      	b.n	db54 <hiddf_keyboard_keys_state_change+0x14>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
    db94:	4a0c      	ldr	r2, [pc, #48]	; (dbc8 <hiddf_keyboard_keys_state_change+0x88>)
    db96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    db9a:	f8c4 3006 	str.w	r3, [r4, #6]
    db9e:	8093      	strh	r3, [r2, #4]
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    dba0:	7b60      	ldrb	r0, [r4, #13]
    dba2:	4c0a      	ldr	r4, [pc, #40]	; (dbcc <hiddf_keyboard_keys_state_change+0x8c>)
    dba4:	490a      	ldr	r1, [pc, #40]	; (dbd0 <hiddf_keyboard_keys_state_change+0x90>)
    dba6:	46a4      	mov	ip, r4
    dba8:	2300      	movs	r3, #0
}
    dbaa:	bc70      	pop	{r4, r5, r6}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    dbac:	2208      	movs	r2, #8
    dbae:	4760      	bx	ip
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    dbb0:	1c5e      	adds	r6, r3, #1
    dbb2:	4423      	add	r3, r4
    dbb4:	711a      	strb	r2, [r3, #4]
    dbb6:	b2f3      	uxtb	r3, r6
    dbb8:	e7e1      	b.n	db7e <hiddf_keyboard_keys_state_change+0x3e>
}
    dbba:	f06f 0010 	mvn.w	r0, #16
    dbbe:	bc70      	pop	{r4, r5, r6}
    dbc0:	4770      	bx	lr
    dbc2:	bf00      	nop
    dbc4:	20000de4 	.word	0x20000de4
    dbc8:	20000dea 	.word	0x20000dea
    dbcc:	000118d9 	.word	0x000118d9
    dbd0:	20000de8 	.word	0x20000de8

0000dbd4 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    dbd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dbd8:	460e      	mov	r6, r1
    dbda:	4615      	mov	r5, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    dbdc:	4604      	mov	r4, r0
    dbde:	b118      	cbz	r0, dbe8 <usart_sync_write+0x14>
    dbe0:	b329      	cbz	r1, dc2e <usart_sync_write+0x5a>
    dbe2:	1e10      	subs	r0, r2, #0
    dbe4:	bf18      	it	ne
    dbe6:	2001      	movne	r0, #1
    dbe8:	4912      	ldr	r1, [pc, #72]	; (dc34 <usart_sync_write+0x60>)
    dbea:	4b13      	ldr	r3, [pc, #76]	; (dc38 <usart_sync_write+0x64>)
	while (!_usart_sync_is_ready_to_send(&descr->device))
    dbec:	4f13      	ldr	r7, [pc, #76]	; (dc3c <usart_sync_write+0x68>)
	ASSERT(io_descr && buf && length);
    dbee:	22f1      	movs	r2, #241	; 0xf1
    dbf0:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    dbf2:	3408      	adds	r4, #8
    dbf4:	46b9      	mov	r9, r7
    dbf6:	4620      	mov	r0, r4
    dbf8:	47b8      	blx	r7
    dbfa:	2800      	cmp	r0, #0
    dbfc:	d0fb      	beq.n	dbf6 <usart_sync_write+0x22>
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    dbfe:	f8df 8044 	ldr.w	r8, [pc, #68]	; dc44 <usart_sync_write+0x70>
	uint32_t                      offset = 0;
    dc02:	2700      	movs	r7, #0
		_usart_sync_write_byte(&descr->device, buf[offset]);
    dc04:	5df1      	ldrb	r1, [r6, r7]
    dc06:	4620      	mov	r0, r4
    dc08:	47c0      	blx	r8
		while (!_usart_sync_is_ready_to_send(&descr->device))
    dc0a:	4620      	mov	r0, r4
    dc0c:	47c8      	blx	r9
    dc0e:	2800      	cmp	r0, #0
    dc10:	d0fb      	beq.n	dc0a <usart_sync_write+0x36>
			;
	} while (++offset < length);
    dc12:	3701      	adds	r7, #1
    dc14:	42bd      	cmp	r5, r7
    dc16:	d8f5      	bhi.n	dc04 <usart_sync_write+0x30>
    dc18:	2d00      	cmp	r5, #0
	while (!_usart_sync_is_transmit_done(&descr->device))
    dc1a:	4e09      	ldr	r6, [pc, #36]	; (dc40 <usart_sync_write+0x6c>)
    dc1c:	bf08      	it	eq
    dc1e:	2501      	moveq	r5, #1
    dc20:	4620      	mov	r0, r4
    dc22:	47b0      	blx	r6
    dc24:	2800      	cmp	r0, #0
    dc26:	d0fb      	beq.n	dc20 <usart_sync_write+0x4c>
		;
	return (int32_t)offset;
}
    dc28:	4628      	mov	r0, r5
    dc2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    dc2e:	4608      	mov	r0, r1
    dc30:	e7da      	b.n	dbe8 <usart_sync_write+0x14>
    dc32:	bf00      	nop
    dc34:	00015b0c 	.word	0x00015b0c
    dc38:	0000d0fd 	.word	0x0000d0fd
    dc3c:	00010889 	.word	0x00010889
    dc40:	00010893 	.word	0x00010893
    dc44:	00010875 	.word	0x00010875

0000dc48 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    dc48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    dc4c:	460e      	mov	r6, r1
    dc4e:	4615      	mov	r5, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    dc50:	4604      	mov	r4, r0
    dc52:	b118      	cbz	r0, dc5c <usart_sync_read+0x14>
    dc54:	b1e9      	cbz	r1, dc92 <usart_sync_read+0x4a>
    dc56:	1e10      	subs	r0, r2, #0
    dc58:	bf18      	it	ne
    dc5a:	2001      	movne	r0, #1
    dc5c:	490e      	ldr	r1, [pc, #56]	; (dc98 <usart_sync_read+0x50>)
    dc5e:	4b0f      	ldr	r3, [pc, #60]	; (dc9c <usart_sync_read+0x54>)
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    dc60:	f8df 903c 	ldr.w	r9, [pc, #60]	; dca0 <usart_sync_read+0x58>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    dc64:	f8df 803c 	ldr.w	r8, [pc, #60]	; dca4 <usart_sync_read+0x5c>
	ASSERT(io_descr && buf && length);
    dc68:	f44f 7286 	mov.w	r2, #268	; 0x10c
    dc6c:	4798      	blx	r3
	uint32_t                      offset = 0;
    dc6e:	2700      	movs	r7, #0
		while (!_usart_sync_is_byte_received(&descr->device))
    dc70:	3408      	adds	r4, #8
    dc72:	4620      	mov	r0, r4
    dc74:	47c8      	blx	r9
    dc76:	2800      	cmp	r0, #0
    dc78:	d0fb      	beq.n	dc72 <usart_sync_read+0x2a>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    dc7a:	4620      	mov	r0, r4
    dc7c:	47c0      	blx	r8
    dc7e:	55f0      	strb	r0, [r6, r7]
	} while (++offset < length);
    dc80:	3701      	adds	r7, #1
    dc82:	42bd      	cmp	r5, r7
    dc84:	d8f5      	bhi.n	dc72 <usart_sync_read+0x2a>

	return (int32_t)offset;
    dc86:	2d00      	cmp	r5, #0
}
    dc88:	bf14      	ite	ne
    dc8a:	4628      	movne	r0, r5
    dc8c:	2001      	moveq	r0, #1
    dc8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    dc92:	4608      	mov	r0, r1
    dc94:	e7e2      	b.n	dc5c <usart_sync_read+0x14>
    dc96:	bf00      	nop
    dc98:	00015b0c 	.word	0x00015b0c
    dc9c:	0000d0fd 	.word	0x0000d0fd
    dca0:	0001089d 	.word	0x0001089d
    dca4:	00010881 	.word	0x00010881

0000dca8 <usart_sync_init>:
{
    dca8:	b538      	push	{r3, r4, r5, lr}
    dcaa:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    dcac:	4604      	mov	r4, r0
    dcae:	b110      	cbz	r0, dcb6 <usart_sync_init+0xe>
    dcb0:	1e08      	subs	r0, r1, #0
    dcb2:	bf18      	it	ne
    dcb4:	2001      	movne	r0, #1
    dcb6:	4907      	ldr	r1, [pc, #28]	; (dcd4 <usart_sync_init+0x2c>)
    dcb8:	4b07      	ldr	r3, [pc, #28]	; (dcd8 <usart_sync_init+0x30>)
    dcba:	2234      	movs	r2, #52	; 0x34
    dcbc:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    dcbe:	4b07      	ldr	r3, [pc, #28]	; (dcdc <usart_sync_init+0x34>)
    dcc0:	4629      	mov	r1, r5
    dcc2:	f104 0008 	add.w	r0, r4, #8
    dcc6:	4798      	blx	r3
	if (init_status) {
    dcc8:	b918      	cbnz	r0, dcd2 <usart_sync_init+0x2a>
	descr->io.read  = usart_sync_read;
    dcca:	4b05      	ldr	r3, [pc, #20]	; (dce0 <usart_sync_init+0x38>)
    dccc:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_sync_write;
    dcce:	4b05      	ldr	r3, [pc, #20]	; (dce4 <usart_sync_init+0x3c>)
    dcd0:	6023      	str	r3, [r4, #0]
}
    dcd2:	bd38      	pop	{r3, r4, r5, pc}
    dcd4:	00015b0c 	.word	0x00015b0c
    dcd8:	0000d0fd 	.word	0x0000d0fd
    dcdc:	00010791 	.word	0x00010791
    dce0:	0000dc49 	.word	0x0000dc49
    dce4:	0000dbd5 	.word	0x0000dbd5

0000dce8 <usart_sync_enable>:
{
    dce8:	b510      	push	{r4, lr}
	ASSERT(descr);
    dcea:	4604      	mov	r4, r0
    dcec:	3800      	subs	r0, #0
    dcee:	bf18      	it	ne
    dcf0:	2001      	movne	r0, #1
    dcf2:	4905      	ldr	r1, [pc, #20]	; (dd08 <usart_sync_enable+0x20>)
    dcf4:	4b05      	ldr	r3, [pc, #20]	; (dd0c <usart_sync_enable+0x24>)
    dcf6:	2253      	movs	r2, #83	; 0x53
    dcf8:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    dcfa:	f104 0008 	add.w	r0, r4, #8
    dcfe:	4b04      	ldr	r3, [pc, #16]	; (dd10 <usart_sync_enable+0x28>)
    dd00:	4798      	blx	r3
}
    dd02:	2000      	movs	r0, #0
    dd04:	bd10      	pop	{r4, pc}
    dd06:	bf00      	nop
    dd08:	00015b0c 	.word	0x00015b0c
    dd0c:	0000d0fd 	.word	0x0000d0fd
    dd10:	00010835 	.word	0x00010835

0000dd14 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    dd14:	4b01      	ldr	r3, [pc, #4]	; (dd1c <_mclk_init+0x8>)
    dd16:	2201      	movs	r2, #1
    dd18:	715a      	strb	r2, [r3, #5]
 */
void _mclk_init(void)
{
	void *hw = (void *)MCLK;
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_DIV(CONF_MCLK_CPUDIV));
}
    dd1a:	4770      	bx	lr
    dd1c:	40000800 	.word	0x40000800

0000dd20 <hri_gclk_wait_for_sync.constprop.0>:
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    dd20:	4903      	ldr	r1, [pc, #12]	; (dd30 <hri_gclk_wait_for_sync.constprop.0+0x10>)
    dd22:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    dd26:	684a      	ldr	r2, [r1, #4]
    dd28:	421a      	tst	r2, r3
    dd2a:	d1fc      	bne.n	dd26 <hri_gclk_wait_for_sync.constprop.0+0x6>
}
    dd2c:	4770      	bx	lr
    dd2e:	bf00      	nop
    dd30:	40001c00 	.word	0x40001c00

0000dd34 <_gclk_init_generators_by_fref>:
	        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
#endif
}

void _gclk_init_generators_by_fref(uint32_t bm)
{
    dd34:	b510      	push	{r4, lr}

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    dd36:	07c4      	lsls	r4, r0, #31
    dd38:	d504      	bpl.n	dd44 <_gclk_init_generators_by_fref+0x10>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    dd3a:	4b0e      	ldr	r3, [pc, #56]	; (dd74 <_gclk_init_generators_by_fref+0x40>)
    dd3c:	4a0e      	ldr	r2, [pc, #56]	; (dd78 <_gclk_init_generators_by_fref+0x44>)
    dd3e:	621a      	str	r2, [r3, #32]
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    dd40:	4b0e      	ldr	r3, [pc, #56]	; (dd7c <_gclk_init_generators_by_fref+0x48>)
    dd42:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    dd44:	0781      	lsls	r1, r0, #30
    dd46:	d504      	bpl.n	dd52 <_gclk_init_generators_by_fref+0x1e>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    dd48:	4b0a      	ldr	r3, [pc, #40]	; (dd74 <_gclk_init_generators_by_fref+0x40>)
    dd4a:	4a0d      	ldr	r2, [pc, #52]	; (dd80 <_gclk_init_generators_by_fref+0x4c>)
    dd4c:	625a      	str	r2, [r3, #36]	; 0x24
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    dd4e:	4b0b      	ldr	r3, [pc, #44]	; (dd7c <_gclk_init_generators_by_fref+0x48>)
    dd50:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    dd52:	0742      	lsls	r2, r0, #29
    dd54:	d504      	bpl.n	dd60 <_gclk_init_generators_by_fref+0x2c>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    dd56:	4b07      	ldr	r3, [pc, #28]	; (dd74 <_gclk_init_generators_by_fref+0x40>)
    dd58:	4a0a      	ldr	r2, [pc, #40]	; (dd84 <_gclk_init_generators_by_fref+0x50>)
    dd5a:	629a      	str	r2, [r3, #40]	; 0x28
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    dd5c:	4b07      	ldr	r3, [pc, #28]	; (dd7c <_gclk_init_generators_by_fref+0x48>)
    dd5e:	4798      	blx	r3
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    dd60:	0703      	lsls	r3, r0, #28
    dd62:	d506      	bpl.n	dd72 <_gclk_init_generators_by_fref+0x3e>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    dd64:	4b03      	ldr	r3, [pc, #12]	; (dd74 <_gclk_init_generators_by_fref+0x40>)
    dd66:	4a08      	ldr	r2, [pc, #32]	; (dd88 <_gclk_init_generators_by_fref+0x54>)
    dd68:	62da      	str	r2, [r3, #44]	; 0x2c
		        | (CONF_GCLK_GEN_11_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_11_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_11_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_11_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_11_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_11_SOURCE);
	}
#endif
}
    dd6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hri_gclk_wait_for_sync(hw, GCLK_SYNCBUSY_MASK);
    dd6e:	4b03      	ldr	r3, [pc, #12]	; (dd7c <_gclk_init_generators_by_fref+0x48>)
    dd70:	4718      	bx	r3
    dd72:	bd10      	pop	{r4, pc}
    dd74:	40001c00 	.word	0x40001c00
    dd78:	00010108 	.word	0x00010108
    dd7c:	0000dd21 	.word	0x0000dd21
    dd80:	00010106 	.word	0x00010106
    dd84:	00100106 	.word	0x00100106
    dd88:	00010104 	.word	0x00010104

0000dd8c <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    dd8c:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
    dd8e:	4c04      	ldr	r4, [pc, #16]	; (dda0 <stdio_redirect_init+0x14>)
    dd90:	4b04      	ldr	r3, [pc, #16]	; (dda4 <stdio_redirect_init+0x18>)
    dd92:	4620      	mov	r0, r4
    dd94:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
    dd96:	4620      	mov	r0, r4
    dd98:	4b03      	ldr	r3, [pc, #12]	; (dda8 <stdio_redirect_init+0x1c>)
}
    dd9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	stdio_io_init(&GRID_AUX.io);
    dd9e:	4718      	bx	r3
    dda0:	20014d00 	.word	0x20014d00
    dda4:	0000dce9 	.word	0x0000dce9
    dda8:	0000b1c9 	.word	0x0000b1c9

0000ddac <flash_ready>:
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    ddac:	6943      	ldr	r3, [r0, #20]
    ddae:	b103      	cbz	r3, ddb2 <flash_ready+0x6>
		descr->callbacks.cb_ready(descr);
    ddb0:	4718      	bx	r3
	}
}
    ddb2:	4770      	bx	lr

0000ddb4 <flash_error>:
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    ddb4:	6983      	ldr	r3, [r0, #24]
    ddb6:	b103      	cbz	r3, ddba <flash_error+0x6>
		descr->callbacks.cb_error(descr);
    ddb8:	4718      	bx	r3
	}
}
    ddba:	4770      	bx	lr

0000ddbc <flash_is_address_aligned>:
{
    ddbc:	b538      	push	{r3, r4, r5, lr}
	ASSERT(flash);
    ddbe:	4604      	mov	r4, r0
    ddc0:	3800      	subs	r0, #0
    ddc2:	bf18      	it	ne
    ddc4:	2001      	movne	r0, #1
{
    ddc6:	460d      	mov	r5, r1
	ASSERT(flash);
    ddc8:	f240 1217 	movw	r2, #279	; 0x117
    ddcc:	4906      	ldr	r1, [pc, #24]	; (dde8 <flash_is_address_aligned+0x2c>)
    ddce:	4b07      	ldr	r3, [pc, #28]	; (ddec <flash_is_address_aligned+0x30>)
    ddd0:	4798      	blx	r3
	uint32_t page_size = _flash_get_page_size(&flash->dev);
    ddd2:	4b07      	ldr	r3, [pc, #28]	; (ddf0 <flash_is_address_aligned+0x34>)
    ddd4:	4620      	mov	r0, r4
    ddd6:	4798      	blx	r3
	if (flash_addr & (page_size - 1)) {
    ddd8:	3801      	subs	r0, #1
    ddda:	4228      	tst	r0, r5
}
    dddc:	bf14      	ite	ne
    ddde:	f06f 000d 	mvnne.w	r0, #13
    dde2:	2000      	moveq	r0, #0
    dde4:	bd38      	pop	{r3, r4, r5, pc}
    dde6:	bf00      	nop
    dde8:	00015b28 	.word	0x00015b28
    ddec:	0000d0fd 	.word	0x0000d0fd
    ddf0:	0000ba65 	.word	0x0000ba65

0000ddf4 <flash_init>:
{
    ddf4:	b538      	push	{r3, r4, r5, lr}
    ddf6:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    ddf8:	4604      	mov	r4, r0
    ddfa:	b110      	cbz	r0, de02 <flash_init+0xe>
    ddfc:	1e08      	subs	r0, r1, #0
    ddfe:	bf18      	it	ne
    de00:	2001      	movne	r0, #1
    de02:	4907      	ldr	r1, [pc, #28]	; (de20 <flash_init+0x2c>)
    de04:	4b07      	ldr	r3, [pc, #28]	; (de24 <flash_init+0x30>)
    de06:	2238      	movs	r2, #56	; 0x38
    de08:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    de0a:	4b07      	ldr	r3, [pc, #28]	; (de28 <flash_init+0x34>)
    de0c:	4629      	mov	r1, r5
    de0e:	4620      	mov	r0, r4
    de10:	4798      	blx	r3
	if (rc) {
    de12:	b918      	cbnz	r0, de1c <flash_init+0x28>
	flash->dev.flash_cb.ready_cb = flash_ready;
    de14:	4b05      	ldr	r3, [pc, #20]	; (de2c <flash_init+0x38>)
    de16:	6023      	str	r3, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    de18:	4b05      	ldr	r3, [pc, #20]	; (de30 <flash_init+0x3c>)
    de1a:	6063      	str	r3, [r4, #4]
}
    de1c:	bd38      	pop	{r3, r4, r5, pc}
    de1e:	bf00      	nop
    de20:	00015b28 	.word	0x00015b28
    de24:	0000d0fd 	.word	0x0000d0fd
    de28:	0000b9f5 	.word	0x0000b9f5
    de2c:	0000ddad 	.word	0x0000ddad
    de30:	0000ddb5 	.word	0x0000ddb5

0000de34 <flash_read>:
{
    de34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    de38:	460d      	mov	r5, r1
    de3a:	4616      	mov	r6, r2
    de3c:	461f      	mov	r7, r3
	ASSERT(flash && buffer && length);
    de3e:	4604      	mov	r4, r0
    de40:	b118      	cbz	r0, de4a <flash_read+0x16>
    de42:	b1ea      	cbz	r2, de80 <flash_read+0x4c>
    de44:	1e18      	subs	r0, r3, #0
    de46:	bf18      	it	ne
    de48:	2001      	movne	r0, #1
    de4a:	4910      	ldr	r1, [pc, #64]	; (de8c <flash_read+0x58>)
    de4c:	4b10      	ldr	r3, [pc, #64]	; (de90 <flash_read+0x5c>)
    de4e:	2256      	movs	r2, #86	; 0x56
    de50:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    de52:	4b10      	ldr	r3, [pc, #64]	; (de94 <flash_read+0x60>)
    de54:	4620      	mov	r0, r4
    de56:	4798      	blx	r3
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    de58:	4b0f      	ldr	r3, [pc, #60]	; (de98 <flash_read+0x64>)
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    de5a:	4680      	mov	r8, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    de5c:	4620      	mov	r0, r4
    de5e:	4798      	blx	r3
	if ((src_addr > page_size * total_pages) || (src_addr + length > page_size * total_pages)) {
    de60:	fb00 f008 	mul.w	r0, r0, r8
    de64:	42a8      	cmp	r0, r5
    de66:	d30d      	bcc.n	de84 <flash_read+0x50>
    de68:	197b      	adds	r3, r7, r5
    de6a:	4298      	cmp	r0, r3
    de6c:	d30a      	bcc.n	de84 <flash_read+0x50>
	_flash_read(&flash->dev, src_addr, buffer, length);
    de6e:	4620      	mov	r0, r4
    de70:	463b      	mov	r3, r7
    de72:	4c0a      	ldr	r4, [pc, #40]	; (de9c <flash_read+0x68>)
    de74:	4632      	mov	r2, r6
    de76:	4629      	mov	r1, r5
    de78:	47a0      	blx	r4
	return ERR_NONE;
    de7a:	2000      	movs	r0, #0
}
    de7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(flash && buffer && length);
    de80:	4610      	mov	r0, r2
    de82:	e7e2      	b.n	de4a <flash_read+0x16>
		return ERR_BAD_ADDRESS;
    de84:	f06f 000d 	mvn.w	r0, #13
    de88:	e7f8      	b.n	de7c <flash_read+0x48>
    de8a:	bf00      	nop
    de8c:	00015b28 	.word	0x00015b28
    de90:	0000d0fd 	.word	0x0000d0fd
    de94:	0000ba65 	.word	0x0000ba65
    de98:	0000ba6b 	.word	0x0000ba6b
    de9c:	0000ba73 	.word	0x0000ba73

0000dea0 <flash_write>:
{
    dea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dea4:	460e      	mov	r6, r1
    dea6:	4617      	mov	r7, r2
    dea8:	4698      	mov	r8, r3
	ASSERT(flash && buffer && length);
    deaa:	4605      	mov	r5, r0
    deac:	b118      	cbz	r0, deb6 <flash_write+0x16>
    deae:	b31a      	cbz	r2, def8 <flash_write+0x58>
    deb0:	1e18      	subs	r0, r3, #0
    deb2:	bf18      	it	ne
    deb4:	2001      	movne	r0, #1
    deb6:	4914      	ldr	r1, [pc, #80]	; (df08 <flash_write+0x68>)
    deb8:	4b14      	ldr	r3, [pc, #80]	; (df0c <flash_write+0x6c>)
    deba:	226a      	movs	r2, #106	; 0x6a
    debc:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    debe:	4b14      	ldr	r3, [pc, #80]	; (df10 <flash_write+0x70>)
    dec0:	4628      	mov	r0, r5
    dec2:	4798      	blx	r3
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    dec4:	4b13      	ldr	r3, [pc, #76]	; (df14 <flash_write+0x74>)
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    dec6:	4604      	mov	r4, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    dec8:	4628      	mov	r0, r5
    deca:	4798      	blx	r3
	if ((dst_addr > page_size * total_pages) || (dst_addr + length > page_size * total_pages)) {
    decc:	4360      	muls	r0, r4
    dece:	42b0      	cmp	r0, r6
    ded0:	d314      	bcc.n	defc <flash_write+0x5c>
    ded2:	eb08 0306 	add.w	r3, r8, r6
    ded6:	4298      	cmp	r0, r3
    ded8:	d310      	bcc.n	defc <flash_write+0x5c>
	if (_flash_is_locked(&flash->dev, dst_addr)) {
    deda:	4b0f      	ldr	r3, [pc, #60]	; (df18 <flash_write+0x78>)
    dedc:	4631      	mov	r1, r6
    dede:	4628      	mov	r0, r5
    dee0:	4798      	blx	r3
    dee2:	4604      	mov	r4, r0
    dee4:	b968      	cbnz	r0, df02 <flash_write+0x62>
	_flash_write(&flash->dev, dst_addr, buffer, length);
    dee6:	4628      	mov	r0, r5
    dee8:	4643      	mov	r3, r8
    deea:	4d0c      	ldr	r5, [pc, #48]	; (df1c <flash_write+0x7c>)
    deec:	463a      	mov	r2, r7
    deee:	4631      	mov	r1, r6
    def0:	47a8      	blx	r5
	return ERR_NONE;
    def2:	4620      	mov	r0, r4
}
    def4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(flash && buffer && length);
    def8:	4610      	mov	r0, r2
    defa:	e7dc      	b.n	deb6 <flash_write+0x16>
		return ERR_BAD_ADDRESS;
    defc:	f06f 000d 	mvn.w	r0, #13
    df00:	e7f8      	b.n	def4 <flash_write+0x54>
		return ERR_DENIED;
    df02:	f06f 0010 	mvn.w	r0, #16
    df06:	e7f5      	b.n	def4 <flash_write+0x54>
    df08:	00015b28 	.word	0x00015b28
    df0c:	0000d0fd 	.word	0x0000d0fd
    df10:	0000ba65 	.word	0x0000ba65
    df14:	0000ba6b 	.word	0x0000ba6b
    df18:	0000bc01 	.word	0x0000bc01
    df1c:	0000ba8d 	.word	0x0000ba8d

0000df20 <flash_erase>:
{
    df20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    df24:	4688      	mov	r8, r1
    df26:	4617      	mov	r7, r2
	ASSERT(flash && page_nums);
    df28:	4604      	mov	r4, r0
    df2a:	b110      	cbz	r0, df32 <flash_erase+0x12>
    df2c:	1e10      	subs	r0, r2, #0
    df2e:	bf18      	it	ne
    df30:	2001      	movne	r0, #1
    df32:	4912      	ldr	r1, [pc, #72]	; (df7c <flash_erase+0x5c>)
    df34:	4b12      	ldr	r3, [pc, #72]	; (df80 <flash_erase+0x60>)
    df36:	229a      	movs	r2, #154	; 0x9a
    df38:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    df3a:	4b12      	ldr	r3, [pc, #72]	; (df84 <flash_erase+0x64>)
    df3c:	4620      	mov	r0, r4
    df3e:	4798      	blx	r3
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    df40:	4b11      	ldr	r3, [pc, #68]	; (df88 <flash_erase+0x68>)
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    df42:	4605      	mov	r5, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    df44:	4620      	mov	r0, r4
    df46:	4798      	blx	r3
	rc = flash_is_address_aligned(flash, dst_addr);
    df48:	4b10      	ldr	r3, [pc, #64]	; (df8c <flash_erase+0x6c>)
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    df4a:	4681      	mov	r9, r0
	rc = flash_is_address_aligned(flash, dst_addr);
    df4c:	4641      	mov	r1, r8
    df4e:	4620      	mov	r0, r4
    df50:	4798      	blx	r3
	if (rc) {
    df52:	4606      	mov	r6, r0
    df54:	b958      	cbnz	r0, df6e <flash_erase+0x4e>
	if ((page_nums > total_pages) || (dst_addr / page_size + page_nums > total_pages)) {
    df56:	454f      	cmp	r7, r9
    df58:	d80c      	bhi.n	df74 <flash_erase+0x54>
    df5a:	fbb8 f5f5 	udiv	r5, r8, r5
    df5e:	443d      	add	r5, r7
    df60:	454d      	cmp	r5, r9
    df62:	d807      	bhi.n	df74 <flash_erase+0x54>
	_flash_erase(&flash->dev, dst_addr, page_nums);
    df64:	4b0a      	ldr	r3, [pc, #40]	; (df90 <flash_erase+0x70>)
    df66:	463a      	mov	r2, r7
    df68:	4641      	mov	r1, r8
    df6a:	4620      	mov	r0, r4
    df6c:	4798      	blx	r3
}
    df6e:	4630      	mov	r0, r6
    df70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_INVALID_ARG;
    df74:	f06f 060c 	mvn.w	r6, #12
    df78:	e7f9      	b.n	df6e <flash_erase+0x4e>
    df7a:	bf00      	nop
    df7c:	00015b28 	.word	0x00015b28
    df80:	0000d0fd 	.word	0x0000d0fd
    df84:	0000ba65 	.word	0x0000ba65
    df88:	0000ba6b 	.word	0x0000ba6b
    df8c:	0000ddbd 	.word	0x0000ddbd
    df90:	0000bb55 	.word	0x0000bb55

0000df94 <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    df94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ASSERT(io);
    df96:	4604      	mov	r4, r0
    df98:	3800      	subs	r0, #0
    df9a:	bf18      	it	ne
    df9c:	2001      	movne	r0, #1
{
    df9e:	460f      	mov	r7, r1
    dfa0:	4616      	mov	r6, r2
	ASSERT(io);
    dfa2:	4909      	ldr	r1, [pc, #36]	; (dfc8 <_spi_m_async_io_write+0x34>)
    dfa4:	4b09      	ldr	r3, [pc, #36]	; (dfcc <_spi_m_async_io_write+0x38>)
    dfa6:	f240 1227 	movw	r2, #295	; 0x127
    dfaa:	4798      	blx	r3
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    dfac:	2500      	movs	r5, #0
	spi->xfer.txbuf = (uint8_t *)buf;
	spi->xfer.size  = length;
	spi->xfercnt    = 0;

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    dfae:	2310      	movs	r3, #16
    dfb0:	7223      	strb	r3, [r4, #8]
	spi->xfer.txbuf = (uint8_t *)buf;
    dfb2:	e9c4 7505 	strd	r7, r5, [r4, #20]
	spi->xfercnt    = 0;
    dfb6:	e9c4 6507 	strd	r6, r5, [r4, #28]
	_spi_m_async_enable_tx(&spi->dev, true);
    dfba:	4b05      	ldr	r3, [pc, #20]	; (dfd0 <_spi_m_async_io_write+0x3c>)
    dfbc:	2101      	movs	r1, #1
    dfbe:	f1a4 0020 	sub.w	r0, r4, #32
    dfc2:	4798      	blx	r3

	return ERR_NONE;
}
    dfc4:	4628      	mov	r0, r5
    dfc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    dfc8:	00015b3f 	.word	0x00015b3f
    dfcc:	0000d0fd 	.word	0x0000d0fd
    dfd0:	00010e3d 	.word	0x00010e3d

0000dfd4 <_spi_m_async_io_read>:
{
    dfd4:	b570      	push	{r4, r5, r6, lr}
	ASSERT(io);
    dfd6:	4604      	mov	r4, r0
    dfd8:	3800      	subs	r0, #0
    dfda:	bf18      	it	ne
    dfdc:	2001      	movne	r0, #1
{
    dfde:	460d      	mov	r5, r1
    dfe0:	4616      	mov	r6, r2
	ASSERT(io);
    dfe2:	490c      	ldr	r1, [pc, #48]	; (e014 <_spi_m_async_io_read+0x40>)
    dfe4:	4b0c      	ldr	r3, [pc, #48]	; (e018 <_spi_m_async_io_read+0x44>)
    dfe6:	f240 1205 	movw	r2, #261	; 0x105
    dfea:	4798      	blx	r3
	spi->xfer.rxbuf = buf;
    dfec:	61a5      	str	r5, [r4, #24]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    dfee:	2310      	movs	r3, #16
	spi->xfer.txbuf = NULL;
    dff0:	2500      	movs	r5, #0
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    dff2:	7223      	strb	r3, [r4, #8]
	spi->xfer.txbuf = NULL;
    dff4:	6165      	str	r5, [r4, #20]
	spi->xfercnt    = 0;
    dff6:	e9c4 6507 	strd	r6, r5, [r4, #28]
	_spi_m_async_enable_rx(&spi->dev, true);
    dffa:	3c20      	subs	r4, #32
    dffc:	4b07      	ldr	r3, [pc, #28]	; (e01c <_spi_m_async_io_read+0x48>)
    dffe:	2101      	movs	r1, #1
    e000:	4620      	mov	r0, r4
    e002:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    e004:	4b06      	ldr	r3, [pc, #24]	; (e020 <_spi_m_async_io_read+0x4c>)
    e006:	f240 11ff 	movw	r1, #511	; 0x1ff
    e00a:	4620      	mov	r0, r4
    e00c:	4798      	blx	r3
}
    e00e:	4628      	mov	r0, r5
    e010:	bd70      	pop	{r4, r5, r6, pc}
    e012:	bf00      	nop
    e014:	00015b3f 	.word	0x00015b3f
    e018:	0000d0fd 	.word	0x0000d0fd
    e01c:	00010e69 	.word	0x00010e69
    e020:	00010ed5 	.word	0x00010ed5

0000e024 <_spi_dev_error>:
{
    e024:	b570      	push	{r4, r5, r6, lr}
	_spi_m_async_enable_tx(dev, false);
    e026:	4b0c      	ldr	r3, [pc, #48]	; (e058 <_spi_dev_error+0x34>)
{
    e028:	4604      	mov	r4, r0
    e02a:	460d      	mov	r5, r1
	_spi_m_async_enable_tx(dev, false);
    e02c:	2100      	movs	r1, #0
    e02e:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    e030:	4b0a      	ldr	r3, [pc, #40]	; (e05c <_spi_dev_error+0x38>)
    e032:	2100      	movs	r1, #0
    e034:	4620      	mov	r0, r4
    e036:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    e038:	4b09      	ldr	r3, [pc, #36]	; (e060 <_spi_dev_error+0x3c>)
    e03a:	2100      	movs	r1, #0
    e03c:	4620      	mov	r0, r4
    e03e:	4798      	blx	r3
	spi->stat = 0;
    e040:	2300      	movs	r3, #0
    e042:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    e046:	6b23      	ldr	r3, [r4, #48]	; 0x30
    e048:	b123      	cbz	r3, e054 <_spi_dev_error+0x30>
		spi->callbacks.cb_error(spi, status);
    e04a:	4629      	mov	r1, r5
    e04c:	1f20      	subs	r0, r4, #4
}
    e04e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		spi->callbacks.cb_error(spi, status);
    e052:	4718      	bx	r3
}
    e054:	bd70      	pop	{r4, r5, r6, pc}
    e056:	bf00      	nop
    e058:	00010e3d 	.word	0x00010e3d
    e05c:	00010e69 	.word	0x00010e69
    e060:	00010ea1 	.word	0x00010ea1

0000e064 <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    e064:	e9d0 320f 	ldrd	r3, r2, [r0, #60]	; 0x3c
    e068:	429a      	cmp	r2, r3
{
    e06a:	b510      	push	{r4, lr}
    e06c:	4604      	mov	r4, r0
	if (spi->xfercnt >= spi->xfer.size) {
    e06e:	d30b      	bcc.n	e088 <_spi_dev_complete+0x24>
		_spi_m_async_enable_tx_complete(dev, false);
    e070:	4b06      	ldr	r3, [pc, #24]	; (e08c <_spi_dev_complete+0x28>)
    e072:	2100      	movs	r1, #0
    e074:	4798      	blx	r3
		spi->stat = 0;
    e076:	2300      	movs	r3, #0
    e078:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    e07c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    e07e:	b11b      	cbz	r3, e088 <_spi_dev_complete+0x24>
			spi->callbacks.cb_xfer(spi);
    e080:	1f20      	subs	r0, r4, #4
}
    e082:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
			spi->callbacks.cb_xfer(spi);
    e086:	4718      	bx	r3
}
    e088:	bd10      	pop	{r4, pc}
    e08a:	bf00      	nop
    e08c:	00010ea1 	.word	0x00010ea1

0000e090 <_spi_dev_rx>:
{
    e090:	b570      	push	{r4, r5, r6, lr}
	if (spi->xfer.rxbuf) {
    e092:	6b85      	ldr	r5, [r0, #56]	; 0x38
    e094:	4b1c      	ldr	r3, [pc, #112]	; (e108 <_spi_dev_rx+0x78>)
{
    e096:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    e098:	b305      	cbz	r5, e0dc <_spi_dev_rx+0x4c>
		if (!(dev->char_size > 1)) {
    e09a:	7902      	ldrb	r2, [r0, #4]
    e09c:	2a01      	cmp	r2, #1
    e09e:	d816      	bhi.n	e0ce <_spi_dev_rx+0x3e>
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    e0a0:	4798      	blx	r3
    e0a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
    e0a4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    e0a6:	1c59      	adds	r1, r3, #1
    e0a8:	6421      	str	r1, [r4, #64]	; 0x40
    e0aa:	54d0      	strb	r0, [r2, r3]
	if (spi->xfercnt < spi->xfer.size) {
    e0ac:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	; 0x3c
    e0b0:	4299      	cmp	r1, r3
    e0b2:	d21a      	bcs.n	e0ea <_spi_dev_rx+0x5a>
		if (spi->xfer.txbuf) {
    e0b4:	6b62      	ldr	r2, [r4, #52]	; 0x34
    e0b6:	4b15      	ldr	r3, [pc, #84]	; (e10c <_spi_dev_rx+0x7c>)
    e0b8:	b1aa      	cbz	r2, e0e6 <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    e0ba:	7920      	ldrb	r0, [r4, #4]
    e0bc:	2801      	cmp	r0, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    e0be:	bf94      	ite	ls
    e0c0:	5c51      	ldrbls	r1, [r2, r1]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    e0c2:	f832 1011 	ldrhhi.w	r1, [r2, r1, lsl #1]
    e0c6:	4620      	mov	r0, r4
}
    e0c8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    e0cc:	4718      	bx	r3
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    e0ce:	6c06      	ldr	r6, [r0, #64]	; 0x40
    e0d0:	1c72      	adds	r2, r6, #1
    e0d2:	6402      	str	r2, [r0, #64]	; 0x40
    e0d4:	4798      	blx	r3
    e0d6:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
    e0da:	e7e7      	b.n	e0ac <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    e0dc:	4798      	blx	r3
		spi->xfercnt++;
    e0de:	6c23      	ldr	r3, [r4, #64]	; 0x40
    e0e0:	3301      	adds	r3, #1
    e0e2:	6423      	str	r3, [r4, #64]	; 0x40
    e0e4:	e7e2      	b.n	e0ac <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    e0e6:	88e1      	ldrh	r1, [r4, #6]
    e0e8:	e7ed      	b.n	e0c6 <_spi_dev_rx+0x36>
		_spi_m_async_enable_rx(dev, false);
    e0ea:	4b09      	ldr	r3, [pc, #36]	; (e110 <_spi_dev_rx+0x80>)
    e0ec:	2100      	movs	r1, #0
    e0ee:	4620      	mov	r0, r4
    e0f0:	4798      	blx	r3
		spi->stat = 0;
    e0f2:	2300      	movs	r3, #0
    e0f4:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    e0f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    e0fa:	b11b      	cbz	r3, e104 <_spi_dev_rx+0x74>
			spi->callbacks.cb_xfer(spi);
    e0fc:	1f20      	subs	r0, r4, #4
}
    e0fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			spi->callbacks.cb_xfer(spi);
    e102:	4718      	bx	r3
}
    e104:	bd70      	pop	{r4, r5, r6, pc}
    e106:	bf00      	nop
    e108:	00010f01 	.word	0x00010f01
    e10c:	00010ed5 	.word	0x00010ed5
    e110:	00010e69 	.word	0x00010e69

0000e114 <_spi_dev_tx>:
{
    e114:	b570      	push	{r4, r5, r6, lr}
    e116:	6c03      	ldr	r3, [r0, #64]	; 0x40
	if (!(dev->char_size > 1)) {
    e118:	7902      	ldrb	r2, [r0, #4]
    e11a:	6b41      	ldr	r1, [r0, #52]	; 0x34
    e11c:	1c5d      	adds	r5, r3, #1
    e11e:	2a01      	cmp	r2, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    e120:	6405      	str	r5, [r0, #64]	; 0x40
    e122:	bf94      	ite	ls
    e124:	5cc9      	ldrbls	r1, [r1, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    e126:	f831 1013 	ldrhhi.w	r1, [r1, r3, lsl #1]
    e12a:	4a09      	ldr	r2, [pc, #36]	; (e150 <_spi_dev_tx+0x3c>)
{
    e12c:	4604      	mov	r4, r0
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    e12e:	4790      	blx	r2
	if (spi->xfercnt == spi->xfer.size) {
    e130:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
    e134:	429a      	cmp	r2, r3
    e136:	d109      	bne.n	e14c <_spi_dev_tx+0x38>
		_spi_m_async_enable_tx(dev, false);
    e138:	4b06      	ldr	r3, [pc, #24]	; (e154 <_spi_dev_tx+0x40>)
    e13a:	2100      	movs	r1, #0
    e13c:	4620      	mov	r0, r4
    e13e:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    e140:	4620      	mov	r0, r4
    e142:	4b05      	ldr	r3, [pc, #20]	; (e158 <_spi_dev_tx+0x44>)
}
    e144:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		_spi_m_async_enable_tx_complete(dev, true);
    e148:	2101      	movs	r1, #1
    e14a:	4718      	bx	r3
}
    e14c:	bd70      	pop	{r4, r5, r6, pc}
    e14e:	bf00      	nop
    e150:	00010ed5 	.word	0x00010ed5
    e154:	00010e3d 	.word	0x00010e3d
    e158:	00010ea1 	.word	0x00010ea1

0000e15c <spi_m_async_init>:
{
    e15c:	b570      	push	{r4, r5, r6, lr}
    e15e:	460e      	mov	r6, r1
	ASSERT(spi && hw);
    e160:	4604      	mov	r4, r0
    e162:	b110      	cbz	r0, e16a <spi_m_async_init+0xe>
    e164:	1e08      	subs	r0, r1, #0
    e166:	bf18      	it	ne
    e168:	2001      	movne	r0, #1
	spi->dev.prvt = (void *)hw;
    e16a:	4625      	mov	r5, r4
	ASSERT(spi && hw);
    e16c:	4911      	ldr	r1, [pc, #68]	; (e1b4 <spi_m_async_init+0x58>)
    e16e:	4b12      	ldr	r3, [pc, #72]	; (e1b8 <spi_m_async_init+0x5c>)
    e170:	22a5      	movs	r2, #165	; 0xa5
    e172:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    e174:	f845 6f04 	str.w	r6, [r5, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    e178:	4b10      	ldr	r3, [pc, #64]	; (e1bc <spi_m_async_init+0x60>)
    e17a:	4631      	mov	r1, r6
    e17c:	4628      	mov	r0, r5
    e17e:	4798      	blx	r3
	if (rc >= 0) {
    e180:	2800      	cmp	r0, #0
    e182:	db15      	blt.n	e1b0 <spi_m_async_init+0x54>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    e184:	4e0e      	ldr	r6, [pc, #56]	; (e1c0 <spi_m_async_init+0x64>)
    e186:	4a0f      	ldr	r2, [pc, #60]	; (e1c4 <spi_m_async_init+0x68>)
    e188:	2100      	movs	r1, #0
    e18a:	4628      	mov	r0, r5
    e18c:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    e18e:	4a0e      	ldr	r2, [pc, #56]	; (e1c8 <spi_m_async_init+0x6c>)
    e190:	2101      	movs	r1, #1
    e192:	4628      	mov	r0, r5
    e194:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    e196:	4a0d      	ldr	r2, [pc, #52]	; (e1cc <spi_m_async_init+0x70>)
    e198:	2102      	movs	r1, #2
    e19a:	4628      	mov	r0, r5
    e19c:	47b0      	blx	r6
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    e19e:	4a0c      	ldr	r2, [pc, #48]	; (e1d0 <spi_m_async_init+0x74>)
    e1a0:	2103      	movs	r1, #3
    e1a2:	4628      	mov	r0, r5
    e1a4:	47b0      	blx	r6
	spi->io.read  = _spi_m_async_io_read;
    e1a6:	4b0b      	ldr	r3, [pc, #44]	; (e1d4 <spi_m_async_init+0x78>)
    e1a8:	62a3      	str	r3, [r4, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    e1aa:	4b0b      	ldr	r3, [pc, #44]	; (e1d8 <spi_m_async_init+0x7c>)
    e1ac:	6263      	str	r3, [r4, #36]	; 0x24
	return ERR_NONE;
    e1ae:	2000      	movs	r0, #0
}
    e1b0:	bd70      	pop	{r4, r5, r6, pc}
    e1b2:	bf00      	nop
    e1b4:	00015b3f 	.word	0x00015b3f
    e1b8:	0000d0fd 	.word	0x0000d0fd
    e1bc:	00010d49 	.word	0x00010d49
    e1c0:	00010f29 	.word	0x00010f29
    e1c4:	0000e115 	.word	0x0000e115
    e1c8:	0000e091 	.word	0x0000e091
    e1cc:	0000e065 	.word	0x0000e065
    e1d0:	0000e025 	.word	0x0000e025
    e1d4:	0000dfd5 	.word	0x0000dfd5
    e1d8:	0000df95 	.word	0x0000df95

0000e1dc <spi_m_async_enable>:
{
    e1dc:	b510      	push	{r4, lr}
	ASSERT(spi);
    e1de:	4604      	mov	r4, r0
    e1e0:	3800      	subs	r0, #0
    e1e2:	4b05      	ldr	r3, [pc, #20]	; (e1f8 <spi_m_async_enable+0x1c>)
    e1e4:	4905      	ldr	r1, [pc, #20]	; (e1fc <spi_m_async_enable+0x20>)
    e1e6:	bf18      	it	ne
    e1e8:	2001      	movne	r0, #1
    e1ea:	22c1      	movs	r2, #193	; 0xc1
    e1ec:	4798      	blx	r3
	_spi_m_async_enable(&spi->dev);
    e1ee:	1d20      	adds	r0, r4, #4
    e1f0:	4b03      	ldr	r3, [pc, #12]	; (e200 <spi_m_async_enable+0x24>)
}
    e1f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_spi_m_async_enable(&spi->dev);
    e1f6:	4718      	bx	r3
    e1f8:	0000d0fd 	.word	0x0000d0fd
    e1fc:	00015b3f 	.word	0x00015b3f
    e200:	00010da1 	.word	0x00010da1

0000e204 <spi_m_async_set_baudrate>:
{
    e204:	b570      	push	{r4, r5, r6, lr}
	ASSERT(spi);
    e206:	4604      	mov	r4, r0
    e208:	3800      	subs	r0, #0
    e20a:	4b0a      	ldr	r3, [pc, #40]	; (e234 <spi_m_async_set_baudrate+0x30>)
    e20c:	bf18      	it	ne
    e20e:	2001      	movne	r0, #1
{
    e210:	460d      	mov	r5, r1
	ASSERT(spi);
    e212:	22cf      	movs	r2, #207	; 0xcf
    e214:	4908      	ldr	r1, [pc, #32]	; (e238 <spi_m_async_set_baudrate+0x34>)
    e216:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    e218:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    e21c:	06db      	lsls	r3, r3, #27
    e21e:	d405      	bmi.n	e22c <spi_m_async_set_baudrate+0x28>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    e220:	4629      	mov	r1, r5
    e222:	1d20      	adds	r0, r4, #4
    e224:	4b05      	ldr	r3, [pc, #20]	; (e23c <spi_m_async_set_baudrate+0x38>)
}
    e226:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    e22a:	4718      	bx	r3
}
    e22c:	f06f 0003 	mvn.w	r0, #3
    e230:	bd70      	pop	{r4, r5, r6, pc}
    e232:	bf00      	nop
    e234:	0000d0fd 	.word	0x0000d0fd
    e238:	00015b3f 	.word	0x00015b3f
    e23c:	00010e05 	.word	0x00010e05

0000e240 <spi_m_async_set_mode>:
{
    e240:	b570      	push	{r4, r5, r6, lr}
	ASSERT(spi);
    e242:	4604      	mov	r4, r0
    e244:	3800      	subs	r0, #0
    e246:	4b0a      	ldr	r3, [pc, #40]	; (e270 <spi_m_async_set_mode+0x30>)
    e248:	bf18      	it	ne
    e24a:	2001      	movne	r0, #1
{
    e24c:	460d      	mov	r5, r1
	ASSERT(spi);
    e24e:	22d9      	movs	r2, #217	; 0xd9
    e250:	4908      	ldr	r1, [pc, #32]	; (e274 <spi_m_async_set_mode+0x34>)
    e252:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    e254:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    e258:	06db      	lsls	r3, r3, #27
    e25a:	d405      	bmi.n	e268 <spi_m_async_set_mode+0x28>
	return _spi_m_async_set_mode(&spi->dev, mode);
    e25c:	4629      	mov	r1, r5
    e25e:	1d20      	adds	r0, r4, #4
    e260:	4b05      	ldr	r3, [pc, #20]	; (e278 <spi_m_async_set_mode+0x38>)
}
    e262:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_m_async_set_mode(&spi->dev, mode);
    e266:	4718      	bx	r3
}
    e268:	f06f 0003 	mvn.w	r0, #3
    e26c:	bd70      	pop	{r4, r5, r6, pc}
    e26e:	bf00      	nop
    e270:	0000d0fd 	.word	0x0000d0fd
    e274:	00015b3f 	.word	0x00015b3f
    e278:	00010dd1 	.word	0x00010dd1

0000e27c <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    e27c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ASSERT(spi);
    e27e:	4604      	mov	r4, r0
    e280:	3800      	subs	r0, #0
{
    e282:	461e      	mov	r6, r3
	ASSERT(spi);
    e284:	bf18      	it	ne
    e286:	2001      	movne	r0, #1
    e288:	4b11      	ldr	r3, [pc, #68]	; (e2d0 <spi_m_async_transfer+0x54>)
{
    e28a:	460d      	mov	r5, r1
    e28c:	4617      	mov	r7, r2
	ASSERT(spi);
    e28e:	4911      	ldr	r1, [pc, #68]	; (e2d4 <spi_m_async_transfer+0x58>)
    e290:	f44f 729c 	mov.w	r2, #312	; 0x138
    e294:	4798      	blx	r3

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
	spi->xfer.txbuf = (uint8_t *)txbuf;
	spi->xfer.size  = length;
	spi->xfercnt    = 0;
    e296:	2300      	movs	r3, #0
	spi->xfer.size  = length;
    e298:	6426      	str	r6, [r4, #64]	; 0x40
	spi->xfercnt    = 0;
    e29a:	6463      	str	r3, [r4, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
	_spi_m_async_enable_rx(&spi->dev, true);
    e29c:	1d26      	adds	r6, r4, #4
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    e29e:	2310      	movs	r3, #16
    e2a0:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    e2a4:	e9c4 570e 	strd	r5, r7, [r4, #56]	; 0x38
	_spi_m_async_enable_rx(&spi->dev, true);
    e2a8:	4b0b      	ldr	r3, [pc, #44]	; (e2d8 <spi_m_async_transfer+0x5c>)
    e2aa:	2101      	movs	r1, #1
    e2ac:	4630      	mov	r0, r6
    e2ae:	4798      	blx	r3
	if (txbuf) {
    e2b0:	4b0a      	ldr	r3, [pc, #40]	; (e2dc <spi_m_async_transfer+0x60>)
    e2b2:	b155      	cbz	r5, e2ca <spi_m_async_transfer+0x4e>
		if (!(spi->dev.char_size > 1)) {
    e2b4:	7a21      	ldrb	r1, [r4, #8]
    e2b6:	6c62      	ldr	r2, [r4, #68]	; 0x44
    e2b8:	2901      	cmp	r1, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    e2ba:	bf94      	ite	ls
    e2bc:	5ca9      	ldrbls	r1, [r5, r2]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    e2be:	f835 1012 	ldrhhi.w	r1, [r5, r2, lsl #1]
		}
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    e2c2:	4630      	mov	r0, r6
    e2c4:	4798      	blx	r3
	}

	return ERR_NONE;
}
    e2c6:	2000      	movs	r0, #0
    e2c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    e2ca:	8961      	ldrh	r1, [r4, #10]
    e2cc:	e7f9      	b.n	e2c2 <spi_m_async_transfer+0x46>
    e2ce:	bf00      	nop
    e2d0:	0000d0fd 	.word	0x0000d0fd
    e2d4:	00015b3f 	.word	0x00015b3f
    e2d8:	00010e69 	.word	0x00010e69
    e2dc:	00010ed5 	.word	0x00010ed5

0000e2e0 <spi_m_async_register_callback>:
	return ERR_NONE;
}

void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
    e2e0:	b570      	push	{r4, r5, r6, lr}
    e2e2:	460e      	mov	r6, r1
    e2e4:	4615      	mov	r5, r2
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));
    e2e6:	4604      	mov	r4, r0
    e2e8:	b118      	cbz	r0, e2f2 <spi_m_async_register_callback+0x12>
    e2ea:	2901      	cmp	r1, #1
    e2ec:	bf8c      	ite	hi
    e2ee:	2000      	movhi	r0, #0
    e2f0:	2001      	movls	r0, #1
    e2f2:	4909      	ldr	r1, [pc, #36]	; (e318 <spi_m_async_register_callback+0x38>)
    e2f4:	4b09      	ldr	r3, [pc, #36]	; (e31c <spi_m_async_register_callback+0x3c>)
    e2f6:	f240 1263 	movw	r2, #355	; 0x163
    e2fa:	4798      	blx	r3

	if (SPI_M_ASYNC_CB_XFER == type) {
    e2fc:	b90e      	cbnz	r6, e302 <spi_m_async_register_callback+0x22>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    e2fe:	6325      	str	r5, [r4, #48]	; 0x30
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
	}
}
    e300:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    e302:	1e2a      	subs	r2, r5, #0
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    e304:	6365      	str	r5, [r4, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    e306:	f104 0004 	add.w	r0, r4, #4
    e30a:	4b05      	ldr	r3, [pc, #20]	; (e320 <spi_m_async_register_callback+0x40>)
}
    e30c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    e310:	bf18      	it	ne
    e312:	2201      	movne	r2, #1
    e314:	2103      	movs	r1, #3
    e316:	4718      	bx	r3
    e318:	00015b3f 	.word	0x00015b3f
    e31c:	0000d0fd 	.word	0x0000d0fd
    e320:	00010f59 	.word	0x00010f59

0000e324 <spi_m_async_get_io_descriptor>:

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
    e324:	b538      	push	{r3, r4, r5, lr}
    e326:	460d      	mov	r5, r1
	ASSERT(spi && io);
    e328:	4604      	mov	r4, r0
    e32a:	b110      	cbz	r0, e332 <spi_m_async_get_io_descriptor+0xe>
    e32c:	1e08      	subs	r0, r1, #0
    e32e:	bf18      	it	ne
    e330:	2001      	movne	r0, #1
    e332:	4904      	ldr	r1, [pc, #16]	; (e344 <spi_m_async_get_io_descriptor+0x20>)
    e334:	4b04      	ldr	r3, [pc, #16]	; (e348 <spi_m_async_get_io_descriptor+0x24>)
    e336:	f240 126f 	movw	r2, #367	; 0x16f
	*io = &spi->io;
    e33a:	3424      	adds	r4, #36	; 0x24
	ASSERT(spi && io);
    e33c:	4798      	blx	r3
	*io = &spi->io;
    e33e:	602c      	str	r4, [r5, #0]
	return 0;
}
    e340:	2000      	movs	r0, #0
    e342:	bd38      	pop	{r3, r4, r5, pc}
    e344:	00015b3f 	.word	0x00015b3f
    e348:	0000d0fd 	.word	0x0000d0fd

0000e34c <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    e34c:	b570      	push	{r4, r5, r6, lr}
    e34e:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    e350:	4604      	mov	r4, r0
    e352:	b110      	cbz	r0, e35a <crc_sync_init+0xe>
    e354:	1e08      	subs	r0, r1, #0
    e356:	bf18      	it	ne
    e358:	2001      	movne	r0, #1
    e35a:	4905      	ldr	r1, [pc, #20]	; (e370 <crc_sync_init+0x24>)
    e35c:	4b05      	ldr	r3, [pc, #20]	; (e374 <crc_sync_init+0x28>)
    e35e:	222b      	movs	r2, #43	; 0x2b
    e360:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    e362:	4629      	mov	r1, r5
    e364:	4620      	mov	r0, r4
    e366:	4b04      	ldr	r3, [pc, #16]	; (e378 <crc_sync_init+0x2c>)
}
    e368:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _crc_sync_init(&descr->dev, hw);
    e36c:	4718      	bx	r3
    e36e:	bf00      	nop
    e370:	00015b5c 	.word	0x00015b5c
    e374:	0000d0fd 	.word	0x0000d0fd
    e378:	00012135 	.word	0x00012135

0000e37c <_usb_d_find_ep>:
 * \retval <0 Not found (endpoint is not initialized).
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    e37c:	4a0a      	ldr	r2, [pc, #40]	; (e3a8 <_usb_d_find_ep+0x2c>)
{
    e37e:	b570      	push	{r4, r5, r6, lr}
    e380:	2300      	movs	r3, #0
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    e382:	f000 050f 	and.w	r5, r0, #15
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    e386:	7854      	ldrb	r4, [r2, #1]
    e388:	4284      	cmp	r4, r0
    e38a:	b259      	sxtb	r1, r3
    e38c:	d00a      	beq.n	e3a4 <_usb_d_find_ep+0x28>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    e38e:	7816      	ldrb	r6, [r2, #0]
    e390:	b90e      	cbnz	r6, e396 <_usb_d_find_ep+0x1a>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    e392:	42ac      	cmp	r4, r5
    e394:	d006      	beq.n	e3a4 <_usb_d_find_ep+0x28>
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    e396:	3301      	adds	r3, #1
    e398:	2b0d      	cmp	r3, #13
    e39a:	f102 0220 	add.w	r2, r2, #32
    e39e:	d1f2      	bne.n	e386 <_usb_d_find_ep+0xa>
			return i;
		}
	}
	return -1;
    e3a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
}
    e3a4:	4608      	mov	r0, r1
    e3a6:	bd70      	pop	{r4, r5, r6, pc}
    e3a8:	20000e04 	.word	0x20000e04

0000e3ac <usb_d_dummy_cb_false>:

	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    e3ac:	2000      	movs	r0, #0
    e3ae:	4770      	bx	lr

0000e3b0 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    e3b0:	b513      	push	{r0, r1, r4, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    e3b2:	4b0a      	ldr	r3, [pc, #40]	; (e3dc <usb_d_cb_trans_more+0x2c>)
{
    e3b4:	9101      	str	r1, [sp, #4]
    e3b6:	4604      	mov	r4, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    e3b8:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    e3ba:	4b09      	ldr	r3, [pc, #36]	; (e3e0 <usb_d_cb_trans_more+0x30>)
    e3bc:	9901      	ldr	r1, [sp, #4]
    e3be:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    e3c2:	789a      	ldrb	r2, [r3, #2]
    e3c4:	2a03      	cmp	r2, #3
    e3c6:	d105      	bne.n	e3d4 <usb_d_cb_trans_more+0x24>
		return ept->callbacks.more(ep, transfered);
    e3c8:	699b      	ldr	r3, [r3, #24]
    e3ca:	4620      	mov	r0, r4
	}
	return false;
}
    e3cc:	b002      	add	sp, #8
    e3ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		return ept->callbacks.more(ep, transfered);
    e3d2:	4718      	bx	r3
}
    e3d4:	2000      	movs	r0, #0
    e3d6:	b002      	add	sp, #8
    e3d8:	bd10      	pop	{r4, pc}
    e3da:	bf00      	nop
    e3dc:	0000e37d 	.word	0x0000e37d
    e3e0:	20000e04 	.word	0x20000e04

0000e3e4 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    e3e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    e3e8:	4b37      	ldr	r3, [pc, #220]	; (e4c8 <_usb_d_cb_trans_done+0xe4>)
    e3ea:	4c38      	ldr	r4, [pc, #224]	; (e4cc <_usb_d_cb_trans_done+0xe8>)
{
    e3ec:	b085      	sub	sp, #20
    e3ee:	4680      	mov	r8, r0
    e3f0:	460f      	mov	r7, r1
    e3f2:	4691      	mov	r9, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    e3f4:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    e3f6:	0146      	lsls	r6, r0, #5
    e3f8:	2f00      	cmp	r7, #0
    e3fa:	d143      	bne.n	e484 <_usb_d_cb_trans_done+0xa0>
		ept->xfer.hdr.status = USB_XFER_DONE;
    e3fc:	19a5      	adds	r5, r4, r6
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    e3fe:	5da1      	ldrb	r1, [r4, r6]
		ept->xfer.hdr.status = USB_XFER_DONE;
    e400:	70ef      	strb	r7, [r5, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    e402:	2900      	cmp	r1, #0
    e404:	d135      	bne.n	e472 <_usb_d_cb_trans_done+0x8e>
	if (state == USB_EP_S_X_DATA) {
    e406:	2320      	movs	r3, #32
    e408:	220c      	movs	r2, #12
    e40a:	fb13 2000 	smlabb	r0, r3, r0, r2
    e40e:	78ab      	ldrb	r3, [r5, #2]
    e410:	2b03      	cmp	r3, #3
    e412:	eb04 0200 	add.w	r2, r4, r0
    e416:	69eb      	ldr	r3, [r5, #28]
    e418:	7868      	ldrb	r0, [r5, #1]
    e41a:	d126      	bne.n	e46a <_usb_d_cb_trans_done+0x86>
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    e41c:	2101      	movs	r1, #1
    e41e:	f995 400c 	ldrsb.w	r4, [r5, #12]
    e422:	4798      	blx	r3
		if (err) {
    e424:	786b      	ldrb	r3, [r5, #1]
    e426:	b168      	cbz	r0, e444 <_usb_d_cb_trans_done+0x60>
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    e428:	2c00      	cmp	r4, #0
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    e42a:	f240 2205 	movw	r2, #517	; 0x205
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    e42e:	bfb4      	ite	lt
    e430:	4618      	movlt	r0, r3
    e432:	f043 0080 	orrge.w	r0, r3, #128	; 0x80
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    e436:	806a      	strh	r2, [r5, #2]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    e438:	4b25      	ldr	r3, [pc, #148]	; (e4d0 <_usb_d_cb_trans_done+0xec>)
    e43a:	2101      	movs	r1, #1
    e43c:	4798      	blx	r3
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
}
    e43e:	b005      	add	sp, #20
    e440:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct usb_d_transfer trans
    e444:	2c00      	cmp	r4, #0
    e446:	bfac      	ite	ge
    e448:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    e44c:	f003 030f 	andlt.w	r3, r3, #15
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    e450:	2204      	movs	r2, #4
	struct usb_d_transfer trans
    e452:	f88d 300c 	strb.w	r3, [sp, #12]
    e456:	2301      	movs	r3, #1
    e458:	e9cd 0001 	strd	r0, r0, [sp, #4]
    e45c:	f88d 300d 	strb.w	r3, [sp, #13]
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    e460:	70aa      	strb	r2, [r5, #2]
	return _usb_d_dev_ep_trans(&trans);
    e462:	4b1c      	ldr	r3, [pc, #112]	; (e4d4 <_usb_d_cb_trans_done+0xf0>)
    e464:	a801      	add	r0, sp, #4
    e466:	4798      	blx	r3
    e468:	e7e9      	b.n	e43e <_usb_d_cb_trans_done+0x5a>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    e46a:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    e46c:	2302      	movs	r3, #2
    e46e:	70ab      	strb	r3, [r5, #2]
    e470:	e7e5      	b.n	e43e <_usb_d_cb_trans_done+0x5a>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    e472:	2301      	movs	r3, #1
    e474:	70ab      	strb	r3, [r5, #2]
	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    e476:	4434      	add	r4, r6
    e478:	464a      	mov	r2, r9
    e47a:	69e3      	ldr	r3, [r4, #28]
    e47c:	78e1      	ldrb	r1, [r4, #3]
    e47e:	4640      	mov	r0, r8
    e480:	4798      	blx	r3
    e482:	e7dc      	b.n	e43e <_usb_d_cb_trans_done+0x5a>
	} else if (code == USB_TRANS_STALL) {
    e484:	2f01      	cmp	r7, #1
		ept->xfer.hdr.status = USB_XFER_HALT;
    e486:	eb04 0306 	add.w	r3, r4, r6
	} else if (code == USB_TRANS_STALL) {
    e48a:	d10b      	bne.n	e4a4 <_usb_d_cb_trans_done+0xc0>
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    e48c:	5da1      	ldrb	r1, [r4, r6]
		ept->xfer.hdr.status = USB_XFER_HALT;
    e48e:	2202      	movs	r2, #2
    e490:	70da      	strb	r2, [r3, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    e492:	b921      	cbnz	r1, e49e <_usb_d_cb_trans_done+0xba>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    e494:	709a      	strb	r2, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    e496:	4640      	mov	r0, r8
    e498:	4b0d      	ldr	r3, [pc, #52]	; (e4d0 <_usb_d_cb_trans_done+0xec>)
    e49a:	4798      	blx	r3
    e49c:	e7eb      	b.n	e476 <_usb_d_cb_trans_done+0x92>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    e49e:	2205      	movs	r2, #5
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    e4a0:	709a      	strb	r2, [r3, #2]
    e4a2:	e7e8      	b.n	e476 <_usb_d_cb_trans_done+0x92>
	} else if (code == USB_TRANS_ABORT) {
    e4a4:	2f02      	cmp	r7, #2
    e4a6:	d107      	bne.n	e4b8 <_usb_d_cb_trans_done+0xd4>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    e4a8:	2204      	movs	r2, #4
    e4aa:	70da      	strb	r2, [r3, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    e4ac:	5da2      	ldrb	r2, [r4, r6]
    e4ae:	b90a      	cbnz	r2, e4b4 <_usb_d_cb_trans_done+0xd0>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    e4b0:	709f      	strb	r7, [r3, #2]
			return;
    e4b2:	e7c4      	b.n	e43e <_usb_d_cb_trans_done+0x5a>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    e4b4:	2201      	movs	r2, #1
    e4b6:	e7f3      	b.n	e4a0 <_usb_d_cb_trans_done+0xbc>
	} else if (code == USB_TRANS_RESET) {
    e4b8:	2f03      	cmp	r7, #3
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    e4ba:	bf0c      	ite	eq
    e4bc:	f44f 62a0 	moveq.w	r2, #1280	; 0x500
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    e4c0:	f240 6206 	movwne	r2, #1542	; 0x606
    e4c4:	805a      	strh	r2, [r3, #2]
    e4c6:	e7d6      	b.n	e476 <_usb_d_cb_trans_done+0x92>
    e4c8:	0000e37d 	.word	0x0000e37d
    e4cc:	20000e04 	.word	0x20000e04
    e4d0:	0000caed 	.word	0x0000caed
    e4d4:	0000cc0d 	.word	0x0000cc0d

0000e4d8 <usb_d_cb_trans_setup>:
{
    e4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    e4dc:	4b18      	ldr	r3, [pc, #96]	; (e540 <usb_d_cb_trans_setup+0x68>)
	uint8_t *        req      = ept->xfer.req;
    e4de:	4f19      	ldr	r7, [pc, #100]	; (e544 <usb_d_cb_trans_setup+0x6c>)
    e4e0:	4d19      	ldr	r5, [pc, #100]	; (e548 <usb_d_cb_trans_setup+0x70>)
{
    e4e2:	4604      	mov	r4, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    e4e4:	4798      	blx	r3
	uint8_t *        req      = ept->xfer.req;
    e4e6:	f04f 0820 	mov.w	r8, #32
    e4ea:	230c      	movs	r3, #12
    e4ec:	fb18 3800 	smlabb	r8, r8, r0, r3
    e4f0:	44b8      	add	r8, r7
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    e4f2:	4b16      	ldr	r3, [pc, #88]	; (e54c <usb_d_cb_trans_setup+0x74>)
	int8_t           ep_index = _usb_d_find_ep(ep);
    e4f4:	4606      	mov	r6, r0
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    e4f6:	4641      	mov	r1, r8
    e4f8:	4620      	mov	r0, r4
    e4fa:	4798      	blx	r3
	if (n != 8) {
    e4fc:	b2c0      	uxtb	r0, r0
    e4fe:	2808      	cmp	r0, #8
    e500:	f044 0980 	orr.w	r9, r4, #128	; 0x80
    e504:	d008      	beq.n	e518 <usb_d_cb_trans_setup+0x40>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    e506:	2101      	movs	r1, #1
    e508:	4620      	mov	r0, r4
    e50a:	47a8      	blx	r5
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    e50c:	4648      	mov	r0, r9
    e50e:	462b      	mov	r3, r5
    e510:	2101      	movs	r1, #1
}
    e512:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    e516:	4718      	bx	r3
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    e518:	eb07 1646 	add.w	r6, r7, r6, lsl #5
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    e51c:	2100      	movs	r1, #0
    e51e:	4620      	mov	r0, r4
    e520:	47a8      	blx	r5
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    e522:	2701      	movs	r7, #1
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    e524:	2100      	movs	r1, #0
    e526:	4648      	mov	r0, r9
    e528:	47a8      	blx	r5
	if (!ept->callbacks.req(ep, req)) {
    e52a:	6973      	ldr	r3, [r6, #20]
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    e52c:	70b7      	strb	r7, [r6, #2]
	if (!ept->callbacks.req(ep, req)) {
    e52e:	4641      	mov	r1, r8
    e530:	4620      	mov	r0, r4
    e532:	4798      	blx	r3
    e534:	b910      	cbnz	r0, e53c <usb_d_cb_trans_setup+0x64>
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    e536:	2305      	movs	r3, #5
    e538:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    e53a:	e7e4      	b.n	e506 <usb_d_cb_trans_setup+0x2e>
}
    e53c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    e540:	0000e37d 	.word	0x0000e37d
    e544:	20000e04 	.word	0x20000e04
    e548:	0000caed 	.word	0x0000caed
    e54c:	0000cbb9 	.word	0x0000cbb9

0000e550 <usb_d_init>:

int32_t usb_d_init(void)
{
    e550:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    e552:	4b11      	ldr	r3, [pc, #68]	; (e598 <usb_d_init+0x48>)
    e554:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    e556:	2800      	cmp	r0, #0
    e558:	db1d      	blt.n	e596 <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    e55a:	4b10      	ldr	r3, [pc, #64]	; (e59c <usb_d_init+0x4c>)
    e55c:	4810      	ldr	r0, [pc, #64]	; (e5a0 <usb_d_init+0x50>)
    e55e:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    e562:	2100      	movs	r1, #0
    e564:	4798      	blx	r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    e566:	4b0e      	ldr	r3, [pc, #56]	; (e5a0 <usb_d_init+0x50>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    e568:	490e      	ldr	r1, [pc, #56]	; (e5a4 <usb_d_init+0x54>)
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    e56a:	2200      	movs	r2, #0
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    e56c:	20ff      	movs	r0, #255	; 0xff
    e56e:	3201      	adds	r2, #1
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    e570:	2a0d      	cmp	r2, #13
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    e572:	e9c3 1105 	strd	r1, r1, [r3, #20]
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    e576:	7058      	strb	r0, [r3, #1]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    e578:	61d9      	str	r1, [r3, #28]
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    e57a:	f103 0320 	add.w	r3, r3, #32
    e57e:	d1f6      	bne.n	e56e <usb_d_init+0x1e>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    e580:	4c09      	ldr	r4, [pc, #36]	; (e5a8 <usb_d_init+0x58>)
    e582:	490a      	ldr	r1, [pc, #40]	; (e5ac <usb_d_init+0x5c>)
    e584:	2000      	movs	r0, #0
    e586:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    e588:	4909      	ldr	r1, [pc, #36]	; (e5b0 <usb_d_init+0x60>)
    e58a:	2001      	movs	r0, #1
    e58c:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    e58e:	2002      	movs	r0, #2
    e590:	4908      	ldr	r1, [pc, #32]	; (e5b4 <usb_d_init+0x64>)
    e592:	47a0      	blx	r4
	return ERR_NONE;
    e594:	2000      	movs	r0, #0
}
    e596:	bd10      	pop	{r4, pc}
    e598:	0000c6e5 	.word	0x0000c6e5
    e59c:	00012ab5 	.word	0x00012ab5
    e5a0:	20000e04 	.word	0x20000e04
    e5a4:	0000e3ad 	.word	0x0000e3ad
    e5a8:	0000cdad 	.word	0x0000cdad
    e5ac:	0000e4d9 	.word	0x0000e4d9
    e5b0:	0000e3b1 	.word	0x0000e3b1
    e5b4:	0000e3e5 	.word	0x0000e3e5

0000e5b8 <usb_d_register_callback>:
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    e5b8:	4b00      	ldr	r3, [pc, #0]	; (e5bc <usb_d_register_callback+0x4>)
    e5ba:	4718      	bx	r3
    e5bc:	0000cd89 	.word	0x0000cd89

0000e5c0 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
	return _usb_d_dev_enable();
    e5c0:	4b00      	ldr	r3, [pc, #0]	; (e5c4 <usb_d_enable+0x4>)
    e5c2:	4718      	bx	r3
    e5c4:	0000c7c1 	.word	0x0000c7c1

0000e5c8 <usb_d_attach>:
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
	_usb_d_dev_attach();
    e5c8:	4b00      	ldr	r3, [pc, #0]	; (e5cc <usb_d_attach+0x4>)
    e5ca:	4718      	bx	r3
    e5cc:	0000c81d 	.word	0x0000c81d

0000e5d0 <usb_d_get_frame_num>:
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
	return _usb_d_dev_get_frame_n();
    e5d0:	4b00      	ldr	r3, [pc, #0]	; (e5d4 <usb_d_get_frame_num+0x4>)
    e5d2:	4718      	bx	r3
    e5d4:	0000c83b 	.word	0x0000c83b

0000e5d8 <usb_d_set_address>:
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
	_usb_d_dev_set_address(addr);
    e5d8:	4b00      	ldr	r3, [pc, #0]	; (e5dc <usb_d_set_address+0x4>)
    e5da:	4718      	bx	r3
    e5dc:	0000c82f 	.word	0x0000c82f

0000e5e0 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    e5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    e5e2:	4c11      	ldr	r4, [pc, #68]	; (e628 <usb_d_ep_init+0x48>)
{
    e5e4:	4606      	mov	r6, r0
    e5e6:	460d      	mov	r5, r1
    e5e8:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    e5ea:	47a0      	blx	r4
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    e5ec:	2800      	cmp	r0, #0
    e5ee:	da14      	bge.n	e61a <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    e5f0:	20ff      	movs	r0, #255	; 0xff
    e5f2:	47a0      	blx	r4
		if (ep_index < 0) {
    e5f4:	1e04      	subs	r4, r0, #0
    e5f6:	db13      	blt.n	e620 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    e5f8:	4b0c      	ldr	r3, [pc, #48]	; (e62c <usb_d_ep_init+0x4c>)
    e5fa:	463a      	mov	r2, r7
    e5fc:	4629      	mov	r1, r5
    e5fe:	4630      	mov	r0, r6
    e600:	4798      	blx	r3
	if (rc < 0) {
    e602:	2800      	cmp	r0, #0
    e604:	db08      	blt.n	e618 <usb_d_ep_init+0x38>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    e606:	4b0a      	ldr	r3, [pc, #40]	; (e630 <usb_d_ep_init+0x50>)
    e608:	0162      	lsls	r2, r4, #5
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    e60a:	f005 0503 	and.w	r5, r5, #3
	ept->xfer.hdr.ep   = ep;
    e60e:	eb03 1444 	add.w	r4, r3, r4, lsl #5
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    e612:	549d      	strb	r5, [r3, r2]
	ept->xfer.hdr.ep   = ep;
    e614:	7066      	strb	r6, [r4, #1]
	return ERR_NONE;
    e616:	2000      	movs	r0, #0
}
    e618:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    e61a:	f06f 0013 	mvn.w	r0, #19
    e61e:	e7fb      	b.n	e618 <usb_d_ep_init+0x38>
			return -USB_ERR_ALLOC_FAIL;
    e620:	f06f 0014 	mvn.w	r0, #20
    e624:	e7f8      	b.n	e618 <usb_d_ep_init+0x38>
    e626:	bf00      	nop
    e628:	0000e37d 	.word	0x0000e37d
    e62c:	0000c849 	.word	0x0000c849
    e630:	20000e04 	.word	0x20000e04

0000e634 <usb_d_ep0_init>:
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    e634:	2100      	movs	r1, #0
{
    e636:	4602      	mov	r2, r0
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    e638:	4b01      	ldr	r3, [pc, #4]	; (e640 <usb_d_ep0_init+0xc>)
    e63a:	4608      	mov	r0, r1
    e63c:	4718      	bx	r3
    e63e:	bf00      	nop
    e640:	0000e5e1 	.word	0x0000e5e1

0000e644 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    e644:	b538      	push	{r3, r4, r5, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    e646:	4b07      	ldr	r3, [pc, #28]	; (e664 <usb_d_ep_deinit+0x20>)
{
    e648:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    e64a:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    e64c:	1e04      	subs	r4, r0, #0
    e64e:	db07      	blt.n	e660 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    e650:	4b05      	ldr	r3, [pc, #20]	; (e668 <usb_d_ep_deinit+0x24>)
    e652:	4628      	mov	r0, r5
    e654:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    e656:	4805      	ldr	r0, [pc, #20]	; (e66c <usb_d_ep_deinit+0x28>)
    e658:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    e65c:	23ff      	movs	r3, #255	; 0xff
    e65e:	7043      	strb	r3, [r0, #1]
}
    e660:	bd38      	pop	{r3, r4, r5, pc}
    e662:	bf00      	nop
    e664:	0000e37d 	.word	0x0000e37d
    e668:	0000c909 	.word	0x0000c909
    e66c:	20000e04 	.word	0x20000e04

0000e670 <usb_d_ep_enable>:

int32_t usb_d_ep_enable(const uint8_t ep)
{
    e670:	b538      	push	{r3, r4, r5, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    e672:	4b0c      	ldr	r3, [pc, #48]	; (e6a4 <usb_d_ep_enable+0x34>)
{
    e674:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    e676:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    e678:	1e03      	subs	r3, r0, #0
    e67a:	db10      	blt.n	e69e <usb_d_ep_enable+0x2e>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    e67c:	015b      	lsls	r3, r3, #5
    e67e:	4c0a      	ldr	r4, [pc, #40]	; (e6a8 <usb_d_ep_enable+0x38>)
    e680:	5ce2      	ldrb	r2, [r4, r3]
    e682:	441c      	add	r4, r3
    e684:	2a00      	cmp	r2, #0
    e686:	bf0c      	ite	eq
    e688:	2202      	moveq	r2, #2
    e68a:	2201      	movne	r2, #1
	rc                  = _usb_d_dev_ep_enable(ep);
    e68c:	4b07      	ldr	r3, [pc, #28]	; (e6ac <usb_d_ep_enable+0x3c>)
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    e68e:	70a2      	strb	r2, [r4, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    e690:	4628      	mov	r0, r5
    e692:	4798      	blx	r3
	if (rc < 0) {
    e694:	2800      	cmp	r0, #0
    e696:	da01      	bge.n	e69c <usb_d_ep_enable+0x2c>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    e698:	2300      	movs	r3, #0
    e69a:	70a3      	strb	r3, [r4, #2]
	}
	return rc;
}
    e69c:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    e69e:	f06f 0011 	mvn.w	r0, #17
    e6a2:	e7fb      	b.n	e69c <usb_d_ep_enable+0x2c>
    e6a4:	0000e37d 	.word	0x0000e37d
    e6a8:	20000e04 	.word	0x20000e04
    e6ac:	0000c97d 	.word	0x0000c97d

0000e6b0 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    e6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    e6b4:	f890 8008 	ldrb.w	r8, [r0, #8]
    e6b8:	4b31      	ldr	r3, [pc, #196]	; (e780 <usb_d_ep_transfer+0xd0>)
{
    e6ba:	4605      	mov	r5, r0
    e6bc:	b087      	sub	sp, #28
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    e6be:	4640      	mov	r0, r8
    e6c0:	4798      	blx	r3
	uint32_t              len = xfer->size;
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    e6c2:	1e04      	subs	r4, r0, #0
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    e6c4:	7a6f      	ldrb	r7, [r5, #9]
	uint32_t              len = xfer->size;
    e6c6:	686e      	ldr	r6, [r5, #4]
	if (ep_index < 0) {
    e6c8:	db55      	blt.n	e776 <usb_d_ep_transfer+0xc6>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
	state = ept->xfer.hdr.state;
    e6ca:	f8df a0c8 	ldr.w	sl, [pc, #200]	; e794 <usb_d_ep_transfer+0xe4>
	atomic_enter_critical(&flags);
    e6ce:	4b2d      	ldr	r3, [pc, #180]	; (e784 <usb_d_ep_transfer+0xd4>)
	state = ept->xfer.hdr.state;
    e6d0:	ea4f 1b44 	mov.w	fp, r4, lsl #5
    e6d4:	eb0a 1444 	add.w	r4, sl, r4, lsl #5
	atomic_enter_critical(&flags);
    e6d8:	a802      	add	r0, sp, #8
    e6da:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    e6dc:	78a3      	ldrb	r3, [r4, #2]
    e6de:	f88d 3007 	strb.w	r3, [sp, #7]
	if (state == USB_EP_S_IDLE) {
    e6e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e6e6:	2b01      	cmp	r3, #1
    e6e8:	fa5f f983 	uxtb.w	r9, r3
    e6ec:	4b26      	ldr	r3, [pc, #152]	; (e788 <usb_d_ep_transfer+0xd8>)
    e6ee:	d11a      	bne.n	e726 <usb_d_ep_transfer+0x76>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    e6f0:	2203      	movs	r2, #3
    e6f2:	70a2      	strb	r2, [r4, #2]
		atomic_leave_critical(&flags);
    e6f4:	a802      	add	r0, sp, #8
    e6f6:	4798      	blx	r3
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
		}
	}

	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    e6f8:	f81a 300b 	ldrb.w	r3, [sl, fp]
    e6fc:	b1fb      	cbz	r3, e73e <usb_d_ep_transfer+0x8e>
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    e6fe:	1e3b      	subs	r3, r7, #0
    e700:	ea4f 12d8 	mov.w	r2, r8, lsr #7
    e704:	bf18      	it	ne
    e706:	2301      	movne	r3, #1
	struct usb_d_transfer trans
    e708:	6828      	ldr	r0, [r5, #0]
				zlp = false;
			}
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    e70a:	7a29      	ldrb	r1, [r5, #8]
	struct usb_d_transfer trans
    e70c:	e9cd 0603 	strd	r0, r6, [sp, #12]
    e710:	b372      	cbz	r2, e770 <usb_d_ep_transfer+0xc0>
    e712:	f041 0280 	orr.w	r2, r1, #128	; 0x80
    e716:	f88d 3015 	strb.w	r3, [sp, #21]
	return _usb_d_dev_ep_trans(&trans);
    e71a:	a803      	add	r0, sp, #12
    e71c:	4b1b      	ldr	r3, [pc, #108]	; (e78c <usb_d_ep_transfer+0xdc>)
	struct usb_d_transfer trans
    e71e:	f88d 2014 	strb.w	r2, [sp, #20]
	return _usb_d_dev_ep_trans(&trans);
    e722:	4798      	blx	r3
	return rc;
    e724:	e008      	b.n	e738 <usb_d_ep_transfer+0x88>
		atomic_leave_critical(&flags);
    e726:	a802      	add	r0, sp, #8
    e728:	4798      	blx	r3
		switch (state) {
    e72a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e72e:	2b06      	cmp	r3, #6
    e730:	b2da      	uxtb	r2, r3
    e732:	d823      	bhi.n	e77c <usb_d_ep_transfer+0xcc>
    e734:	4b16      	ldr	r3, [pc, #88]	; (e790 <usb_d_ep_transfer+0xe0>)
    e736:	5698      	ldrsb	r0, [r3, r2]
}
    e738:	b007      	add	sp, #28
    e73a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    e73e:	7ce1      	ldrb	r1, [r4, #19]
    e740:	7ca2      	ldrb	r2, [r4, #18]
    e742:	eb02 2201 	add.w	r2, r2, r1, lsl #8
    e746:	b292      	uxth	r2, r2
		if (req_len == 0) {
    e748:	b92a      	cbnz	r2, e756 <usb_d_ep_transfer+0xa6>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    e74a:	2304      	movs	r3, #4
    e74c:	70a3      	strb	r3, [r4, #2]
			len                 = 0;
    e74e:	4616      	mov	r6, r2
			zlp                 = true;
    e750:	464b      	mov	r3, r9
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    e752:	461a      	mov	r2, r3
    e754:	e7d8      	b.n	e708 <usb_d_ep_transfer+0x58>
			if (dir) {
    e756:	f994 100c 	ldrsb.w	r1, [r4, #12]
    e75a:	4296      	cmp	r6, r2
    e75c:	bf28      	it	cs
    e75e:	4616      	movcs	r6, r2
    e760:	2900      	cmp	r1, #0
    e762:	daf6      	bge.n	e752 <usb_d_ep_transfer+0xa2>
				zlp = (req_len > len);
    e764:	42b2      	cmp	r2, r6
    e766:	bf94      	ite	ls
    e768:	2300      	movls	r3, #0
    e76a:	2301      	movhi	r3, #1
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    e76c:	464a      	mov	r2, r9
    e76e:	e7cb      	b.n	e708 <usb_d_ep_transfer+0x58>
	struct usb_d_transfer trans
    e770:	f001 020f 	and.w	r2, r1, #15
    e774:	e7cf      	b.n	e716 <usb_d_ep_transfer+0x66>
		return -USB_ERR_PARAM;
    e776:	f06f 0011 	mvn.w	r0, #17
    e77a:	e7dd      	b.n	e738 <usb_d_ep_transfer+0x88>
		switch (state) {
    e77c:	2001      	movs	r0, #1
    e77e:	e7db      	b.n	e738 <usb_d_ep_transfer+0x88>
    e780:	0000e37d 	.word	0x0000e37d
    e784:	00011329 	.word	0x00011329
    e788:	00011337 	.word	0x00011337
    e78c:	0000cc0d 	.word	0x0000cc0d
    e790:	00015b76 	.word	0x00015b76
    e794:	20000e04 	.word	0x20000e04

0000e798 <usb_d_ep_get_status>:
	ept->xfer.hdr.state  = USB_EP_S_IDLE;
	ept->xfer.hdr.status = USB_XFER_ABORT;
}

int32_t usb_d_ep_get_status(const uint8_t ep, struct usb_d_ep_status *stat)
{
    e798:	b5f0      	push	{r4, r5, r6, r7, lr}
	int8_t                    ep_index = _usb_d_find_ep(ep);
    e79a:	4b12      	ldr	r3, [pc, #72]	; (e7e4 <usb_d_ep_get_status+0x4c>)
	struct usb_d_ep *         ept      = &usb_d_inst.ep[ep_index];
	struct usb_d_trans_status tmp;
	uint8_t                   state = ept->xfer.hdr.state;
    e79c:	4d12      	ldr	r5, [pc, #72]	; (e7e8 <usb_d_ep_get_status+0x50>)
{
    e79e:	b085      	sub	sp, #20
    e7a0:	4606      	mov	r6, r0
    e7a2:	460c      	mov	r4, r1
	int8_t                    ep_index = _usb_d_find_ep(ep);
    e7a4:	4798      	blx	r3
	uint8_t                   state = ept->xfer.hdr.state;
    e7a6:	eb05 1540 	add.w	r5, r5, r0, lsl #5
	if (ep_index < 0) {
    e7aa:	2800      	cmp	r0, #0
	uint8_t                   state = ept->xfer.hdr.state;
    e7ac:	78af      	ldrb	r7, [r5, #2]
	if (ep_index < 0) {
    e7ae:	db14      	blt.n	e7da <usb_d_ep_get_status+0x42>
		return -USB_ERR_PARAM;
	}
	if (stat) {
    e7b0:	b15c      	cbz	r4, e7ca <usb_d_ep_get_status+0x32>
		/* Check transaction status if transferring data. */
		_usb_d_dev_ep_get_status(ep, &tmp);
    e7b2:	4b0e      	ldr	r3, [pc, #56]	; (e7ec <usb_d_ep_get_status+0x54>)
    e7b4:	a901      	add	r1, sp, #4
    e7b6:	4630      	mov	r0, r6
    e7b8:	4798      	blx	r3
		stat->ep    = ep;
    e7ba:	7026      	strb	r6, [r4, #0]
		stat->state = state;
    e7bc:	70e7      	strb	r7, [r4, #3]
		stat->code  = ept->xfer.hdr.status;
    e7be:	78eb      	ldrb	r3, [r5, #3]
    e7c0:	7063      	strb	r3, [r4, #1]
		stat->count = tmp.count;
    e7c2:	9b02      	ldr	r3, [sp, #8]
    e7c4:	6063      	str	r3, [r4, #4]
		stat->size  = tmp.size;
    e7c6:	9b01      	ldr	r3, [sp, #4]
    e7c8:	60a3      	str	r3, [r4, #8]
	}
	switch (state) {
    e7ca:	2f06      	cmp	r7, #6
    e7cc:	d808      	bhi.n	e7e0 <usb_d_ep_get_status+0x48>
    e7ce:	4b08      	ldr	r3, [pc, #32]	; (e7f0 <usb_d_ep_get_status+0x58>)
    e7d0:	443b      	add	r3, r7
    e7d2:	f993 0007 	ldrsb.w	r0, [r3, #7]
		return -USB_ERR_FUNC;
	default:
		/* Busy */
		return USB_BUSY;
	}
}
    e7d6:	b005      	add	sp, #20
    e7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_PARAM;
    e7da:	f06f 0011 	mvn.w	r0, #17
    e7de:	e7fa      	b.n	e7d6 <usb_d_ep_get_status+0x3e>
    e7e0:	2001      	movs	r0, #1
    e7e2:	e7f8      	b.n	e7d6 <usb_d_ep_get_status+0x3e>
    e7e4:	0000e37d 	.word	0x0000e37d
    e7e8:	20000e04 	.word	0x20000e04
    e7ec:	0000cd15 	.word	0x0000cd15
    e7f0:	00015b76 	.word	0x00015b76

0000e7f4 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    e7f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e7f8:	4605      	mov	r5, r0
	if (ctrl == USB_EP_HALT_CLR) {
    e7fa:	460c      	mov	r4, r1
    e7fc:	b9d9      	cbnz	r1, e836 <usb_d_ep_halt+0x42>
	int8_t           ep_index = _usb_d_find_ep(ep);
    e7fe:	4b13      	ldr	r3, [pc, #76]	; (e84c <usb_d_ep_halt+0x58>)
    e800:	4798      	blx	r3
	if (ep_index < 0) {
    e802:	1e06      	subs	r6, r0, #0
    e804:	db1e      	blt.n	e844 <usb_d_ep_halt+0x50>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    e806:	4f12      	ldr	r7, [pc, #72]	; (e850 <usb_d_ep_halt+0x5c>)
    e808:	2102      	movs	r1, #2
    e80a:	4628      	mov	r0, r5
    e80c:	47b8      	blx	r7
    e80e:	b180      	cbz	r0, e832 <usb_d_ep_halt+0x3e>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    e810:	4621      	mov	r1, r4
    e812:	4628      	mov	r0, r5
    e814:	47b8      	blx	r7
		if (rc < 0) {
    e816:	2800      	cmp	r0, #0
    e818:	db0b      	blt.n	e832 <usb_d_ep_halt+0x3e>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    e81a:	480e      	ldr	r0, [pc, #56]	; (e854 <usb_d_ep_halt+0x60>)
    e81c:	eb00 1046 	add.w	r0, r0, r6, lsl #5
    e820:	f240 3301 	movw	r3, #769	; 0x301
    e824:	8043      	strh	r3, [r0, #2]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    e826:	4622      	mov	r2, r4
    e828:	69c3      	ldr	r3, [r0, #28]
    e82a:	2103      	movs	r1, #3
    e82c:	4628      	mov	r0, r5
    e82e:	4798      	blx	r3
	return ERR_NONE;
    e830:	4620      	mov	r0, r4
	} else if (ctrl == USB_EP_HALT_SET) {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
	}
}
    e832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	} else if (ctrl == USB_EP_HALT_SET) {
    e836:	2901      	cmp	r1, #1
}
    e838:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    e83c:	4b04      	ldr	r3, [pc, #16]	; (e850 <usb_d_ep_halt+0x5c>)
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    e83e:	bf18      	it	ne
    e840:	2102      	movne	r1, #2
    e842:	4718      	bx	r3
		return -USB_ERR_PARAM;
    e844:	f06f 0011 	mvn.w	r0, #17
    e848:	e7f3      	b.n	e832 <usb_d_ep_halt+0x3e>
    e84a:	bf00      	nop
    e84c:	0000e37d 	.word	0x0000e37d
    e850:	0000caed 	.word	0x0000caed
    e854:	20000e04 	.word	0x20000e04

0000e858 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    e858:	b538      	push	{r3, r4, r5, lr}
	int8_t           ep_index = _usb_d_find_ep(ep);
    e85a:	4b0d      	ldr	r3, [pc, #52]	; (e890 <usb_d_ep_register_callback+0x38>)
{
    e85c:	460d      	mov	r5, r1
    e85e:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    e860:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;

	f = (FUNC_PTR)func; // SUKU EDIT

	if (ep_index < 0) {
    e862:	2800      	cmp	r0, #0
    e864:	db08      	blt.n	e878 <usb_d_ep_register_callback+0x20>
		return;
	}
	switch (type) {
    e866:	2d01      	cmp	r5, #1
    e868:	d007      	beq.n	e87a <usb_d_ep_register_callback+0x22>
    e86a:	2d02      	cmp	r5, #2
    e86c:	d00a      	beq.n	e884 <usb_d_ep_register_callback+0x2c>
    e86e:	b91d      	cbnz	r5, e878 <usb_d_ep_register_callback+0x20>
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    e870:	4b08      	ldr	r3, [pc, #32]	; (e894 <usb_d_ep_register_callback+0x3c>)
    e872:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    e876:	6144      	str	r4, [r0, #20]
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
		break;
	default:
		break;
	}
}
    e878:	bd38      	pop	{r3, r4, r5, pc}
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    e87a:	4b06      	ldr	r3, [pc, #24]	; (e894 <usb_d_ep_register_callback+0x3c>)
    e87c:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    e880:	6184      	str	r4, [r0, #24]
		break;
    e882:	e7f9      	b.n	e878 <usb_d_ep_register_callback+0x20>
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    e884:	4b03      	ldr	r3, [pc, #12]	; (e894 <usb_d_ep_register_callback+0x3c>)
    e886:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    e88a:	61c4      	str	r4, [r0, #28]
		break;
    e88c:	e7f4      	b.n	e878 <usb_d_ep_register_callback+0x20>
    e88e:	bf00      	nop
    e890:	0000e37d 	.word	0x0000e37d
    e894:	20000e04 	.word	0x20000e04

0000e898 <RTC_Scheduler_ping_cb>:
static struct timer_task RTC_Scheduler_heartbeat;

void RTC_Scheduler_ping_cb(const struct timer_task *const timer_task)
{

	pingflag++;
    e898:	4a0d      	ldr	r2, [pc, #52]	; (e8d0 <RTC_Scheduler_ping_cb+0x38>)
    e89a:	7813      	ldrb	r3, [r2, #0]
    e89c:	3301      	adds	r3, #1
    e89e:	b2db      	uxtb	r3, r3
    e8a0:	7013      	strb	r3, [r2, #0]
	
	switch (pingflag%4)
    e8a2:	7813      	ldrb	r3, [r2, #0]
    e8a4:	f003 0303 	and.w	r3, r3, #3
    e8a8:	2b02      	cmp	r3, #2
    e8aa:	f642 7248 	movw	r2, #12104	; 0x2f48
    e8ae:	d00a      	beq.n	e8c6 <RTC_Scheduler_ping_cb+0x2e>
    e8b0:	2b03      	cmp	r3, #3
    e8b2:	d00a      	beq.n	e8ca <RTC_Scheduler_ping_cb+0x32>
    e8b4:	2b01      	cmp	r3, #1
    e8b6:	d003      	beq.n	e8c0 <RTC_Scheduler_ping_cb+0x28>
	{
		case 0:
			GRID_PORT_N.ping_flag = 1;
    e8b8:	4b06      	ldr	r3, [pc, #24]	; (e8d4 <RTC_Scheduler_ping_cb+0x3c>)
			break;
		case 2:
			GRID_PORT_S.ping_flag = 1;
			break;
		case 3:
			GRID_PORT_W.ping_flag = 1;
    e8ba:	2101      	movs	r1, #1
    e8bc:	5499      	strb	r1, [r3, r2]
			break;
	}
	
}
    e8be:	4770      	bx	lr
			GRID_PORT_E.ping_flag = 1;
    e8c0:	4905      	ldr	r1, [pc, #20]	; (e8d8 <RTC_Scheduler_ping_cb+0x40>)
    e8c2:	548b      	strb	r3, [r1, r2]
			break;
    e8c4:	4770      	bx	lr
			GRID_PORT_S.ping_flag = 1;
    e8c6:	4b05      	ldr	r3, [pc, #20]	; (e8dc <RTC_Scheduler_ping_cb+0x44>)
    e8c8:	e7f7      	b.n	e8ba <RTC_Scheduler_ping_cb+0x22>
			GRID_PORT_W.ping_flag = 1;
    e8ca:	4b05      	ldr	r3, [pc, #20]	; (e8e0 <RTC_Scheduler_ping_cb+0x48>)
    e8cc:	e7f5      	b.n	e8ba <RTC_Scheduler_ping_cb+0x22>
    e8ce:	bf00      	nop
    e8d0:	20000fa4 	.word	0x20000fa4
    e8d4:	200010dc 	.word	0x200010dc
    e8d8:	200117fc 	.word	0x200117fc
    e8dc:	2000b860 	.word	0x2000b860
    e8e0:	20008260 	.word	0x20008260

0000e8e4 <RTC_Scheduler_report_cb>:
}

volatile uint8_t scheduler_report_flag = 0;
static void RTC_Scheduler_report_cb(const struct timer_task *const timer_task)
{
	scheduler_report_flag = 1;
    e8e4:	4b01      	ldr	r3, [pc, #4]	; (e8ec <RTC_Scheduler_report_cb+0x8>)
    e8e6:	2201      	movs	r2, #1
    e8e8:	705a      	strb	r2, [r3, #1]
	
}
    e8ea:	4770      	bx	lr
    e8ec:	20000fa4 	.word	0x20000fa4

0000e8f0 <RTC_Scheduler_heartbeat_cb>:
{
    e8f0:	b410      	push	{r4}
	grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    e8f2:	4c04      	ldr	r4, [pc, #16]	; (e904 <RTC_Scheduler_heartbeat_cb+0x14>)
    e8f4:	4804      	ldr	r0, [pc, #16]	; (e908 <RTC_Scheduler_heartbeat_cb+0x18>)
    e8f6:	2200      	movs	r2, #0
    e8f8:	46a4      	mov	ip, r4
    e8fa:	230c      	movs	r3, #12
}
    e8fc:	f85d 4b04 	ldr.w	r4, [sp], #4
	grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    e900:	4611      	mov	r1, r2
    e902:	4760      	bx	ip
    e904:	0000a1ad 	.word	0x0000a1ad
    e908:	2001474c 	.word	0x2001474c

0000e90c <RTC_Scheduler_realtime_cb>:
{
    e90c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	grid_sys_rtc_tick_time(&grid_sys_state);	
    e90e:	4d16      	ldr	r5, [pc, #88]	; (e968 <RTC_Scheduler_realtime_cb+0x5c>)
    e910:	4b16      	ldr	r3, [pc, #88]	; (e96c <RTC_Scheduler_realtime_cb+0x60>)
    e912:	4628      	mov	r0, r5
    e914:	4798      	blx	r3
	grid_task_timer_tick(&grid_task_state);
    e916:	4816      	ldr	r0, [pc, #88]	; (e970 <RTC_Scheduler_realtime_cb+0x64>)
    e918:	4b16      	ldr	r3, [pc, #88]	; (e974 <RTC_Scheduler_realtime_cb+0x68>)
    e91a:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
    e91c:	4b16      	ldr	r3, [pc, #88]	; (e978 <RTC_Scheduler_realtime_cb+0x6c>)
    e91e:	a801      	add	r0, sp, #4
    e920:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    e922:	4a16      	ldr	r2, [pc, #88]	; (e97c <RTC_Scheduler_realtime_cb+0x70>)
    e924:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    e928:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    e92c:	f8d2 4110 	ldr.w	r4, [r2, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    e930:	405c      	eors	r4, r3
    e932:	400c      	ands	r4, r1
    e934:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    e936:	a801      	add	r0, sp, #4
    e938:	4b11      	ldr	r3, [pc, #68]	; (e980 <RTC_Scheduler_realtime_cb+0x74>)
    e93a:	4798      	blx	r3
	if (mapmode_value != grid_sys_state.mapmodestate){
    e93c:	7c2a      	ldrb	r2, [r5, #16]
	uint8_t mapmode_value = !gpio_get_pin_level(MAP_MODE);
    e93e:	f484 6300 	eor.w	r3, r4, #2048	; 0x800
    e942:	f3c3 23c0 	ubfx	r3, r3, #11, #1
	if (mapmode_value != grid_sys_state.mapmodestate){
    e946:	429a      	cmp	r2, r3
    e948:	d009      	beq.n	e95e <RTC_Scheduler_realtime_cb+0x52>
		grid_sys_state.mapmodestate = mapmode_value;
    e94a:	742b      	strb	r3, [r5, #16]
		if (grid_sys_state.mapmodestate == 0){ // RELEASE
    e94c:	7c2b      	ldrb	r3, [r5, #16]
    e94e:	4c0d      	ldr	r4, [pc, #52]	; (e984 <RTC_Scheduler_realtime_cb+0x78>)
    e950:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    e954:	b92b      	cbnz	r3, e962 <RTC_Scheduler_realtime_cb+0x56>
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_RELEASE);
    e956:	2308      	movs	r3, #8
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_PRESS);		
    e958:	480b      	ldr	r0, [pc, #44]	; (e988 <RTC_Scheduler_realtime_cb+0x7c>)
    e95a:	4611      	mov	r1, r2
    e95c:	47a0      	blx	r4
}
    e95e:	b003      	add	sp, #12
    e960:	bd30      	pop	{r4, r5, pc}
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_PRESS);		
    e962:	2307      	movs	r3, #7
    e964:	2200      	movs	r2, #0
    e966:	e7f7      	b.n	e958 <RTC_Scheduler_realtime_cb+0x4c>
    e968:	20006f94 	.word	0x20006f94
    e96c:	000097cf 	.word	0x000097cf
    e970:	2000823c 	.word	0x2000823c
    e974:	00008d83 	.word	0x00008d83
    e978:	00011329 	.word	0x00011329
    e97c:	41008000 	.word	0x41008000
    e980:	00011337 	.word	0x00011337
    e984:	0000a1ad 	.word	0x0000a1ad
    e988:	2001474c 	.word	0x2001474c

0000e98c <init_timer>:



void init_timer(void)
{
    e98c:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
    e98e:	4c18      	ldr	r4, [pc, #96]	; (e9f0 <init_timer+0x64>)
	
	RTC_Scheduler_realtime.interval = 1;
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    e990:	4d18      	ldr	r5, [pc, #96]	; (e9f4 <init_timer+0x68>)
    e992:	4e19      	ldr	r6, [pc, #100]	; (e9f8 <init_timer+0x6c>)
	RTC_Scheduler_heartbeat.interval = RTC1MS*GRID_PARAMETER_HEARTBEAT_interval;
    e994:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    e998:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
    e99a:	4a18      	ldr	r2, [pc, #96]	; (e9fc <init_timer+0x70>)
    e99c:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
    e99e:	f44f 63c8 	mov.w	r3, #1600	; 0x640
	RTC_Scheduler_report.interval = RTC1SEC/10;
    e9a2:	f240 6266 	movw	r2, #1638	; 0x666
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
    e9a6:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_report.interval = RTC1SEC/10;
    e9a8:	6362      	str	r2, [r4, #52]	; 0x34
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    e9aa:	4b15      	ldr	r3, [pc, #84]	; (ea00 <init_timer+0x74>)
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
    e9ac:	4a15      	ldr	r2, [pc, #84]	; (ea04 <init_timer+0x78>)
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    e9ae:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
    e9b0:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    e9b2:	2301      	movs	r3, #1
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    e9b4:	4a14      	ldr	r2, [pc, #80]	; (ea08 <init_timer+0x7c>)
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    e9b6:	7523      	strb	r3, [r4, #20]
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    e9b8:	1d21      	adds	r1, r4, #4
    e9ba:	4628      	mov	r0, r5
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
    e9bc:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	RTC_Scheduler_report.mode     = TIMER_TASK_REPEAT;
    e9c0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	RTC_Scheduler_realtime.interval = 1;
    e9c4:	64a3      	str	r3, [r4, #72]	; 0x48
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
    e9c6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    e9ca:	64e2      	str	r2, [r4, #76]	; 0x4c
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    e9cc:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
    e9ce:	f104 0118 	add.w	r1, r4, #24
    e9d2:	4628      	mov	r0, r5
    e9d4:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_report);
    e9d6:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    e9da:	4628      	mov	r0, r5
    e9dc:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
    e9de:	f104 0140 	add.w	r1, r4, #64	; 0x40
    e9e2:	4628      	mov	r0, r5
    e9e4:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
    e9e6:	4628      	mov	r0, r5
    e9e8:	4b08      	ldr	r3, [pc, #32]	; (ea0c <init_timer+0x80>)
	
}
    e9ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	timer_start(&RTC_Scheduler);
    e9ee:	4718      	bx	r3
    e9f0:	20000fa4 	.word	0x20000fa4
    e9f4:	20014c48 	.word	0x20014c48
    e9f8:	0000be85 	.word	0x0000be85
    e9fc:	0000e8f1 	.word	0x0000e8f1
    ea00:	0000e899 	.word	0x0000e899
    ea04:	0000e8e5 	.word	0x0000e8e5
    ea08:	0000e90d 	.word	0x0000e90d
    ea0c:	0000be45 	.word	0x0000be45

0000ea10 <main>:

//====================== USB TEST =====================//

int main(void)
{
    ea10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    ea14:	ed2d 8b02 	vpush	{d8}

	


	atmel_start_init();	
    ea18:	4b96      	ldr	r3, [pc, #600]	; (ec74 <main+0x264>)
    
            
            
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
    ea1a:	4c97      	ldr	r4, [pc, #604]	; (ec78 <main+0x268>)
    
	
	while (1) {
	
			
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
    ea1c:	4d97      	ldr	r5, [pc, #604]	; (ec7c <main+0x26c>)
				
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
				
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    ea1e:	ed9f 8a98 	vldr	s16, [pc, #608]	; ec80 <main+0x270>
{
    ea22:	b091      	sub	sp, #68	; 0x44
	atmel_start_init();	
    ea24:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
    ea26:	4997      	ldr	r1, [pc, #604]	; (ec84 <main+0x274>)
    ea28:	4897      	ldr	r0, [pc, #604]	; (ec88 <main+0x278>)
    ea2a:	47a0      	blx	r4
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "D51 Init");
    ea2c:	4997      	ldr	r1, [pc, #604]	; (ec8c <main+0x27c>)
    ea2e:	4896      	ldr	r0, [pc, #600]	; (ec88 <main+0x278>)
    ea30:	47a0      	blx	r4
	grid_d51_init(); // Check User Row
    ea32:	4b97      	ldr	r3, [pc, #604]	; (ec90 <main+0x280>)
    ea34:	4798      	blx	r3
	audiodf_midi_init();
    ea36:	4b97      	ldr	r3, [pc, #604]	; (ec94 <main+0x284>)
    ea38:	4798      	blx	r3
	composite_device_start();
    ea3a:	4b97      	ldr	r3, [pc, #604]	; (ec98 <main+0x288>)
    ea3c:	4798      	blx	r3
	grid_usb_serial_init();
    ea3e:	4b97      	ldr	r3, [pc, #604]	; (ec9c <main+0x28c>)
    ea40:	4798      	blx	r3
	grid_usb_midi_init();
    ea42:	4b97      	ldr	r3, [pc, #604]	; (eca0 <main+0x290>)
    ea44:	4798      	blx	r3
	grid_keyboard_init(&grid_keyboard_state);
    ea46:	4b97      	ldr	r3, [pc, #604]	; (eca4 <main+0x294>)
    ea48:	4897      	ldr	r0, [pc, #604]	; (eca8 <main+0x298>)
    ea4a:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Initialized");
    ea4c:	4997      	ldr	r1, [pc, #604]	; (ecac <main+0x29c>)
    ea4e:	488e      	ldr	r0, [pc, #568]	; (ec88 <main+0x278>)
    ea50:	47a0      	blx	r4
	rand_sync_enable(&RAND_0);	
    ea52:	4b97      	ldr	r3, [pc, #604]	; (ecb0 <main+0x2a0>)
    ea54:	4897      	ldr	r0, [pc, #604]	; (ecb4 <main+0x2a4>)
    ea56:	4798      	blx	r3
	grid_expr_init(&grid_expr_state);
    ea58:	4897      	ldr	r0, [pc, #604]	; (ecb8 <main+0x2a8>)
    ea5a:	4b98      	ldr	r3, [pc, #608]	; (ecbc <main+0x2ac>)
    ea5c:	4798      	blx	r3
	grid_module_common_init();
    ea5e:	4b98      	ldr	r3, [pc, #608]	; (ecc0 <main+0x2b0>)
    ea60:	4798      	blx	r3
    grid_ui_reinit(&grid_ui_state);
    ea62:	4b98      	ldr	r3, [pc, #608]	; (ecc4 <main+0x2b4>)
    ea64:	4898      	ldr	r0, [pc, #608]	; (ecc8 <main+0x2b8>)
    ea66:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Grid Module Initialized");
    ea68:	4998      	ldr	r1, [pc, #608]	; (eccc <main+0x2bc>)
    ea6a:	4887      	ldr	r0, [pc, #540]	; (ec88 <main+0x278>)
    ea6c:	47a0      	blx	r4
	init_timer();
    ea6e:	4b98      	ldr	r3, [pc, #608]	; (ecd0 <main+0x2c0>)
    ea70:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Entering Main Loop");
    ea72:	4998      	ldr	r1, [pc, #608]	; (ecd4 <main+0x2c4>)
    ea74:	4884      	ldr	r0, [pc, #528]	; (ec88 <main+0x278>)
    ea76:	47a0      	blx	r4
	grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    ea78:	4997      	ldr	r1, [pc, #604]	; (ecd8 <main+0x2c8>)
    ea7a:	4898      	ldr	r0, [pc, #608]	; (ecdc <main+0x2cc>)
    ea7c:	4b98      	ldr	r3, [pc, #608]	; (ece0 <main+0x2d0>)
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
    ea7e:	4c97      	ldr	r4, [pc, #604]	; (ecdc <main+0x2cc>)
	grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    ea80:	4798      	blx	r3
	uint8_t usb_init_flag = 0;	
    ea82:	f04f 0b00 	mov.w	fp, #0
	grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);	
    ea86:	4994      	ldr	r1, [pc, #592]	; (ecd8 <main+0x2c8>)
    ea88:	488f      	ldr	r0, [pc, #572]	; (ecc8 <main+0x2b8>)
    ea8a:	4b96      	ldr	r3, [pc, #600]	; (ece4 <main+0x2d4>)
    ea8c:	4798      	blx	r3
	uint32_t loopwarp = 0;
    ea8e:	46da      	mov	sl, fp
	uint32_t loopcounter = 0;
    ea90:	f8cd b00c 	str.w	fp, [sp, #12]
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
    ea94:	4f94      	ldr	r7, [pc, #592]	; (ece8 <main+0x2d8>)
    ea96:	2101      	movs	r1, #1
    ea98:	4628      	mov	r0, r5
    ea9a:	47b8      	blx	r7
		if (usb_init_flag == 0){
    ea9c:	46b8      	mov	r8, r7
    ea9e:	f1bb 0f00 	cmp.w	fp, #0
    eaa2:	d11f      	bne.n	eae4 <main+0xd4>
			if (usb_d_get_frame_num() == 0){
    eaa4:	4b91      	ldr	r3, [pc, #580]	; (ecec <main+0x2dc>)
    eaa6:	4798      	blx	r3
    eaa8:	b1e0      	cbz	r0, eae4 <main+0xd4>
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
    eaaa:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    eaae:	22ff      	movs	r2, #255	; 0xff
    eab0:	e9cd b300 	strd	fp, r3, [sp]
    eab4:	4659      	mov	r1, fp
    eab6:	465b      	mov	r3, fp
    eab8:	4f8d      	ldr	r7, [pc, #564]	; (ecf0 <main+0x2e0>)
    eaba:	4620      	mov	r0, r4
    eabc:	47b8      	blx	r7
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
    eabe:	498d      	ldr	r1, [pc, #564]	; (ecf4 <main+0x2e4>)
    eac0:	4b6d      	ldr	r3, [pc, #436]	; (ec78 <main+0x268>)
    eac2:	4871      	ldr	r0, [pc, #452]	; (ec88 <main+0x278>)
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    eac4:	4f8c      	ldr	r7, [pc, #560]	; (ecf8 <main+0x2e8>)
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
    eac6:	4798      	blx	r3
				grid_sys_set_bank(&grid_sys_state, grid_sys_get_bank_number_of_first_valid(&grid_sys_state));
    eac8:	4b8c      	ldr	r3, [pc, #560]	; (ecfc <main+0x2ec>)
    eaca:	4620      	mov	r0, r4
    eacc:	4798      	blx	r3
    eace:	4b8c      	ldr	r3, [pc, #560]	; (ed00 <main+0x2f0>)
    ead0:	4601      	mov	r1, r0
    ead2:	4620      	mov	r0, r4
    ead4:	4798      	blx	r3
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    ead6:	465a      	mov	r2, fp
    ead8:	4659      	mov	r1, fp
    eada:	488a      	ldr	r0, [pc, #552]	; (ed04 <main+0x2f4>)
    eadc:	2309      	movs	r3, #9
    eade:	47b8      	blx	r7
				usb_init_flag = 1;
    eae0:	f04f 0b01 	mov.w	fp, #1
 		if (grid_sys_get_bank_valid(&grid_sys_state) == 0 && loopcounter%80 == 0){
    eae4:	487d      	ldr	r0, [pc, #500]	; (ecdc <main+0x2cc>)
    eae6:	4b88      	ldr	r3, [pc, #544]	; (ed08 <main+0x2f8>)
    eae8:	4798      	blx	r3
    eaea:	b988      	cbnz	r0, eb10 <main+0x100>
    eaec:	9903      	ldr	r1, [sp, #12]
    eaee:	9b03      	ldr	r3, [sp, #12]
    eaf0:	2250      	movs	r2, #80	; 0x50
    eaf2:	fbb3 f3f2 	udiv	r3, r3, r2
    eaf6:	fb02 1313 	mls	r3, r2, r3, r1
    eafa:	b94b      	cbnz	r3, eb10 <main+0x100>
			if (grid_sys_state.bank_init_flag == 0)	{
    eafc:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    eb00:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    eb04:	b923      	cbnz	r3, eb10 <main+0x100>
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_REQUEST);
    eb06:	487f      	ldr	r0, [pc, #508]	; (ed04 <main+0x2f4>)
    eb08:	4f7b      	ldr	r7, [pc, #492]	; (ecf8 <main+0x2e8>)
    eb0a:	230a      	movs	r3, #10
    eb0c:	4611      	mov	r1, r2
    eb0e:	47b8      	blx	r7
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    eb10:	4b7e      	ldr	r3, [pc, #504]	; (ed0c <main+0x2fc>)
		if (scheduler_report_flag){
    eb12:	4f7f      	ldr	r7, [pc, #508]	; (ed10 <main+0x300>)
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    eb14:	4620      	mov	r0, r4
    eb16:	4798      	blx	r3
		if (scheduler_report_flag){
    eb18:	787b      	ldrb	r3, [r7, #1]
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    eb1a:	9004      	str	r0, [sp, #16]
		if (scheduler_report_flag){
    eb1c:	46b9      	mov	r9, r7
    eb1e:	2b00      	cmp	r3, #0
    eb20:	f040 8180 	bne.w	ee24 <main+0x414>
		loopcounter++;
    eb24:	9b03      	ldr	r3, [sp, #12]
    eb26:	3301      	adds	r3, #1
    eb28:	9303      	str	r3, [sp, #12]
		grid_task_enter_task(&grid_task_state, GRID_TASK_RECEIVE);
    eb2a:	2102      	movs	r1, #2
    eb2c:	4628      	mov	r0, r5
    eb2e:	47c0      	blx	r8
		grid_keyboard_tx_pop();
    eb30:	4b78      	ldr	r3, [pc, #480]	; (ed14 <main+0x304>)
    eb32:	4798      	blx	r3
		grid_midi_tx_pop();        
    eb34:	4b78      	ldr	r3, [pc, #480]	; (ed18 <main+0x308>)
    eb36:	4798      	blx	r3
		audiodf_midi_read(midi_rx_buffer,16);
    eb38:	4b78      	ldr	r3, [pc, #480]	; (ed1c <main+0x30c>)
    eb3a:	4879      	ldr	r0, [pc, #484]	; (ed20 <main+0x310>)
    eb3c:	2110      	movs	r1, #16
    eb3e:	4798      	blx	r3
    eb40:	2200      	movs	r2, #0
		uint8_t found = 0;
    eb42:	4613      	mov	r3, r2
			if (midi_rx_buffer[i]){
    eb44:	eb09 0102 	add.w	r1, r9, r2
    eb48:	f891 1054 	ldrb.w	r1, [r1, #84]	; 0x54
    eb4c:	b109      	cbz	r1, eb52 <main+0x142>
				found++;
    eb4e:	3301      	adds	r3, #1
    eb50:	b2db      	uxtb	r3, r3
		for (uint8_t i=0; i<16; i++){
    eb52:	3201      	adds	r2, #1
    eb54:	2a10      	cmp	r2, #16
    eb56:	d1f5      	bne.n	eb44 <main+0x134>
		if (found){
    eb58:	b36b      	cbz	r3, ebb6 <main+0x1a6>
			printf("MIDI: %02x %02x %02x %02x\n", midi_rx_buffer[0],midi_rx_buffer[1],midi_rx_buffer[2],midi_rx_buffer[3]);
    eb5a:	f897 1054 	ldrb.w	r1, [r7, #84]	; 0x54
    eb5e:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
    eb62:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
    eb66:	f897 0057 	ldrb.w	r0, [r7, #87]	; 0x57
    eb6a:	9000      	str	r0, [sp, #0]
    eb6c:	4e42      	ldr	r6, [pc, #264]	; (ec78 <main+0x268>)
    eb6e:	486d      	ldr	r0, [pc, #436]	; (ed24 <main+0x314>)
    eb70:	47b0      	blx	r6
			uint8_t message[30] = {0};
    eb72:	2300      	movs	r3, #0
    eb74:	4619      	mov	r1, r3
    eb76:	9308      	str	r3, [sp, #32]
    eb78:	221a      	movs	r2, #26
    eb7a:	4b6b      	ldr	r3, [pc, #428]	; (ed28 <main+0x318>)
    eb7c:	a809      	add	r0, sp, #36	; 0x24
    eb7e:	4798      	blx	r3
			sprintf(message, "MIDI: %02x %02x %02x %02x\n", midi_rx_buffer[0],midi_rx_buffer[1],midi_rx_buffer[2],midi_rx_buffer[3]);
    eb80:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
    eb84:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
    eb88:	f897 1056 	ldrb.w	r1, [r7, #86]	; 0x56
    eb8c:	f897 0057 	ldrb.w	r0, [r7, #87]	; 0x57
    eb90:	4f66      	ldr	r7, [pc, #408]	; (ed2c <main+0x31c>)
    eb92:	e9cd 1000 	strd	r1, r0, [sp]
    eb96:	4963      	ldr	r1, [pc, #396]	; (ed24 <main+0x314>)
    eb98:	a808      	add	r0, sp, #32
    eb9a:	47b8      	blx	r7
			grid_debug_print_text(message);
    eb9c:	4b64      	ldr	r3, [pc, #400]	; (ed30 <main+0x320>)
    eb9e:	a808      	add	r0, sp, #32
    eba0:	4798      	blx	r3
    eba2:	2300      	movs	r3, #0
				midi_rx_buffer[i] = 0;
    eba4:	eb09 0203 	add.w	r2, r9, r3
    eba8:	3301      	adds	r3, #1
    ebaa:	f04f 0100 	mov.w	r1, #0
			for (uint8_t i=0; i<16; i++){
    ebae:	2b10      	cmp	r3, #16
				midi_rx_buffer[i] = 0;
    ebb0:	f882 1054 	strb.w	r1, [r2, #84]	; 0x54
			for (uint8_t i=0; i<16; i++){
    ebb4:	d1f6      	bne.n	eba4 <main+0x194>
		cdcdf_acm_read(GRID_PORT_H.rx_double_buffer, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);			
    ebb6:	4b5f      	ldr	r3, [pc, #380]	; (ed34 <main+0x324>)
    ebb8:	485f      	ldr	r0, [pc, #380]	; (ed38 <main+0x328>)
    ebba:	f44f 7100 	mov.w	r1, #512	; 0x200
    ebbe:	4798      	blx	r3
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
    ebc0:	485d      	ldr	r0, [pc, #372]	; (ed38 <main+0x328>)
    ebc2:	4b5e      	ldr	r3, [pc, #376]	; (ed3c <main+0x32c>)
    ebc4:	4798      	blx	r3
		if (usblength){	
    ebc6:	4681      	mov	r9, r0
    ebc8:	b198      	cbz	r0, ebf2 <main+0x1e2>
			GRID_PORT_H.rx_double_buffer_status = 1;			
    ebca:	4f5d      	ldr	r7, [pc, #372]	; (ed40 <main+0x330>)
    ebcc:	2301      	movs	r3, #1
    ebce:	623b      	str	r3, [r7, #32]
			GRID_PORT_H.rx_double_buffer_read_start_index = 0;
    ebd0:	2300      	movs	r3, #0
    ebd2:	62bb      	str	r3, [r7, #40]	; 0x28
			GRID_PORT_H.rx_double_buffer_seek_start_index = usblength-3; //-3
    ebd4:	1ec3      	subs	r3, r0, #3
    ebd6:	627b      	str	r3, [r7, #36]	; 0x24
			grid_port_receive_task(&GRID_PORT_H);
    ebd8:	4638      	mov	r0, r7
    ebda:	4b5a      	ldr	r3, [pc, #360]	; (ed44 <main+0x334>)
    ebdc:	4798      	blx	r3
			for(uint32_t i=0; i<usblength; i++){
    ebde:	2300      	movs	r3, #0
				GRID_PORT_H.rx_double_buffer[i] = 0;
    ebe0:	f241 32b4 	movw	r2, #5044	; 0x13b4
    ebe4:	18f9      	adds	r1, r7, r3
			for(uint32_t i=0; i<usblength; i++){
    ebe6:	3301      	adds	r3, #1
				GRID_PORT_H.rx_double_buffer[i] = 0;
    ebe8:	f04f 0000 	mov.w	r0, #0
			for(uint32_t i=0; i<usblength; i++){
    ebec:	4599      	cmp	r9, r3
				GRID_PORT_H.rx_double_buffer[i] = 0;
    ebee:	5488      	strb	r0, [r1, r2]
			for(uint32_t i=0; i<usblength; i++){
    ebf0:	d1f8      	bne.n	ebe4 <main+0x1d4>
		if (GRID_PORT_U.rx_double_buffer_status == 0){
    ebf2:	4b55      	ldr	r3, [pc, #340]	; (ed48 <main+0x338>)
    ebf4:	6a1b      	ldr	r3, [r3, #32]
    ebf6:	b943      	cbnz	r3, ec0a <main+0x1fa>
			if (grid_nvm_ui_bulk_read_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    ebf8:	4933      	ldr	r1, [pc, #204]	; (ecc8 <main+0x2b8>)
    ebfa:	4837      	ldr	r0, [pc, #220]	; (ecd8 <main+0x2c8>)
    ebfc:	4b53      	ldr	r3, [pc, #332]	; (ed4c <main+0x33c>)
    ebfe:	4798      	blx	r3
    ec00:	b118      	cbz	r0, ec0a <main+0x1fa>
				grid_nvm_ui_bulk_read_next(&grid_nvm_state, &grid_ui_state);
    ec02:	4931      	ldr	r1, [pc, #196]	; (ecc8 <main+0x2b8>)
    ec04:	4834      	ldr	r0, [pc, #208]	; (ecd8 <main+0x2c8>)
    ec06:	4b52      	ldr	r3, [pc, #328]	; (ed50 <main+0x340>)
    ec08:	4798      	blx	r3
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    ec0a:	492f      	ldr	r1, [pc, #188]	; (ecc8 <main+0x2b8>)
    ec0c:	4832      	ldr	r0, [pc, #200]	; (ecd8 <main+0x2c8>)
    ec0e:	4b51      	ldr	r3, [pc, #324]	; (ed54 <main+0x344>)
    ec10:	4798      	blx	r3
    ec12:	b118      	cbz	r0, ec1c <main+0x20c>
			grid_nvm_ui_bulk_clear_next(&grid_nvm_state, &grid_ui_state);
    ec14:	492c      	ldr	r1, [pc, #176]	; (ecc8 <main+0x2b8>)
    ec16:	4830      	ldr	r0, [pc, #192]	; (ecd8 <main+0x2c8>)
    ec18:	4b4f      	ldr	r3, [pc, #316]	; (ed58 <main+0x348>)
    ec1a:	4798      	blx	r3
		if (grid_nvm_ui_bulk_store_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    ec1c:	492a      	ldr	r1, [pc, #168]	; (ecc8 <main+0x2b8>)
    ec1e:	482e      	ldr	r0, [pc, #184]	; (ecd8 <main+0x2c8>)
    ec20:	4b4e      	ldr	r3, [pc, #312]	; (ed5c <main+0x34c>)
    ec22:	4798      	blx	r3
    ec24:	b118      	cbz	r0, ec2e <main+0x21e>
			grid_nvm_ui_bulk_store_next(&grid_nvm_state, &grid_ui_state);
    ec26:	4928      	ldr	r1, [pc, #160]	; (ecc8 <main+0x2b8>)
    ec28:	482b      	ldr	r0, [pc, #172]	; (ecd8 <main+0x2c8>)
    ec2a:	4b4d      	ldr	r3, [pc, #308]	; (ed60 <main+0x350>)
    ec2c:	4798      	blx	r3
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
    ec2e:	4b46      	ldr	r3, [pc, #280]	; (ed48 <main+0x338>)
    ec30:	6a1b      	ldr	r3, [r3, #32]
		if (nvmlength){
    ec32:	b153      	cbz	r3, ec4a <main+0x23a>
			GRID_PORT_U.rx_double_buffer_status = 1;
    ec34:	4944      	ldr	r1, [pc, #272]	; (ed48 <main+0x338>)
    ec36:	2201      	movs	r2, #1
    ec38:	620a      	str	r2, [r1, #32]
			GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    ec3a:	460a      	mov	r2, r1
			GRID_PORT_U.rx_double_buffer_seek_start_index = nvmlength-1; //-3
    ec3c:	3b01      	subs	r3, #1
			GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    ec3e:	2100      	movs	r1, #0
    ec40:	6291      	str	r1, [r2, #40]	; 0x28
			grid_port_receive_task(&GRID_PORT_U);	
    ec42:	4610      	mov	r0, r2
			GRID_PORT_U.rx_double_buffer_seek_start_index = nvmlength-1; //-3
    ec44:	6253      	str	r3, [r2, #36]	; 0x24
			grid_port_receive_task(&GRID_PORT_U);	
    ec46:	4b3f      	ldr	r3, [pc, #252]	; (ed44 <main+0x334>)
    ec48:	4798      	blx	r3
			for(uint32_t i=0; i<usblength; i++){
    ec4a:	2300      	movs	r3, #0
			GRID_PORT_U.rx_double_buffer[i] = 0;
    ec4c:	f241 32b4 	movw	r2, #5044	; 0x13b4
    ec50:	493d      	ldr	r1, [pc, #244]	; (ed48 <main+0x338>)
    ec52:	4419      	add	r1, r3
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
    ec54:	3301      	adds	r3, #1
			GRID_PORT_U.rx_double_buffer[i] = 0;
    ec56:	f04f 0000 	mov.w	r0, #0
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
    ec5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
			GRID_PORT_U.rx_double_buffer[i] = 0;
    ec5e:	5488      	strb	r0, [r1, r2]
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
    ec60:	d1f6      	bne.n	ec50 <main+0x240>
		grid_port_receive_task(&GRID_PORT_N);
    ec62:	4f38      	ldr	r7, [pc, #224]	; (ed44 <main+0x334>)
    ec64:	483f      	ldr	r0, [pc, #252]	; (ed64 <main+0x354>)
    ec66:	47b8      	blx	r7
		grid_port_receive_task(&GRID_PORT_E);
    ec68:	483f      	ldr	r0, [pc, #252]	; (ed68 <main+0x358>)
    ec6a:	47b8      	blx	r7
		grid_port_receive_task(&GRID_PORT_S);
    ec6c:	483f      	ldr	r0, [pc, #252]	; (ed6c <main+0x35c>)
    ec6e:	47b8      	blx	r7
    ec70:	e07e      	b.n	ed70 <main+0x360>
    ec72:	bf00      	nop
    ec74:	00011751 	.word	0x00011751
    ec78:	00012cf9 	.word	0x00012cf9
    ec7c:	2000823c 	.word	0x2000823c
    ec80:	200147c4 	.word	0x200147c4
    ec84:	00015b84 	.word	0x00015b84
    ec88:	00015123 	.word	0x00015123
    ec8c:	00015b96 	.word	0x00015b96
    ec90:	00006381 	.word	0x00006381
    ec94:	000044dd 	.word	0x000044dd
    ec98:	0000bd2d 	.word	0x0000bd2d
    ec9c:	0000ad5d 	.word	0x0000ad5d
    eca0:	0000af55 	.word	0x0000af55
    eca4:	0000b041 	.word	0x0000b041
    eca8:	200081f0 	.word	0x200081f0
    ecac:	00015b9f 	.word	0x00015b9f
    ecb0:	0000d84d 	.word	0x0000d84d
    ecb4:	20014d0c 	.word	0x20014d0c
    ecb8:	2000b1ac 	.word	0x2000b1ac
    ecbc:	000063f1 	.word	0x000063f1
    ecc0:	000070c9 	.word	0x000070c9
    ecc4:	0000a0e5 	.word	0x0000a0e5
    ecc8:	20006f88 	.word	0x20006f88
    eccc:	00015bbc 	.word	0x00015bbc
    ecd0:	0000e98d 	.word	0x0000e98d
    ecd4:	00015bd4 	.word	0x00015bd4
    ecd8:	200079a8 	.word	0x200079a8
    ecdc:	20006f94 	.word	0x20006f94
    ece0:	00009101 	.word	0x00009101
    ece4:	00009b11 	.word	0x00009b11
    ece8:	00008d7b 	.word	0x00008d7b
    ecec:	0000e5d1 	.word	0x0000e5d1
    ecf0:	0000982f 	.word	0x0000982f
    ecf4:	00015be7 	.word	0x00015be7
    ecf8:	0000a1ad 	.word	0x0000a1ad
    ecfc:	00009765 	.word	0x00009765
    ed00:	0000977f 	.word	0x0000977f
    ed04:	2001474c 	.word	0x2001474c
    ed08:	00009727 	.word	0x00009727
    ed0c:	000097c5 	.word	0x000097c5
    ed10:	20000fa4 	.word	0x20000fa4
    ed14:	0000b0e5 	.word	0x0000b0e5
    ed18:	0000afc5 	.word	0x0000afc5
    ed1c:	00004565 	.word	0x00004565
    ed20:	20000ff8 	.word	0x20000ff8
    ed24:	00015c02 	.word	0x00015c02
    ed28:	00012ab5 	.word	0x00012ab5
    ed2c:	00013111 	.word	0x00013111
    ed30:	00009295 	.word	0x00009295
    ed34:	0000b859 	.word	0x0000b859
    ed38:	2000fb64 	.word	0x2000fb64
    ed3c:	000135c1 	.word	0x000135c1
    ed40:	2000e7b0 	.word	0x2000e7b0
    ed44:	00004d89 	.word	0x00004d89
    ed48:	2000403c 	.word	0x2000403c
    ed4c:	0000882f 	.word	0x0000882f
    ed50:	00008835 	.word	0x00008835
    ed54:	00008b07 	.word	0x00008b07
    ed58:	00008b0d 	.word	0x00008b0d
    ed5c:	00008943 	.word	0x00008943
    ed60:	00008949 	.word	0x00008949
    ed64:	200010dc 	.word	0x200010dc
    ed68:	200117fc 	.word	0x200117fc
    ed6c:	2000b860 	.word	0x2000b860
		grid_port_receive_task(&GRID_PORT_W);							
    ed70:	4882      	ldr	r0, [pc, #520]	; (ef7c <main+0x56c>)
    ed72:	47b8      	blx	r7
		grid_task_enter_task(&grid_task_state, GRID_TASK_REPORT);
    ed74:	2103      	movs	r1, #3
    ed76:	4628      	mov	r0, r5
    ed78:	47c0      	blx	r8
		grid_port_process_ui(&GRID_PORT_U); // COOLDOWN DELAY IMPLEMENTED INSIDE
    ed7a:	4b81      	ldr	r3, [pc, #516]	; (ef80 <main+0x570>)
    ed7c:	4881      	ldr	r0, [pc, #516]	; (ef84 <main+0x574>)
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
    ed7e:	4f82      	ldr	r7, [pc, #520]	; (ef88 <main+0x578>)
		grid_port_process_ui(&GRID_PORT_U); // COOLDOWN DELAY IMPLEMENTED INSIDE
    ed80:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_INBOUND);	
    ed82:	2104      	movs	r1, #4
    ed84:	4628      	mov	r0, r5
    ed86:	47c0      	blx	r8
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
    ed88:	2101      	movs	r1, #1
    ed8a:	487e      	ldr	r0, [pc, #504]	; (ef84 <main+0x574>)
    ed8c:	47b8      	blx	r7
		grid_port_process_inbound(&GRID_PORT_N, 0);		
    ed8e:	2100      	movs	r1, #0
    ed90:	487e      	ldr	r0, [pc, #504]	; (ef8c <main+0x57c>)
    ed92:	47b8      	blx	r7
		grid_port_process_inbound(&GRID_PORT_E, 0);		
    ed94:	2100      	movs	r1, #0
    ed96:	487e      	ldr	r0, [pc, #504]	; (ef90 <main+0x580>)
    ed98:	47b8      	blx	r7
		grid_port_process_inbound(&GRID_PORT_S, 0);
    ed9a:	2100      	movs	r1, #0
    ed9c:	487d      	ldr	r0, [pc, #500]	; (ef94 <main+0x584>)
    ed9e:	47b8      	blx	r7
		grid_port_process_inbound(&GRID_PORT_W, 0);
    eda0:	2100      	movs	r1, #0
    eda2:	4876      	ldr	r0, [pc, #472]	; (ef7c <main+0x56c>)
    eda4:	47b8      	blx	r7
		grid_port_process_inbound(&GRID_PORT_H, 0);	// USB	
    eda6:	2100      	movs	r1, #0
    eda8:	487b      	ldr	r0, [pc, #492]	; (ef98 <main+0x588>)
    edaa:	47b8      	blx	r7
		grid_task_enter_task(&grid_task_state, GRID_TASK_OUTBOUND);
    edac:	2105      	movs	r1, #5
    edae:	4628      	mov	r0, r5
    edb0:	47c0      	blx	r8
		grid_port_process_outbound_usart(&GRID_PORT_N);
    edb2:	4f7a      	ldr	r7, [pc, #488]	; (ef9c <main+0x58c>)
    edb4:	4875      	ldr	r0, [pc, #468]	; (ef8c <main+0x57c>)
    edb6:	47b8      	blx	r7
		grid_port_process_outbound_usart(&GRID_PORT_E);
    edb8:	4875      	ldr	r0, [pc, #468]	; (ef90 <main+0x580>)
    edba:	47b8      	blx	r7
		grid_port_process_outbound_usart(&GRID_PORT_S);
    edbc:	4875      	ldr	r0, [pc, #468]	; (ef94 <main+0x584>)
    edbe:	47b8      	blx	r7
		grid_port_process_outbound_usart(&GRID_PORT_W);
    edc0:	486e      	ldr	r0, [pc, #440]	; (ef7c <main+0x56c>)
    edc2:	47b8      	blx	r7
		grid_port_process_outbound_usb(&GRID_PORT_H);
    edc4:	4b76      	ldr	r3, [pc, #472]	; (efa0 <main+0x590>)
    edc6:	4874      	ldr	r0, [pc, #464]	; (ef98 <main+0x588>)
    edc8:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
    edca:	4b76      	ldr	r3, [pc, #472]	; (efa4 <main+0x594>)
    edcc:	486d      	ldr	r0, [pc, #436]	; (ef84 <main+0x574>)
    edce:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
    edd0:	2107      	movs	r1, #7
    edd2:	4628      	mov	r0, r5
    edd4:	47c0      	blx	r8
		if (grid_sys_state.alert_state){
    edd6:	8963      	ldrh	r3, [r4, #10]
    edd8:	b29b      	uxth	r3, r3
    edda:	2b00      	cmp	r3, #0
    eddc:	d13a      	bne.n	ee54 <main+0x444>
			}
			
			
		}
		
		grid_task_enter_task(&grid_task_state, GRID_TASK_LED);
    edde:	2106      	movs	r1, #6
    ede0:	4f71      	ldr	r7, [pc, #452]	; (efa8 <main+0x598>)


		// IDLETASK
		
		
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
    ede2:	f8df 8208 	ldr.w	r8, [pc, #520]	; efec <main+0x5dc>
		grid_task_enter_task(&grid_task_state, GRID_TASK_LED);
    ede6:	4628      	mov	r0, r5
    ede8:	47b8      	blx	r7
		grid_led_tick(&grid_led_state);
    edea:	ee18 0a10 	vmov	r0, s16
    edee:	4b6f      	ldr	r3, [pc, #444]	; (efac <main+0x59c>)
    edf0:	4798      	blx	r3
			grid_led_lowlevel_render_all(&grid_led_state);	
    edf2:	ee18 0a10 	vmov	r0, s16
    edf6:	4b6e      	ldr	r3, [pc, #440]	; (efb0 <main+0x5a0>)
    edf8:	4798      	blx	r3
			grid_led_lowlevel_hardware_start_transfer(&grid_led_state);
    edfa:	4b6e      	ldr	r3, [pc, #440]	; (efb4 <main+0x5a4>)
    edfc:	ee18 0a10 	vmov	r0, s16
    ee00:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_IDLE);
    ee02:	2100      	movs	r1, #0
    ee04:	4628      	mov	r0, r5
    ee06:	47b8      	blx	r7
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
    ee08:	9904      	ldr	r1, [sp, #16]
    ee0a:	4620      	mov	r0, r4
    ee0c:	47c0      	blx	r8
		
		if (elapsed < RTC1MS){
    ee0e:	280f      	cmp	r0, #15
    ee10:	f240 8097 	bls.w	ef42 <main+0x532>
				delay_us(1);			
			}	
					
		}
		else{
			loopwarp+= elapsed - RTC1MS;
    ee14:	f1aa 0310 	sub.w	r3, sl, #16
    ee18:	eb03 0a00 	add.w	sl, r3, r0
			
			loopslow++;
		}
		
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);		
    ee1c:	2101      	movs	r1, #1
    ee1e:	4628      	mov	r0, r5
    ee20:	47b8      	blx	r7
	while (1) {
    ee22:	e637      	b.n	ea94 <main+0x84>
			scheduler_report_flag=0;
    ee24:	f04f 0300 	mov.w	r3, #0
    ee28:	707b      	strb	r3, [r7, #1]
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
    ee2a:	4b63      	ldr	r3, [pc, #396]	; (efb8 <main+0x5a8>)
			scheduler_report_flag=0;
    ee2c:	f04f 0a00 	mov.w	sl, #0
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
    ee30:	fa5f f18a 	uxtb.w	r1, sl
    ee34:	4628      	mov	r0, r5
    ee36:	f10a 0a01 	add.w	sl, sl, #1
    ee3a:	4798      	blx	r3
			for(uint8_t i = 0; i<GRID_TASK_NUMBER; i++){
    ee3c:	f1ba 0f08 	cmp.w	sl, #8
    ee40:	4b5d      	ldr	r3, [pc, #372]	; (efb8 <main+0x5a8>)
    ee42:	d1f5      	bne.n	ee30 <main+0x420>
			grid_task_timer_reset(&grid_task_state);
    ee44:	4b5d      	ldr	r3, [pc, #372]	; (efbc <main+0x5ac>)
    ee46:	4628      	mov	r0, r5
			loopwarp = 0;
    ee48:	f04f 0a00 	mov.w	sl, #0
			grid_task_timer_reset(&grid_task_state);
    ee4c:	4798      	blx	r3
			loopcounter = 0;
    ee4e:	f8cd a00c 	str.w	sl, [sp, #12]
    ee52:	e66a      	b.n	eb2a <main+0x11a>
			grid_sys_state.alert_state--;
    ee54:	8963      	ldrh	r3, [r4, #10]
    ee56:	3b01      	subs	r3, #1
    ee58:	b29b      	uxth	r3, r3
    ee5a:	8163      	strh	r3, [r4, #10]
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
    ee5c:	4620      	mov	r0, r4
    ee5e:	4b58      	ldr	r3, [pc, #352]	; (efc0 <main+0x5b0>)
    ee60:	4798      	blx	r3
    ee62:	b998      	cbnz	r0, ee8c <main+0x47c>
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    ee64:	4b57      	ldr	r3, [pc, #348]	; (efc4 <main+0x5b4>)
				grid_led_set_phase(&grid_led_state, i, GRID_LED_LAYER_ALERT, intensity);
    ee66:	f8df 8188 	ldr.w	r8, [pc, #392]	; eff0 <main+0x5e0>
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    ee6a:	4620      	mov	r0, r4
    ee6c:	4798      	blx	r3
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    ee6e:	2700      	movs	r7, #0
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    ee70:	4681      	mov	r9, r0
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    ee72:	ee18 3a10 	vmov	r3, s16
    ee76:	785b      	ldrb	r3, [r3, #1]
    ee78:	b2f9      	uxtb	r1, r7
    ee7a:	428b      	cmp	r3, r1
    ee7c:	d9af      	bls.n	edde <main+0x3ce>
				grid_led_set_phase(&grid_led_state, i, GRID_LED_LAYER_ALERT, intensity);
    ee7e:	ee18 0a10 	vmov	r0, s16
    ee82:	464b      	mov	r3, r9
    ee84:	2200      	movs	r2, #0
    ee86:	47c0      	blx	r8
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    ee88:	3701      	adds	r7, #1
    ee8a:	e7f2      	b.n	ee72 <main+0x462>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
    ee8c:	4b4e      	ldr	r3, [pc, #312]	; (efc8 <main+0x5b8>)
    ee8e:	4620      	mov	r0, r4
    ee90:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    ee92:	4b4e      	ldr	r3, [pc, #312]	; (efcc <main+0x5bc>)
    ee94:	4620      	mov	r0, r4
    ee96:	4798      	blx	r3
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    ee98:	4b4d      	ldr	r3, [pc, #308]	; (efd0 <main+0x5c0>)
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    ee9a:	4681      	mov	r9, r0
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    ee9c:	4620      	mov	r0, r4
    ee9e:	4798      	blx	r3
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    eea0:	4b4c      	ldr	r3, [pc, #304]	; (efd4 <main+0x5c4>)
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    eea2:	9006      	str	r0, [sp, #24]
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    eea4:	4620      	mov	r0, r4
    eea6:	4798      	blx	r3
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    eea8:	2300      	movs	r3, #0
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    eeaa:	9007      	str	r0, [sp, #28]
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    eeac:	9305      	str	r3, [sp, #20]
    eeae:	4b4a      	ldr	r3, [pc, #296]	; (efd8 <main+0x5c8>)
    eeb0:	f89d 6014 	ldrb.w	r6, [sp, #20]
    eeb4:	ee18 0a10 	vmov	r0, s16
    eeb8:	4798      	blx	r3
    eeba:	9b05      	ldr	r3, [sp, #20]
    eebc:	42b0      	cmp	r0, r6
    eebe:	f103 0301 	add.w	r3, r3, #1
    eec2:	9305      	str	r3, [sp, #20]
    eec4:	d9ce      	bls.n	ee64 <main+0x454>
					grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0   , color_g*0   , color_b*0);
    eec6:	2300      	movs	r3, #0
    eec8:	461a      	mov	r2, r3
    eeca:	e9cd 3300 	strd	r3, r3, [sp]
    eece:	ee18 0a10 	vmov	r0, s16
    eed2:	4631      	mov	r1, r6
    eed4:	f8df 811c 	ldr.w	r8, [pc, #284]	; eff4 <main+0x5e4>
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
    eed8:	4f40      	ldr	r7, [pc, #256]	; (efdc <main+0x5cc>)
					grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0   , color_g*0   , color_b*0);
    eeda:	47c0      	blx	r8
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
    eedc:	4b40      	ldr	r3, [pc, #256]	; (efe0 <main+0x5d0>)
    eede:	f8df 8118 	ldr.w	r8, [pc, #280]	; eff8 <main+0x5e8>
    eee2:	4648      	mov	r0, r9
    eee4:	4798      	blx	r3
    eee6:	4b3f      	ldr	r3, [pc, #252]	; (efe4 <main+0x5d4>)
    eee8:	2200      	movs	r2, #0
    eeea:	47b8      	blx	r7
    eeec:	47c0      	blx	r8
    eeee:	4b3c      	ldr	r3, [pc, #240]	; (efe0 <main+0x5d0>)
    eef0:	b2c2      	uxtb	r2, r0
    eef2:	9807      	ldr	r0, [sp, #28]
    eef4:	ee08 2a90 	vmov	s17, r2
    eef8:	4798      	blx	r3
    eefa:	2200      	movs	r2, #0
    eefc:	4b39      	ldr	r3, [pc, #228]	; (efe4 <main+0x5d4>)
    eefe:	47b8      	blx	r7
    ef00:	47c0      	blx	r8
    ef02:	b2c0      	uxtb	r0, r0
    ef04:	9001      	str	r0, [sp, #4]
    ef06:	4b36      	ldr	r3, [pc, #216]	; (efe0 <main+0x5d0>)
    ef08:	9806      	ldr	r0, [sp, #24]
    ef0a:	4798      	blx	r3
    ef0c:	4b35      	ldr	r3, [pc, #212]	; (efe4 <main+0x5d4>)
    ef0e:	2200      	movs	r2, #0
    ef10:	47b8      	blx	r7
    ef12:	47c0      	blx	r8
    ef14:	b2c0      	uxtb	r0, r0
    ef16:	ee18 3a90 	vmov	r3, s17
    ef1a:	9000      	str	r0, [sp, #0]
    ef1c:	4631      	mov	r1, r6
    ef1e:	ee18 0a10 	vmov	r0, s16
    ef22:	f8df 80d8 	ldr.w	r8, [pc, #216]	; effc <main+0x5ec>
					grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*1   , color_g*1   , color_b*1);
    ef26:	4f30      	ldr	r7, [pc, #192]	; (efe8 <main+0x5d8>)
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
    ef28:	2200      	movs	r2, #0
    ef2a:	47c0      	blx	r8
					grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*1   , color_g*1   , color_b*1);
    ef2c:	9b07      	ldr	r3, [sp, #28]
    ef2e:	9301      	str	r3, [sp, #4]
    ef30:	9b06      	ldr	r3, [sp, #24]
    ef32:	9300      	str	r3, [sp, #0]
    ef34:	ee18 0a10 	vmov	r0, s16
    ef38:	464b      	mov	r3, r9
    ef3a:	2200      	movs	r2, #0
    ef3c:	4631      	mov	r1, r6
    ef3e:	47b8      	blx	r7
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    ef40:	e7b5      	b.n	eeae <main+0x49e>
			if (loopwarp>5){
    ef42:	f1ba 0f05 	cmp.w	sl, #5
    ef46:	d90e      	bls.n	ef66 <main+0x556>
					if ((RTC1MS - elapsed)<loopwarp){				
    ef48:	f1c0 0310 	rsb	r3, r0, #16
    ef4c:	4553      	cmp	r3, sl
						loopwarp-=(RTC1MS - elapsed);
    ef4e:	bf3f      	itttt	cc
    ef50:	f1aa 0310 	subcc.w	r3, sl, #16
    ef54:	eb03 0a00 	addcc.w	sl, r3, r0
						loopstart-=(RTC1MS - elapsed);
    ef58:	9b04      	ldrcc	r3, [sp, #16]
    ef5a:	3b10      	subcc	r3, #16
    ef5c:	bf3a      	itte	cc
    ef5e:	181b      	addcc	r3, r3, r0
    ef60:	9304      	strcc	r3, [sp, #16]
						loopwarp-=loopwarp;
    ef62:	f04f 0a00 	movcs.w	sl, #0
				delay_us(1);			
    ef66:	f8df 9098 	ldr.w	r9, [pc, #152]	; f000 <main+0x5f0>
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    ef6a:	9904      	ldr	r1, [sp, #16]
    ef6c:	4620      	mov	r0, r4
    ef6e:	47c0      	blx	r8
    ef70:	280f      	cmp	r0, #15
    ef72:	f63f af53 	bhi.w	ee1c <main+0x40c>
				delay_us(1);			
    ef76:	2001      	movs	r0, #1
    ef78:	47c8      	blx	r9
    ef7a:	e7f6      	b.n	ef6a <main+0x55a>
    ef7c:	20008260 	.word	0x20008260
    ef80:	0000a821 	.word	0x0000a821
    ef84:	2000403c 	.word	0x2000403c
    ef88:	00005209 	.word	0x00005209
    ef8c:	200010dc 	.word	0x200010dc
    ef90:	200117fc 	.word	0x200117fc
    ef94:	2000b860 	.word	0x2000b860
    ef98:	2000e7b0 	.word	0x2000e7b0
    ef9c:	00006315 	.word	0x00006315
    efa0:	000053cd 	.word	0x000053cd
    efa4:	000056c1 	.word	0x000056c1
    efa8:	00008d7b 	.word	0x00008d7b
    efac:	00006c89 	.word	0x00006c89
    efb0:	00007079 	.word	0x00007079
    efb4:	00007099 	.word	0x00007099
    efb8:	00008da5 	.word	0x00008da5
    efbc:	00008d91 	.word	0x00008d91
    efc0:	000097e1 	.word	0x000097e1
    efc4:	000097eb 	.word	0x000097eb
    efc8:	000097e5 	.word	0x000097e5
    efcc:	00009849 	.word	0x00009849
    efd0:	0000984d 	.word	0x0000984d
    efd4:	00009851 	.word	0x00009851
    efd8:	00006c85 	.word	0x00006c85
    efdc:	000124b5 	.word	0x000124b5
    efe0:	000123e1 	.word	0x000123e1
    efe4:	3fe00000 	.word	0x3fe00000
    efe8:	00006d01 	.word	0x00006d01
    efec:	000097c9 	.word	0x000097c9
    eff0:	00006d91 	.word	0x00006d91
    eff4:	00006cc1 	.word	0x00006cc1
    eff8:	000128d9 	.word	0x000128d9
    effc:	00006ce1 	.word	0x00006ce1
    f000:	0000ce29 	.word	0x0000ce29

0000f004 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    f004:	6800      	ldr	r0, [r0, #0]
    f006:	b900      	cbnz	r0, f00a <is_list_element+0x6>
    f008:	4770      	bx	lr
		if (it == element) {
    f00a:	4288      	cmp	r0, r1
    f00c:	d1fa      	bne.n	f004 <is_list_element>
			return true;
    f00e:	2001      	movs	r0, #1
		}
	}

	return false;
}
    f010:	4770      	bx	lr
	...

0000f014 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    f014:	b538      	push	{r3, r4, r5, lr}
	ASSERT(!is_list_element(list, element));
    f016:	4b07      	ldr	r3, [pc, #28]	; (f034 <list_insert_as_head+0x20>)
{
    f018:	460d      	mov	r5, r1
    f01a:	4604      	mov	r4, r0
	ASSERT(!is_list_element(list, element));
    f01c:	4798      	blx	r3
    f01e:	f080 0001 	eor.w	r0, r0, #1
    f022:	4b05      	ldr	r3, [pc, #20]	; (f038 <list_insert_as_head+0x24>)
    f024:	4905      	ldr	r1, [pc, #20]	; (f03c <list_insert_as_head+0x28>)
    f026:	2239      	movs	r2, #57	; 0x39
    f028:	b2c0      	uxtb	r0, r0
    f02a:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    f02c:	6823      	ldr	r3, [r4, #0]
    f02e:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    f030:	6025      	str	r5, [r4, #0]
}
    f032:	bd38      	pop	{r3, r4, r5, pc}
    f034:	0000f005 	.word	0x0000f005
    f038:	0000d0fd 	.word	0x0000d0fd
    f03c:	00015c1d 	.word	0x00015c1d

0000f040 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    f040:	6803      	ldr	r3, [r0, #0]
    f042:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    f044:	6001      	str	r1, [r0, #0]
}
    f046:	4770      	bx	lr

0000f048 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    f048:	b570      	push	{r4, r5, r6, lr}
	struct list_element *it = list->head;

	ASSERT(!is_list_element(list, element));
    f04a:	4b0c      	ldr	r3, [pc, #48]	; (f07c <list_insert_at_end+0x34>)
	struct list_element *it = list->head;
    f04c:	6805      	ldr	r5, [r0, #0]
{
    f04e:	4606      	mov	r6, r0
    f050:	460c      	mov	r4, r1
	ASSERT(!is_list_element(list, element));
    f052:	4798      	blx	r3
    f054:	f080 0001 	eor.w	r0, r0, #1
    f058:	4b09      	ldr	r3, [pc, #36]	; (f080 <list_insert_at_end+0x38>)
    f05a:	490a      	ldr	r1, [pc, #40]	; (f084 <list_insert_at_end+0x3c>)
    f05c:	224f      	movs	r2, #79	; 0x4f
    f05e:	b2c0      	uxtb	r0, r0
    f060:	4798      	blx	r3

	if (!list->head) {
    f062:	6833      	ldr	r3, [r6, #0]
    f064:	b913      	cbnz	r3, f06c <list_insert_at_end+0x24>
		list->head                             = (struct list_element *)element;
    f066:	6034      	str	r4, [r6, #0]
		((struct list_element *)element)->next = NULL;
    f068:	6023      	str	r3, [r4, #0]
	while (it->next) {
		it = it->next;
	}
	it->next                               = (struct list_element *)element;
	((struct list_element *)element)->next = NULL;
}
    f06a:	bd70      	pop	{r4, r5, r6, pc}
	while (it->next) {
    f06c:	462b      	mov	r3, r5
    f06e:	682d      	ldr	r5, [r5, #0]
    f070:	2d00      	cmp	r5, #0
    f072:	d1fb      	bne.n	f06c <list_insert_at_end+0x24>
	it->next                               = (struct list_element *)element;
    f074:	601c      	str	r4, [r3, #0]
	((struct list_element *)element)->next = NULL;
    f076:	6025      	str	r5, [r4, #0]
    f078:	e7f7      	b.n	f06a <list_insert_at_end+0x22>
    f07a:	bf00      	nop
    f07c:	0000f005 	.word	0x0000f005
    f080:	0000d0fd 	.word	0x0000d0fd
    f084:	00015c1d 	.word	0x00015c1d

0000f088 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    f088:	6803      	ldr	r3, [r0, #0]
    f08a:	b10b      	cbz	r3, f090 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    f08c:	681a      	ldr	r2, [r3, #0]
    f08e:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    f090:	4618      	mov	r0, r3
    f092:	4770      	bx	lr

0000f094 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    f094:	4b03      	ldr	r3, [pc, #12]	; (f0a4 <_osc32kctrl_init_sources+0x10>)
    f096:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    f098:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    f09c:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    f09e:	2201      	movs	r2, #1
    f0a0:	741a      	strb	r2, [r3, #16]
#endif
#endif

	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
    f0a2:	4770      	bx	lr
    f0a4:	40001400 	.word	0x40001400

0000f0a8 <hri_rtcmode0_wait_for_sync>:
typedef uint8_t  hri_rtcalarm_mask_reg_t;
typedef uint8_t  hri_rtcmode2_mask_reg_t;

static inline void hri_rtcmode0_wait_for_sync(const void *const hw, hri_rtcmode0_syncbusy_reg_t reg)
{
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    f0a8:	6903      	ldr	r3, [r0, #16]
    f0aa:	420b      	tst	r3, r1
    f0ac:	d1fc      	bne.n	f0a8 <hri_rtcmode0_wait_for_sync>
	};
}
    f0ae:	4770      	bx	lr

0000f0b0 <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    f0b0:	68c0      	ldr	r0, [r0, #12]

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    f0b2:	4b02      	ldr	r3, [pc, #8]	; (f0bc <_rtc_timer_set_period+0xc>)
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    f0b4:	6201      	str	r1, [r0, #32]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    f0b6:	2160      	movs	r1, #96	; 0x60
    f0b8:	4718      	bx	r3
    f0ba:	bf00      	nop
    f0bc:	0000f0a9 	.word	0x0000f0a9

0000f0c0 <_rtc_timer_get_period>:

/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
    f0c0:	b508      	push	{r3, lr}
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    f0c2:	68c0      	ldr	r0, [r0, #12]
	RTC_CRITICAL_SECTION_LEAVE();
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    f0c4:	4b02      	ldr	r3, [pc, #8]	; (f0d0 <_rtc_timer_get_period+0x10>)
    f0c6:	2160      	movs	r1, #96	; 0x60
    f0c8:	4798      	blx	r3
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    f0ca:	6a00      	ldr	r0, [r0, #32]
}
    f0cc:	bd08      	pop	{r3, pc}
    f0ce:	bf00      	nop
    f0d0:	0000f0a9 	.word	0x0000f0a9

0000f0d4 <_rtc_timer_is_started>:

/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
    f0d4:	b508      	push	{r3, lr}
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    f0d6:	68c0      	ldr	r0, [r0, #12]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    f0d8:	4b03      	ldr	r3, [pc, #12]	; (f0e8 <_rtc_timer_is_started+0x14>)
    f0da:	f248 0103 	movw	r1, #32771	; 0x8003
    f0de:	4798      	blx	r3
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    f0e0:	8800      	ldrh	r0, [r0, #0]
}
    f0e2:	f3c0 0040 	ubfx	r0, r0, #1, #1
    f0e6:	bd08      	pop	{r3, pc}
    f0e8:	0000f0a9 	.word	0x0000f0a9

0000f0ec <_rtc_timer_set_irq>:
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
	(void)dev;
}
    f0ec:	4770      	bx	lr
	...

0000f0f0 <_rtc_timer_stop>:
{
    f0f0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    f0f2:	4604      	mov	r4, r0
    f0f4:	b118      	cbz	r0, f0fe <_rtc_timer_stop+0xe>
    f0f6:	68c0      	ldr	r0, [r0, #12]
    f0f8:	3800      	subs	r0, #0
    f0fa:	bf18      	it	ne
    f0fc:	2001      	movne	r0, #1
    f0fe:	4908      	ldr	r1, [pc, #32]	; (f120 <_rtc_timer_stop+0x30>)
    f100:	4b08      	ldr	r3, [pc, #32]	; (f124 <_rtc_timer_stop+0x34>)
    f102:	226b      	movs	r2, #107	; 0x6b
    f104:	4798      	blx	r3
	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    f106:	68e0      	ldr	r0, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    f108:	8803      	ldrh	r3, [r0, #0]
    f10a:	f023 0302 	bic.w	r3, r3, #2
    f10e:	041b      	lsls	r3, r3, #16
    f110:	0c1b      	lsrs	r3, r3, #16
    f112:	8003      	strh	r3, [r0, #0]
}
    f114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    f118:	4b03      	ldr	r3, [pc, #12]	; (f128 <_rtc_timer_stop+0x38>)
    f11a:	f248 0103 	movw	r1, #32771	; 0x8003
    f11e:	4718      	bx	r3
    f120:	00015c3b 	.word	0x00015c3b
    f124:	0000d0fd 	.word	0x0000d0fd
    f128:	0000f0a9 	.word	0x0000f0a9

0000f12c <_rtc_timer_start>:
{
    f12c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    f12e:	4604      	mov	r4, r0
    f130:	b118      	cbz	r0, f13a <_rtc_timer_start+0xe>
    f132:	68c0      	ldr	r0, [r0, #12]
    f134:	3800      	subs	r0, #0
    f136:	bf18      	it	ne
    f138:	2001      	movne	r0, #1
    f13a:	490e      	ldr	r1, [pc, #56]	; (f174 <_rtc_timer_start+0x48>)
    f13c:	4b0e      	ldr	r3, [pc, #56]	; (f178 <_rtc_timer_start+0x4c>)
    f13e:	225e      	movs	r2, #94	; 0x5e
    f140:	4798      	blx	r3
    f142:	4b0e      	ldr	r3, [pc, #56]	; (f17c <_rtc_timer_start+0x50>)
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    f144:	68e0      	ldr	r0, [r4, #12]
    f146:	f44f 6200 	mov.w	r2, #2048	; 0x800
    f14a:	601a      	str	r2, [r3, #0]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    f14c:	2300      	movs	r3, #0
    f14e:	6183      	str	r3, [r0, #24]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COUNT);
    f150:	4a0b      	ldr	r2, [pc, #44]	; (f180 <_rtc_timer_start+0x54>)
    f152:	2108      	movs	r1, #8
    f154:	4790      	blx	r2
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    f156:	68e0      	ldr	r0, [r4, #12]
    f158:	2108      	movs	r1, #8
    f15a:	4790      	blx	r2
	hri_rtcmode0_set_CTRLA_ENABLE_bit(dev->hw);
    f15c:	68e0      	ldr	r0, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    f15e:	8803      	ldrh	r3, [r0, #0]
    f160:	b29b      	uxth	r3, r3
    f162:	f043 0302 	orr.w	r3, r3, #2
}
    f166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f16a:	8003      	strh	r3, [r0, #0]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    f16c:	f248 0103 	movw	r1, #32771	; 0x8003
    f170:	4710      	bx	r2
    f172:	bf00      	nop
    f174:	00015c3b 	.word	0x00015c3b
    f178:	0000d0fd 	.word	0x0000d0fd
    f17c:	e000e100 	.word	0xe000e100
    f180:	0000f0a9 	.word	0x0000f0a9

0000f184 <_rtc_timer_deinit>:
{
    f184:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    f186:	4604      	mov	r4, r0
    f188:	b118      	cbz	r0, f192 <_rtc_timer_deinit+0xe>
    f18a:	68c0      	ldr	r0, [r0, #12]
    f18c:	3800      	subs	r0, #0
    f18e:	bf18      	it	ne
    f190:	2001      	movne	r0, #1
    f192:	490b      	ldr	r1, [pc, #44]	; (f1c0 <_rtc_timer_deinit+0x3c>)
    f194:	4b0b      	ldr	r3, [pc, #44]	; (f1c4 <_rtc_timer_deinit+0x40>)
    f196:	2252      	movs	r2, #82	; 0x52
    f198:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    f19a:	4b0b      	ldr	r3, [pc, #44]	; (f1c8 <_rtc_timer_deinit+0x44>)
    f19c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    f1a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    f1a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    f1a8:	f3bf 8f6f 	isb	sy
	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    f1ac:	68e0      	ldr	r0, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    f1ae:	2301      	movs	r3, #1
    f1b0:	8003      	strh	r3, [r0, #0]
}
    f1b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    f1b6:	4b05      	ldr	r3, [pc, #20]	; (f1cc <_rtc_timer_deinit+0x48>)
    f1b8:	f248 0103 	movw	r1, #32771	; 0x8003
    f1bc:	4718      	bx	r3
    f1be:	bf00      	nop
    f1c0:	00015c3b 	.word	0x00015c3b
    f1c4:	0000d0fd 	.word	0x0000d0fd
    f1c8:	e000e100 	.word	0xe000e100
    f1cc:	0000f0a9 	.word	0x0000f0a9

0000f1d0 <_rtc_timer_init>:
{
    f1d0:	b570      	push	{r4, r5, r6, lr}
	ASSERT(dev);
    f1d2:	4604      	mov	r4, r0
{
    f1d4:	460d      	mov	r5, r1
	ASSERT(dev);
    f1d6:	3800      	subs	r0, #0
    f1d8:	bf18      	it	ne
    f1da:	2001      	movne	r0, #1
    f1dc:	4b10      	ldr	r3, [pc, #64]	; (f220 <_rtc_timer_init+0x50>)
    f1de:	4911      	ldr	r1, [pc, #68]	; (f224 <_rtc_timer_init+0x54>)
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    f1e0:	2601      	movs	r6, #1
    f1e2:	2230      	movs	r2, #48	; 0x30
    f1e4:	4798      	blx	r3
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    f1e6:	4a10      	ldr	r2, [pc, #64]	; (f228 <_rtc_timer_init+0x58>)
	dev->hw = hw;
    f1e8:	60e5      	str	r5, [r4, #12]
    f1ea:	4628      	mov	r0, r5
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    f1ec:	802e      	strh	r6, [r5, #0]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    f1ee:	f248 0103 	movw	r1, #32771	; 0x8003
    f1f2:	4790      	blx	r2
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    f1f4:	68e0      	ldr	r0, [r4, #12]
    f1f6:	4631      	mov	r1, r6
    f1f8:	4790      	blx	r2
	    dev->hw, RTC_MODE0_CTRLA_PRESCALER(CONF_RTC_PRESCALER) | RTC_MODE0_CTRLA_COUNTSYNC | RTC_MODE0_CTRLA_MATCHCLR);
    f1fa:	68e0      	ldr	r0, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    f1fc:	f248 0380 	movw	r3, #32896	; 0x8080
    f200:	8003      	strh	r3, [r0, #0]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
    f202:	f248 0103 	movw	r1, #32771	; 0x8003
    f206:	4790      	blx	r2
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    f208:	68e0      	ldr	r0, [r4, #12]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    f20a:	2160      	movs	r1, #96	; 0x60
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    f20c:	6206      	str	r6, [r0, #32]
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
    f20e:	4790      	blx	r2
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    f210:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    f212:	f44f 7280 	mov.w	r2, #256	; 0x100
    f216:	815a      	strh	r2, [r3, #10]
	_rtc_dev = dev;
    f218:	4b04      	ldr	r3, [pc, #16]	; (f22c <_rtc_timer_init+0x5c>)
}
    f21a:	2000      	movs	r0, #0
	_rtc_dev = dev;
    f21c:	601c      	str	r4, [r3, #0]
}
    f21e:	bd70      	pop	{r4, r5, r6, pc}
    f220:	0000d0fd 	.word	0x0000d0fd
    f224:	00015c3b 	.word	0x00015c3b
    f228:	0000f0a9 	.word	0x0000f0a9
    f22c:	2000100c 	.word	0x2000100c

0000f230 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    f230:	4800      	ldr	r0, [pc, #0]	; (f234 <_rtc_get_timer+0x4>)
    f232:	4770      	bx	lr
    f234:	20000508 	.word	0x20000508

0000f238 <RTC_Handler>:
/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
	_rtc_timer_interrupt_handler(_rtc_dev);
    f238:	4b07      	ldr	r3, [pc, #28]	; (f258 <RTC_Handler+0x20>)
{
    f23a:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    f23c:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    f23e:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    f240:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    f242:	05db      	lsls	r3, r3, #23
    f244:	d507      	bpl.n	f256 <RTC_Handler+0x1e>
		if (dev->timer_cb.period_expired) {
    f246:	6823      	ldr	r3, [r4, #0]
    f248:	b10b      	cbz	r3, f24e <RTC_Handler+0x16>
			dev->timer_cb.period_expired(dev);
    f24a:	4620      	mov	r0, r4
    f24c:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    f24e:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    f250:	f44f 7280 	mov.w	r2, #256	; 0x100
    f254:	819a      	strh	r2, [r3, #12]
}
    f256:	bd10      	pop	{r4, pc}
    f258:	2000100c 	.word	0x2000100c

0000f25c <_gpio_set_pin_function>:

/**
 * \brief Set gpio pin function
 */
static inline void _gpio_set_pin_function(const uint32_t gpio, const uint32_t function)
{
    f25c:	b530      	push	{r4, r5, lr}
	uint8_t port = GPIO_PORT(gpio);
	uint8_t pin  = GPIO_PIN(gpio);

	if (function == GPIO_PIN_FUNCTION_OFF) {
    f25e:	1c4b      	adds	r3, r1, #1
	uint8_t pin  = GPIO_PIN(gpio);
    f260:	b2c5      	uxtb	r5, r0
    f262:	4b18      	ldr	r3, [pc, #96]	; (f2c4 <_gpio_set_pin_function+0x68>)
    f264:	f000 041f 	and.w	r4, r0, #31
	uint8_t port = GPIO_PORT(gpio);
    f268:	ea4f 1050 	mov.w	r0, r0, lsr #5
    f26c:	ea4f 10c0 	mov.w	r0, r0, lsl #7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f270:	4403      	add	r3, r0
	if (function == GPIO_PIN_FUNCTION_OFF) {
    f272:	d107      	bne.n	f284 <_gpio_set_pin_function+0x28>
    f274:	4423      	add	r3, r4
    f276:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
	tmp &= ~PORT_PINCFG_PMUXEN;
    f27a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f27e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
		} else {
			// Even numbered pin
			hri_port_write_PMUX_PMUXE_bf(PORT, port, pin >> 1, function & 0xffff);
		}
	}
}
    f282:	bd30      	pop	{r4, r5, pc}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    f284:	1918      	adds	r0, r3, r4
    f286:	eb03 0354 	add.w	r3, r3, r4, lsr #1
    f28a:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
	tmp &= ~PORT_PINCFG_PMUXEN;
    f28e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
    f292:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    f296:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
    f29a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
		if (pin & 1) {
    f29e:	f015 0f01 	tst.w	r5, #1
    f2a2:	b2c9      	uxtb	r1, r1
	tmp &= ~PORT_PMUX_PMUXO_Msk;
    f2a4:	bf19      	ittee	ne
    f2a6:	f002 020f 	andne.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
    f2aa:	ea42 1101 	orrne.w	r1, r2, r1, lsl #4
	tmp |= PORT_PMUX_PMUXE(data);
    f2ae:	f001 010f 	andeq.w	r1, r1, #15
	tmp &= ~PORT_PMUX_PMUXE_Msk;
    f2b2:	f002 02f0 	andeq.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXO(data);
    f2b6:	bf14      	ite	ne
    f2b8:	b2c9      	uxtbne	r1, r1
	tmp |= PORT_PMUX_PMUXE(data);
    f2ba:	4311      	orreq	r1, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
    f2bc:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
}
    f2c0:	e7df      	b.n	f282 <_gpio_set_pin_function+0x26>
    f2c2:	bf00      	nop
    f2c4:	41008000 	.word	0x41008000

0000f2c8 <gpio_set_pin_direction>:
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
    f2c8:	f000 031f 	and.w	r3, r0, #31
{
    f2cc:	b530      	push	{r4, r5, lr}
	_gpio_set_direction((enum gpio_port)GPIO_PORT(pin), 1U << GPIO_PIN(pin), direction);
    f2ce:	2501      	movs	r5, #1
    f2d0:	409d      	lsls	r5, r3
	switch (direction) {
    f2d2:	0940      	lsrs	r0, r0, #5
    f2d4:	4b0f      	ldr	r3, [pc, #60]	; (f314 <gpio_set_pin_direction+0x4c>)
    f2d6:	01c0      	lsls	r0, r0, #7
    f2d8:	2901      	cmp	r1, #1
    f2da:	b2ac      	uxth	r4, r5
    f2dc:	ea4f 4215 	mov.w	r2, r5, lsr #16
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    f2e0:	4403      	add	r3, r0
    f2e2:	d008      	beq.n	f2f6 <gpio_set_pin_direction+0x2e>
    f2e4:	2902      	cmp	r1, #2
    f2e6:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
    f2ea:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
    f2ee:	d00e      	beq.n	f30e <gpio_set_pin_direction+0x46>
    f2f0:	605d      	str	r5, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    f2f2:	629c      	str	r4, [r3, #40]	; 0x28
    f2f4:	e009      	b.n	f30a <gpio_set_pin_direction+0x42>
		hri_port_write_WRCONFIG_reg(PORT, port, PORT_WRCONFIG_WRPINCFG | PORT_WRCONFIG_INEN | (mask & 0xffff));
    f2f6:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
    f2fa:	f444 3400 	orr.w	r4, r4, #131072	; 0x20000
		hri_port_write_WRCONFIG_reg(PORT,
    f2fe:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    f302:	605d      	str	r5, [r3, #4]
    f304:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    f308:	629c      	str	r4, [r3, #40]	; 0x28
    f30a:	629a      	str	r2, [r3, #40]	; 0x28
}
    f30c:	bd30      	pop	{r4, r5, pc}
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    f30e:	609d      	str	r5, [r3, #8]
    f310:	e7ef      	b.n	f2f2 <gpio_set_pin_direction+0x2a>
    f312:	bf00      	nop
    f314:	41008000 	.word	0x41008000

0000f318 <gpio_set_pin_pull_mode>:
	switch (pull_mode) {
    f318:	0942      	lsrs	r2, r0, #5
    f31a:	2901      	cmp	r1, #1
    f31c:	4b0d      	ldr	r3, [pc, #52]	; (f354 <gpio_set_pin_pull_mode+0x3c>)
    f31e:	f000 001f 	and.w	r0, r0, #31
    f322:	ea4f 12c2 	mov.w	r2, r2, lsl #7
    f326:	d008      	beq.n	f33a <gpio_set_pin_pull_mode+0x22>
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
    f328:	4413      	add	r3, r2
    f32a:	4418      	add	r0, r3
    f32c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
    f330:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    f334:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
    f338:	4770      	bx	lr
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    f33a:	4413      	add	r3, r2
		hri_port_clear_DIR_reg(PORT, port, 1U << pin);
    f33c:	4081      	lsls	r1, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    f33e:	4418      	add	r0, r3
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    f340:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    f342:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
    f346:	f042 0204 	orr.w	r2, r2, #4
    f34a:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    f34e:	6199      	str	r1, [r3, #24]
}
    f350:	4770      	bx	lr
    f352:	bf00      	nop
    f354:	41008000 	.word	0x41008000

0000f358 <ADC_0_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
    f358:	4a14      	ldr	r2, [pc, #80]	; (f3ac <ADC_0_init+0x54>)
 */
void ADC_0_init(void)
{
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
    f35a:	4915      	ldr	r1, [pc, #84]	; (f3b0 <ADC_0_init+0x58>)
    f35c:	6a13      	ldr	r3, [r2, #32]
{
    f35e:	b5f0      	push	{r4, r5, r6, r7, lr}
    f360:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    f364:	6213      	str	r3, [r2, #32]
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    f366:	4b13      	ldr	r3, [pc, #76]	; (f3b4 <ADC_0_init+0x5c>)
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
    f368:	4e13      	ldr	r6, [pc, #76]	; (f3b8 <ADC_0_init+0x60>)
    f36a:	4d14      	ldr	r5, [pc, #80]	; (f3bc <ADC_0_init+0x64>)
    f36c:	4f14      	ldr	r7, [pc, #80]	; (f3c0 <ADC_0_init+0x68>)
{
    f36e:	b085      	sub	sp, #20
    f370:	2241      	movs	r2, #65	; 0x41
    f372:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
    f376:	4b13      	ldr	r3, [pc, #76]	; (f3c4 <ADC_0_init+0x6c>)
    f378:	9301      	str	r3, [sp, #4]
    f37a:	2400      	movs	r4, #0
    f37c:	2301      	movs	r3, #1
    f37e:	9300      	str	r3, [sp, #0]
    f380:	4632      	mov	r2, r6
    f382:	4623      	mov	r3, r4
    f384:	9402      	str	r4, [sp, #8]
    f386:	4628      	mov	r0, r5
    f388:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
    f38a:	1c72      	adds	r2, r6, #1
    f38c:	4621      	mov	r1, r4
    f38e:	2310      	movs	r3, #16
    f390:	4628      	mov	r0, r5
    f392:	4d0d      	ldr	r5, [pc, #52]	; (f3c8 <ADC_0_init+0x70>)
    f394:	47a8      	blx	r5

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);
    f396:	4621      	mov	r1, r4
    f398:	4b0c      	ldr	r3, [pc, #48]	; (f3cc <ADC_0_init+0x74>)
    f39a:	2007      	movs	r0, #7
    f39c:	4798      	blx	r3
	_gpio_set_pin_function(pin, function);
    f39e:	490c      	ldr	r1, [pc, #48]	; (f3d0 <ADC_0_init+0x78>)
    f3a0:	4b0c      	ldr	r3, [pc, #48]	; (f3d4 <ADC_0_init+0x7c>)
    f3a2:	2007      	movs	r0, #7

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
    f3a4:	b005      	add	sp, #20
    f3a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    f3aa:	4718      	bx	r3
    f3ac:	40000800 	.word	0x40000800
    f3b0:	43001c00 	.word	0x43001c00
    f3b4:	40001c00 	.word	0x40001c00
    f3b8:	20001010 	.word	0x20001010
    f3bc:	20014d14 	.word	0x20014d14
    f3c0:	0000d3f5 	.word	0x0000d3f5
    f3c4:	20014e10 	.word	0x20014e10
    f3c8:	0000d499 	.word	0x0000d499
    f3cc:	0000f2c9 	.word	0x0000f2c9
    f3d0:	00070001 	.word	0x00070001
    f3d4:	0000f25d 	.word	0x0000f25d

0000f3d8 <ADC_1_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
    f3d8:	4a15      	ldr	r2, [pc, #84]	; (f430 <ADC_1_init+0x58>)
 */
void ADC_1_init(void)
{
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
    f3da:	4916      	ldr	r1, [pc, #88]	; (f434 <ADC_1_init+0x5c>)
    f3dc:	6a13      	ldr	r3, [r2, #32]
{
    f3de:	b5f0      	push	{r4, r5, r6, r7, lr}
    f3e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    f3e4:	6213      	str	r3, [r2, #32]
    f3e6:	4b14      	ldr	r3, [pc, #80]	; (f438 <ADC_1_init+0x60>)
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
    f3e8:	4e14      	ldr	r6, [pc, #80]	; (f43c <ADC_1_init+0x64>)
    f3ea:	4d15      	ldr	r5, [pc, #84]	; (f440 <ADC_1_init+0x68>)
    f3ec:	4f15      	ldr	r7, [pc, #84]	; (f444 <ADC_1_init+0x6c>)
{
    f3ee:	b085      	sub	sp, #20
    f3f0:	2241      	movs	r2, #65	; 0x41
    f3f2:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
    f3f6:	4b14      	ldr	r3, [pc, #80]	; (f448 <ADC_1_init+0x70>)
    f3f8:	9301      	str	r3, [sp, #4]
    f3fa:	2400      	movs	r4, #0
    f3fc:	2301      	movs	r3, #1
    f3fe:	9300      	str	r3, [sp, #0]
    f400:	f106 0211 	add.w	r2, r6, #17
    f404:	4623      	mov	r3, r4
    f406:	9402      	str	r4, [sp, #8]
    f408:	4628      	mov	r0, r5
    f40a:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
    f40c:	f106 0212 	add.w	r2, r6, #18
    f410:	4621      	mov	r1, r4
    f412:	2310      	movs	r3, #16
    f414:	4628      	mov	r0, r5
    f416:	4d0d      	ldr	r5, [pc, #52]	; (f44c <ADC_1_init+0x74>)
    f418:	47a8      	blx	r5

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);
    f41a:	4621      	mov	r1, r4
    f41c:	4b0c      	ldr	r3, [pc, #48]	; (f450 <ADC_1_init+0x78>)
    f41e:	2042      	movs	r0, #66	; 0x42
    f420:	4798      	blx	r3
    f422:	490c      	ldr	r1, [pc, #48]	; (f454 <ADC_1_init+0x7c>)
    f424:	4b0c      	ldr	r3, [pc, #48]	; (f458 <ADC_1_init+0x80>)
    f426:	2042      	movs	r0, #66	; 0x42

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
    f428:	b005      	add	sp, #20
    f42a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    f42e:	4718      	bx	r3
    f430:	40000800 	.word	0x40000800
    f434:	43002000 	.word	0x43002000
    f438:	40001c00 	.word	0x40001c00
    f43c:	20001010 	.word	0x20001010
    f440:	20014ee8 	.word	0x20014ee8
    f444:	0000d3f5 	.word	0x0000d3f5
    f448:	20014ca8 	.word	0x20014ca8
    f44c:	0000d499 	.word	0x0000d499
    f450:	0000f2c9 	.word	0x0000f2c9
    f454:	00420001 	.word	0x00420001
    f458:	0000f25d 	.word	0x0000f25d

0000f45c <CRC_0_init>:
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
    f45c:	4a04      	ldr	r2, [pc, #16]	; (f470 <CRC_0_init+0x14>)
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
    f45e:	4905      	ldr	r1, [pc, #20]	; (f474 <CRC_0_init+0x18>)
    f460:	6993      	ldr	r3, [r2, #24]
    f462:	4805      	ldr	r0, [pc, #20]	; (f478 <CRC_0_init+0x1c>)
    f464:	f043 0302 	orr.w	r3, r3, #2
    f468:	6193      	str	r3, [r2, #24]
    f46a:	4b04      	ldr	r3, [pc, #16]	; (f47c <CRC_0_init+0x20>)
    f46c:	4718      	bx	r3
    f46e:	bf00      	nop
    f470:	40000800 	.word	0x40000800
    f474:	41002000 	.word	0x41002000
    f478:	20014ca4 	.word	0x20014ca4
    f47c:	0000e34d 	.word	0x0000e34d

0000f480 <EVENT_SYSTEM_0_init>:
    f480:	4b08      	ldr	r3, [pc, #32]	; (f4a4 <EVENT_SYSTEM_0_init+0x24>)
    f482:	2240      	movs	r2, #64	; 0x40
    f484:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    f488:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    f48c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    f490:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
    f494:	4a04      	ldr	r2, [pc, #16]	; (f4a8 <EVENT_SYSTEM_0_init+0x28>)
    f496:	6993      	ldr	r3, [r2, #24]
    f498:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    f49c:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
    f49e:	4b03      	ldr	r3, [pc, #12]	; (f4ac <EVENT_SYSTEM_0_init+0x2c>)
    f4a0:	4718      	bx	r3
    f4a2:	bf00      	nop
    f4a4:	40001c00 	.word	0x40001c00
    f4a8:	40000800 	.word	0x40000800
    f4ac:	00011375 	.word	0x00011375

0000f4b0 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
    f4b0:	4a02      	ldr	r2, [pc, #8]	; (f4bc <FLASH_0_CLOCK_init+0xc>)
    f4b2:	6913      	ldr	r3, [r2, #16]
    f4b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    f4b8:	6113      	str	r3, [r2, #16]

void FLASH_0_CLOCK_init(void)
{

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}
    f4ba:	4770      	bx	lr
    f4bc:	40000800 	.word	0x40000800

0000f4c0 <FLASH_0_init>:

void FLASH_0_init(void)
{
    f4c0:	b510      	push	{r4, lr}
	FLASH_0_CLOCK_init();
    f4c2:	4b04      	ldr	r3, [pc, #16]	; (f4d4 <FLASH_0_init+0x14>)
    f4c4:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
}
    f4c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	flash_init(&FLASH_0, NVMCTRL);
    f4ca:	4903      	ldr	r1, [pc, #12]	; (f4d8 <FLASH_0_init+0x18>)
    f4cc:	4803      	ldr	r0, [pc, #12]	; (f4dc <FLASH_0_init+0x1c>)
    f4ce:	4b04      	ldr	r3, [pc, #16]	; (f4e0 <FLASH_0_init+0x20>)
    f4d0:	4718      	bx	r3
    f4d2:	bf00      	nop
    f4d4:	0000f4b1 	.word	0x0000f4b1
    f4d8:	41004000 	.word	0x41004000
    f4dc:	20014c88 	.word	0x20014c88
    f4e0:	0000ddf5 	.word	0x0000ddf5

0000f4e4 <QSPI_INSTANCE_PORT_init>:

void QSPI_INSTANCE_PORT_init(void)
{
    f4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	// Set pin direction to input
	gpio_set_pin_direction(PB11, GPIO_DIRECTION_IN);
    f4e8:	2101      	movs	r1, #1
    f4ea:	4e24      	ldr	r6, [pc, #144]	; (f57c <QSPI_INSTANCE_PORT_init+0x98>)

	gpio_set_pin_pull_mode(PB11,
    f4ec:	4d24      	ldr	r5, [pc, #144]	; (f580 <QSPI_INSTANCE_PORT_init+0x9c>)
    f4ee:	4c25      	ldr	r4, [pc, #148]	; (f584 <QSPI_INSTANCE_PORT_init+0xa0>)
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    f4f0:	4f25      	ldr	r7, [pc, #148]	; (f588 <QSPI_INSTANCE_PORT_init+0xa4>)
	gpio_set_pin_direction(PB11, GPIO_DIRECTION_IN);
    f4f2:	202b      	movs	r0, #43	; 0x2b
    f4f4:	47b0      	blx	r6
	gpio_set_pin_pull_mode(PB11,
    f4f6:	2100      	movs	r1, #0
    f4f8:	202b      	movs	r0, #43	; 0x2b
    f4fa:	47a8      	blx	r5
    f4fc:	4923      	ldr	r1, [pc, #140]	; (f58c <QSPI_INSTANCE_PORT_init+0xa8>)
    f4fe:	202b      	movs	r0, #43	; 0x2b
    f500:	47a0      	blx	r4
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB11, PINMUX_PB11H_QSPI_CS);

	gpio_set_pin_direction(PA08,
    f502:	2102      	movs	r1, #2
    f504:	2008      	movs	r0, #8
    f506:	47b0      	blx	r6
    f508:	f44f 7380 	mov.w	r3, #256	; 0x100
    f50c:	617b      	str	r3, [r7, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA08,
    f50e:	2100      	movs	r1, #0
    f510:	2008      	movs	r0, #8
    f512:	47a8      	blx	r5
    f514:	491e      	ldr	r1, [pc, #120]	; (f590 <QSPI_INSTANCE_PORT_init+0xac>)
    f516:	2008      	movs	r0, #8
    f518:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA08H_QSPI_DATA0);

	gpio_set_pin_direction(PA09,
    f51a:	2102      	movs	r1, #2
    f51c:	2009      	movs	r0, #9
    f51e:	47b0      	blx	r6
    f520:	f44f 7300 	mov.w	r3, #512	; 0x200
    f524:	617b      	str	r3, [r7, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA09,
    f526:	2100      	movs	r1, #0
    f528:	2009      	movs	r0, #9
    f52a:	47a8      	blx	r5
    f52c:	4919      	ldr	r1, [pc, #100]	; (f594 <QSPI_INSTANCE_PORT_init+0xb0>)
    f52e:	2009      	movs	r0, #9
    f530:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA09H_QSPI_DATA1);

	gpio_set_pin_direction(PA10,
    f532:	2102      	movs	r1, #2
    f534:	200a      	movs	r0, #10
    f536:	47b0      	blx	r6
    f538:	f44f 6380 	mov.w	r3, #1024	; 0x400
    f53c:	617b      	str	r3, [r7, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA10,
    f53e:	2100      	movs	r1, #0
    f540:	200a      	movs	r0, #10
    f542:	47a8      	blx	r5
    f544:	4914      	ldr	r1, [pc, #80]	; (f598 <QSPI_INSTANCE_PORT_init+0xb4>)
    f546:	200a      	movs	r0, #10
    f548:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA10H_QSPI_DATA2);

	gpio_set_pin_direction(PA11,
    f54a:	2102      	movs	r1, #2
    f54c:	200b      	movs	r0, #11
    f54e:	47b0      	blx	r6
    f550:	f44f 6300 	mov.w	r3, #2048	; 0x800
    f554:	617b      	str	r3, [r7, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA11,
    f556:	2100      	movs	r1, #0
    f558:	200b      	movs	r0, #11
    f55a:	47a8      	blx	r5
    f55c:	490f      	ldr	r1, [pc, #60]	; (f59c <QSPI_INSTANCE_PORT_init+0xb8>)
    f55e:	200b      	movs	r0, #11
    f560:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA11H_QSPI_DATA3);

	// Set pin direction to input
	gpio_set_pin_direction(PB10, GPIO_DIRECTION_IN);
    f562:	2101      	movs	r1, #1
    f564:	202a      	movs	r0, #42	; 0x2a
    f566:	47b0      	blx	r6

	gpio_set_pin_pull_mode(PB10,
    f568:	2100      	movs	r1, #0
    f56a:	202a      	movs	r0, #42	; 0x2a
    f56c:	47a8      	blx	r5
    f56e:	4623      	mov	r3, r4
    f570:	490b      	ldr	r1, [pc, #44]	; (f5a0 <QSPI_INSTANCE_PORT_init+0xbc>)
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
    f572:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    f576:	202a      	movs	r0, #42	; 0x2a
    f578:	4718      	bx	r3
    f57a:	bf00      	nop
    f57c:	0000f2c9 	.word	0x0000f2c9
    f580:	0000f319 	.word	0x0000f319
    f584:	0000f25d 	.word	0x0000f25d
    f588:	41008000 	.word	0x41008000
    f58c:	002b0007 	.word	0x002b0007
    f590:	00080007 	.word	0x00080007
    f594:	00090007 	.word	0x00090007
    f598:	000a0007 	.word	0x000a0007
    f59c:	000b0007 	.word	0x000b0007
    f5a0:	002a0007 	.word	0x002a0007

0000f5a4 <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
    f5a4:	4b06      	ldr	r3, [pc, #24]	; (f5c0 <QSPI_INSTANCE_CLOCK_init+0x1c>)
    f5a6:	691a      	ldr	r2, [r3, #16]
    f5a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    f5ac:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
    f5ae:	691a      	ldr	r2, [r3, #16]
    f5b0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
    f5b4:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
    f5b6:	69da      	ldr	r2, [r3, #28]
    f5b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
    f5bc:	61da      	str	r2, [r3, #28]
void QSPI_INSTANCE_CLOCK_init(void)
{
	hri_mclk_set_AHBMASK_QSPI_bit(MCLK);
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}
    f5be:	4770      	bx	lr
    f5c0:	40000800 	.word	0x40000800

0000f5c4 <QSPI_INSTANCE_init>:

void QSPI_INSTANCE_init(void)
{
    f5c4:	b510      	push	{r4, lr}
	QSPI_INSTANCE_CLOCK_init();
    f5c6:	4b05      	ldr	r3, [pc, #20]	; (f5dc <QSPI_INSTANCE_init+0x18>)
    f5c8:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
    f5ca:	4b05      	ldr	r3, [pc, #20]	; (f5e0 <QSPI_INSTANCE_init+0x1c>)
    f5cc:	4905      	ldr	r1, [pc, #20]	; (f5e4 <QSPI_INSTANCE_init+0x20>)
    f5ce:	4806      	ldr	r0, [pc, #24]	; (f5e8 <QSPI_INSTANCE_init+0x24>)
    f5d0:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
}
    f5d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	QSPI_INSTANCE_PORT_init();
    f5d6:	4b05      	ldr	r3, [pc, #20]	; (f5ec <QSPI_INSTANCE_init+0x28>)
    f5d8:	4718      	bx	r3
    f5da:	bf00      	nop
    f5dc:	0000f5a5 	.word	0x0000f5a5
    f5e0:	00011345 	.word	0x00011345
    f5e4:	42003400 	.word	0x42003400
    f5e8:	20014f54 	.word	0x20014f54
    f5ec:	0000f4e5 	.word	0x0000f4e5

0000f5f0 <USART_EAST_CLOCK_init>:
    f5f0:	4b06      	ldr	r3, [pc, #24]	; (f60c <USART_EAST_CLOCK_init+0x1c>)
    f5f2:	2241      	movs	r2, #65	; 0x41
    f5f4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    f5f8:	2242      	movs	r2, #66	; 0x42
    f5fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
    f5fe:	4a04      	ldr	r2, [pc, #16]	; (f610 <USART_EAST_CLOCK_init+0x20>)
    f600:	6953      	ldr	r3, [r2, #20]
    f602:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    f606:	6153      	str	r3, [r2, #20]

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM0_GCLK_ID_SLOW, CONF_GCLK_SERCOM0_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBAMASK_SERCOM0_bit(MCLK);
}
    f608:	4770      	bx	lr
    f60a:	bf00      	nop
    f60c:	40001c00 	.word	0x40001c00
    f610:	40000800 	.word	0x40000800

0000f614 <USART_EAST_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_EAST_PORT_init()
{
    f614:	b510      	push	{r4, lr}
    f616:	4c05      	ldr	r4, [pc, #20]	; (f62c <USART_EAST_PORT_init+0x18>)
    f618:	4905      	ldr	r1, [pc, #20]	; (f630 <USART_EAST_PORT_init+0x1c>)
    f61a:	2051      	movs	r0, #81	; 0x51
    f61c:	47a0      	blx	r4
    f61e:	4623      	mov	r3, r4
    f620:	4904      	ldr	r1, [pc, #16]	; (f634 <USART_EAST_PORT_init+0x20>)

	gpio_set_pin_function(PC17, PINMUX_PC17D_SERCOM0_PAD0);

	gpio_set_pin_function(PC16, PINMUX_PC16D_SERCOM0_PAD1);
}
    f622:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f626:	2050      	movs	r0, #80	; 0x50
    f628:	4718      	bx	r3
    f62a:	bf00      	nop
    f62c:	0000f25d 	.word	0x0000f25d
    f630:	00510003 	.word	0x00510003
    f634:	00500003 	.word	0x00500003

0000f638 <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
    f638:	b513      	push	{r0, r1, r4, lr}
	USART_EAST_CLOCK_init();
    f63a:	4b07      	ldr	r3, [pc, #28]	; (f658 <USART_EAST_init+0x20>)
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
    f63c:	4c07      	ldr	r4, [pc, #28]	; (f65c <USART_EAST_init+0x24>)
	USART_EAST_CLOCK_init();
    f63e:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
    f640:	2300      	movs	r3, #0
    f642:	9300      	str	r3, [sp, #0]
    f644:	4a06      	ldr	r2, [pc, #24]	; (f660 <USART_EAST_init+0x28>)
    f646:	4907      	ldr	r1, [pc, #28]	; (f664 <USART_EAST_init+0x2c>)
    f648:	4807      	ldr	r0, [pc, #28]	; (f668 <USART_EAST_init+0x30>)
    f64a:	2310      	movs	r3, #16
    f64c:	47a0      	blx	r4
	USART_EAST_PORT_init();
    f64e:	4b07      	ldr	r3, [pc, #28]	; (f66c <USART_EAST_init+0x34>)
}
    f650:	b002      	add	sp, #8
    f652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USART_EAST_PORT_init();
    f656:	4718      	bx	r3
    f658:	0000f5f1 	.word	0x0000f5f1
    f65c:	0000ff4d 	.word	0x0000ff4d
    f660:	20001032 	.word	0x20001032
    f664:	40003000 	.word	0x40003000
    f668:	20014d40 	.word	0x20014d40
    f66c:	0000f615 	.word	0x0000f615

0000f670 <USART_NORTH_CLOCK_init>:
    f670:	4b06      	ldr	r3, [pc, #24]	; (f68c <USART_NORTH_CLOCK_init+0x1c>)
    f672:	2241      	movs	r2, #65	; 0x41
    f674:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    f678:	2242      	movs	r2, #66	; 0x42
    f67a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
    f67e:	4a04      	ldr	r2, [pc, #16]	; (f690 <USART_NORTH_CLOCK_init+0x20>)
    f680:	6953      	ldr	r3, [r2, #20]
    f682:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    f686:	6153      	str	r3, [r2, #20]

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_CORE, CONF_GCLK_SERCOM1_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_SLOW, CONF_GCLK_SERCOM1_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBAMASK_SERCOM1_bit(MCLK);
}
    f688:	4770      	bx	lr
    f68a:	bf00      	nop
    f68c:	40001c00 	.word	0x40001c00
    f690:	40000800 	.word	0x40000800

0000f694 <USART_NORTH_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_NORTH_PORT_init()
{
    f694:	b510      	push	{r4, lr}
    f696:	4c05      	ldr	r4, [pc, #20]	; (f6ac <USART_NORTH_PORT_init+0x18>)
    f698:	4905      	ldr	r1, [pc, #20]	; (f6b0 <USART_NORTH_PORT_init+0x1c>)
    f69a:	205b      	movs	r0, #91	; 0x5b
    f69c:	47a0      	blx	r4
    f69e:	4623      	mov	r3, r4
    f6a0:	4904      	ldr	r1, [pc, #16]	; (f6b4 <USART_NORTH_PORT_init+0x20>)

	gpio_set_pin_function(PC27, PINMUX_PC27C_SERCOM1_PAD0);

	gpio_set_pin_function(PC28, PINMUX_PC28C_SERCOM1_PAD1);
}
    f6a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f6a6:	205c      	movs	r0, #92	; 0x5c
    f6a8:	4718      	bx	r3
    f6aa:	bf00      	nop
    f6ac:	0000f25d 	.word	0x0000f25d
    f6b0:	005b0002 	.word	0x005b0002
    f6b4:	005c0002 	.word	0x005c0002

0000f6b8 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
    f6b8:	b513      	push	{r0, r1, r4, lr}
	USART_NORTH_CLOCK_init();
    f6ba:	4b07      	ldr	r3, [pc, #28]	; (f6d8 <USART_NORTH_init+0x20>)
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
    f6bc:	4c07      	ldr	r4, [pc, #28]	; (f6dc <USART_NORTH_init+0x24>)
	USART_NORTH_CLOCK_init();
    f6be:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
    f6c0:	2300      	movs	r3, #0
    f6c2:	9300      	str	r3, [sp, #0]
    f6c4:	4a06      	ldr	r2, [pc, #24]	; (f6e0 <USART_NORTH_init+0x28>)
    f6c6:	4907      	ldr	r1, [pc, #28]	; (f6e4 <USART_NORTH_init+0x2c>)
    f6c8:	4807      	ldr	r0, [pc, #28]	; (f6e8 <USART_NORTH_init+0x30>)
    f6ca:	2310      	movs	r3, #16
    f6cc:	47a0      	blx	r4
	USART_NORTH_PORT_init();
    f6ce:	4b07      	ldr	r3, [pc, #28]	; (f6ec <USART_NORTH_init+0x34>)
}
    f6d0:	b002      	add	sp, #8
    f6d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USART_NORTH_PORT_init();
    f6d6:	4718      	bx	r3
    f6d8:	0000f671 	.word	0x0000f671
    f6dc:	0000ff4d 	.word	0x0000ff4d
    f6e0:	20001042 	.word	0x20001042
    f6e4:	40003400 	.word	0x40003400
    f6e8:	20014d94 	.word	0x20014d94
    f6ec:	0000f695 	.word	0x0000f695

0000f6f0 <GRID_AUX_PORT_init>:

void GRID_AUX_PORT_init(void)
{
    f6f0:	b510      	push	{r4, lr}
    f6f2:	4c05      	ldr	r4, [pc, #20]	; (f708 <GRID_AUX_PORT_init+0x18>)
    f6f4:	4905      	ldr	r1, [pc, #20]	; (f70c <GRID_AUX_PORT_init+0x1c>)
    f6f6:	2039      	movs	r0, #57	; 0x39
    f6f8:	47a0      	blx	r4
    f6fa:	4623      	mov	r3, r4
    f6fc:	4904      	ldr	r1, [pc, #16]	; (f710 <GRID_AUX_PORT_init+0x20>)

	gpio_set_pin_function(PB25, PINMUX_PB25D_SERCOM2_PAD0);

	gpio_set_pin_function(PB24, PINMUX_PB24D_SERCOM2_PAD1);
}
    f6fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f702:	2038      	movs	r0, #56	; 0x38
    f704:	4718      	bx	r3
    f706:	bf00      	nop
    f708:	0000f25d 	.word	0x0000f25d
    f70c:	00390003 	.word	0x00390003
    f710:	00380003 	.word	0x00380003

0000f714 <GRID_AUX_CLOCK_init>:
    f714:	4b06      	ldr	r3, [pc, #24]	; (f730 <GRID_AUX_CLOCK_init+0x1c>)
    f716:	2241      	movs	r2, #65	; 0x41
    f718:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    f71c:	2242      	movs	r2, #66	; 0x42
    f71e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
    f722:	4a04      	ldr	r2, [pc, #16]	; (f734 <GRID_AUX_CLOCK_init+0x20>)
    f724:	6993      	ldr	r3, [r2, #24]
    f726:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    f72a:	6193      	str	r3, [r2, #24]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}
    f72c:	4770      	bx	lr
    f72e:	bf00      	nop
    f730:	40001c00 	.word	0x40001c00
    f734:	40000800 	.word	0x40000800

0000f738 <GRID_AUX_init>:

void GRID_AUX_init(void)
{
    f738:	b510      	push	{r4, lr}
	GRID_AUX_CLOCK_init();
    f73a:	4b05      	ldr	r3, [pc, #20]	; (f750 <GRID_AUX_init+0x18>)
    f73c:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
    f73e:	4b05      	ldr	r3, [pc, #20]	; (f754 <GRID_AUX_init+0x1c>)
    f740:	4905      	ldr	r1, [pc, #20]	; (f758 <GRID_AUX_init+0x20>)
    f742:	4806      	ldr	r0, [pc, #24]	; (f75c <GRID_AUX_init+0x24>)
    f744:	2200      	movs	r2, #0
    f746:	4798      	blx	r3
	GRID_AUX_PORT_init();
}
    f748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GRID_AUX_PORT_init();
    f74c:	4b04      	ldr	r3, [pc, #16]	; (f760 <GRID_AUX_init+0x28>)
    f74e:	4718      	bx	r3
    f750:	0000f715 	.word	0x0000f715
    f754:	0000dca9 	.word	0x0000dca9
    f758:	41012000 	.word	0x41012000
    f75c:	20014d00 	.word	0x20014d00
    f760:	0000f6f1 	.word	0x0000f6f1

0000f764 <UI_SPI_PORT_init>:

void UI_SPI_PORT_init(void)
{
    f764:	b570      	push	{r4, r5, r6, lr}
    f766:	4e12      	ldr	r6, [pc, #72]	; (f7b0 <UI_SPI_PORT_init+0x4c>)
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB20, GPIO_DIRECTION_OUT);
    f768:	4d12      	ldr	r5, [pc, #72]	; (f7b4 <UI_SPI_PORT_init+0x50>)
    f76a:	4c13      	ldr	r4, [pc, #76]	; (f7b8 <UI_SPI_PORT_init+0x54>)
    f76c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    f770:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
    f774:	2102      	movs	r1, #2
    f776:	2034      	movs	r0, #52	; 0x34
    f778:	47a8      	blx	r5
    f77a:	4910      	ldr	r1, [pc, #64]	; (f7bc <UI_SPI_PORT_init+0x58>)
    f77c:	2034      	movs	r0, #52	; 0x34
    f77e:	47a0      	blx	r4
    f780:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
    f784:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB21, GPIO_DIRECTION_OUT);
    f788:	2102      	movs	r1, #2
    f78a:	2035      	movs	r0, #53	; 0x35
    f78c:	47a8      	blx	r5
    f78e:	490c      	ldr	r1, [pc, #48]	; (f7c0 <UI_SPI_PORT_init+0x5c>)
    f790:	2035      	movs	r0, #53	; 0x35
    f792:	47a0      	blx	r4

	gpio_set_pin_function(PB21, PINMUX_PB21C_SERCOM3_PAD1);

	// Set pin direction to input
	gpio_set_pin_direction(PA20, GPIO_DIRECTION_IN);
    f794:	2101      	movs	r1, #1
    f796:	2014      	movs	r0, #20
    f798:	47a8      	blx	r5

	gpio_set_pin_pull_mode(PA20,
    f79a:	4b0a      	ldr	r3, [pc, #40]	; (f7c4 <UI_SPI_PORT_init+0x60>)
    f79c:	2100      	movs	r1, #0
    f79e:	2014      	movs	r0, #20
    f7a0:	4798      	blx	r3
    f7a2:	4623      	mov	r3, r4
    f7a4:	4908      	ldr	r1, [pc, #32]	; (f7c8 <UI_SPI_PORT_init+0x64>)
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA20, PINMUX_PA20D_SERCOM3_PAD2);
}
    f7a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    f7aa:	2014      	movs	r0, #20
    f7ac:	4718      	bx	r3
    f7ae:	bf00      	nop
    f7b0:	41008000 	.word	0x41008000
    f7b4:	0000f2c9 	.word	0x0000f2c9
    f7b8:	0000f25d 	.word	0x0000f25d
    f7bc:	00340002 	.word	0x00340002
    f7c0:	00350002 	.word	0x00350002
    f7c4:	0000f319 	.word	0x0000f319
    f7c8:	00140003 	.word	0x00140003

0000f7cc <UI_SPI_CLOCK_init>:
    f7cc:	4b06      	ldr	r3, [pc, #24]	; (f7e8 <UI_SPI_CLOCK_init+0x1c>)
    f7ce:	2241      	movs	r2, #65	; 0x41
    f7d0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    f7d4:	2243      	movs	r2, #67	; 0x43
    f7d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
    f7da:	4a04      	ldr	r2, [pc, #16]	; (f7ec <UI_SPI_CLOCK_init+0x20>)
    f7dc:	6993      	ldr	r3, [r2, #24]
    f7de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    f7e2:	6193      	str	r3, [r2, #24]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM3_GCLK_ID_SLOW, CONF_GCLK_SERCOM3_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}
    f7e4:	4770      	bx	lr
    f7e6:	bf00      	nop
    f7e8:	40001c00 	.word	0x40001c00
    f7ec:	40000800 	.word	0x40000800

0000f7f0 <UI_SPI_init>:

void UI_SPI_init(void)
{
    f7f0:	b510      	push	{r4, lr}
	UI_SPI_CLOCK_init();
    f7f2:	4b05      	ldr	r3, [pc, #20]	; (f808 <UI_SPI_init+0x18>)
    f7f4:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
    f7f6:	4b05      	ldr	r3, [pc, #20]	; (f80c <UI_SPI_init+0x1c>)
    f7f8:	4905      	ldr	r1, [pc, #20]	; (f810 <UI_SPI_init+0x20>)
    f7fa:	4806      	ldr	r0, [pc, #24]	; (f814 <UI_SPI_init+0x24>)
    f7fc:	4798      	blx	r3
	UI_SPI_PORT_init();
}
    f7fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	UI_SPI_PORT_init();
    f802:	4b05      	ldr	r3, [pc, #20]	; (f818 <UI_SPI_init+0x28>)
    f804:	4718      	bx	r3
    f806:	bf00      	nop
    f808:	0000f7cd 	.word	0x0000f7cd
    f80c:	0000e15d 	.word	0x0000e15d
    f810:	41014000 	.word	0x41014000
    f814:	20014c00 	.word	0x20014c00
    f818:	0000f765 	.word	0x0000f765

0000f81c <USART_WEST_CLOCK_init>:
    f81c:	4b06      	ldr	r3, [pc, #24]	; (f838 <USART_WEST_CLOCK_init+0x1c>)
    f81e:	2241      	movs	r2, #65	; 0x41
    f820:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    f824:	2242      	movs	r2, #66	; 0x42
    f826:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
    f82a:	4a04      	ldr	r2, [pc, #16]	; (f83c <USART_WEST_CLOCK_init+0x20>)
    f82c:	6a13      	ldr	r3, [r2, #32]
    f82e:	f043 0301 	orr.w	r3, r3, #1
    f832:	6213      	str	r3, [r2, #32]

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM4_GCLK_ID_CORE, CONF_GCLK_SERCOM4_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM4_GCLK_ID_SLOW, CONF_GCLK_SERCOM4_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBDMASK_SERCOM4_bit(MCLK);
}
    f834:	4770      	bx	lr
    f836:	bf00      	nop
    f838:	40001c00 	.word	0x40001c00
    f83c:	40000800 	.word	0x40000800

0000f840 <USART_WEST_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_WEST_PORT_init()
{
    f840:	b510      	push	{r4, lr}
    f842:	4c05      	ldr	r4, [pc, #20]	; (f858 <USART_WEST_PORT_init+0x18>)
    f844:	4905      	ldr	r1, [pc, #20]	; (f85c <USART_WEST_PORT_init+0x1c>)
    f846:	2028      	movs	r0, #40	; 0x28
    f848:	47a0      	blx	r4
    f84a:	4623      	mov	r3, r4
    f84c:	4904      	ldr	r1, [pc, #16]	; (f860 <USART_WEST_PORT_init+0x20>)

	gpio_set_pin_function(PB08, PINMUX_PB08D_SERCOM4_PAD0);

	gpio_set_pin_function(PB09, PINMUX_PB09D_SERCOM4_PAD1);
}
    f84e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f852:	2029      	movs	r0, #41	; 0x29
    f854:	4718      	bx	r3
    f856:	bf00      	nop
    f858:	0000f25d 	.word	0x0000f25d
    f85c:	00280003 	.word	0x00280003
    f860:	00290003 	.word	0x00290003

0000f864 <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
    f864:	b513      	push	{r0, r1, r4, lr}
	USART_WEST_CLOCK_init();
    f866:	4b08      	ldr	r3, [pc, #32]	; (f888 <USART_WEST_init+0x24>)
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
    f868:	4c08      	ldr	r4, [pc, #32]	; (f88c <USART_WEST_init+0x28>)
	USART_WEST_CLOCK_init();
    f86a:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
    f86c:	2300      	movs	r3, #0
    f86e:	9300      	str	r3, [sp, #0]
    f870:	4a07      	ldr	r2, [pc, #28]	; (f890 <USART_WEST_init+0x2c>)
    f872:	4808      	ldr	r0, [pc, #32]	; (f894 <USART_WEST_init+0x30>)
    f874:	2310      	movs	r3, #16
    f876:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
    f87a:	47a0      	blx	r4
	USART_WEST_PORT_init();
    f87c:	4b06      	ldr	r3, [pc, #24]	; (f898 <USART_WEST_init+0x34>)
}
    f87e:	b002      	add	sp, #8
    f880:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USART_WEST_PORT_init();
    f884:	4718      	bx	r3
    f886:	bf00      	nop
    f888:	0000f81d 	.word	0x0000f81d
    f88c:	0000ff4d 	.word	0x0000ff4d
    f890:	20001052 	.word	0x20001052
    f894:	20014e48 	.word	0x20014e48
    f898:	0000f841 	.word	0x0000f841

0000f89c <SYS_I2C_PORT_init>:

void SYS_I2C_PORT_init(void)
{
    f89c:	b570      	push	{r4, r5, r6, lr}

	gpio_set_pin_pull_mode(PA23,
    f89e:	2100      	movs	r1, #0
    f8a0:	4d07      	ldr	r5, [pc, #28]	; (f8c0 <SYS_I2C_PORT_init+0x24>)
    f8a2:	4c08      	ldr	r4, [pc, #32]	; (f8c4 <SYS_I2C_PORT_init+0x28>)
    f8a4:	2017      	movs	r0, #23
    f8a6:	47a8      	blx	r5
    f8a8:	4907      	ldr	r1, [pc, #28]	; (f8c8 <SYS_I2C_PORT_init+0x2c>)
    f8aa:	2017      	movs	r0, #23
    f8ac:	47a0      	blx	r4
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA23, PINMUX_PA23D_SERCOM5_PAD0);

	gpio_set_pin_pull_mode(PA22,
    f8ae:	2100      	movs	r1, #0
    f8b0:	2016      	movs	r0, #22
    f8b2:	47a8      	blx	r5
    f8b4:	4623      	mov	r3, r4
    f8b6:	4905      	ldr	r1, [pc, #20]	; (f8cc <SYS_I2C_PORT_init+0x30>)
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA22, PINMUX_PA22D_SERCOM5_PAD1);
}
    f8b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    f8bc:	2016      	movs	r0, #22
    f8be:	4718      	bx	r3
    f8c0:	0000f319 	.word	0x0000f319
    f8c4:	0000f25d 	.word	0x0000f25d
    f8c8:	00170003 	.word	0x00170003
    f8cc:	00160003 	.word	0x00160003

0000f8d0 <SYS_I2C_CLOCK_init>:
    f8d0:	4b06      	ldr	r3, [pc, #24]	; (f8ec <SYS_I2C_CLOCK_init+0x1c>)
    f8d2:	2241      	movs	r2, #65	; 0x41
    f8d4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    f8d8:	2242      	movs	r2, #66	; 0x42
    f8da:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
    f8de:	4a04      	ldr	r2, [pc, #16]	; (f8f0 <SYS_I2C_CLOCK_init+0x20>)
    f8e0:	6a13      	ldr	r3, [r2, #32]
    f8e2:	f043 0302 	orr.w	r3, r3, #2
    f8e6:	6213      	str	r3, [r2, #32]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM5_GCLK_ID_CORE, CONF_GCLK_SERCOM5_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM5_GCLK_ID_SLOW, CONF_GCLK_SERCOM5_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}
    f8e8:	4770      	bx	lr
    f8ea:	bf00      	nop
    f8ec:	40001c00 	.word	0x40001c00
    f8f0:	40000800 	.word	0x40000800

0000f8f4 <SYS_I2C_init>:

void SYS_I2C_init(void)
{
    f8f4:	b510      	push	{r4, lr}
	SYS_I2C_CLOCK_init();
    f8f6:	4b05      	ldr	r3, [pc, #20]	; (f90c <SYS_I2C_init+0x18>)
    f8f8:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
    f8fa:	4b05      	ldr	r3, [pc, #20]	; (f910 <SYS_I2C_init+0x1c>)
    f8fc:	4905      	ldr	r1, [pc, #20]	; (f914 <SYS_I2C_init+0x20>)
    f8fe:	4806      	ldr	r0, [pc, #24]	; (f918 <SYS_I2C_init+0x24>)
    f900:	4798      	blx	r3
	SYS_I2C_PORT_init();
}
    f902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	SYS_I2C_PORT_init();
    f906:	4b05      	ldr	r3, [pc, #20]	; (f91c <SYS_I2C_init+0x28>)
    f908:	4718      	bx	r3
    f90a:	bf00      	nop
    f90c:	0000f8d1 	.word	0x0000f8d1
    f910:	0000b2b1 	.word	0x0000b2b1
    f914:	43000400 	.word	0x43000400
    f918:	20014cc0 	.word	0x20014cc0
    f91c:	0000f89d 	.word	0x0000f89d

0000f920 <USART_SOUTH_CLOCK_init>:
    f920:	4b06      	ldr	r3, [pc, #24]	; (f93c <USART_SOUTH_CLOCK_init+0x1c>)
    f922:	2241      	movs	r2, #65	; 0x41
    f924:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    f928:	2242      	movs	r2, #66	; 0x42
    f92a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
    f92e:	4a04      	ldr	r2, [pc, #16]	; (f940 <USART_SOUTH_CLOCK_init+0x20>)
    f930:	6a13      	ldr	r3, [r2, #32]
    f932:	f043 0304 	orr.w	r3, r3, #4
    f936:	6213      	str	r3, [r2, #32]

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM6_GCLK_ID_CORE, CONF_GCLK_SERCOM6_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM6_GCLK_ID_SLOW, CONF_GCLK_SERCOM6_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBDMASK_SERCOM6_bit(MCLK);
}
    f938:	4770      	bx	lr
    f93a:	bf00      	nop
    f93c:	40001c00 	.word	0x40001c00
    f940:	40000800 	.word	0x40000800

0000f944 <USART_SOUTH_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_SOUTH_PORT_init()
{
    f944:	b510      	push	{r4, lr}
    f946:	4c05      	ldr	r4, [pc, #20]	; (f95c <USART_SOUTH_PORT_init+0x18>)
    f948:	4905      	ldr	r1, [pc, #20]	; (f960 <USART_SOUTH_PORT_init+0x1c>)
    f94a:	204d      	movs	r0, #77	; 0x4d
    f94c:	47a0      	blx	r4
    f94e:	4623      	mov	r3, r4
    f950:	4904      	ldr	r1, [pc, #16]	; (f964 <USART_SOUTH_PORT_init+0x20>)

	gpio_set_pin_function(PC13, PINMUX_PC13D_SERCOM6_PAD0);

	gpio_set_pin_function(PC12, PINMUX_PC12D_SERCOM6_PAD1);
}
    f952:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f956:	204c      	movs	r0, #76	; 0x4c
    f958:	4718      	bx	r3
    f95a:	bf00      	nop
    f95c:	0000f25d 	.word	0x0000f25d
    f960:	004d0003 	.word	0x004d0003
    f964:	004c0003 	.word	0x004c0003

0000f968 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
    f968:	b513      	push	{r0, r1, r4, lr}
	USART_SOUTH_CLOCK_init();
    f96a:	4b07      	ldr	r3, [pc, #28]	; (f988 <USART_SOUTH_init+0x20>)
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
    f96c:	4c07      	ldr	r4, [pc, #28]	; (f98c <USART_SOUTH_init+0x24>)
	USART_SOUTH_CLOCK_init();
    f96e:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
    f970:	2300      	movs	r3, #0
    f972:	9300      	str	r3, [sp, #0]
    f974:	4a06      	ldr	r2, [pc, #24]	; (f990 <USART_SOUTH_init+0x28>)
    f976:	4907      	ldr	r1, [pc, #28]	; (f994 <USART_SOUTH_init+0x2c>)
    f978:	4807      	ldr	r0, [pc, #28]	; (f998 <USART_SOUTH_init+0x30>)
    f97a:	2310      	movs	r3, #16
    f97c:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
    f97e:	4b07      	ldr	r3, [pc, #28]	; (f99c <USART_SOUTH_init+0x34>)
}
    f980:	b002      	add	sp, #8
    f982:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USART_SOUTH_PORT_init();
    f986:	4718      	bx	r3
    f988:	0000f921 	.word	0x0000f921
    f98c:	0000ff4d 	.word	0x0000ff4d
    f990:	20001062 	.word	0x20001062
    f994:	43000800 	.word	0x43000800
    f998:	20014e98 	.word	0x20014e98
    f99c:	0000f945 	.word	0x0000f945

0000f9a0 <GRID_LED_PORT_init>:

void GRID_LED_PORT_init(void)
{
    f9a0:	b570      	push	{r4, r5, r6, lr}
    f9a2:	4e12      	ldr	r6, [pc, #72]	; (f9ec <GRID_LED_PORT_init+0x4c>)
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB30, GPIO_DIRECTION_OUT);
    f9a4:	4d12      	ldr	r5, [pc, #72]	; (f9f0 <GRID_LED_PORT_init+0x50>)
    f9a6:	4c13      	ldr	r4, [pc, #76]	; (f9f4 <GRID_LED_PORT_init+0x54>)
    f9a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    f9ac:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
    f9b0:	2102      	movs	r1, #2
    f9b2:	203e      	movs	r0, #62	; 0x3e
    f9b4:	47a8      	blx	r5
    f9b6:	4910      	ldr	r1, [pc, #64]	; (f9f8 <GRID_LED_PORT_init+0x58>)
    f9b8:	203e      	movs	r0, #62	; 0x3e
    f9ba:	47a0      	blx	r4
    f9bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    f9c0:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(PB31, GPIO_DIRECTION_OUT);
    f9c4:	2102      	movs	r1, #2
    f9c6:	203f      	movs	r0, #63	; 0x3f
    f9c8:	47a8      	blx	r5
    f9ca:	490c      	ldr	r1, [pc, #48]	; (f9fc <GRID_LED_PORT_init+0x5c>)
    f9cc:	203f      	movs	r0, #63	; 0x3f
    f9ce:	47a0      	blx	r4

	gpio_set_pin_function(PB31, PINMUX_PB31C_SERCOM7_PAD1);

	// Set pin direction to input
	gpio_set_pin_direction(PA30, GPIO_DIRECTION_IN);
    f9d0:	2101      	movs	r1, #1
    f9d2:	201e      	movs	r0, #30
    f9d4:	47a8      	blx	r5

	gpio_set_pin_pull_mode(PA30,
    f9d6:	4b0a      	ldr	r3, [pc, #40]	; (fa00 <GRID_LED_PORT_init+0x60>)
    f9d8:	2100      	movs	r1, #0
    f9da:	201e      	movs	r0, #30
    f9dc:	4798      	blx	r3
    f9de:	4623      	mov	r3, r4
    f9e0:	4908      	ldr	r1, [pc, #32]	; (fa04 <GRID_LED_PORT_init+0x64>)
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA30, PINMUX_PA30C_SERCOM7_PAD2);
}
    f9e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    f9e6:	201e      	movs	r0, #30
    f9e8:	4718      	bx	r3
    f9ea:	bf00      	nop
    f9ec:	41008000 	.word	0x41008000
    f9f0:	0000f2c9 	.word	0x0000f2c9
    f9f4:	0000f25d 	.word	0x0000f25d
    f9f8:	003e0002 	.word	0x003e0002
    f9fc:	003f0002 	.word	0x003f0002
    fa00:	0000f319 	.word	0x0000f319
    fa04:	001e0002 	.word	0x001e0002

0000fa08 <GRID_LED_CLOCK_init>:
    fa08:	4b06      	ldr	r3, [pc, #24]	; (fa24 <GRID_LED_CLOCK_init+0x1c>)
    fa0a:	2241      	movs	r2, #65	; 0x41
    fa0c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    fa10:	2242      	movs	r2, #66	; 0x42
    fa12:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
    fa16:	4a04      	ldr	r2, [pc, #16]	; (fa28 <GRID_LED_CLOCK_init+0x20>)
    fa18:	6a13      	ldr	r3, [r2, #32]
    fa1a:	f043 0308 	orr.w	r3, r3, #8
    fa1e:	6213      	str	r3, [r2, #32]
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM7_GCLK_ID_CORE, CONF_GCLK_SERCOM7_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM7_GCLK_ID_SLOW, CONF_GCLK_SERCOM7_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}
    fa20:	4770      	bx	lr
    fa22:	bf00      	nop
    fa24:	40001c00 	.word	0x40001c00
    fa28:	40000800 	.word	0x40000800

0000fa2c <GRID_LED_init>:

void GRID_LED_init(void)
{
    fa2c:	b510      	push	{r4, lr}
	GRID_LED_CLOCK_init();
    fa2e:	4b05      	ldr	r3, [pc, #20]	; (fa44 <GRID_LED_init+0x18>)
    fa30:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
    fa32:	4b05      	ldr	r3, [pc, #20]	; (fa48 <GRID_LED_init+0x1c>)
    fa34:	4905      	ldr	r1, [pc, #20]	; (fa4c <GRID_LED_init+0x20>)
    fa36:	4806      	ldr	r0, [pc, #24]	; (fa50 <GRID_LED_init+0x24>)
    fa38:	4798      	blx	r3
	GRID_LED_PORT_init();
}
    fa3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	GRID_LED_PORT_init();
    fa3e:	4b05      	ldr	r3, [pc, #20]	; (fa54 <GRID_LED_init+0x28>)
    fa40:	4718      	bx	r3
    fa42:	bf00      	nop
    fa44:	0000fa09 	.word	0x0000fa09
    fa48:	0000b48d 	.word	0x0000b48d
    fa4c:	43000c00 	.word	0x43000c00
    fa50:	20014de4 	.word	0x20014de4
    fa54:	0000f9a1 	.word	0x0000f9a1

0000fa58 <delay_driver_init>:

void delay_driver_init(void)
{
	delay_init(SysTick);
    fa58:	4801      	ldr	r0, [pc, #4]	; (fa60 <delay_driver_init+0x8>)
    fa5a:	4b02      	ldr	r3, [pc, #8]	; (fa64 <delay_driver_init+0xc>)
    fa5c:	4718      	bx	r3
    fa5e:	bf00      	nop
    fa60:	e000e010 	.word	0xe000e010
    fa64:	0000ce19 	.word	0x0000ce19

0000fa68 <RAND_0_CLOCK_init>:
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TRNG;
    fa68:	4a02      	ldr	r2, [pc, #8]	; (fa74 <RAND_0_CLOCK_init+0xc>)
    fa6a:	69d3      	ldr	r3, [r2, #28]
    fa6c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    fa70:	61d3      	str	r3, [r2, #28]
}

void RAND_0_CLOCK_init(void)
{
	hri_mclk_set_APBCMASK_TRNG_bit(MCLK);
}
    fa72:	4770      	bx	lr
    fa74:	40000800 	.word	0x40000800

0000fa78 <RAND_0_init>:

void RAND_0_init(void)
{
    fa78:	b510      	push	{r4, lr}
	RAND_0_CLOCK_init();
    fa7a:	4b04      	ldr	r3, [pc, #16]	; (fa8c <RAND_0_init+0x14>)
    fa7c:	4798      	blx	r3
	rand_sync_init(&RAND_0, TRNG);
}
    fa7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	rand_sync_init(&RAND_0, TRNG);
    fa82:	4903      	ldr	r1, [pc, #12]	; (fa90 <RAND_0_init+0x18>)
    fa84:	4803      	ldr	r0, [pc, #12]	; (fa94 <RAND_0_init+0x1c>)
    fa86:	4b04      	ldr	r3, [pc, #16]	; (fa98 <RAND_0_init+0x20>)
    fa88:	4718      	bx	r3
    fa8a:	bf00      	nop
    fa8c:	0000fa69 	.word	0x0000fa69
    fa90:	42002800 	.word	0x42002800
    fa94:	20014d0c 	.word	0x20014d0c
    fa98:	0000d821 	.word	0x0000d821

0000fa9c <USB_DEVICE_INSTANCE_PORT_init>:

void USB_DEVICE_INSTANCE_PORT_init(void)
{
    fa9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	gpio_set_pin_direction(PA24,
    faa0:	2102      	movs	r1, #2
    faa2:	4f0f      	ldr	r7, [pc, #60]	; (fae0 <USB_DEVICE_INSTANCE_PORT_init+0x44>)
    faa4:	4e0f      	ldr	r6, [pc, #60]	; (fae4 <USB_DEVICE_INSTANCE_PORT_init+0x48>)
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA24,
    faa6:	4d10      	ldr	r5, [pc, #64]	; (fae8 <USB_DEVICE_INSTANCE_PORT_init+0x4c>)
    faa8:	4c10      	ldr	r4, [pc, #64]	; (faec <USB_DEVICE_INSTANCE_PORT_init+0x50>)
	gpio_set_pin_direction(PA24,
    faaa:	2018      	movs	r0, #24
    faac:	47b8      	blx	r7
    faae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    fab2:	6173      	str	r3, [r6, #20]
	gpio_set_pin_pull_mode(PA24,
    fab4:	2100      	movs	r1, #0
    fab6:	2018      	movs	r0, #24
    fab8:	47a8      	blx	r5
    faba:	490d      	ldr	r1, [pc, #52]	; (faf0 <USB_DEVICE_INSTANCE_PORT_init+0x54>)
    fabc:	2018      	movs	r0, #24
    fabe:	47a0      	blx	r4
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA24H_USB_DM);

	gpio_set_pin_direction(PA25,
    fac0:	2102      	movs	r1, #2
    fac2:	2019      	movs	r0, #25
    fac4:	47b8      	blx	r7
    fac6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
    faca:	6173      	str	r3, [r6, #20]
	                   // <id> pad_initial_level
	                   // <false"> Low
	                   // <true"> High
	                   false);

	gpio_set_pin_pull_mode(PA25,
    facc:	2100      	movs	r1, #0
    face:	2019      	movs	r0, #25
    fad0:	47a8      	blx	r5
    fad2:	4623      	mov	r3, r4
    fad4:	4907      	ldr	r1, [pc, #28]	; (faf4 <USB_DEVICE_INSTANCE_PORT_init+0x58>)
	                      // <GPIO_PIN_FUNCTION_K"> K
	                      // <GPIO_PIN_FUNCTION_L"> L
	                      // <GPIO_PIN_FUNCTION_M"> M
	                      // <GPIO_PIN_FUNCTION_N"> N
	                      PINMUX_PA25H_USB_DP);
}
    fad6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    fada:	2019      	movs	r0, #25
    fadc:	4718      	bx	r3
    fade:	bf00      	nop
    fae0:	0000f2c9 	.word	0x0000f2c9
    fae4:	41008000 	.word	0x41008000
    fae8:	0000f319 	.word	0x0000f319
    faec:	0000f25d 	.word	0x0000f25d
    faf0:	00180007 	.word	0x00180007
    faf4:	00190007 	.word	0x00190007

0000faf8 <USB_DEVICE_INSTANCE_CLOCK_init>:
    faf8:	4b07      	ldr	r3, [pc, #28]	; (fb18 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
    fafa:	2241      	movs	r2, #65	; 0x41
    fafc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
    fb00:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
    fb04:	691a      	ldr	r2, [r3, #16]
    fb06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    fb0a:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
    fb0c:	699a      	ldr	r2, [r3, #24]
    fb0e:	f042 0201 	orr.w	r2, r2, #1
    fb12:	619a      	str	r2, [r3, #24]
{

	hri_gclk_write_PCHCTRL_reg(GCLK, USB_GCLK_ID, CONF_GCLK_USB_SRC | GCLK_PCHCTRL_CHEN);
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}
    fb14:	4770      	bx	lr
    fb16:	bf00      	nop
    fb18:	40001c00 	.word	0x40001c00

0000fb1c <USB_DEVICE_INSTANCE_init>:

void USB_DEVICE_INSTANCE_init(void)
{
    fb1c:	b510      	push	{r4, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
    fb1e:	4b04      	ldr	r3, [pc, #16]	; (fb30 <USB_DEVICE_INSTANCE_init+0x14>)
    fb20:	4798      	blx	r3
	usb_d_init();
    fb22:	4b04      	ldr	r3, [pc, #16]	; (fb34 <USB_DEVICE_INSTANCE_init+0x18>)
    fb24:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
}
    fb26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	USB_DEVICE_INSTANCE_PORT_init();
    fb2a:	4b03      	ldr	r3, [pc, #12]	; (fb38 <USB_DEVICE_INSTANCE_init+0x1c>)
    fb2c:	4718      	bx	r3
    fb2e:	bf00      	nop
    fb30:	0000faf9 	.word	0x0000faf9
    fb34:	0000e551 	.word	0x0000e551
    fb38:	0000fa9d 	.word	0x0000fa9d

0000fb3c <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
    fb3c:	4a02      	ldr	r2, [pc, #8]	; (fb48 <WDT_0_CLOCK_init+0xc>)
    fb3e:	6953      	ldr	r3, [r2, #20]
    fb40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    fb44:	6153      	str	r3, [r2, #20]

void WDT_0_CLOCK_init(void)
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}
    fb46:	4770      	bx	lr
    fb48:	40000800 	.word	0x40000800

0000fb4c <WDT_0_init>:

void WDT_0_init(void)
{
    fb4c:	b510      	push	{r4, lr}
	WDT_0_CLOCK_init();
    fb4e:	4b07      	ldr	r3, [pc, #28]	; (fb6c <WDT_0_init+0x20>)
    fb50:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
    fb52:	4b07      	ldr	r3, [pc, #28]	; (fb70 <WDT_0_init+0x24>)
    fb54:	4907      	ldr	r1, [pc, #28]	; (fb74 <WDT_0_init+0x28>)
    fb56:	2001      	movs	r0, #1
    fb58:	2248      	movs	r2, #72	; 0x48
    fb5a:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
    fb5c:	4806      	ldr	r0, [pc, #24]	; (fb78 <WDT_0_init+0x2c>)
    fb5e:	4b07      	ldr	r3, [pc, #28]	; (fb7c <WDT_0_init+0x30>)
    fb60:	6003      	str	r3, [r0, #0]
	wdt_init(&WDT_0, WDT);
}
    fb62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	return _wdt_init(&wdt->dev);
    fb66:	4b06      	ldr	r3, [pc, #24]	; (fb80 <WDT_0_init+0x34>)
    fb68:	4718      	bx	r3
    fb6a:	bf00      	nop
    fb6c:	0000fb3d 	.word	0x0000fb3d
    fb70:	0000d0fd 	.word	0x0000d0fd
    fb74:	00015c50 	.word	0x00015c50
    fb78:	20014d90 	.word	0x20014d90
    fb7c:	40002000 	.word	0x40002000
    fb80:	0000b31d 	.word	0x0000b31d

0000fb84 <system_init>:

void system_init(void)
{
    fb84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
    fb88:	4b7c      	ldr	r3, [pc, #496]	; (fd7c <system_init+0x1f8>)
    fb8a:	4c7d      	ldr	r4, [pc, #500]	; (fd80 <system_init+0x1fc>)
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(LED0, GPIO_DIRECTION_OUT);
    fb8c:	4d7d      	ldr	r5, [pc, #500]	; (fd84 <system_init+0x200>)
	// GPIO on PA21

	// Set pin direction to input
	gpio_set_pin_direction(PIN_UI_SPI_CS0, GPIO_DIRECTION_IN);

	gpio_set_pin_pull_mode(PIN_UI_SPI_CS0,
    fb8e:	4e7e      	ldr	r6, [pc, #504]	; (fd88 <system_init+0x204>)
    fb90:	4798      	blx	r3
    fb92:	2320      	movs	r3, #32
    fb94:	6163      	str	r3, [r4, #20]
	gpio_set_pin_direction(LED0, GPIO_DIRECTION_OUT);
    fb96:	2102      	movs	r1, #2
    fb98:	2005      	movs	r0, #5
    fb9a:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fb9c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
    fba0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fba4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	gpio_set_pin_direction(PIN_UI_SPI_CS0, GPIO_DIRECTION_IN);
    fba8:	2101      	movs	r1, #1
    fbaa:	2015      	movs	r0, #21
    fbac:	47a8      	blx	r5
	gpio_set_pin_pull_mode(PIN_UI_SPI_CS0,
    fbae:	2100      	movs	r1, #0
    fbb0:	2015      	movs	r0, #21
    fbb2:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fbb4:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
    fbb8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fbbc:	f884 3055 	strb.w	r3, [r4, #85]	; 0x55
	gpio_set_pin_function(PIN_UI_SPI_CS0, GPIO_PIN_FUNCTION_OFF);

	// GPIO on PB07

	// Set pin direction to input
	gpio_set_pin_direction(PIN_GRID_SYNC_2, GPIO_DIRECTION_IN);
    fbc0:	2101      	movs	r1, #1
    fbc2:	2027      	movs	r0, #39	; 0x27
    fbc4:	47a8      	blx	r5

	gpio_set_pin_pull_mode(PIN_GRID_SYNC_2,
    fbc6:	2100      	movs	r1, #0
    fbc8:	2027      	movs	r0, #39	; 0x27
    fbca:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fbcc:	f894 30c7 	ldrb.w	r3, [r4, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
    fbd0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fbd4:	f884 30c7 	strb.w	r3, [r4, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    fbd8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    fbdc:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(HWCFG_SHIFT, GPIO_DIRECTION_OUT);
    fbe0:	2102      	movs	r1, #2
    fbe2:	202d      	movs	r0, #45	; 0x2d
    fbe4:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fbe6:	f894 30cd 	ldrb.w	r3, [r4, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    fbea:	f44f 4780 	mov.w	r7, #16384	; 0x4000
	tmp &= ~PORT_PINCFG_PMUXEN;
    fbee:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fbf2:	f884 30cd 	strb.w	r3, [r4, #205]	; 0xcd
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(HWCFG_CLOCK, GPIO_DIRECTION_OUT);
    fbf6:	2102      	movs	r1, #2
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    fbf8:	f8c4 7094 	str.w	r7, [r4, #148]	; 0x94
    fbfc:	202e      	movs	r0, #46	; 0x2e
    fbfe:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fc00:	f894 30ce 	ldrb.w	r3, [r4, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
    fc04:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fc08:	f884 30ce 	strb.w	r3, [r4, #206]	; 0xce
	gpio_set_pin_function(HWCFG_CLOCK, GPIO_PIN_FUNCTION_OFF);

	// GPIO on PB15

	// Set pin direction to input
	gpio_set_pin_direction(HWCFG_DATA, GPIO_DIRECTION_IN);
    fc0c:	2101      	movs	r1, #1
    fc0e:	202f      	movs	r0, #47	; 0x2f
    fc10:	47a8      	blx	r5

	gpio_set_pin_pull_mode(HWCFG_DATA,
    fc12:	2100      	movs	r1, #0
    fc14:	202f      	movs	r0, #47	; 0x2f
    fc16:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fc18:	f894 30cf 	ldrb.w	r3, [r4, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
    fc1c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fc20:	f884 30cf 	strb.w	r3, [r4, #207]	; 0xcf
	gpio_set_pin_function(HWCFG_DATA, GPIO_PIN_FUNCTION_OFF);

	// GPIO on PC11

	// Set pin direction to input
	gpio_set_pin_direction(MAP_MODE, GPIO_DIRECTION_IN);
    fc24:	2101      	movs	r1, #1
    fc26:	204b      	movs	r0, #75	; 0x4b
    fc28:	47a8      	blx	r5

	gpio_set_pin_pull_mode(MAP_MODE,
    fc2a:	2101      	movs	r1, #1
    fc2c:	204b      	movs	r0, #75	; 0x4b
    fc2e:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fc30:	f894 314b 	ldrb.w	r3, [r4, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
    fc34:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fc38:	f884 314b 	strb.w	r3, [r4, #331]	; 0x14b
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(UI_PWR_EN, GPIO_DIRECTION_OUT);
    fc3c:	2102      	movs	r1, #2
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    fc3e:	f8c4 7114 	str.w	r7, [r4, #276]	; 0x114
    fc42:	204e      	movs	r0, #78	; 0x4e
    fc44:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fc46:	f894 314e 	ldrb.w	r3, [r4, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
    fc4a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fc4e:	f884 314e 	strb.w	r3, [r4, #334]	; 0x14e
	gpio_set_pin_function(UI_PWR_EN, GPIO_PIN_FUNCTION_OFF);

	// GPIO on PC18

	// Set pin direction to input
	gpio_set_pin_direction(PIN_GRID_SYNC_1, GPIO_DIRECTION_IN);
    fc52:	2101      	movs	r1, #1
    fc54:	2052      	movs	r0, #82	; 0x52
    fc56:	47a8      	blx	r5

	gpio_set_pin_pull_mode(PIN_GRID_SYNC_1,
    fc58:	2100      	movs	r1, #0
    fc5a:	2052      	movs	r0, #82	; 0x52
    fc5c:	47b0      	blx	r6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fc5e:	f894 3152 	ldrb.w	r3, [r4, #338]	; 0x152
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    fc62:	4e4a      	ldr	r6, [pc, #296]	; (fd8c <system_init+0x208>)
	tmp &= ~PORT_PINCFG_PMUXEN;
    fc64:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fc68:	f884 3152 	strb.w	r3, [r4, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    fc6c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
    fc70:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(MUX_A, GPIO_DIRECTION_OUT);
    fc74:	2102      	movs	r1, #2
    fc76:	2053      	movs	r0, #83	; 0x53
    fc78:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fc7a:	f894 3153 	ldrb.w	r3, [r4, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
    fc7e:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fc82:	f884 3153 	strb.w	r3, [r4, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    fc86:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    fc8a:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(MUX_B, GPIO_DIRECTION_OUT);
    fc8e:	2102      	movs	r1, #2
    fc90:	2054      	movs	r0, #84	; 0x54
    fc92:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fc94:	f894 3154 	ldrb.w	r3, [r4, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
    fc98:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fc9c:	f884 3154 	strb.w	r3, [r4, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    fca0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
	                   // <false"> Low
	                   // <true"> High
	                   false);

	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);
    fca4:	2102      	movs	r1, #2
    fca6:	2055      	movs	r0, #85	; 0x55
    fca8:	f8c4 3114 	str.w	r3, [r4, #276]	; 0x114
    fcac:	47a8      	blx	r5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
    fcae:	f894 3155 	ldrb.w	r3, [r4, #341]	; 0x155
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    fcb2:	4d37      	ldr	r5, [pc, #220]	; (fd90 <system_init+0x20c>)
	tmp &= ~PORT_PINCFG_PMUXEN;
    fcb4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
    fcb8:	f884 3155 	strb.w	r3, [r4, #341]	; 0x155

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
    fcbc:	4b35      	ldr	r3, [pc, #212]	; (fd94 <system_init+0x210>)
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    fcbe:	4c36      	ldr	r4, [pc, #216]	; (fd98 <system_init+0x214>)
    fcc0:	4798      	blx	r3
	ADC_1_init();
    fcc2:	4b36      	ldr	r3, [pc, #216]	; (fd9c <system_init+0x218>)
    fcc4:	4798      	blx	r3

	CRC_0_init();
    fcc6:	4b36      	ldr	r3, [pc, #216]	; (fda0 <system_init+0x21c>)
    fcc8:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    fcca:	4b36      	ldr	r3, [pc, #216]	; (fda4 <system_init+0x220>)
    fccc:	4798      	blx	r3

	FLASH_0_init();
    fcce:	4b36      	ldr	r3, [pc, #216]	; (fda8 <system_init+0x224>)
    fcd0:	4798      	blx	r3

	QSPI_INSTANCE_init();
    fcd2:	4b36      	ldr	r3, [pc, #216]	; (fdac <system_init+0x228>)
    fcd4:	4798      	blx	r3
    fcd6:	6963      	ldr	r3, [r4, #20]
    fcd8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    fcdc:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    fcde:	4b34      	ldr	r3, [pc, #208]	; (fdb0 <system_init+0x22c>)
    fce0:	4798      	blx	r3
    fce2:	4934      	ldr	r1, [pc, #208]	; (fdb4 <system_init+0x230>)
    fce4:	4602      	mov	r2, r0
    fce6:	4834      	ldr	r0, [pc, #208]	; (fdb8 <system_init+0x234>)
    fce8:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    fcea:	4b34      	ldr	r3, [pc, #208]	; (fdbc <system_init+0x238>)
    fcec:	4798      	blx	r3
	USART_NORTH_init();
    fcee:	4b34      	ldr	r3, [pc, #208]	; (fdc0 <system_init+0x23c>)
    fcf0:	4798      	blx	r3

	GRID_AUX_init();
    fcf2:	4b34      	ldr	r3, [pc, #208]	; (fdc4 <system_init+0x240>)
    fcf4:	4798      	blx	r3

	UI_SPI_init();
    fcf6:	4b34      	ldr	r3, [pc, #208]	; (fdc8 <system_init+0x244>)
    fcf8:	4798      	blx	r3
	USART_WEST_init();
    fcfa:	4b34      	ldr	r3, [pc, #208]	; (fdcc <system_init+0x248>)
    fcfc:	4798      	blx	r3

	SYS_I2C_init();
    fcfe:	4b34      	ldr	r3, [pc, #208]	; (fdd0 <system_init+0x24c>)
    fd00:	4798      	blx	r3
	USART_SOUTH_init();
    fd02:	4b34      	ldr	r3, [pc, #208]	; (fdd4 <system_init+0x250>)
    fd04:	4798      	blx	r3

	GRID_LED_init();
    fd06:	4b34      	ldr	r3, [pc, #208]	; (fdd8 <system_init+0x254>)
    fd08:	4798      	blx	r3

	delay_driver_init();
    fd0a:	4b34      	ldr	r3, [pc, #208]	; (fddc <system_init+0x258>)
    fd0c:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    fd0e:	6963      	ldr	r3, [r4, #20]
    fd10:	433b      	orrs	r3, r7
    fd12:	4f33      	ldr	r7, [pc, #204]	; (fde0 <system_init+0x25c>)
    fd14:	6163      	str	r3, [r4, #20]
    fd16:	f04f 0840 	mov.w	r8, #64	; 0x40
    fd1a:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    fd1e:	47b0      	blx	r6
    fd20:	4930      	ldr	r1, [pc, #192]	; (fde4 <system_init+0x260>)
    fd22:	4602      	mov	r2, r0
    fd24:	4830      	ldr	r0, [pc, #192]	; (fde8 <system_init+0x264>)
    fd26:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    fd28:	6963      	ldr	r3, [r4, #20]
    fd2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    fd2e:	6163      	str	r3, [r4, #20]
    fd30:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    fd34:	47b0      	blx	r6
    fd36:	492d      	ldr	r1, [pc, #180]	; (fdec <system_init+0x268>)
    fd38:	4602      	mov	r2, r0
    fd3a:	482d      	ldr	r0, [pc, #180]	; (fdf0 <system_init+0x26c>)
    fd3c:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    fd3e:	69a3      	ldr	r3, [r4, #24]
    fd40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    fd44:	61a3      	str	r3, [r4, #24]
    fd46:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    fd4a:	47b0      	blx	r6
    fd4c:	4929      	ldr	r1, [pc, #164]	; (fdf4 <system_init+0x270>)
    fd4e:	4602      	mov	r2, r0
    fd50:	4829      	ldr	r0, [pc, #164]	; (fdf8 <system_init+0x274>)
    fd52:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    fd54:	69a3      	ldr	r3, [r4, #24]
    fd56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    fd5a:	61a3      	str	r3, [r4, #24]
    fd5c:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    fd60:	47b0      	blx	r6
    fd62:	4926      	ldr	r1, [pc, #152]	; (fdfc <system_init+0x278>)
    fd64:	4602      	mov	r2, r0
    fd66:	4826      	ldr	r0, [pc, #152]	; (fe00 <system_init+0x27c>)
    fd68:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	RAND_0_init();
    fd6a:	4b26      	ldr	r3, [pc, #152]	; (fe04 <system_init+0x280>)
    fd6c:	4798      	blx	r3

	USB_DEVICE_INSTANCE_init();
    fd6e:	4b26      	ldr	r3, [pc, #152]	; (fe08 <system_init+0x284>)
    fd70:	4798      	blx	r3

	WDT_0_init();
}
    fd72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	WDT_0_init();
    fd76:	4b25      	ldr	r3, [pc, #148]	; (fe0c <system_init+0x288>)
    fd78:	4718      	bx	r3
    fd7a:	bf00      	nop
    fd7c:	0000ce71 	.word	0x0000ce71
    fd80:	41008000 	.word	0x41008000
    fd84:	0000f2c9 	.word	0x0000f2c9
    fd88:	0000f319 	.word	0x0000f319
    fd8c:	000120a1 	.word	0x000120a1
    fd90:	0000be05 	.word	0x0000be05
    fd94:	0000f359 	.word	0x0000f359
    fd98:	40000800 	.word	0x40000800
    fd9c:	0000f3d9 	.word	0x0000f3d9
    fda0:	0000f45d 	.word	0x0000f45d
    fda4:	0000f481 	.word	0x0000f481
    fda8:	0000f4c1 	.word	0x0000f4c1
    fdac:	0000f5c5 	.word	0x0000f5c5
    fdb0:	0000f231 	.word	0x0000f231
    fdb4:	40002400 	.word	0x40002400
    fdb8:	20014c48 	.word	0x20014c48
    fdbc:	0000f639 	.word	0x0000f639
    fdc0:	0000f6b9 	.word	0x0000f6b9
    fdc4:	0000f739 	.word	0x0000f739
    fdc8:	0000f7f1 	.word	0x0000f7f1
    fdcc:	0000f865 	.word	0x0000f865
    fdd0:	0000f8f5 	.word	0x0000f8f5
    fdd4:	0000f969 	.word	0x0000f969
    fdd8:	0000fa2d 	.word	0x0000fa2d
    fddc:	0000fa59 	.word	0x0000fa59
    fde0:	40001c00 	.word	0x40001c00
    fde4:	40003800 	.word	0x40003800
    fde8:	20014f34 	.word	0x20014f34
    fdec:	40003c00 	.word	0x40003c00
    fdf0:	20014e28 	.word	0x20014e28
    fdf4:	4101a000 	.word	0x4101a000
    fdf8:	20014c68 	.word	0x20014c68
    fdfc:	4101c000 	.word	0x4101c000
    fe00:	20014f14 	.word	0x20014f14
    fe04:	0000fa79 	.word	0x0000fa79
    fe08:	0000fb1d 	.word	0x0000fb1d
    fe0c:	0000fb4d 	.word	0x0000fb4d

0000fe10 <usart_transmission_complete>:
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    fe10:	2300      	movs	r3, #0
    fe12:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    fe14:	69c3      	ldr	r3, [r0, #28]
    fe16:	b10b      	cbz	r3, fe1c <usart_transmission_complete+0xc>
		descr->usart_cb.tx_done(descr);
    fe18:	3808      	subs	r0, #8
    fe1a:	4718      	bx	r3
	}
}
    fe1c:	4770      	bx	lr

0000fe1e <usart_error>:
 */
static void usart_error(struct _usart_async_device *device)
{
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    fe1e:	2300      	movs	r3, #0
    fe20:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    fe22:	6a43      	ldr	r3, [r0, #36]	; 0x24
    fe24:	b10b      	cbz	r3, fe2a <usart_error+0xc>
		descr->usart_cb.error(descr);
    fe26:	3808      	subs	r0, #8
    fe28:	4718      	bx	r3
	}
}
    fe2a:	4770      	bx	lr

0000fe2c <usart_fill_rx_buffer>:
{
    fe2c:	b570      	push	{r4, r5, r6, lr}
    fe2e:	4604      	mov	r4, r0
	ringbuffer_put(&descr->rx, data);
    fe30:	4b05      	ldr	r3, [pc, #20]	; (fe48 <usart_fill_rx_buffer+0x1c>)
    fe32:	f1a0 0508 	sub.w	r5, r0, #8
    fe36:	302c      	adds	r0, #44	; 0x2c
    fe38:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    fe3a:	6a23      	ldr	r3, [r4, #32]
    fe3c:	b11b      	cbz	r3, fe46 <usart_fill_rx_buffer+0x1a>
		descr->usart_cb.rx_done(descr);
    fe3e:	4628      	mov	r0, r5
}
    fe40:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		descr->usart_cb.rx_done(descr);
    fe44:	4718      	bx	r3
}
    fe46:	bd70      	pop	{r4, r5, r6, pc}
    fe48:	000112c1 	.word	0x000112c1

0000fe4c <usart_async_write>:
{
    fe4c:	b570      	push	{r4, r5, r6, lr}
    fe4e:	460e      	mov	r6, r1
    fe50:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    fe52:	4604      	mov	r4, r0
    fe54:	b118      	cbz	r0, fe5e <usart_async_write+0x12>
    fe56:	b1d9      	cbz	r1, fe90 <usart_async_write+0x44>
    fe58:	1e10      	subs	r0, r2, #0
    fe5a:	bf18      	it	ne
    fe5c:	2001      	movne	r0, #1
    fe5e:	4b0f      	ldr	r3, [pc, #60]	; (fe9c <usart_async_write+0x50>)
    fe60:	490f      	ldr	r1, [pc, #60]	; (fea0 <usart_async_write+0x54>)
    fe62:	f240 123b 	movw	r2, #315	; 0x13b
    fe66:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    fe68:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    fe6c:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    fe70:	429a      	cmp	r2, r3
    fe72:	d10f      	bne.n	fe94 <usart_async_write+0x48>
	descr->tx_por           = 0;
    fe74:	2300      	movs	r3, #0
    fe76:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    fe7a:	2301      	movs	r3, #1
    fe7c:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    fe7e:	f104 0008 	add.w	r0, r4, #8
    fe82:	4b08      	ldr	r3, [pc, #32]	; (fea4 <usart_async_write+0x58>)
	descr->tx_buffer        = (uint8_t *)buf;
    fe84:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    fe86:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	_usart_async_enable_byte_sent_irq(&descr->device);
    fe8a:	4798      	blx	r3
	return (int32_t)length;
    fe8c:	4628      	mov	r0, r5
}
    fe8e:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    fe90:	4608      	mov	r0, r1
    fe92:	e7e4      	b.n	fe5e <usart_async_write+0x12>
		return ERR_NO_RESOURCE;
    fe94:	f06f 001b 	mvn.w	r0, #27
    fe98:	e7f9      	b.n	fe8e <usart_async_write+0x42>
    fe9a:	bf00      	nop
    fe9c:	0000d0fd 	.word	0x0000d0fd
    fea0:	00015c69 	.word	0x00015c69
    fea4:	000108a7 	.word	0x000108a7

0000fea8 <usart_process_byte_sent>:
	if (descr->tx_por != descr->tx_buffer_length) {
    fea8:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    feaa:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    feae:	429a      	cmp	r2, r3
{
    feb0:	b510      	push	{r4, lr}
    feb2:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    feb4:	d00a      	beq.n	fecc <usart_process_byte_sent+0x24>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    feb6:	6c02      	ldr	r2, [r0, #64]	; 0x40
    feb8:	1c59      	adds	r1, r3, #1
    feba:	8781      	strh	r1, [r0, #60]	; 0x3c
    febc:	5cd1      	ldrb	r1, [r2, r3]
    febe:	4b04      	ldr	r3, [pc, #16]	; (fed0 <usart_process_byte_sent+0x28>)
    fec0:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    fec2:	4b04      	ldr	r3, [pc, #16]	; (fed4 <usart_process_byte_sent+0x2c>)
    fec4:	4620      	mov	r0, r4
}
    fec6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_usart_async_enable_tx_done_irq(&descr->device);
    feca:	4718      	bx	r3
    fecc:	4b02      	ldr	r3, [pc, #8]	; (fed8 <usart_process_byte_sent+0x30>)
    fece:	e7fa      	b.n	fec6 <usart_process_byte_sent+0x1e>
    fed0:	0001087b 	.word	0x0001087b
    fed4:	000108a7 	.word	0x000108a7
    fed8:	000108af 	.word	0x000108af

0000fedc <usart_async_read>:
{
    fedc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    fee0:	460e      	mov	r6, r1
    fee2:	4617      	mov	r7, r2
	ASSERT(descr && buf && length);
    fee4:	4604      	mov	r4, r0
    fee6:	b118      	cbz	r0, fef0 <usart_async_read+0x14>
    fee8:	b1e9      	cbz	r1, ff26 <usart_async_read+0x4a>
    feea:	1e10      	subs	r0, r2, #0
    feec:	bf18      	it	ne
    feee:	2001      	movne	r0, #1
    fef0:	4910      	ldr	r1, [pc, #64]	; (ff34 <usart_async_read+0x58>)
    fef2:	4b11      	ldr	r3, [pc, #68]	; (ff38 <usart_async_read+0x5c>)
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    fef4:	f8df 9050 	ldr.w	r9, [pc, #80]	; ff48 <usart_async_read+0x6c>
	ASSERT(descr && buf && length);
    fef8:	f44f 72ac 	mov.w	r2, #344	; 0x158
    fefc:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    fefe:	3434      	adds	r4, #52	; 0x34
	CRITICAL_SECTION_ENTER()
    ff00:	4b0e      	ldr	r3, [pc, #56]	; (ff3c <usart_async_read+0x60>)
    ff02:	a801      	add	r0, sp, #4
    ff04:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    ff06:	4b0e      	ldr	r3, [pc, #56]	; (ff40 <usart_async_read+0x64>)
    ff08:	4620      	mov	r0, r4
    ff0a:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    ff0c:	4b0d      	ldr	r3, [pc, #52]	; (ff44 <usart_async_read+0x68>)
	num = ringbuffer_num(&descr->rx);
    ff0e:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    ff10:	a801      	add	r0, sp, #4
    ff12:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    ff14:	2500      	movs	r5, #0
    ff16:	45a8      	cmp	r8, r5
    ff18:	d001      	beq.n	ff1e <usart_async_read+0x42>
    ff1a:	42bd      	cmp	r5, r7
    ff1c:	d105      	bne.n	ff2a <usart_async_read+0x4e>
}
    ff1e:	4628      	mov	r0, r5
    ff20:	b003      	add	sp, #12
    ff22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && buf && length);
    ff26:	4608      	mov	r0, r1
    ff28:	e7e2      	b.n	fef0 <usart_async_read+0x14>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    ff2a:	1971      	adds	r1, r6, r5
    ff2c:	4620      	mov	r0, r4
    ff2e:	47c8      	blx	r9
    ff30:	3501      	adds	r5, #1
    ff32:	e7f0      	b.n	ff16 <usart_async_read+0x3a>
    ff34:	00015c69 	.word	0x00015c69
    ff38:	0000d0fd 	.word	0x0000d0fd
    ff3c:	00011329 	.word	0x00011329
    ff40:	00011305 	.word	0x00011305
    ff44:	00011337 	.word	0x00011337
    ff48:	00011281 	.word	0x00011281

0000ff4c <usart_async_init>:
{
    ff4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ff4e:	460d      	mov	r5, r1
    ff50:	4616      	mov	r6, r2
    ff52:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    ff54:	4604      	mov	r4, r0
    ff56:	b120      	cbz	r0, ff62 <usart_async_init+0x16>
    ff58:	b309      	cbz	r1, ff9e <usart_async_init+0x52>
    ff5a:	b312      	cbz	r2, ffa2 <usart_async_init+0x56>
    ff5c:	1e18      	subs	r0, r3, #0
    ff5e:	bf18      	it	ne
    ff60:	2001      	movne	r0, #1
    ff62:	4912      	ldr	r1, [pc, #72]	; (ffac <usart_async_init+0x60>)
    ff64:	4b12      	ldr	r3, [pc, #72]	; (ffb0 <usart_async_init+0x64>)
    ff66:	223a      	movs	r2, #58	; 0x3a
    ff68:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    ff6a:	4b12      	ldr	r3, [pc, #72]	; (ffb4 <usart_async_init+0x68>)
    ff6c:	463a      	mov	r2, r7
    ff6e:	4631      	mov	r1, r6
    ff70:	f104 0034 	add.w	r0, r4, #52	; 0x34
    ff74:	4798      	blx	r3
    ff76:	b9b0      	cbnz	r0, ffa6 <usart_async_init+0x5a>
	init_status = _usart_async_init(&descr->device, hw);
    ff78:	4b0f      	ldr	r3, [pc, #60]	; (ffb8 <usart_async_init+0x6c>)
    ff7a:	4629      	mov	r1, r5
    ff7c:	f104 0008 	add.w	r0, r4, #8
    ff80:	4798      	blx	r3
	if (init_status) {
    ff82:	b958      	cbnz	r0, ff9c <usart_async_init+0x50>
	descr->io.read  = usart_async_read;
    ff84:	4b0d      	ldr	r3, [pc, #52]	; (ffbc <usart_async_init+0x70>)
    ff86:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_async_write;
    ff88:	4b0d      	ldr	r3, [pc, #52]	; (ffc0 <usart_async_init+0x74>)
    ff8a:	6023      	str	r3, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    ff8c:	4b0d      	ldr	r3, [pc, #52]	; (ffc4 <usart_async_init+0x78>)
    ff8e:	60a3      	str	r3, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    ff90:	4b0d      	ldr	r3, [pc, #52]	; (ffc8 <usart_async_init+0x7c>)
    ff92:	60e3      	str	r3, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    ff94:	4b0d      	ldr	r3, [pc, #52]	; (ffcc <usart_async_init+0x80>)
    ff96:	6123      	str	r3, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    ff98:	4b0d      	ldr	r3, [pc, #52]	; (ffd0 <usart_async_init+0x84>)
    ff9a:	6163      	str	r3, [r4, #20]
}
    ff9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    ff9e:	4608      	mov	r0, r1
    ffa0:	e7df      	b.n	ff62 <usart_async_init+0x16>
    ffa2:	4610      	mov	r0, r2
    ffa4:	e7dd      	b.n	ff62 <usart_async_init+0x16>
		return ERR_INVALID_ARG;
    ffa6:	f06f 000c 	mvn.w	r0, #12
    ffaa:	e7f7      	b.n	ff9c <usart_async_init+0x50>
    ffac:	00015c69 	.word	0x00015c69
    ffb0:	0000d0fd 	.word	0x0000d0fd
    ffb4:	00011245 	.word	0x00011245
    ffb8:	000107bd 	.word	0x000107bd
    ffbc:	0000fedd 	.word	0x0000fedd
    ffc0:	0000fe4d 	.word	0x0000fe4d
    ffc4:	0000fea9 	.word	0x0000fea9
    ffc8:	0000fe2d 	.word	0x0000fe2d
    ffcc:	0000fe11 	.word	0x0000fe11
    ffd0:	0000fe1f 	.word	0x0000fe1f

0000ffd4 <usart_async_enable>:
{
    ffd4:	b510      	push	{r4, lr}
	ASSERT(descr);
    ffd6:	4604      	mov	r4, r0
    ffd8:	3800      	subs	r0, #0
    ffda:	bf18      	it	ne
    ffdc:	2001      	movne	r0, #1
    ffde:	4905      	ldr	r1, [pc, #20]	; (fff4 <usart_async_enable+0x20>)
    ffe0:	4b05      	ldr	r3, [pc, #20]	; (fff8 <usart_async_enable+0x24>)
    ffe2:	2261      	movs	r2, #97	; 0x61
    ffe4:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    ffe6:	f104 0008 	add.w	r0, r4, #8
    ffea:	4b04      	ldr	r3, [pc, #16]	; (fffc <usart_async_enable+0x28>)
    ffec:	4798      	blx	r3
}
    ffee:	2000      	movs	r0, #0
    fff0:	bd10      	pop	{r4, pc}
    fff2:	bf00      	nop
    fff4:	00015c69 	.word	0x00015c69
    fff8:	0000d0fd 	.word	0x0000d0fd
    fffc:	00010849 	.word	0x00010849

00010000 <usart_async_disable>:
{
   10000:	b510      	push	{r4, lr}
	ASSERT(descr);
   10002:	4604      	mov	r4, r0
   10004:	3800      	subs	r0, #0
   10006:	bf18      	it	ne
   10008:	2001      	movne	r0, #1
   1000a:	4905      	ldr	r1, [pc, #20]	; (10020 <usart_async_disable+0x20>)
   1000c:	4b05      	ldr	r3, [pc, #20]	; (10024 <usart_async_disable+0x24>)
   1000e:	226c      	movs	r2, #108	; 0x6c
   10010:	4798      	blx	r3
	_usart_async_disable(&descr->device);
   10012:	f104 0008 	add.w	r0, r4, #8
   10016:	4b04      	ldr	r3, [pc, #16]	; (10028 <usart_async_disable+0x28>)
   10018:	4798      	blx	r3
}
   1001a:	2000      	movs	r0, #0
   1001c:	bd10      	pop	{r4, pc}
   1001e:	bf00      	nop
   10020:	00015c69 	.word	0x00015c69
   10024:	0000d0fd 	.word	0x0000d0fd
   10028:	0001085d 	.word	0x0001085d

0001002c <usart_async_get_io_descriptor>:
{
   1002c:	b538      	push	{r3, r4, r5, lr}
   1002e:	460d      	mov	r5, r1
	ASSERT(descr && io);
   10030:	4604      	mov	r4, r0
   10032:	b110      	cbz	r0, 1003a <usart_async_get_io_descriptor+0xe>
   10034:	1e08      	subs	r0, r1, #0
   10036:	bf18      	it	ne
   10038:	2001      	movne	r0, #1
   1003a:	4903      	ldr	r1, [pc, #12]	; (10048 <usart_async_get_io_descriptor+0x1c>)
   1003c:	4b03      	ldr	r3, [pc, #12]	; (1004c <usart_async_get_io_descriptor+0x20>)
   1003e:	2277      	movs	r2, #119	; 0x77
   10040:	4798      	blx	r3
	*io = &descr->io;
   10042:	602c      	str	r4, [r5, #0]
}
   10044:	2000      	movs	r0, #0
   10046:	bd38      	pop	{r3, r4, r5, pc}
   10048:	00015c69 	.word	0x00015c69
   1004c:	0000d0fd 	.word	0x0000d0fd

00010050 <usart_async_register_callback>:
{
   10050:	b570      	push	{r4, r5, r6, lr}
	ASSERT(descr);
   10052:	4605      	mov	r5, r0
   10054:	3800      	subs	r0, #0
{
   10056:	460c      	mov	r4, r1
	ASSERT(descr);
   10058:	bf18      	it	ne
   1005a:	2001      	movne	r0, #1
   1005c:	4911      	ldr	r1, [pc, #68]	; (100a4 <usart_async_register_callback+0x54>)
   1005e:	4b12      	ldr	r3, [pc, #72]	; (100a8 <usart_async_register_callback+0x58>)
{
   10060:	4616      	mov	r6, r2
	ASSERT(descr);
   10062:	2283      	movs	r2, #131	; 0x83
   10064:	4798      	blx	r3
	switch (type) {
   10066:	2c01      	cmp	r4, #1
   10068:	d00d      	beq.n	10086 <usart_async_register_callback+0x36>
   1006a:	2c02      	cmp	r4, #2
   1006c:	d011      	beq.n	10092 <usart_async_register_callback+0x42>
   1006e:	b9b4      	cbnz	r4, 1009e <usart_async_register_callback+0x4e>
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
   10070:	1e32      	subs	r2, r6, #0
		descr->usart_cb.rx_done = cb;
   10072:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
   10074:	bf18      	it	ne
   10076:	2201      	movne	r2, #1
   10078:	2101      	movs	r1, #1
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
   1007a:	f105 0008 	add.w	r0, r5, #8
   1007e:	4b0b      	ldr	r3, [pc, #44]	; (100ac <usart_async_register_callback+0x5c>)
   10080:	4798      	blx	r3
	return ERR_NONE;
   10082:	2000      	movs	r0, #0
}
   10084:	bd70      	pop	{r4, r5, r6, pc}
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
   10086:	1e32      	subs	r2, r6, #0
		descr->usart_cb.tx_done = cb;
   10088:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
   1008a:	bf18      	it	ne
   1008c:	2201      	movne	r2, #1
   1008e:	2102      	movs	r1, #2
   10090:	e7f3      	b.n	1007a <usart_async_register_callback+0x2a>
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
   10092:	1e32      	subs	r2, r6, #0
		descr->usart_cb.error = cb;
   10094:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
   10096:	bf18      	it	ne
   10098:	2201      	movne	r2, #1
   1009a:	2103      	movs	r1, #3
   1009c:	e7ed      	b.n	1007a <usart_async_register_callback+0x2a>
	switch (type) {
   1009e:	f06f 000c 	mvn.w	r0, #12
   100a2:	e7ef      	b.n	10084 <usart_async_register_callback+0x34>
   100a4:	00015c69 	.word	0x00015c69
   100a8:	0000d0fd 	.word	0x0000d0fd
   100ac:	000108b9 	.word	0x000108b9

000100b0 <usart_async_set_parity>:
{
   100b0:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr);
   100b2:	4604      	mov	r4, r0
   100b4:	3800      	subs	r0, #0
   100b6:	bf18      	it	ne
   100b8:	2001      	movne	r0, #1
{
   100ba:	460d      	mov	r5, r1
	ASSERT(descr);
   100bc:	22cb      	movs	r2, #203	; 0xcb
   100be:	4905      	ldr	r1, [pc, #20]	; (100d4 <usart_async_set_parity+0x24>)
   100c0:	4b05      	ldr	r3, [pc, #20]	; (100d8 <usart_async_set_parity+0x28>)
   100c2:	4798      	blx	r3
	_usart_async_set_parity(&descr->device, parity);
   100c4:	f104 0008 	add.w	r0, r4, #8
   100c8:	4b04      	ldr	r3, [pc, #16]	; (100dc <usart_async_set_parity+0x2c>)
   100ca:	4629      	mov	r1, r5
   100cc:	4798      	blx	r3
}
   100ce:	2000      	movs	r0, #0
   100d0:	bd38      	pop	{r3, r4, r5, pc}
   100d2:	bf00      	nop
   100d4:	00015c69 	.word	0x00015c69
   100d8:	0000d0fd 	.word	0x0000d0fd
   100dc:	00010869 	.word	0x00010869

000100e0 <hri_sercomi2cm_wait_for_sync>:
typedef uint8_t  hri_sercomusart_rxerrcnt_reg_t;
typedef uint8_t  hri_sercomusart_rxpl_reg_t;

static inline void hri_sercomi2cm_wait_for_sync(const void *const hw, hri_sercomi2cm_syncbusy_reg_t reg)
{
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
   100e0:	69c3      	ldr	r3, [r0, #28]
   100e2:	420b      	tst	r3, r1
   100e4:	d1fc      	bne.n	100e0 <hri_sercomi2cm_wait_for_sync>
	};
}
   100e6:	4770      	bx	lr

000100e8 <hri_sercomspi_wait_for_sync>:
	return ((Sercom *)hw)->I2CS.SYNCBUSY.reg & reg;
}

static inline void hri_sercomspi_wait_for_sync(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
   100e8:	69c3      	ldr	r3, [r0, #28]
   100ea:	420b      	tst	r3, r1
   100ec:	d1fc      	bne.n	100e8 <hri_sercomspi_wait_for_sync>
	};
}
   100ee:	4770      	bx	lr

000100f0 <hri_sercomusart_wait_for_sync>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
}

static inline void hri_sercomusart_wait_for_sync(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
   100f0:	69c3      	ldr	r3, [r0, #28]
   100f2:	420b      	tst	r3, r1
   100f4:	d1fc      	bne.n	100f0 <hri_sercomusart_wait_for_sync>
	};
}
   100f6:	4770      	bx	lr

000100f8 <hri_sercomi2cm_clear_CTRLA_ENABLE_bit>:
}

static inline void hri_sercomi2cm_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
   100f8:	6802      	ldr	r2, [r0, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
   100fa:	4b03      	ldr	r3, [pc, #12]	; (10108 <hri_sercomi2cm_clear_CTRLA_ENABLE_bit+0x10>)
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
   100fc:	f022 0202 	bic.w	r2, r2, #2
   10100:	6002      	str	r2, [r0, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
   10102:	2103      	movs	r1, #3
   10104:	4718      	bx	r3
   10106:	bf00      	nop
   10108:	000100e1 	.word	0x000100e1

0001010c <hri_sercomspi_clear_CTRLA_ENABLE_bit>:
}

static inline void hri_sercomspi_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
   1010c:	6802      	ldr	r2, [r0, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   1010e:	4b03      	ldr	r3, [pc, #12]	; (1011c <hri_sercomspi_clear_CTRLA_ENABLE_bit+0x10>)
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
   10110:	f022 0202 	bic.w	r2, r2, #2
   10114:	6002      	str	r2, [r0, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   10116:	2103      	movs	r1, #3
   10118:	4718      	bx	r3
   1011a:	bf00      	nop
   1011c:	000100e9 	.word	0x000100e9

00010120 <hri_sercomusart_get_CTRLA_ENABLE_bit>:
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline bool hri_sercomusart_get_CTRLA_ENABLE_bit(const void *const hw)
{
   10120:	b508      	push	{r3, lr}
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   10122:	2103      	movs	r1, #3
   10124:	4b02      	ldr	r3, [pc, #8]	; (10130 <hri_sercomusart_get_CTRLA_ENABLE_bit+0x10>)
   10126:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
   10128:	6800      	ldr	r0, [r0, #0]
	tmp = (tmp & SERCOM_USART_CTRLA_ENABLE) >> SERCOM_USART_CTRLA_ENABLE_Pos;
	return (bool)tmp;
}
   1012a:	f3c0 0040 	ubfx	r0, r0, #1, #1
   1012e:	bd08      	pop	{r3, pc}
   10130:	000100f1 	.word	0x000100f1

00010134 <hri_sercomusart_write_CTRLA_ENABLE_bit>:

static inline void hri_sercomusart_write_CTRLA_ENABLE_bit(const void *const hw, bool value)
{
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
   10134:	6803      	ldr	r3, [r0, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
   10136:	f023 0302 	bic.w	r3, r3, #2
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
   1013a:	ea43 0141 	orr.w	r1, r3, r1, lsl #1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
   1013e:	6001      	str	r1, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   10140:	4b01      	ldr	r3, [pc, #4]	; (10148 <hri_sercomusart_write_CTRLA_ENABLE_bit+0x14>)
   10142:	2103      	movs	r1, #3
   10144:	4718      	bx	r3
   10146:	bf00      	nop
   10148:	000100f1 	.word	0x000100f1

0001014c <hri_sercomusart_clear_CTRLA_ENABLE_bit>:
}

static inline void hri_sercomusart_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
   1014c:	6802      	ldr	r2, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   1014e:	4b03      	ldr	r3, [pc, #12]	; (1015c <hri_sercomusart_clear_CTRLA_ENABLE_bit+0x10>)
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
   10150:	f022 0202 	bic.w	r2, r2, #2
   10154:	6002      	str	r2, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   10156:	2103      	movs	r1, #3
   10158:	4718      	bx	r3
   1015a:	bf00      	nop
   1015c:	000100f1 	.word	0x000100f1

00010160 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
   10160:	b570      	push	{r4, r5, r6, lr}
	Sercom *const sercom_modules[] = SERCOM_INSTS;
   10162:	4d0c      	ldr	r5, [pc, #48]	; (10194 <_sercom_get_hardware_index+0x34>)
{
   10164:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
   10166:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
   10168:	b088      	sub	sp, #32
	Sercom *const sercom_modules[] = SERCOM_INSTS;
   1016a:	466c      	mov	r4, sp
   1016c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   1016e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   10172:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   10176:	466a      	mov	r2, sp
   10178:	2300      	movs	r3, #0
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
   1017a:	f852 1b04 	ldr.w	r1, [r2], #4
   1017e:	42b1      	cmp	r1, r6
   10180:	d102      	bne.n	10188 <_sercom_get_hardware_index+0x28>
			return i;
   10182:	b2d8      	uxtb	r0, r3
		}
	}
	return 0;
}
   10184:	b008      	add	sp, #32
   10186:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
   10188:	3301      	adds	r3, #1
   1018a:	2b08      	cmp	r3, #8
   1018c:	d1f5      	bne.n	1017a <_sercom_get_hardware_index+0x1a>
	return 0;
   1018e:	2000      	movs	r0, #0
   10190:	e7f8      	b.n	10184 <_sercom_get_hardware_index+0x24>
   10192:	bf00      	nop
   10194:	00015ca4 	.word	0x00015ca4

00010198 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
   10198:	b510      	push	{r4, lr}
	void *hw = device->hw;
   1019a:	6984      	ldr	r4, [r0, #24]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
   1019c:	7e22      	ldrb	r2, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
   1019e:	07d1      	lsls	r1, r2, #31
{
   101a0:	4603      	mov	r3, r0
	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
   101a2:	d508      	bpl.n	101b6 <_sercom_usart_interrupt_handler+0x1e>
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
   101a4:	7da2      	ldrb	r2, [r4, #22]
   101a6:	07d2      	lsls	r2, r2, #31
   101a8:	d505      	bpl.n	101b6 <_sercom_usart_interrupt_handler+0x1e>
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
   101aa:	2201      	movs	r2, #1
   101ac:	7522      	strb	r2, [r4, #20]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
   101ae:	6803      	ldr	r3, [r0, #0]
		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
		status = hri_sercomusart_read_STATUS_reg(hw);
		hri_sercomusart_clear_STATUS_reg(hw, status);
	}
}
   101b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		device->usart_cb.tx_byte_sent(device);
   101b4:	4718      	bx	r3
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
   101b6:	7e22      	ldrb	r2, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
   101b8:	0790      	lsls	r0, r2, #30
   101ba:	d509      	bpl.n	101d0 <_sercom_usart_interrupt_handler+0x38>
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
   101bc:	7da2      	ldrb	r2, [r4, #22]
   101be:	0791      	lsls	r1, r2, #30
   101c0:	d506      	bpl.n	101d0 <_sercom_usart_interrupt_handler+0x38>
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
   101c2:	2202      	movs	r2, #2
   101c4:	7522      	strb	r2, [r4, #20]
		device->usart_cb.tx_done_cb(device);
   101c6:	4618      	mov	r0, r3
}
   101c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		device->usart_cb.tx_done_cb(device);
   101cc:	689a      	ldr	r2, [r3, #8]
   101ce:	4710      	bx	r2
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
   101d0:	7e22      	ldrb	r2, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
   101d2:	0752      	lsls	r2, r2, #29
   101d4:	d50d      	bpl.n	101f2 <_sercom_usart_interrupt_handler+0x5a>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
   101d6:	8b62      	ldrh	r2, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
   101d8:	f002 0237 	and.w	r2, r2, #55	; 0x37
   101dc:	b112      	cbz	r2, 101e4 <_sercom_usart_interrupt_handler+0x4c>
	((Sercom *)hw)->USART.STATUS.reg = mask;
   101de:	23ff      	movs	r3, #255	; 0xff
   101e0:	8363      	strh	r3, [r4, #26]
}
   101e2:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
   101e4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
   101e6:	685a      	ldr	r2, [r3, #4]
}
   101e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
   101ec:	b2c9      	uxtb	r1, r1
   101ee:	4618      	mov	r0, r3
   101f0:	4710      	bx	r2
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
   101f2:	7e22      	ldrb	r2, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
   101f4:	09d2      	lsrs	r2, r2, #7
   101f6:	d0f4      	beq.n	101e2 <_sercom_usart_interrupt_handler+0x4a>
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
   101f8:	2280      	movs	r2, #128	; 0x80
   101fa:	7622      	strb	r2, [r4, #24]
		device->usart_cb.error_cb(device);
   101fc:	4618      	mov	r0, r3
   101fe:	68da      	ldr	r2, [r3, #12]
   10200:	4790      	blx	r2
	return ((Sercom *)hw)->USART.STATUS.reg;
   10202:	8b63      	ldrh	r3, [r4, #26]
   10204:	b29b      	uxth	r3, r3
   10206:	e7eb      	b.n	101e0 <_sercom_usart_interrupt_handler+0x48>

00010208 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
   10208:	4b11      	ldr	r3, [pc, #68]	; (10250 <_sercom_init_irq_param+0x48>)
   1020a:	4298      	cmp	r0, r3
   1020c:	d105      	bne.n	1021a <_sercom_init_irq_param+0x12>
		_sercom0_dev = (struct _usart_async_device *)dev;
   1020e:	4b11      	ldr	r3, [pc, #68]	; (10254 <_sercom_init_irq_param+0x4c>)
   10210:	6019      	str	r1, [r3, #0]

	if (hw == SERCOM5) {
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
   10212:	4b11      	ldr	r3, [pc, #68]	; (10258 <_sercom_init_irq_param+0x50>)
   10214:	4298      	cmp	r0, r3
   10216:	d018      	beq.n	1024a <_sercom_init_irq_param+0x42>
   10218:	4770      	bx	lr
	if (hw == SERCOM1) {
   1021a:	4b10      	ldr	r3, [pc, #64]	; (1025c <_sercom_init_irq_param+0x54>)
   1021c:	4298      	cmp	r0, r3
   1021e:	d00b      	beq.n	10238 <_sercom_init_irq_param+0x30>
	if (hw == SERCOM3) {
   10220:	4b0f      	ldr	r3, [pc, #60]	; (10260 <_sercom_init_irq_param+0x58>)
   10222:	4298      	cmp	r0, r3
   10224:	d00b      	beq.n	1023e <_sercom_init_irq_param+0x36>
	if (hw == SERCOM4) {
   10226:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
   1022a:	d00b      	beq.n	10244 <_sercom_init_irq_param+0x3c>
	if (hw == SERCOM5) {
   1022c:	4b0d      	ldr	r3, [pc, #52]	; (10264 <_sercom_init_irq_param+0x5c>)
   1022e:	4298      	cmp	r0, r3
   10230:	d1ef      	bne.n	10212 <_sercom_init_irq_param+0xa>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
   10232:	4b08      	ldr	r3, [pc, #32]	; (10254 <_sercom_init_irq_param+0x4c>)
   10234:	6119      	str	r1, [r3, #16]
	if (hw == SERCOM6) {
   10236:	4770      	bx	lr
		_sercom1_dev = (struct _usart_async_device *)dev;
   10238:	4b06      	ldr	r3, [pc, #24]	; (10254 <_sercom_init_irq_param+0x4c>)
   1023a:	6059      	str	r1, [r3, #4]
	if (hw == SERCOM5) {
   1023c:	e7e9      	b.n	10212 <_sercom_init_irq_param+0xa>
		_sercom3_dev = (struct _spi_async_dev *)dev;
   1023e:	4b05      	ldr	r3, [pc, #20]	; (10254 <_sercom_init_irq_param+0x4c>)
   10240:	6099      	str	r1, [r3, #8]
	if (hw == SERCOM6) {
   10242:	4770      	bx	lr
		_sercom4_dev = (struct _usart_async_device *)dev;
   10244:	4b03      	ldr	r3, [pc, #12]	; (10254 <_sercom_init_irq_param+0x4c>)
   10246:	60d9      	str	r1, [r3, #12]
	if (hw == SERCOM6) {
   10248:	4770      	bx	lr
		_sercom6_dev = (struct _usart_async_device *)dev;
   1024a:	4b02      	ldr	r3, [pc, #8]	; (10254 <_sercom_init_irq_param+0x4c>)
   1024c:	6159      	str	r1, [r3, #20]
	}
}
   1024e:	4770      	bx	lr
   10250:	40003000 	.word	0x40003000
   10254:	20001074 	.word	0x20001074
   10258:	43000800 	.word	0x43000800
   1025c:	40003400 	.word	0x40003400
   10260:	41014000 	.word	0x41014000
   10264:	43000400 	.word	0x43000400

00010268 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
   10268:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
   1026a:	4b03      	ldr	r3, [pc, #12]	; (10278 <_sercom_get_irq_num+0x10>)
   1026c:	4798      	blx	r3
   1026e:	0080      	lsls	r0, r0, #2
   10270:	302e      	adds	r0, #46	; 0x2e
}
   10272:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
   10276:	bd08      	pop	{r3, pc}
   10278:	00010161 	.word	0x00010161

0001027c <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   1027c:	69c2      	ldr	r2, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
   1027e:	f012 0201 	ands.w	r2, r2, #1
{
   10282:	b508      	push	{r3, lr}
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
   10284:	d108      	bne.n	10298 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
   10286:	6803      	ldr	r3, [r0, #0]
   10288:	f043 0302 	orr.w	r3, r3, #2
   1028c:	6003      	str	r3, [r0, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   1028e:	2103      	movs	r1, #3
   10290:	4b03      	ldr	r3, [pc, #12]	; (102a0 <_spi_sync_enable+0x24>)
   10292:	4798      	blx	r3
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
   10294:	4610      	mov	r0, r2
}
   10296:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
   10298:	f06f 0003 	mvn.w	r0, #3
   1029c:	e7fb      	b.n	10296 <_spi_sync_enable+0x1a>
   1029e:	bf00      	nop
   102a0:	000100e9 	.word	0x000100e9

000102a4 <_spi_get_regs>:
/** \brief Return the pointer to register settings of specific SERCOM
 *  \param[in] hw_addr The hardware register base address.
 *  \return Pointer to register settings of specific SERCOM.
 */
static inline const struct sercomspi_regs_cfg *_spi_get_regs(const uint32_t hw_addr)
{
   102a4:	b508      	push	{r3, lr}
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
   102a6:	4b08      	ldr	r3, [pc, #32]	; (102c8 <_spi_get_regs+0x24>)
   102a8:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
		if (sercomspi_regs[i].n == n) {
   102aa:	2803      	cmp	r0, #3
   102ac:	d007      	beq.n	102be <_spi_get_regs+0x1a>
   102ae:	2807      	cmp	r0, #7
   102b0:	d107      	bne.n	102c2 <_spi_get_regs+0x1e>
   102b2:	2301      	movs	r3, #1
			return &sercomspi_regs[i];
   102b4:	4805      	ldr	r0, [pc, #20]	; (102cc <_spi_get_regs+0x28>)
   102b6:	eb00 1003 	add.w	r0, r0, r3, lsl #4
   102ba:	4418      	add	r0, r3
		}
	}

	return NULL;
}
   102bc:	bd08      	pop	{r3, pc}
		if (sercomspi_regs[i].n == n) {
   102be:	2300      	movs	r3, #0
   102c0:	e7f8      	b.n	102b4 <_spi_get_regs+0x10>
	return NULL;
   102c2:	2000      	movs	r0, #0
   102c4:	e7fa      	b.n	102bc <_spi_get_regs+0x18>
   102c6:	bf00      	nop
   102c8:	00010161 	.word	0x00010161
   102cc:	00015cc4 	.word	0x00015cc4

000102d0 <_spi_dma_tx_complete>:
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
   102d0:	6883      	ldr	r3, [r0, #8]
   102d2:	685b      	ldr	r3, [r3, #4]
   102d4:	b103      	cbz	r3, 102d8 <_spi_dma_tx_complete+0x8>
		dev->callbacks.tx(resource);
   102d6:	4718      	bx	r3
	}
}
   102d8:	4770      	bx	lr

000102da <_spi_dma_error_occured>:
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
   102da:	6883      	ldr	r3, [r0, #8]
   102dc:	68db      	ldr	r3, [r3, #12]
   102de:	b103      	cbz	r3, 102e2 <_spi_dma_error_occured+0x8>
		dev->callbacks.error(resource);
   102e0:	4718      	bx	r3
	}
}
   102e2:	4770      	bx	lr

000102e4 <__NVIC_EnableIRQ>:
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   102e4:	0942      	lsrs	r2, r0, #5
   102e6:	2301      	movs	r3, #1
   102e8:	f000 001f 	and.w	r0, r0, #31
   102ec:	fa03 f000 	lsl.w	r0, r3, r0
   102f0:	4b01      	ldr	r3, [pc, #4]	; (102f8 <__NVIC_EnableIRQ+0x14>)
   102f2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
}
   102f6:	4770      	bx	lr
   102f8:	e000e100 	.word	0xe000e100

000102fc <_spi_async_enable>:
{
   102fc:	b538      	push	{r3, r4, r5, lr}
   102fe:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
   10300:	4b07      	ldr	r3, [pc, #28]	; (10320 <_spi_async_enable+0x24>)
		NVIC_EnableIRQ((IRQn_Type)irq++);
   10302:	4d08      	ldr	r5, [pc, #32]	; (10324 <_spi_async_enable+0x28>)
	_spi_sync_enable(hw);
   10304:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
   10306:	4620      	mov	r0, r4
   10308:	4b07      	ldr	r3, [pc, #28]	; (10328 <_spi_async_enable+0x2c>)
   1030a:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
   1030c:	2100      	movs	r1, #0
	uint8_t irq = _sercom_get_irq_num(hw);
   1030e:	4604      	mov	r4, r0
		NVIC_EnableIRQ((IRQn_Type)irq++);
   10310:	1860      	adds	r0, r4, r1
   10312:	b2c0      	uxtb	r0, r0
   10314:	47a8      	blx	r5
	for (uint32_t i = 0; i < 4; i++) {
   10316:	3101      	adds	r1, #1
   10318:	2904      	cmp	r1, #4
   1031a:	d1f9      	bne.n	10310 <_spi_async_enable+0x14>
}
   1031c:	2000      	movs	r0, #0
   1031e:	bd38      	pop	{r3, r4, r5, pc}
   10320:	0001027d 	.word	0x0001027d
   10324:	000102e5 	.word	0x000102e5
   10328:	00010269 	.word	0x00010269

0001032c <__NVIC_DisableIRQ>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   1032c:	0943      	lsrs	r3, r0, #5
   1032e:	2201      	movs	r2, #1
   10330:	f000 001f 	and.w	r0, r0, #31
   10334:	fa02 f000 	lsl.w	r0, r2, r0
   10338:	3320      	adds	r3, #32
   1033a:	4a04      	ldr	r2, [pc, #16]	; (1034c <__NVIC_DisableIRQ+0x20>)
   1033c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
   10340:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   10344:	f3bf 8f6f 	isb	sy
}
   10348:	4770      	bx	lr
   1034a:	bf00      	nop
   1034c:	e000e100 	.word	0xe000e100

00010350 <__NVIC_ClearPendingIRQ>:
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   10350:	0943      	lsrs	r3, r0, #5
   10352:	2201      	movs	r2, #1
   10354:	f000 001f 	and.w	r0, r0, #31
   10358:	fa02 f000 	lsl.w	r0, r2, r0
   1035c:	3360      	adds	r3, #96	; 0x60
   1035e:	4a02      	ldr	r2, [pc, #8]	; (10368 <__NVIC_ClearPendingIRQ+0x18>)
   10360:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
   10364:	4770      	bx	lr
   10366:	bf00      	nop
   10368:	e000e100 	.word	0xe000e100

0001036c <_get_i2cm_index>:
{
   1036c:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
   1036e:	4b07      	ldr	r3, [pc, #28]	; (1038c <_get_i2cm_index+0x20>)
   10370:	4798      	blx	r3
		if (_i2cms[i].number == sercom_offset) {
   10372:	2805      	cmp	r0, #5
   10374:	d008      	beq.n	10388 <_get_i2cm_index+0x1c>
	ASSERT(false);
   10376:	2000      	movs	r0, #0
   10378:	4905      	ldr	r1, [pc, #20]	; (10390 <_get_i2cm_index+0x24>)
   1037a:	4b06      	ldr	r3, [pc, #24]	; (10394 <_get_i2cm_index+0x28>)
   1037c:	f240 32ed 	movw	r2, #1005	; 0x3ed
   10380:	4798      	blx	r3
   10382:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   10386:	bd08      	pop	{r3, pc}
			return i;
   10388:	2000      	movs	r0, #0
   1038a:	e7fc      	b.n	10386 <_get_i2cm_index+0x1a>
   1038c:	00010161 	.word	0x00010161
   10390:	00015c86 	.word	0x00015c86
   10394:	0000d0fd 	.word	0x0000d0fd

00010398 <_sercom_i2c_send_stop>:
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
   10398:	6842      	ldr	r2, [r0, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   1039a:	4b03      	ldr	r3, [pc, #12]	; (103a8 <_sercom_i2c_send_stop+0x10>)
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
   1039c:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
   103a0:	6042      	str	r2, [r0, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   103a2:	2104      	movs	r1, #4
   103a4:	4718      	bx	r3
   103a6:	bf00      	nop
   103a8:	000100e1 	.word	0x000100e1

000103ac <_sercom_i2c_sync_analyse_flags>:
{
   103ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   103b0:	460e      	mov	r6, r1
   103b2:	4614      	mov	r4, r2
	((Sercom *)hw)->I2CM.STATUS.reg |= mask;
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   103b4:	2104      	movs	r1, #4
   103b6:	4a56      	ldr	r2, [pc, #344]	; (10510 <_sercom_i2c_sync_analyse_flags+0x164>)
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
   103b8:	f8d0 8000 	ldr.w	r8, [r0]
   103bc:	4605      	mov	r5, r0
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   103be:	4790      	blx	r2
	return ((Sercom *)hw)->I2CM.STATUS.reg;
   103c0:	8b43      	ldrh	r3, [r0, #26]
	if (flags & MB_FLAG) {
   103c2:	f016 0f01 	tst.w	r6, #1
   103c6:	b29b      	uxth	r3, r3
   103c8:	4617      	mov	r7, r2
   103ca:	d064      	beq.n	10496 <_sercom_i2c_sync_analyse_flags+0xea>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
   103cc:	079f      	lsls	r7, r3, #30
   103ce:	d516      	bpl.n	103fe <_sercom_i2c_sync_analyse_flags+0x52>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
   103d0:	2201      	movs	r2, #1
   103d2:	7602      	strb	r2, [r0, #24]
			msg->flags |= I2C_M_FAIL;
   103d4:	8862      	ldrh	r2, [r4, #2]
   103d6:	b292      	uxth	r2, r2
   103d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   103dc:	8062      	strh	r2, [r4, #2]
			msg->flags &= ~I2C_M_BUSY;
   103de:	8862      	ldrh	r2, [r4, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
   103e0:	f003 0601 	and.w	r6, r3, #1
			msg->flags &= ~I2C_M_BUSY;
   103e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   103e8:	0412      	lsls	r2, r2, #16
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
   103ea:	f1c6 26ff 	rsb	r6, r6, #4278255360	; 0xff00ff00
			msg->flags &= ~I2C_M_BUSY;
   103ee:	0c12      	lsrs	r2, r2, #16
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
   103f0:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
			msg->flags &= ~I2C_M_BUSY;
   103f4:	8062      	strh	r2, [r4, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
   103f6:	36fc      	adds	r6, #252	; 0xfc
}
   103f8:	4630      	mov	r0, r6
   103fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
   103fe:	f013 0604 	ands.w	r6, r3, #4
   10402:	d015      	beq.n	10430 <_sercom_i2c_sync_analyse_flags+0x84>
				if (msg->len > 0) {
   10404:	6863      	ldr	r3, [r4, #4]
   10406:	2b00      	cmp	r3, #0
					msg->flags |= I2C_M_FAIL;
   10408:	bfc1      	itttt	gt
   1040a:	8863      	ldrhgt	r3, [r4, #2]
   1040c:	b29b      	uxthgt	r3, r3
   1040e:	f443 5380 	orrgt.w	r3, r3, #4096	; 0x1000
   10412:	8063      	strhgt	r3, [r4, #2]
				if (msg->flags & I2C_M_STOP) {
   10414:	8863      	ldrh	r3, [r4, #2]
   10416:	041e      	lsls	r6, r3, #16
   10418:	d501      	bpl.n	1041e <_sercom_i2c_sync_analyse_flags+0x72>
					_sercom_i2c_send_stop(hw);
   1041a:	4b3e      	ldr	r3, [pc, #248]	; (10514 <_sercom_i2c_sync_analyse_flags+0x168>)
   1041c:	4798      	blx	r3
				msg->flags &= ~I2C_M_BUSY;
   1041e:	8863      	ldrh	r3, [r4, #2]
   10420:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   10424:	041b      	lsls	r3, r3, #16
   10426:	0c1b      	lsrs	r3, r3, #16
   10428:	8063      	strh	r3, [r4, #2]
			return I2C_NACK;
   1042a:	f06f 0601 	mvn.w	r6, #1
   1042e:	e7e3      	b.n	103f8 <_sercom_i2c_sync_analyse_flags+0x4c>
			if (msg->flags & I2C_M_TEN) {
   10430:	8863      	ldrh	r3, [r4, #2]
   10432:	f413 6780 	ands.w	r7, r3, #1024	; 0x400
   10436:	d015      	beq.n	10464 <_sercom_i2c_sync_analyse_flags+0xb8>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
   10438:	8823      	ldrh	r3, [r4, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   1043a:	2104      	movs	r1, #4
   1043c:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
   1043e:	f003 0706 	and.w	r7, r3, #6
   10442:	4790      	blx	r2
	return ((Sercom *)hw)->I2CM.ADDR.reg;
   10444:	6a43      	ldr	r3, [r0, #36]	; 0x24
   10446:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   1044a:	433b      	orrs	r3, r7
				hri_sercomi2cm_write_ADDR_reg(hw,
   1044c:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
   10450:	6243      	str	r3, [r0, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10452:	2104      	movs	r1, #4
   10454:	4790      	blx	r2
				msg->flags &= ~I2C_M_TEN;
   10456:	8863      	ldrh	r3, [r4, #2]
   10458:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
				msg->flags &= ~I2C_M_BUSY;
   1045c:	041b      	lsls	r3, r3, #16
   1045e:	0c1b      	lsrs	r3, r3, #16
   10460:	8063      	strh	r3, [r4, #2]
   10462:	e7c9      	b.n	103f8 <_sercom_i2c_sync_analyse_flags+0x4c>
			if (msg->len == 0) {
   10464:	6866      	ldr	r6, [r4, #4]
   10466:	b94e      	cbnz	r6, 1047c <_sercom_i2c_sync_analyse_flags+0xd0>
				if (msg->flags & I2C_M_STOP) {
   10468:	8863      	ldrh	r3, [r4, #2]
   1046a:	0418      	lsls	r0, r3, #16
   1046c:	d502      	bpl.n	10474 <_sercom_i2c_sync_analyse_flags+0xc8>
					_sercom_i2c_send_stop(hw);
   1046e:	4b29      	ldr	r3, [pc, #164]	; (10514 <_sercom_i2c_sync_analyse_flags+0x168>)
   10470:	4628      	mov	r0, r5
   10472:	4798      	blx	r3
				msg->flags &= ~I2C_M_BUSY;
   10474:	8863      	ldrh	r3, [r4, #2]
   10476:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   1047a:	e7ef      	b.n	1045c <_sercom_i2c_sync_analyse_flags+0xb0>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
   1047c:	68a3      	ldr	r3, [r4, #8]
   1047e:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
   10480:	6283      	str	r3, [r0, #40]	; 0x28
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10482:	2104      	movs	r1, #4
   10484:	4790      	blx	r2
				msg->buffer++;
   10486:	68a3      	ldr	r3, [r4, #8]
   10488:	3301      	adds	r3, #1
   1048a:	60a3      	str	r3, [r4, #8]
				msg->len--;
   1048c:	6863      	ldr	r3, [r4, #4]
   1048e:	3b01      	subs	r3, #1
   10490:	6063      	str	r3, [r4, #4]
	return I2C_OK;
   10492:	2600      	movs	r6, #0
}
   10494:	e7b0      	b.n	103f8 <_sercom_i2c_sync_analyse_flags+0x4c>
	} else if (flags & SB_FLAG) {
   10496:	f016 0602 	ands.w	r6, r6, #2
   1049a:	d0ad      	beq.n	103f8 <_sercom_i2c_sync_analyse_flags+0x4c>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
   1049c:	6862      	ldr	r2, [r4, #4]
   1049e:	2a00      	cmp	r2, #0
   104a0:	d032      	beq.n	10508 <_sercom_i2c_sync_analyse_flags+0x15c>
   104a2:	0759      	lsls	r1, r3, #29
   104a4:	d430      	bmi.n	10508 <_sercom_i2c_sync_analyse_flags+0x15c>
			msg->len--;
   104a6:	3a01      	subs	r2, #1
   104a8:	f3c8 61c0 	ubfx	r1, r8, #27, #1
   104ac:	6062      	str	r2, [r4, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
   104ae:	b99a      	cbnz	r2, 104d8 <_sercom_i2c_sync_analyse_flags+0x12c>
   104b0:	b1a9      	cbz	r1, 104de <_sercom_i2c_sync_analyse_flags+0x132>
				if (msg->flags & I2C_M_STOP) {
   104b2:	8863      	ldrh	r3, [r4, #2]
   104b4:	041b      	lsls	r3, r3, #16
   104b6:	d508      	bpl.n	104ca <_sercom_i2c_sync_analyse_flags+0x11e>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
   104b8:	686b      	ldr	r3, [r5, #4]
   104ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   104be:	606b      	str	r3, [r5, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   104c0:	2104      	movs	r1, #4
   104c2:	4628      	mov	r0, r5
   104c4:	47b8      	blx	r7
					_sercom_i2c_send_stop(hw);
   104c6:	4b13      	ldr	r3, [pc, #76]	; (10514 <_sercom_i2c_sync_analyse_flags+0x168>)
   104c8:	4798      	blx	r3
				msg->flags &= ~I2C_M_BUSY;
   104ca:	8863      	ldrh	r3, [r4, #2]
   104cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   104d0:	041b      	lsls	r3, r3, #16
   104d2:	0c1b      	lsrs	r3, r3, #16
   104d4:	8063      	strh	r3, [r4, #2]
   104d6:	e00c      	b.n	104f2 <_sercom_i2c_sync_analyse_flags+0x146>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
   104d8:	2a01      	cmp	r2, #1
   104da:	d10a      	bne.n	104f2 <_sercom_i2c_sync_analyse_flags+0x146>
   104dc:	b149      	cbz	r1, 104f2 <_sercom_i2c_sync_analyse_flags+0x146>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
   104de:	686b      	ldr	r3, [r5, #4]
   104e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
   104e4:	606b      	str	r3, [r5, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   104e6:	2104      	movs	r1, #4
   104e8:	4628      	mov	r0, r5
   104ea:	47b8      	blx	r7
			if (msg->len == 0) {
   104ec:	6863      	ldr	r3, [r4, #4]
   104ee:	2b00      	cmp	r3, #0
   104f0:	d0df      	beq.n	104b2 <_sercom_i2c_sync_analyse_flags+0x106>
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   104f2:	2104      	movs	r1, #4
   104f4:	4628      	mov	r0, r5
   104f6:	47b8      	blx	r7
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
   104f8:	68a3      	ldr	r3, [r4, #8]
	return ((Sercom *)hw)->I2CM.DATA.reg;
   104fa:	6aaa      	ldr	r2, [r5, #40]	; 0x28
   104fc:	1c59      	adds	r1, r3, #1
   104fe:	60a1      	str	r1, [r4, #8]
   10500:	701a      	strb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
   10502:	2302      	movs	r3, #2
   10504:	762b      	strb	r3, [r5, #24]
   10506:	e7c4      	b.n	10492 <_sercom_i2c_sync_analyse_flags+0xe6>
   10508:	2302      	movs	r3, #2
   1050a:	762b      	strb	r3, [r5, #24]
   1050c:	e78d      	b.n	1042a <_sercom_i2c_sync_analyse_flags+0x7e>
   1050e:	bf00      	nop
   10510:	000100e1 	.word	0x000100e1
   10514:	00010399 	.word	0x00010399

00010518 <_usart_set_parity>:
{
   10518:	b573      	push	{r0, r1, r4, r5, r6, lr}
	bool enabled = hri_sercomusart_get_CTRLA_ENABLE_bit(hw);
   1051a:	4b16      	ldr	r3, [pc, #88]	; (10574 <_usart_set_parity+0x5c>)
{
   1051c:	4604      	mov	r4, r0
   1051e:	460d      	mov	r5, r1
	bool enabled = hri_sercomusart_get_CTRLA_ENABLE_bit(hw);
   10520:	4798      	blx	r3
	hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
   10522:	4b15      	ldr	r3, [pc, #84]	; (10578 <_usart_set_parity+0x60>)
	bool enabled = hri_sercomusart_get_CTRLA_ENABLE_bit(hw);
   10524:	4606      	mov	r6, r0
	hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
   10526:	4620      	mov	r0, r4
   10528:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
   1052a:	4b14      	ldr	r3, [pc, #80]	; (1057c <_usart_set_parity+0x64>)
   1052c:	a801      	add	r0, sp, #4
   1052e:	4798      	blx	r3
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
   10530:	4a13      	ldr	r2, [pc, #76]	; (10580 <_usart_set_parity+0x68>)
   10532:	4620      	mov	r0, r4
   10534:	2102      	movs	r1, #2
   10536:	4790      	blx	r2
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_FORM(mask);
   10538:	6823      	ldr	r3, [r4, #0]
	if (USART_PARITY_NONE != parity) {
   1053a:	2d02      	cmp	r5, #2
   1053c:	bf14      	ite	ne
   1053e:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_FORM(mask);
   10542:	f023 7380 	biceq.w	r3, r3, #16777216	; 0x1000000
   10546:	6023      	str	r3, [r4, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
   10548:	211f      	movs	r1, #31
   1054a:	4790      	blx	r2
	tmp = ((Sercom *)hw)->USART.CTRLB.reg;
   1054c:	6863      	ldr	r3, [r4, #4]
	hri_sercomusart_write_CTRLB_PMODE_bit(hw, parity);
   1054e:	3d00      	subs	r5, #0
   10550:	bf18      	it	ne
   10552:	2501      	movne	r5, #1
	tmp &= ~SERCOM_USART_CTRLB_PMODE;
   10554:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
	tmp |= value << SERCOM_USART_CTRLB_PMODE_Pos;
   10558:	ea43 3545 	orr.w	r5, r3, r5, lsl #13
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
   1055c:	211f      	movs	r1, #31
	((Sercom *)hw)->USART.CTRLB.reg = tmp;
   1055e:	6065      	str	r5, [r4, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
   10560:	4790      	blx	r2
	CRITICAL_SECTION_LEAVE()
   10562:	a801      	add	r0, sp, #4
   10564:	4b07      	ldr	r3, [pc, #28]	; (10584 <_usart_set_parity+0x6c>)
   10566:	4798      	blx	r3
	hri_sercomusart_write_CTRLA_ENABLE_bit(hw, enabled);
   10568:	4b07      	ldr	r3, [pc, #28]	; (10588 <_usart_set_parity+0x70>)
   1056a:	4631      	mov	r1, r6
   1056c:	4620      	mov	r0, r4
   1056e:	4798      	blx	r3
}
   10570:	b002      	add	sp, #8
   10572:	bd70      	pop	{r4, r5, r6, pc}
   10574:	00010121 	.word	0x00010121
   10578:	0001014d 	.word	0x0001014d
   1057c:	00011329 	.word	0x00011329
   10580:	000100f1 	.word	0x000100f1
   10584:	00011337 	.word	0x00011337
   10588:	00010135 	.word	0x00010135

0001058c <_spi_set_mode>:
{
   1058c:	b570      	push	{r4, r5, r6, lr}
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   1058e:	69c4      	ldr	r4, [r0, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
   10590:	f014 0403 	ands.w	r4, r4, #3
{
   10594:	460a      	mov	r2, r1
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
   10596:	d10e      	bne.n	105b6 <_spi_set_mode+0x2a>
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   10598:	4e08      	ldr	r6, [pc, #32]	; (105bc <_spi_set_mode+0x30>)
   1059a:	2103      	movs	r1, #3
   1059c:	47b0      	blx	r6
	return ((Sercom *)hw)->SPI.CTRLA.reg;
   1059e:	6803      	ldr	r3, [r0, #0]
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
   105a0:	0712      	lsls	r2, r2, #28
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
   105a2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
   105a6:	f002 5240 	and.w	r2, r2, #805306368	; 0x30000000
   105aa:	431a      	orrs	r2, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
   105ac:	6002      	str	r2, [r0, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   105ae:	2103      	movs	r1, #3
   105b0:	47b0      	blx	r6
	return ERR_NONE;
   105b2:	4620      	mov	r0, r4
}
   105b4:	bd70      	pop	{r4, r5, r6, pc}
		return ERR_BUSY;
   105b6:	f06f 0003 	mvn.w	r0, #3
   105ba:	e7fb      	b.n	105b4 <_spi_set_mode+0x28>
   105bc:	000100e9 	.word	0x000100e9

000105c0 <_spi_load_regs_master>:
{
   105c0:	b538      	push	{r3, r4, r5, lr}
   105c2:	460d      	mov	r5, r1
	ASSERT(hw && regs);
   105c4:	4604      	mov	r4, r0
   105c6:	b110      	cbz	r0, 105ce <_spi_load_regs_master+0xe>
   105c8:	1e08      	subs	r0, r1, #0
   105ca:	bf18      	it	ne
   105cc:	2001      	movne	r0, #1
   105ce:	490f      	ldr	r1, [pc, #60]	; (1060c <_spi_load_regs_master+0x4c>)
   105d0:	4b0f      	ldr	r3, [pc, #60]	; (10610 <_spi_load_regs_master+0x50>)
   105d2:	f640 127a 	movw	r2, #2426	; 0x97a
   105d6:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
   105d8:	682b      	ldr	r3, [r5, #0]
   105da:	4a0e      	ldr	r2, [pc, #56]	; (10614 <_spi_load_regs_master+0x54>)
	hri_sercomspi_write_CTRLA_reg(
   105dc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
   105e0:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
   105e4:	6023      	str	r3, [r4, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   105e6:	2103      	movs	r1, #3
   105e8:	4620      	mov	r0, r4
   105ea:	4790      	blx	r2
	    (regs->ctrlb
   105ec:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
   105ee:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
   105f2:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
   105f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
   105fa:	6063      	str	r3, [r4, #4]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_MASK);
   105fc:	2117      	movs	r1, #23
   105fe:	4790      	blx	r2
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
   10600:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
   10602:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
   10604:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
   10606:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
   1060a:	bd38      	pop	{r3, r4, r5, pc}
   1060c:	00015c86 	.word	0x00015c86
   10610:	0000d0fd 	.word	0x0000d0fd
   10614:	000100e9 	.word	0x000100e9

00010618 <_i2c_m_sync_init_impl>:
{
   10618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   1061c:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
   1061e:	4b23      	ldr	r3, [pc, #140]	; (106ac <_i2c_m_sync_init_impl+0x94>)
   10620:	f8df 9094 	ldr.w	r9, [pc, #148]	; 106b8 <_i2c_m_sync_init_impl+0xa0>
   10624:	4d22      	ldr	r5, [pc, #136]	; (106b0 <_i2c_m_sync_init_impl+0x98>)
{
   10626:	4607      	mov	r7, r0
	uint8_t i = _get_i2cm_index(hw);
   10628:	4608      	mov	r0, r1
   1062a:	4798      	blx	r3
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
   1062c:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
   1062e:	f013 0f01 	tst.w	r3, #1
   10632:	fa5f f880 	uxtb.w	r8, r0
   10636:	d115      	bne.n	10664 <_i2c_m_sync_init_impl+0x4c>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
   10638:	2318      	movs	r3, #24
   1063a:	fb03 9308 	mla	r3, r3, r8, r9
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
   1063e:	2103      	movs	r1, #3
   10640:	4620      	mov	r0, r4
   10642:	6c9e      	ldr	r6, [r3, #72]	; 0x48
   10644:	47a8      	blx	r5
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
   10646:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
   10648:	079b      	lsls	r3, r3, #30
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
   1064a:	f006 061c 	and.w	r6, r6, #28
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
   1064e:	d503      	bpl.n	10658 <_i2c_m_sync_init_impl+0x40>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
   10650:	4b18      	ldr	r3, [pc, #96]	; (106b4 <_i2c_m_sync_init_impl+0x9c>)
   10652:	4798      	blx	r3
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
   10654:	2102      	movs	r1, #2
   10656:	47a8      	blx	r5
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
   10658:	f046 0601 	orr.w	r6, r6, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
   1065c:	6026      	str	r6, [r4, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
   1065e:	2103      	movs	r1, #3
   10660:	4620      	mov	r0, r4
   10662:	47a8      	blx	r5
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);
   10664:	4620      	mov	r0, r4
   10666:	2101      	movs	r1, #1
   10668:	47a8      	blx	r5
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
   1066a:	2218      	movs	r2, #24
   1066c:	fb02 9208 	mla	r2, r2, r8, r9
   10670:	2103      	movs	r1, #3
   10672:	6c96      	ldr	r6, [r2, #72]	; 0x48
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
   10674:	6026      	str	r6, [r4, #0]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST | SERCOM_I2CM_SYNCBUSY_ENABLE);
   10676:	47a8      	blx	r5
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
   10678:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
   1067a:	6063      	str	r3, [r4, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   1067c:	2104      	movs	r1, #4
   1067e:	47a8      	blx	r5
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
   10680:	6d13      	ldr	r3, [r2, #80]	; 0x50
	((Sercom *)hw)->I2CM.BAUD.reg = data;
   10682:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
   10684:	f3c6 6301 	ubfx	r3, r6, #24, #2
   10688:	81bb      	strh	r3, [r7, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
   1068a:	6a63      	ldr	r3, [r4, #36]	; 0x24
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
   1068c:	f3c6 6640 	ubfx	r6, r6, #25, #1
	tmp &= ~SERCOM_I2CM_ADDR_HS;
   10690:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
   10694:	ea43 3386 	orr.w	r3, r3, r6, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
   10698:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   1069a:	2104      	movs	r1, #4
   1069c:	47a8      	blx	r5
	service->trise = _i2cms[i].trise;
   1069e:	f8b2 3056 	ldrh.w	r3, [r2, #86]	; 0x56
   106a2:	81fb      	strh	r3, [r7, #14]
}
   106a4:	2000      	movs	r0, #0
   106a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   106aa:	bf00      	nop
   106ac:	0001036d 	.word	0x0001036d
   106b0:	000100e1 	.word	0x000100e1
   106b4:	000100f9 	.word	0x000100f9
   106b8:	00015ca4 	.word	0x00015ca4

000106bc <_usart_init>:
{
   106bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
   106c0:	4b2d      	ldr	r3, [pc, #180]	; (10778 <_usart_init+0xbc>)
{
   106c2:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
   106c4:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
   106c6:	4605      	mov	r5, r0
   106c8:	b170      	cbz	r0, 106e8 <_usart_init+0x2c>
   106ca:	2801      	cmp	r0, #1
   106cc:	d00c      	beq.n	106e8 <_usart_init+0x2c>
   106ce:	2802      	cmp	r0, #2
   106d0:	d00a      	beq.n	106e8 <_usart_init+0x2c>
   106d2:	2804      	cmp	r0, #4
   106d4:	d04b      	beq.n	1076e <_usart_init+0xb2>
   106d6:	2806      	cmp	r0, #6
   106d8:	d04b      	beq.n	10772 <_usart_init+0xb6>
	ASSERT(false);
   106da:	4928      	ldr	r1, [pc, #160]	; (1077c <_usart_init+0xc0>)
   106dc:	4b28      	ldr	r3, [pc, #160]	; (10780 <_usart_init+0xc4>)
   106de:	f240 2276 	movw	r2, #630	; 0x276
   106e2:	2000      	movs	r0, #0
   106e4:	4798      	blx	r3
	return 0;
   106e6:	2500      	movs	r5, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
   106e8:	69e3      	ldr	r3, [r4, #28]
   106ea:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 1078c <_usart_init+0xd0>
   106ee:	4e25      	ldr	r6, [pc, #148]	; (10784 <_usart_init+0xc8>)
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
   106f0:	f013 0f01 	tst.w	r3, #1
   106f4:	d115      	bne.n	10722 <_usart_init+0x66>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
   106f6:	2318      	movs	r3, #24
   106f8:	fb03 8305 	mla	r3, r3, r5, r8
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   106fc:	2103      	movs	r1, #3
   106fe:	4620      	mov	r0, r4
   10700:	6e1f      	ldr	r7, [r3, #96]	; 0x60
   10702:	47b0      	blx	r6
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
   10704:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
   10706:	079b      	lsls	r3, r3, #30
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
   10708:	f007 071c 	and.w	r7, r7, #28
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
   1070c:	d503      	bpl.n	10716 <_usart_init+0x5a>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
   1070e:	4b1e      	ldr	r3, [pc, #120]	; (10788 <_usart_init+0xcc>)
   10710:	4798      	blx	r3
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
   10712:	2102      	movs	r1, #2
   10714:	47b0      	blx	r6
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
   10716:	f047 0701 	orr.w	r7, r7, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
   1071a:	6027      	str	r7, [r4, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   1071c:	2103      	movs	r1, #3
   1071e:	4620      	mov	r0, r4
   10720:	47b0      	blx	r6
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);
   10722:	2101      	movs	r1, #1
   10724:	4620      	mov	r0, r4
   10726:	47b0      	blx	r6
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
   10728:	2018      	movs	r0, #24
   1072a:	fb00 8505 	mla	r5, r0, r5, r8
   1072e:	2103      	movs	r1, #3
   10730:	6e2a      	ldr	r2, [r5, #96]	; 0x60
	((Sercom *)hw)->USART.CTRLA.reg = data;
   10732:	6022      	str	r2, [r4, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   10734:	4620      	mov	r0, r4
   10736:	47b0      	blx	r6
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
   10738:	6e6b      	ldr	r3, [r5, #100]	; 0x64
	((Sercom *)hw)->USART.CTRLB.reg = data;
   1073a:	6063      	str	r3, [r4, #4]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_MASK);
   1073c:	211f      	movs	r1, #31
   1073e:	47b0      	blx	r6
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
   10740:	6eab      	ldr	r3, [r5, #104]	; 0x68
	((Sercom *)hw)->USART.CTRLC.reg = data;
   10742:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
   10744:	f412 4fc0 	tst.w	r2, #24576	; 0x6000
   10748:	f8b5 306c 	ldrh.w	r3, [r5, #108]	; 0x6c
   1074c:	d008      	beq.n	10760 <_usart_init+0xa4>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
   1074e:	89a2      	ldrh	r2, [r4, #12]
   10750:	f363 020c 	bfi	r2, r3, #0, #13
   10754:	81a2      	strh	r2, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
   10756:	89a3      	ldrh	r3, [r4, #12]
   10758:	f895 206e 	ldrb.w	r2, [r5, #110]	; 0x6e
   1075c:	f362 334f 	bfi	r3, r2, #13, #3
	((Sercom *)hw)->USART.RXPL.reg = data;
   10760:	2000      	movs	r0, #0
	((Sercom *)hw)->USART.BAUD.reg = data;
   10762:	81a3      	strh	r3, [r4, #12]
	((Sercom *)hw)->USART.RXPL.reg = data;
   10764:	73a0      	strb	r0, [r4, #14]
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
   10766:	f884 0030 	strb.w	r0, [r4, #48]	; 0x30
}
   1076a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
   1076e:	2503      	movs	r5, #3
   10770:	e7ba      	b.n	106e8 <_usart_init+0x2c>
   10772:	2504      	movs	r5, #4
   10774:	e7b8      	b.n	106e8 <_usart_init+0x2c>
   10776:	bf00      	nop
   10778:	00010161 	.word	0x00010161
   1077c:	00015c86 	.word	0x00015c86
   10780:	0000d0fd 	.word	0x0000d0fd
   10784:	000100f1 	.word	0x000100f1
   10788:	0001014d 	.word	0x0001014d
   1078c:	00015ca4 	.word	0x00015ca4

00010790 <_usart_sync_init>:
{
   10790:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
   10792:	4605      	mov	r5, r0
   10794:	3800      	subs	r0, #0
{
   10796:	460c      	mov	r4, r1
	ASSERT(device);
   10798:	4b05      	ldr	r3, [pc, #20]	; (107b0 <_usart_sync_init+0x20>)
   1079a:	4906      	ldr	r1, [pc, #24]	; (107b4 <_usart_sync_init+0x24>)
   1079c:	bf18      	it	ne
   1079e:	2001      	movne	r0, #1
   107a0:	22c8      	movs	r2, #200	; 0xc8
   107a2:	4798      	blx	r3
	device->hw = hw;
   107a4:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
   107a6:	4620      	mov	r0, r4
   107a8:	4b03      	ldr	r3, [pc, #12]	; (107b8 <_usart_sync_init+0x28>)
}
   107aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _usart_init(hw);
   107ae:	4718      	bx	r3
   107b0:	0000d0fd 	.word	0x0000d0fd
   107b4:	00015c86 	.word	0x00015c86
   107b8:	000106bd 	.word	0x000106bd

000107bc <_usart_async_init>:
{
   107bc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	ASSERT(device);
   107c0:	4606      	mov	r6, r0
   107c2:	3800      	subs	r0, #0
   107c4:	bf18      	it	ne
   107c6:	2001      	movne	r0, #1
   107c8:	4b12      	ldr	r3, [pc, #72]	; (10814 <_usart_async_init+0x58>)
{
   107ca:	460c      	mov	r4, r1
	ASSERT(device);
   107cc:	22d6      	movs	r2, #214	; 0xd6
   107ce:	4912      	ldr	r1, [pc, #72]	; (10818 <_usart_async_init+0x5c>)
   107d0:	4798      	blx	r3
	init_status = _usart_init(hw);
   107d2:	4b12      	ldr	r3, [pc, #72]	; (1081c <_usart_async_init+0x60>)
   107d4:	4620      	mov	r0, r4
   107d6:	4798      	blx	r3
	if (init_status) {
   107d8:	4605      	mov	r5, r0
   107da:	b9b8      	cbnz	r0, 1080c <_usart_async_init+0x50>
	_sercom_init_irq_param(hw, (void *)device);
   107dc:	4631      	mov	r1, r6
	device->hw = hw;
   107de:	61b4      	str	r4, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
   107e0:	4620      	mov	r0, r4
   107e2:	4b0f      	ldr	r3, [pc, #60]	; (10820 <_usart_async_init+0x64>)
		NVIC_DisableIRQ((IRQn_Type)irq);
   107e4:	f8df 8048 	ldr.w	r8, [pc, #72]	; 10830 <_usart_async_init+0x74>
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   107e8:	4f0e      	ldr	r7, [pc, #56]	; (10824 <_usart_async_init+0x68>)
		NVIC_EnableIRQ((IRQn_Type)irq);
   107ea:	4e0f      	ldr	r6, [pc, #60]	; (10828 <_usart_async_init+0x6c>)
	_sercom_init_irq_param(hw, (void *)device);
   107ec:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
   107ee:	4b0f      	ldr	r3, [pc, #60]	; (1082c <_usart_async_init+0x70>)
   107f0:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
   107f2:	4629      	mov	r1, r5
	uint8_t irq = _sercom_get_irq_num(hw);
   107f4:	4604      	mov	r4, r0
		NVIC_DisableIRQ((IRQn_Type)irq);
   107f6:	1863      	adds	r3, r4, r1
   107f8:	b2d8      	uxtb	r0, r3
   107fa:	9001      	str	r0, [sp, #4]
   107fc:	47c0      	blx	r8
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   107fe:	9801      	ldr	r0, [sp, #4]
   10800:	47b8      	blx	r7
		NVIC_EnableIRQ((IRQn_Type)irq);
   10802:	9801      	ldr	r0, [sp, #4]
   10804:	47b0      	blx	r6
	for (uint32_t i = 0; i < 4; i++) {
   10806:	3101      	adds	r1, #1
   10808:	2904      	cmp	r1, #4
   1080a:	d1f4      	bne.n	107f6 <_usart_async_init+0x3a>
}
   1080c:	4628      	mov	r0, r5
   1080e:	b002      	add	sp, #8
   10810:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10814:	0000d0fd 	.word	0x0000d0fd
   10818:	00015c86 	.word	0x00015c86
   1081c:	000106bd 	.word	0x000106bd
   10820:	00010209 	.word	0x00010209
   10824:	00010351 	.word	0x00010351
   10828:	000102e5 	.word	0x000102e5
   1082c:	00010269 	.word	0x00010269
   10830:	0001032d 	.word	0x0001032d

00010834 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
   10834:	6800      	ldr	r0, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
   10836:	6803      	ldr	r3, [r0, #0]
   10838:	f043 0302 	orr.w	r3, r3, #2
   1083c:	6003      	str	r3, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   1083e:	2103      	movs	r1, #3
   10840:	4b00      	ldr	r3, [pc, #0]	; (10844 <_usart_sync_enable+0x10>)
   10842:	4718      	bx	r3
   10844:	000100f1 	.word	0x000100f1

00010848 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
   10848:	6980      	ldr	r0, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
   1084a:	6803      	ldr	r3, [r0, #0]
   1084c:	f043 0302 	orr.w	r3, r3, #2
   10850:	6003      	str	r3, [r0, #0]
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
   10852:	2103      	movs	r1, #3
   10854:	4b00      	ldr	r3, [pc, #0]	; (10858 <_usart_async_enable+0x10>)
   10856:	4718      	bx	r3
   10858:	000100f1 	.word	0x000100f1

0001085c <_usart_async_disable>:
	hri_sercomusart_clear_CTRLA_ENABLE_bit(device->hw);
   1085c:	6980      	ldr	r0, [r0, #24]
   1085e:	4b01      	ldr	r3, [pc, #4]	; (10864 <_usart_async_disable+0x8>)
   10860:	4718      	bx	r3
   10862:	bf00      	nop
   10864:	0001014d 	.word	0x0001014d

00010868 <_usart_async_set_parity>:
	_usart_set_parity(device->hw, parity);
   10868:	6980      	ldr	r0, [r0, #24]
   1086a:	4b01      	ldr	r3, [pc, #4]	; (10870 <_usart_async_set_parity+0x8>)
   1086c:	4718      	bx	r3
   1086e:	bf00      	nop
   10870:	00010519 	.word	0x00010519

00010874 <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
   10874:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
   10876:	6299      	str	r1, [r3, #40]	; 0x28
}
   10878:	4770      	bx	lr

0001087a <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
   1087a:	6983      	ldr	r3, [r0, #24]
   1087c:	6299      	str	r1, [r3, #40]	; 0x28
}
   1087e:	4770      	bx	lr

00010880 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
   10880:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
   10882:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
   10884:	b2c0      	uxtb	r0, r0
   10886:	4770      	bx	lr

00010888 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
   10888:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
   1088a:	7e18      	ldrb	r0, [r3, #24]
}
   1088c:	f000 0001 	and.w	r0, r0, #1
   10890:	4770      	bx	lr

00010892 <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
   10892:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
   10894:	7e18      	ldrb	r0, [r3, #24]
}
   10896:	f3c0 0040 	ubfx	r0, r0, #1, #1
   1089a:	4770      	bx	lr

0001089c <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
   1089c:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
   1089e:	7e18      	ldrb	r0, [r3, #24]
}
   108a0:	f3c0 0080 	ubfx	r0, r0, #2, #1
   108a4:	4770      	bx	lr

000108a6 <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
   108a6:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
   108a8:	2201      	movs	r2, #1
   108aa:	759a      	strb	r2, [r3, #22]
}
   108ac:	4770      	bx	lr

000108ae <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
   108ae:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
   108b0:	2202      	movs	r2, #2
   108b2:	759a      	strb	r2, [r3, #22]
}
   108b4:	4770      	bx	lr
	...

000108b8 <_usart_async_set_irq_state>:
{
   108b8:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
   108ba:	4604      	mov	r4, r0
   108bc:	3800      	subs	r0, #0
{
   108be:	460e      	mov	r6, r1
	ASSERT(device);
   108c0:	bf18      	it	ne
   108c2:	2001      	movne	r0, #1
   108c4:	490f      	ldr	r1, [pc, #60]	; (10904 <_usart_async_set_irq_state+0x4c>)
   108c6:	4b10      	ldr	r3, [pc, #64]	; (10908 <_usart_async_set_irq_state+0x50>)
{
   108c8:	4615      	mov	r5, r2
	ASSERT(device);
   108ca:	f240 2236 	movw	r2, #566	; 0x236
   108ce:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
   108d0:	f016 0ffd 	tst.w	r6, #253	; 0xfd
   108d4:	d109      	bne.n	108ea <_usart_async_set_irq_state+0x32>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
   108d6:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
   108d8:	2101      	movs	r1, #1
   108da:	2202      	movs	r2, #2
   108dc:	b915      	cbnz	r5, 108e4 <_usart_async_set_irq_state+0x2c>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
   108de:	7519      	strb	r1, [r3, #20]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
   108e0:	751a      	strb	r2, [r3, #20]
}
   108e2:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
   108e4:	7599      	strb	r1, [r3, #22]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
   108e6:	759a      	strb	r2, [r3, #22]
   108e8:	e7fb      	b.n	108e2 <_usart_async_set_irq_state+0x2a>
	} else if (USART_ASYNC_RX_DONE == type) {
   108ea:	2e01      	cmp	r6, #1
   108ec:	d104      	bne.n	108f8 <_usart_async_set_irq_state+0x40>
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
   108ee:	69a3      	ldr	r3, [r4, #24]
	if (value == 0x0) {
   108f0:	2204      	movs	r2, #4
	if (value == 0x0) {
   108f2:	2d00      	cmp	r5, #0
   108f4:	d1f7      	bne.n	108e6 <_usart_async_set_irq_state+0x2e>
   108f6:	e7f3      	b.n	108e0 <_usart_async_set_irq_state+0x28>
	} else if (USART_ASYNC_ERROR == type) {
   108f8:	2e03      	cmp	r6, #3
   108fa:	d1f2      	bne.n	108e2 <_usart_async_set_irq_state+0x2a>
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
   108fc:	69a3      	ldr	r3, [r4, #24]
   108fe:	2280      	movs	r2, #128	; 0x80
   10900:	e7f7      	b.n	108f2 <_usart_async_set_irq_state+0x3a>
   10902:	bf00      	nop
   10904:	00015c86 	.word	0x00015c86
   10908:	0000d0fd 	.word	0x0000d0fd

0001090c <_i2c_m_async_init>:
{
   1090c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	ASSERT(i2c_dev);
   10910:	4605      	mov	r5, r0
   10912:	3800      	subs	r0, #0
{
   10914:	460c      	mov	r4, r1
	ASSERT(i2c_dev);
   10916:	bf18      	it	ne
   10918:	2001      	movne	r0, #1
   1091a:	4913      	ldr	r1, [pc, #76]	; (10968 <_i2c_m_async_init+0x5c>)
   1091c:	4b13      	ldr	r3, [pc, #76]	; (1096c <_i2c_m_async_init+0x60>)
   1091e:	f240 42d3 	movw	r2, #1235	; 0x4d3
   10922:	4798      	blx	r3
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
   10924:	4b12      	ldr	r3, [pc, #72]	; (10970 <_i2c_m_async_init+0x64>)
	i2c_dev->hw = hw;
   10926:	612c      	str	r4, [r5, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
   10928:	4621      	mov	r1, r4
   1092a:	4628      	mov	r0, r5
   1092c:	4798      	blx	r3
	if (init_status) {
   1092e:	4606      	mov	r6, r0
   10930:	b9b0      	cbnz	r0, 10960 <_i2c_m_async_init+0x54>
	_sercom_init_irq_param(hw, (void *)i2c_dev);
   10932:	4629      	mov	r1, r5
   10934:	4620      	mov	r0, r4
   10936:	4b0f      	ldr	r3, [pc, #60]	; (10974 <_i2c_m_async_init+0x68>)
		NVIC_DisableIRQ((IRQn_Type)irq);
   10938:	f8df 8048 	ldr.w	r8, [pc, #72]	; 10984 <_i2c_m_async_init+0x78>
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   1093c:	4f0e      	ldr	r7, [pc, #56]	; (10978 <_i2c_m_async_init+0x6c>)
		NVIC_EnableIRQ((IRQn_Type)irq);
   1093e:	4d0f      	ldr	r5, [pc, #60]	; (1097c <_i2c_m_async_init+0x70>)
	_sercom_init_irq_param(hw, (void *)i2c_dev);
   10940:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
   10942:	4b0f      	ldr	r3, [pc, #60]	; (10980 <_i2c_m_async_init+0x74>)
   10944:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
   10946:	4631      	mov	r1, r6
	uint8_t irq = _sercom_get_irq_num(hw);
   10948:	4604      	mov	r4, r0
		NVIC_DisableIRQ((IRQn_Type)irq);
   1094a:	1863      	adds	r3, r4, r1
   1094c:	b2d8      	uxtb	r0, r3
   1094e:	9001      	str	r0, [sp, #4]
   10950:	47c0      	blx	r8
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   10952:	9801      	ldr	r0, [sp, #4]
   10954:	47b8      	blx	r7
		NVIC_EnableIRQ((IRQn_Type)irq);
   10956:	9801      	ldr	r0, [sp, #4]
   10958:	47a8      	blx	r5
	for (uint32_t i = 0; i < 4; i++) {
   1095a:	3101      	adds	r1, #1
   1095c:	2904      	cmp	r1, #4
   1095e:	d1f4      	bne.n	1094a <_i2c_m_async_init+0x3e>
}
   10960:	4630      	mov	r0, r6
   10962:	b002      	add	sp, #8
   10964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   10968:	00015c86 	.word	0x00015c86
   1096c:	0000d0fd 	.word	0x0000d0fd
   10970:	00010619 	.word	0x00010619
   10974:	00010209 	.word	0x00010209
   10978:	00010351 	.word	0x00010351
   1097c:	000102e5 	.word	0x000102e5
   10980:	00010269 	.word	0x00010269
   10984:	0001032d 	.word	0x0001032d

00010988 <_i2c_m_async_transfer>:
{
   10988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	ASSERT(i2c_dev);
   1098c:	4604      	mov	r4, r0
   1098e:	3800      	subs	r0, #0
   10990:	4e3c      	ldr	r6, [pc, #240]	; (10a84 <_i2c_m_async_transfer+0xfc>)
{
   10992:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
   10994:	bf18      	it	ne
   10996:	2001      	movne	r0, #1
   10998:	493b      	ldr	r1, [pc, #236]	; (10a88 <_i2c_m_async_transfer+0x100>)
   1099a:	f240 5229 	movw	r2, #1321	; 0x529
   1099e:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
   109a0:	6920      	ldr	r0, [r4, #16]
   109a2:	4939      	ldr	r1, [pc, #228]	; (10a88 <_i2c_m_async_transfer+0x100>)
   109a4:	3800      	subs	r0, #0
   109a6:	f240 522a 	movw	r2, #1322	; 0x52a
   109aa:	bf18      	it	ne
   109ac:	2001      	movne	r0, #1
   109ae:	47b0      	blx	r6
	ASSERT(msg);
   109b0:	1e28      	subs	r0, r5, #0
   109b2:	bf18      	it	ne
   109b4:	2001      	movne	r0, #1
   109b6:	4934      	ldr	r1, [pc, #208]	; (10a88 <_i2c_m_async_transfer+0x100>)
   109b8:	f240 522b 	movw	r2, #1323	; 0x52b
   109bc:	47b0      	blx	r6
	if (msg->len == 0) {
   109be:	6868      	ldr	r0, [r5, #4]
   109c0:	2800      	cmp	r0, #0
   109c2:	d048      	beq.n	10a56 <_i2c_m_async_transfer+0xce>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
   109c4:	8863      	ldrh	r3, [r4, #2]
   109c6:	05da      	lsls	r2, r3, #23
   109c8:	d458      	bmi.n	10a7c <_i2c_m_async_transfer+0xf4>
	msg->flags |= I2C_M_BUSY;
   109ca:	886b      	ldrh	r3, [r5, #2]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   109cc:	4f2f      	ldr	r7, [pc, #188]	; (10a8c <_i2c_m_async_transfer+0x104>)
   109ce:	b29b      	uxth	r3, r3
   109d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   109d4:	806b      	strh	r3, [r5, #2]
	i2c_dev->service.msg = *msg;
   109d6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   109da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
   109de:	6920      	ldr	r0, [r4, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
   109e0:	6843      	ldr	r3, [r0, #4]
   109e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   109e6:	6043      	str	r3, [r0, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   109e8:	2104      	movs	r1, #4
   109ea:	47b8      	blx	r7
	void *             hw    = i2c_dev->hw;
   109ec:	6925      	ldr	r5, [r4, #16]
	ASSERT(i2c_dev);
   109ee:	4926      	ldr	r1, [pc, #152]	; (10a88 <_i2c_m_async_transfer+0x100>)
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
   109f0:	f8d5 8000 	ldr.w	r8, [r5]
   109f4:	f240 5201 	movw	r2, #1281	; 0x501
   109f8:	2001      	movs	r0, #1
   109fa:	47b0      	blx	r6
	if (msg->len == 1 && sclsm) {
   109fc:	6863      	ldr	r3, [r4, #4]
   109fe:	2b01      	cmp	r3, #1
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
   10a00:	686b      	ldr	r3, [r5, #4]
   10a02:	d12a      	bne.n	10a5a <_i2c_m_async_transfer+0xd2>
   10a04:	f018 6f00 	tst.w	r8, #134217728	; 0x8000000
   10a08:	d027      	beq.n	10a5a <_i2c_m_async_transfer+0xd2>
   10a0a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10a0e:	4628      	mov	r0, r5
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
   10a10:	606b      	str	r3, [r5, #4]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10a12:	2104      	movs	r1, #4
   10a14:	47b8      	blx	r7
	if (msg->addr & I2C_M_TEN) {
   10a16:	8820      	ldrh	r0, [r4, #0]
   10a18:	f410 6680 	ands.w	r6, r0, #1024	; 0x400
   10a1c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   10a20:	d01e      	beq.n	10a60 <_i2c_m_async_transfer+0xd8>
		if (msg->flags & I2C_M_RD) {
   10a22:	8863      	ldrh	r3, [r4, #2]
   10a24:	07db      	lsls	r3, r3, #31
			msg->flags |= I2C_M_TEN;
   10a26:	bf41      	itttt	mi
   10a28:	8863      	ldrhmi	r3, [r4, #2]
   10a2a:	b29b      	uxthmi	r3, r3
   10a2c:	f443 6380 	orrmi.w	r3, r3, #1024	; 0x400
   10a30:	8063      	strhmi	r3, [r4, #2]
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10a32:	2104      	movs	r1, #4
   10a34:	4628      	mov	r0, r5
   10a36:	47b8      	blx	r7
	return ((Sercom *)hw)->I2CM.ADDR.reg;
   10a38:	6a6b      	ldr	r3, [r5, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
   10a3a:	f022 0201 	bic.w	r2, r2, #1
   10a3e:	0552      	lsls	r2, r2, #21
   10a40:	0d52      	lsrs	r2, r2, #21
   10a42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
   10a46:	431a      	orrs	r2, r3
		hri_sercomi2cm_write_ADDR_reg(hw,
   10a48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10a4c:	4628      	mov	r0, r5
	((Sercom *)hw)->I2CM.ADDR.reg = data;
   10a4e:	626a      	str	r2, [r5, #36]	; 0x24
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10a50:	2104      	movs	r1, #4
   10a52:	47b8      	blx	r7
	return ERR_NONE;
   10a54:	2000      	movs	r0, #0
}
   10a56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
   10a5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
   10a5e:	e7d6      	b.n	10a0e <_i2c_m_async_transfer+0x86>
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
   10a60:	2104      	movs	r1, #4
   10a62:	4628      	mov	r0, r5
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
   10a64:	8864      	ldrh	r4, [r4, #2]
   10a66:	47b8      	blx	r7
   10a68:	b2a4      	uxth	r4, r4
	return ((Sercom *)hw)->I2CM.ADDR.reg;
   10a6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   10a6c:	b2d2      	uxtb	r2, r2
   10a6e:	f004 0401 	and.w	r4, r4, #1
   10a72:	4322      	orrs	r2, r4
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
   10a74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
   10a78:	431a      	orrs	r2, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
   10a7a:	e7e7      	b.n	10a4c <_i2c_m_async_transfer+0xc4>
		return ERR_BUSY;
   10a7c:	f06f 0003 	mvn.w	r0, #3
   10a80:	e7e9      	b.n	10a56 <_i2c_m_async_transfer+0xce>
   10a82:	bf00      	nop
   10a84:	0000d0fd 	.word	0x0000d0fd
   10a88:	00015c86 	.word	0x00015c86
   10a8c:	000100e1 	.word	0x000100e1

00010a90 <_i2c_m_async_register_callback>:
	switch (type) {
   10a90:	2901      	cmp	r1, #1
   10a92:	d005      	beq.n	10aa0 <_i2c_m_async_register_callback+0x10>
   10a94:	2902      	cmp	r1, #2
   10a96:	d005      	beq.n	10aa4 <_i2c_m_async_register_callback+0x14>
   10a98:	b901      	cbnz	r1, 10a9c <_i2c_m_async_register_callback+0xc>
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
   10a9a:	6142      	str	r2, [r0, #20]
}
   10a9c:	2000      	movs	r0, #0
   10a9e:	4770      	bx	lr
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
   10aa0:	6182      	str	r2, [r0, #24]
		break;
   10aa2:	e7fb      	b.n	10a9c <_i2c_m_async_register_callback+0xc>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
   10aa4:	61c2      	str	r2, [r0, #28]
		break;
   10aa6:	e7f9      	b.n	10a9c <_i2c_m_async_register_callback+0xc>

00010aa8 <SERCOM0_0_Handler>:
	_sercom_usart_interrupt_handler(_sercom0_dev);
   10aa8:	4b01      	ldr	r3, [pc, #4]	; (10ab0 <SERCOM0_0_Handler+0x8>)
   10aaa:	6818      	ldr	r0, [r3, #0]
   10aac:	4b01      	ldr	r3, [pc, #4]	; (10ab4 <SERCOM0_0_Handler+0xc>)
   10aae:	4718      	bx	r3
   10ab0:	20001074 	.word	0x20001074
   10ab4:	00010199 	.word	0x00010199

00010ab8 <SERCOM0_1_Handler>:
   10ab8:	4b00      	ldr	r3, [pc, #0]	; (10abc <SERCOM0_1_Handler+0x4>)
   10aba:	4718      	bx	r3
   10abc:	00010aa9 	.word	0x00010aa9

00010ac0 <SERCOM0_2_Handler>:
   10ac0:	4b00      	ldr	r3, [pc, #0]	; (10ac4 <SERCOM0_2_Handler+0x4>)
   10ac2:	4718      	bx	r3
   10ac4:	00010aa9 	.word	0x00010aa9

00010ac8 <SERCOM0_3_Handler>:
   10ac8:	4b00      	ldr	r3, [pc, #0]	; (10acc <SERCOM0_3_Handler+0x4>)
   10aca:	4718      	bx	r3
   10acc:	00010aa9 	.word	0x00010aa9

00010ad0 <SERCOM1_0_Handler>:
	_sercom_usart_interrupt_handler(_sercom1_dev);
   10ad0:	4b01      	ldr	r3, [pc, #4]	; (10ad8 <SERCOM1_0_Handler+0x8>)
   10ad2:	6858      	ldr	r0, [r3, #4]
   10ad4:	4b01      	ldr	r3, [pc, #4]	; (10adc <SERCOM1_0_Handler+0xc>)
   10ad6:	4718      	bx	r3
   10ad8:	20001074 	.word	0x20001074
   10adc:	00010199 	.word	0x00010199

00010ae0 <SERCOM1_1_Handler>:
   10ae0:	4b00      	ldr	r3, [pc, #0]	; (10ae4 <SERCOM1_1_Handler+0x4>)
   10ae2:	4718      	bx	r3
   10ae4:	00010ad1 	.word	0x00010ad1

00010ae8 <SERCOM1_2_Handler>:
   10ae8:	4b00      	ldr	r3, [pc, #0]	; (10aec <SERCOM1_2_Handler+0x4>)
   10aea:	4718      	bx	r3
   10aec:	00010ad1 	.word	0x00010ad1

00010af0 <SERCOM1_3_Handler>:
   10af0:	4b00      	ldr	r3, [pc, #0]	; (10af4 <SERCOM1_3_Handler+0x4>)
   10af2:	4718      	bx	r3
   10af4:	00010ad1 	.word	0x00010ad1

00010af8 <SERCOM3_0_Handler>:
	_spi_handler(_sercom3_dev);
   10af8:	4b0f      	ldr	r3, [pc, #60]	; (10b38 <SERCOM3_0_Handler+0x40>)
   10afa:	6898      	ldr	r0, [r3, #8]
	void *                      hw = dev->prvt;
   10afc:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
   10afe:	7e13      	ldrb	r3, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
   10b00:	7d91      	ldrb	r1, [r2, #22]
	st &= hri_sercomspi_read_INTEN_reg(hw);
   10b02:	400b      	ands	r3, r1
	if (st & SERCOM_SPI_INTFLAG_DRE) {
   10b04:	07d9      	lsls	r1, r3, #31
   10b06:	d501      	bpl.n	10b0c <SERCOM3_0_Handler+0x14>
		dev->callbacks.tx(dev);
   10b08:	6883      	ldr	r3, [r0, #8]
		dev->callbacks.rx(dev);
   10b0a:	4718      	bx	r3
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
   10b0c:	0759      	lsls	r1, r3, #29
   10b0e:	d501      	bpl.n	10b14 <SERCOM3_0_Handler+0x1c>
		dev->callbacks.rx(dev);
   10b10:	68c3      	ldr	r3, [r0, #12]
   10b12:	e7fa      	b.n	10b0a <SERCOM3_0_Handler+0x12>
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
   10b14:	0799      	lsls	r1, r3, #30
   10b16:	d503      	bpl.n	10b20 <SERCOM3_0_Handler+0x28>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
   10b18:	2302      	movs	r3, #2
   10b1a:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
   10b1c:	6903      	ldr	r3, [r0, #16]
   10b1e:	e7f4      	b.n	10b0a <SERCOM3_0_Handler+0x12>
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
   10b20:	061b      	lsls	r3, r3, #24
   10b22:	d507      	bpl.n	10b34 <SERCOM3_0_Handler+0x3c>
	((Sercom *)hw)->SPI.STATUS.reg = mask;
   10b24:	2304      	movs	r3, #4
   10b26:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
   10b28:	2380      	movs	r3, #128	; 0x80
   10b2a:	7613      	strb	r3, [r2, #24]
		dev->callbacks.err(dev, ERR_OVERFLOW);
   10b2c:	f06f 0112 	mvn.w	r1, #18
   10b30:	6943      	ldr	r3, [r0, #20]
   10b32:	4718      	bx	r3
}
   10b34:	4770      	bx	lr
   10b36:	bf00      	nop
   10b38:	20001074 	.word	0x20001074

00010b3c <SERCOM3_1_Handler>:
   10b3c:	4b00      	ldr	r3, [pc, #0]	; (10b40 <SERCOM3_1_Handler+0x4>)
   10b3e:	4718      	bx	r3
   10b40:	00010af9 	.word	0x00010af9

00010b44 <SERCOM3_2_Handler>:
   10b44:	4b00      	ldr	r3, [pc, #0]	; (10b48 <SERCOM3_2_Handler+0x4>)
   10b46:	4718      	bx	r3
   10b48:	00010af9 	.word	0x00010af9

00010b4c <SERCOM3_3_Handler>:
   10b4c:	4b00      	ldr	r3, [pc, #0]	; (10b50 <SERCOM3_3_Handler+0x4>)
   10b4e:	4718      	bx	r3
   10b50:	00010af9 	.word	0x00010af9

00010b54 <SERCOM4_0_Handler>:
	_sercom_usart_interrupt_handler(_sercom4_dev);
   10b54:	4b01      	ldr	r3, [pc, #4]	; (10b5c <SERCOM4_0_Handler+0x8>)
   10b56:	68d8      	ldr	r0, [r3, #12]
   10b58:	4b01      	ldr	r3, [pc, #4]	; (10b60 <SERCOM4_0_Handler+0xc>)
   10b5a:	4718      	bx	r3
   10b5c:	20001074 	.word	0x20001074
   10b60:	00010199 	.word	0x00010199

00010b64 <SERCOM4_1_Handler>:
   10b64:	4b00      	ldr	r3, [pc, #0]	; (10b68 <SERCOM4_1_Handler+0x4>)
   10b66:	4718      	bx	r3
   10b68:	00010b55 	.word	0x00010b55

00010b6c <SERCOM4_2_Handler>:
   10b6c:	4b00      	ldr	r3, [pc, #0]	; (10b70 <SERCOM4_2_Handler+0x4>)
   10b6e:	4718      	bx	r3
   10b70:	00010b55 	.word	0x00010b55

00010b74 <SERCOM4_3_Handler>:
   10b74:	4b00      	ldr	r3, [pc, #0]	; (10b78 <SERCOM4_3_Handler+0x4>)
   10b76:	4718      	bx	r3
   10b78:	00010b55 	.word	0x00010b55

00010b7c <SERCOM5_0_Handler>:
	_sercom_i2c_m_irq_handler(_sercom5_dev);
   10b7c:	4b1f      	ldr	r3, [pc, #124]	; (10bfc <SERCOM5_0_Handler+0x80>)
	ASSERT(i2c_dev);
   10b7e:	4920      	ldr	r1, [pc, #128]	; (10c00 <SERCOM5_0_Handler+0x84>)
{
   10b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
   10b84:	691c      	ldr	r4, [r3, #16]
	ASSERT(i2c_dev);
   10b86:	4f1f      	ldr	r7, [pc, #124]	; (10c04 <SERCOM5_0_Handler+0x88>)
	void *   hw    = i2c_dev->hw;
   10b88:	6926      	ldr	r6, [r4, #16]
	ASSERT(i2c_dev);
   10b8a:	f240 425f 	movw	r2, #1119	; 0x45f
   10b8e:	2001      	movs	r0, #1
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
   10b90:	7e35      	ldrb	r5, [r6, #24]
   10b92:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
   10b94:	6920      	ldr	r0, [r4, #16]
   10b96:	491a      	ldr	r1, [pc, #104]	; (10c00 <SERCOM5_0_Handler+0x84>)
   10b98:	3800      	subs	r0, #0
   10b9a:	bf18      	it	ne
   10b9c:	2001      	movne	r0, #1
   10b9e:	b2ed      	uxtb	r5, r5
   10ba0:	f44f 628c 	mov.w	r2, #1120	; 0x460
   10ba4:	47b8      	blx	r7
	while (!(flags & ERROR_FLAG)) {
   10ba6:	0629      	lsls	r1, r5, #24
   10ba8:	d415      	bmi.n	10bd6 <SERCOM5_0_Handler+0x5a>
		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
   10baa:	4629      	mov	r1, r5
   10bac:	4b16      	ldr	r3, [pc, #88]	; (10c08 <SERCOM5_0_Handler+0x8c>)
   10bae:	4622      	mov	r2, r4
   10bb0:	4630      	mov	r0, r6
   10bb2:	4798      	blx	r3
		if (ret != 0) {
   10bb4:	4601      	mov	r1, r0
   10bb6:	b978      	cbnz	r0, 10bd8 <SERCOM5_0_Handler+0x5c>
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
   10bb8:	07ea      	lsls	r2, r5, #31
   10bba:	d505      	bpl.n	10bc8 <SERCOM5_0_Handler+0x4c>
   10bbc:	69a3      	ldr	r3, [r4, #24]
   10bbe:	b11b      	cbz	r3, 10bc8 <SERCOM5_0_Handler+0x4c>
			i2c_dev->cb.rx_complete(i2c_dev);
   10bc0:	4620      	mov	r0, r4
}
   10bc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			i2c_dev->cb.rx_complete(i2c_dev);
   10bc6:	4718      	bx	r3
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
   10bc8:	07ab      	lsls	r3, r5, #30
   10bca:	d502      	bpl.n	10bd2 <SERCOM5_0_Handler+0x56>
   10bcc:	69e3      	ldr	r3, [r4, #28]
   10bce:	2b00      	cmp	r3, #0
   10bd0:	d1f6      	bne.n	10bc0 <SERCOM5_0_Handler+0x44>
}
   10bd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	int32_t  ret   = I2C_OK;
   10bd6:	2100      	movs	r1, #0
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
   10bd8:	8863      	ldrh	r3, [r4, #2]
   10bda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   10bde:	041b      	lsls	r3, r3, #16
   10be0:	0c1b      	lsrs	r3, r3, #16
   10be2:	8063      	strh	r3, [r4, #2]
	if (i2c_dev->cb.error) {
   10be4:	6963      	ldr	r3, [r4, #20]
   10be6:	2b00      	cmp	r3, #0
   10be8:	d0f3      	beq.n	10bd2 <SERCOM5_0_Handler+0x56>
		if (ret != I2C_OK) {
   10bea:	b121      	cbz	r1, 10bf6 <SERCOM5_0_Handler+0x7a>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
   10bec:	4620      	mov	r0, r4
   10bee:	4798      	blx	r3
	((Sercom *)hw)->I2CM.INTFLAG.reg = mask;
   10bf0:	2380      	movs	r3, #128	; 0x80
   10bf2:	7633      	strb	r3, [r6, #24]
}
   10bf4:	e7ed      	b.n	10bd2 <SERCOM5_0_Handler+0x56>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
   10bf6:	f06f 0104 	mvn.w	r1, #4
   10bfa:	e7f7      	b.n	10bec <SERCOM5_0_Handler+0x70>
   10bfc:	20001074 	.word	0x20001074
   10c00:	00015c86 	.word	0x00015c86
   10c04:	0000d0fd 	.word	0x0000d0fd
   10c08:	000103ad 	.word	0x000103ad

00010c0c <SERCOM5_1_Handler>:
   10c0c:	4b00      	ldr	r3, [pc, #0]	; (10c10 <SERCOM5_1_Handler+0x4>)
   10c0e:	4718      	bx	r3
   10c10:	00010b7d 	.word	0x00010b7d

00010c14 <SERCOM5_2_Handler>:
   10c14:	4b00      	ldr	r3, [pc, #0]	; (10c18 <SERCOM5_2_Handler+0x4>)
   10c16:	4718      	bx	r3
   10c18:	00010b7d 	.word	0x00010b7d

00010c1c <SERCOM5_3_Handler>:
   10c1c:	4b00      	ldr	r3, [pc, #0]	; (10c20 <SERCOM5_3_Handler+0x4>)
   10c1e:	4718      	bx	r3
   10c20:	00010b7d 	.word	0x00010b7d

00010c24 <SERCOM6_0_Handler>:
	_sercom_usart_interrupt_handler(_sercom6_dev);
   10c24:	4b01      	ldr	r3, [pc, #4]	; (10c2c <SERCOM6_0_Handler+0x8>)
   10c26:	6958      	ldr	r0, [r3, #20]
   10c28:	4b01      	ldr	r3, [pc, #4]	; (10c30 <SERCOM6_0_Handler+0xc>)
   10c2a:	4718      	bx	r3
   10c2c:	20001074 	.word	0x20001074
   10c30:	00010199 	.word	0x00010199

00010c34 <SERCOM6_1_Handler>:
   10c34:	4b00      	ldr	r3, [pc, #0]	; (10c38 <SERCOM6_1_Handler+0x4>)
   10c36:	4718      	bx	r3
   10c38:	00010c25 	.word	0x00010c25

00010c3c <SERCOM6_2_Handler>:
   10c3c:	4b00      	ldr	r3, [pc, #0]	; (10c40 <SERCOM6_2_Handler+0x4>)
   10c3e:	4718      	bx	r3
   10c40:	00010c25 	.word	0x00010c25

00010c44 <SERCOM6_3_Handler>:
   10c44:	4b00      	ldr	r3, [pc, #0]	; (10c48 <SERCOM6_3_Handler+0x4>)
   10c46:	4718      	bx	r3
   10c48:	00010c25 	.word	0x00010c25

00010c4c <_spi_m_sync_init>:
{
   10c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   10c50:	4b37      	ldr	r3, [pc, #220]	; (10d30 <_spi_m_sync_init+0xe4>)
{
   10c52:	4606      	mov	r6, r0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   10c54:	4608      	mov	r0, r1
{
   10c56:	460c      	mov	r4, r1
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   10c58:	4798      	blx	r3
   10c5a:	4605      	mov	r5, r0
	ASSERT(dev && hw);
   10c5c:	2e00      	cmp	r6, #0
   10c5e:	d05d      	beq.n	10d1c <_spi_m_sync_init+0xd0>
   10c60:	1e20      	subs	r0, r4, #0
   10c62:	bf18      	it	ne
   10c64:	2001      	movne	r0, #1
   10c66:	4f33      	ldr	r7, [pc, #204]	; (10d34 <_spi_m_sync_init+0xe8>)
   10c68:	4933      	ldr	r1, [pc, #204]	; (10d38 <_spi_m_sync_init+0xec>)
   10c6a:	f640 2278 	movw	r2, #2680	; 0xa78
   10c6e:	47b8      	blx	r7
	if (regs == NULL) {
   10c70:	46b9      	mov	r9, r7
   10c72:	2d00      	cmp	r5, #0
   10c74:	d058      	beq.n	10d28 <_spi_m_sync_init+0xdc>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   10c76:	69e3      	ldr	r3, [r4, #28]
   10c78:	4f30      	ldr	r7, [pc, #192]	; (10d3c <_spi_m_sync_init+0xf0>)
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
   10c7a:	f013 0f01 	tst.w	r3, #1
   10c7e:	d113      	bne.n	10ca8 <_spi_m_sync_init+0x5c>
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   10c80:	2103      	movs	r1, #3
   10c82:	4620      	mov	r0, r4
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
   10c84:	f8d5 8000 	ldr.w	r8, [r5]
   10c88:	47b8      	blx	r7
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
   10c8a:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
   10c8c:	079b      	lsls	r3, r3, #30
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
   10c8e:	f008 081c 	and.w	r8, r8, #28
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
   10c92:	d503      	bpl.n	10c9c <_spi_m_sync_init+0x50>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
   10c94:	4b2a      	ldr	r3, [pc, #168]	; (10d40 <_spi_m_sync_init+0xf4>)
   10c96:	4798      	blx	r3
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
   10c98:	2102      	movs	r1, #2
   10c9a:	47b8      	blx	r7
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
   10c9c:	f048 0301 	orr.w	r3, r8, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
   10ca0:	6023      	str	r3, [r4, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   10ca2:	2103      	movs	r1, #3
   10ca4:	4620      	mov	r0, r4
   10ca6:	47b8      	blx	r7
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);
   10ca8:	2101      	movs	r1, #1
   10caa:	4620      	mov	r0, r4
   10cac:	47b8      	blx	r7
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
   10cae:	682b      	ldr	r3, [r5, #0]
	dev->prvt = hw;
   10cb0:	6034      	str	r4, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
   10cb2:	f003 031c 	and.w	r3, r3, #28
   10cb6:	2b08      	cmp	r3, #8
   10cb8:	d132      	bne.n	10d20 <_spi_m_sync_init+0xd4>
	ASSERT(hw && regs);
   10cba:	f640 128e 	movw	r2, #2446	; 0x98e
   10cbe:	491e      	ldr	r1, [pc, #120]	; (10d38 <_spi_m_sync_init+0xec>)
   10cc0:	2001      	movs	r0, #1
   10cc2:	47c8      	blx	r9
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
   10cc4:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
   10cc6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
   10cca:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
   10cce:	6023      	str	r3, [r4, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   10cd0:	2103      	movs	r1, #3
   10cd2:	4620      	mov	r0, r4
   10cd4:	47b8      	blx	r7
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
   10cd6:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
   10cd8:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
   10cdc:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
   10ce0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   10ce4:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
   10ce8:	6063      	str	r3, [r4, #4]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_MASK);
   10cea:	2117      	movs	r1, #23
   10cec:	47b8      	blx	r7
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
   10cee:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
   10cf0:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
   10cf2:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
   10cf4:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   10cf8:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
   10cfa:	2b00      	cmp	r3, #0
   10cfc:	d1fc      	bne.n	10cf8 <_spi_m_sync_init+0xac>
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
   10cfe:	686b      	ldr	r3, [r5, #4]
   10d00:	f013 0f07 	tst.w	r3, #7
   10d04:	bf0c      	ite	eq
   10d06:	2301      	moveq	r3, #1
   10d08:	2302      	movne	r3, #2
   10d0a:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
   10d0c:	7bab      	ldrb	r3, [r5, #14]
   10d0e:	7bea      	ldrb	r2, [r5, #15]
   10d10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   10d14:	80f3      	strh	r3, [r6, #6]
	return ERR_NONE;
   10d16:	2000      	movs	r0, #0
}
   10d18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(dev && hw);
   10d1c:	4630      	mov	r0, r6
   10d1e:	e7a2      	b.n	10c66 <_spi_m_sync_init+0x1a>
		_spi_load_regs_master(hw, regs);
   10d20:	4b08      	ldr	r3, [pc, #32]	; (10d44 <_spi_m_sync_init+0xf8>)
   10d22:	4629      	mov	r1, r5
   10d24:	4798      	blx	r3
   10d26:	e7ea      	b.n	10cfe <_spi_m_sync_init+0xb2>
		return ERR_INVALID_ARG;
   10d28:	f06f 000c 	mvn.w	r0, #12
   10d2c:	e7f4      	b.n	10d18 <_spi_m_sync_init+0xcc>
   10d2e:	bf00      	nop
   10d30:	000102a5 	.word	0x000102a5
   10d34:	0000d0fd 	.word	0x0000d0fd
   10d38:	00015c86 	.word	0x00015c86
   10d3c:	000100e9 	.word	0x000100e9
   10d40:	0001010d 	.word	0x0001010d
   10d44:	000105c1 	.word	0x000105c1

00010d48 <_spi_m_async_init>:
{
   10d48:	b573      	push	{r0, r1, r4, r5, r6, lr}
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
   10d4a:	4b10      	ldr	r3, [pc, #64]	; (10d8c <_spi_m_async_init+0x44>)
{
   10d4c:	4605      	mov	r5, r0
   10d4e:	460e      	mov	r6, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
   10d50:	4798      	blx	r3
	if (rc < 0) {
   10d52:	2800      	cmp	r0, #0
   10d54:	db17      	blt.n	10d86 <_spi_m_async_init+0x3e>
	_sercom_init_irq_param(hw, (void *)dev);
   10d56:	4629      	mov	r1, r5
	spid->callbacks.complete = NULL;
   10d58:	2400      	movs	r4, #0
	_sercom_init_irq_param(hw, (void *)dev);
   10d5a:	4630      	mov	r0, r6
   10d5c:	4b0c      	ldr	r3, [pc, #48]	; (10d90 <_spi_m_async_init+0x48>)
		NVIC_DisableIRQ((IRQn_Type)irq);
   10d5e:	4e0d      	ldr	r6, [pc, #52]	; (10d94 <_spi_m_async_init+0x4c>)
	_sercom_init_irq_param(hw, (void *)dev);
   10d60:	4798      	blx	r3
	spid->callbacks.rx       = NULL;
   10d62:	e9c5 4403 	strd	r4, r4, [r5, #12]
	spid->callbacks.tx       = NULL;
   10d66:	60ac      	str	r4, [r5, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
   10d68:	4b0b      	ldr	r3, [pc, #44]	; (10d98 <_spi_m_async_init+0x50>)
   10d6a:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
   10d6c:	4621      	mov	r1, r4
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   10d6e:	4c0b      	ldr	r4, [pc, #44]	; (10d9c <_spi_m_async_init+0x54>)
	uint8_t irq              = _sercom_get_irq_num(hw);
   10d70:	4605      	mov	r5, r0
		NVIC_DisableIRQ((IRQn_Type)irq);
   10d72:	186b      	adds	r3, r5, r1
   10d74:	b2d8      	uxtb	r0, r3
   10d76:	9001      	str	r0, [sp, #4]
   10d78:	47b0      	blx	r6
		NVIC_ClearPendingIRQ((IRQn_Type)irq);
   10d7a:	9801      	ldr	r0, [sp, #4]
   10d7c:	47a0      	blx	r4
	for (uint32_t i = 0; i < 4; i++) {
   10d7e:	3101      	adds	r1, #1
   10d80:	2904      	cmp	r1, #4
   10d82:	d1f6      	bne.n	10d72 <_spi_m_async_init+0x2a>
   10d84:	2000      	movs	r0, #0
}
   10d86:	b002      	add	sp, #8
   10d88:	bd70      	pop	{r4, r5, r6, pc}
   10d8a:	bf00      	nop
   10d8c:	00010c4d 	.word	0x00010c4d
   10d90:	00010209 	.word	0x00010209
   10d94:	0001032d 	.word	0x0001032d
   10d98:	00010269 	.word	0x00010269
   10d9c:	00010351 	.word	0x00010351

00010da0 <_spi_m_async_enable>:
{
   10da0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
   10da2:	4604      	mov	r4, r0
   10da4:	b118      	cbz	r0, 10dae <_spi_m_async_enable+0xe>
   10da6:	6800      	ldr	r0, [r0, #0]
   10da8:	3800      	subs	r0, #0
   10daa:	bf18      	it	ne
   10dac:	2001      	movne	r0, #1
   10dae:	4b05      	ldr	r3, [pc, #20]	; (10dc4 <_spi_m_async_enable+0x24>)
   10db0:	4905      	ldr	r1, [pc, #20]	; (10dc8 <_spi_m_async_enable+0x28>)
   10db2:	f640 22e5 	movw	r2, #2789	; 0xae5
   10db6:	4798      	blx	r3
	return _spi_async_enable(dev->prvt);
   10db8:	6820      	ldr	r0, [r4, #0]
   10dba:	4b04      	ldr	r3, [pc, #16]	; (10dcc <_spi_m_async_enable+0x2c>)
}
   10dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return _spi_async_enable(dev->prvt);
   10dc0:	4718      	bx	r3
   10dc2:	bf00      	nop
   10dc4:	0000d0fd 	.word	0x0000d0fd
   10dc8:	00015c86 	.word	0x00015c86
   10dcc:	000102fd 	.word	0x000102fd

00010dd0 <_spi_m_async_set_mode>:
{
   10dd0:	b570      	push	{r4, r5, r6, lr}
   10dd2:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
   10dd4:	4604      	mov	r4, r0
   10dd6:	b118      	cbz	r0, 10de0 <_spi_m_async_set_mode+0x10>
   10dd8:	6800      	ldr	r0, [r0, #0]
   10dda:	3800      	subs	r0, #0
   10ddc:	bf18      	it	ne
   10dde:	2001      	movne	r0, #1
   10de0:	4905      	ldr	r1, [pc, #20]	; (10df8 <_spi_m_async_set_mode+0x28>)
   10de2:	4b06      	ldr	r3, [pc, #24]	; (10dfc <_spi_m_async_set_mode+0x2c>)
   10de4:	f640 3216 	movw	r2, #2838	; 0xb16
   10de8:	4798      	blx	r3
	return _spi_set_mode(dev->prvt, mode);
   10dea:	6820      	ldr	r0, [r4, #0]
   10dec:	4b04      	ldr	r3, [pc, #16]	; (10e00 <_spi_m_async_set_mode+0x30>)
   10dee:	4629      	mov	r1, r5
}
   10df0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _spi_set_mode(dev->prvt, mode);
   10df4:	4718      	bx	r3
   10df6:	bf00      	nop
   10df8:	00015c86 	.word	0x00015c86
   10dfc:	0000d0fd 	.word	0x0000d0fd
   10e00:	0001058d 	.word	0x0001058d

00010e04 <_spi_m_async_set_baudrate>:
{
   10e04:	b538      	push	{r3, r4, r5, lr}
   10e06:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
   10e08:	4604      	mov	r4, r0
   10e0a:	b118      	cbz	r0, 10e14 <_spi_m_async_set_baudrate+0x10>
   10e0c:	6800      	ldr	r0, [r0, #0]
   10e0e:	3800      	subs	r0, #0
   10e10:	bf18      	it	ne
   10e12:	2001      	movne	r0, #1
   10e14:	4907      	ldr	r1, [pc, #28]	; (10e34 <_spi_m_async_set_baudrate+0x30>)
   10e16:	4b08      	ldr	r3, [pc, #32]	; (10e38 <_spi_m_async_set_baudrate+0x34>)
   10e18:	f640 3245 	movw	r2, #2885	; 0xb45
   10e1c:	4798      	blx	r3
	return _spi_set_baudrate(dev->prvt, baud_val);
   10e1e:	6823      	ldr	r3, [r4, #0]
   10e20:	69d8      	ldr	r0, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
   10e22:	f010 0001 	ands.w	r0, r0, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
   10e26:	bf06      	itte	eq
   10e28:	b2ed      	uxtbeq	r5, r5
	((Sercom *)hw)->SPI.BAUD.reg = data;
   10e2a:	731d      	strbeq	r5, [r3, #12]
		return ERR_BUSY;
   10e2c:	f06f 0003 	mvnne.w	r0, #3
}
   10e30:	bd38      	pop	{r3, r4, r5, pc}
   10e32:	bf00      	nop
   10e34:	00015c86 	.word	0x00015c86
   10e38:	0000d0fd 	.word	0x0000d0fd

00010e3c <_spi_m_async_enable_tx>:
{
   10e3c:	b538      	push	{r3, r4, r5, lr}
	void *hw = dev->prvt;
   10e3e:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev && hw);
   10e40:	4b07      	ldr	r3, [pc, #28]	; (10e60 <_spi_m_async_enable_tx+0x24>)
   10e42:	1e20      	subs	r0, r4, #0
{
   10e44:	460d      	mov	r5, r1
	ASSERT(dev && hw);
   10e46:	f640 4208 	movw	r2, #3080	; 0xc08
   10e4a:	4906      	ldr	r1, [pc, #24]	; (10e64 <_spi_m_async_enable_tx+0x28>)
   10e4c:	bf18      	it	ne
   10e4e:	2001      	movne	r0, #1
   10e50:	4798      	blx	r3
	if (state) {
   10e52:	2301      	movs	r3, #1
   10e54:	b115      	cbz	r5, 10e5c <_spi_m_async_enable_tx+0x20>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
   10e56:	75a3      	strb	r3, [r4, #22]
}
   10e58:	2000      	movs	r0, #0
   10e5a:	bd38      	pop	{r3, r4, r5, pc}
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
   10e5c:	7523      	strb	r3, [r4, #20]
}
   10e5e:	e7fb      	b.n	10e58 <_spi_m_async_enable_tx+0x1c>
   10e60:	0000d0fd 	.word	0x0000d0fd
   10e64:	00015c86 	.word	0x00015c86

00010e68 <_spi_m_async_enable_rx>:
{
   10e68:	b570      	push	{r4, r5, r6, lr}
	void *hw = dev->prvt;
   10e6a:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev);
   10e6c:	4e0a      	ldr	r6, [pc, #40]	; (10e98 <_spi_m_async_enable_rx+0x30>)
   10e6e:	f640 421c 	movw	r2, #3100	; 0xc1c
   10e72:	2001      	movs	r0, #1
{
   10e74:	460d      	mov	r5, r1
	ASSERT(dev);
   10e76:	4909      	ldr	r1, [pc, #36]	; (10e9c <_spi_m_async_enable_rx+0x34>)
   10e78:	47b0      	blx	r6
	ASSERT(hw);
   10e7a:	1e20      	subs	r0, r4, #0
   10e7c:	4907      	ldr	r1, [pc, #28]	; (10e9c <_spi_m_async_enable_rx+0x34>)
   10e7e:	f640 421d 	movw	r2, #3101	; 0xc1d
   10e82:	bf18      	it	ne
   10e84:	2001      	movne	r0, #1
   10e86:	47b0      	blx	r6
	if (state) {
   10e88:	2304      	movs	r3, #4
   10e8a:	b115      	cbz	r5, 10e92 <_spi_m_async_enable_rx+0x2a>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
   10e8c:	75a3      	strb	r3, [r4, #22]
}
   10e8e:	2000      	movs	r0, #0
   10e90:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
   10e92:	7523      	strb	r3, [r4, #20]
}
   10e94:	e7fb      	b.n	10e8e <_spi_m_async_enable_rx+0x26>
   10e96:	bf00      	nop
   10e98:	0000d0fd 	.word	0x0000d0fd
   10e9c:	00015c86 	.word	0x00015c86

00010ea0 <_spi_m_async_enable_tx_complete>:
{
   10ea0:	b538      	push	{r3, r4, r5, lr}
   10ea2:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
   10ea4:	4604      	mov	r4, r0
   10ea6:	b118      	cbz	r0, 10eb0 <_spi_m_async_enable_tx_complete+0x10>
   10ea8:	6800      	ldr	r0, [r0, #0]
   10eaa:	3800      	subs	r0, #0
   10eac:	bf18      	it	ne
   10eae:	2001      	movne	r0, #1
   10eb0:	4b06      	ldr	r3, [pc, #24]	; (10ecc <_spi_m_async_enable_tx_complete+0x2c>)
   10eb2:	4907      	ldr	r1, [pc, #28]	; (10ed0 <_spi_m_async_enable_tx_complete+0x30>)
   10eb4:	f640 422f 	movw	r2, #3119	; 0xc2f
   10eb8:	4798      	blx	r3
	if (state) {
   10eba:	6823      	ldr	r3, [r4, #0]
   10ebc:	2202      	movs	r2, #2
   10ebe:	b115      	cbz	r5, 10ec6 <_spi_m_async_enable_tx_complete+0x26>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
   10ec0:	759a      	strb	r2, [r3, #22]
}
   10ec2:	2000      	movs	r0, #0
   10ec4:	bd38      	pop	{r3, r4, r5, pc}
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
   10ec6:	751a      	strb	r2, [r3, #20]
}
   10ec8:	e7fb      	b.n	10ec2 <_spi_m_async_enable_tx_complete+0x22>
   10eca:	bf00      	nop
   10ecc:	0000d0fd 	.word	0x0000d0fd
   10ed0:	00015c86 	.word	0x00015c86

00010ed4 <_spi_m_async_write_one>:
{
   10ed4:	b538      	push	{r3, r4, r5, lr}
   10ed6:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
   10ed8:	4604      	mov	r4, r0
   10eda:	b118      	cbz	r0, 10ee4 <_spi_m_async_write_one+0x10>
   10edc:	6800      	ldr	r0, [r0, #0]
   10ede:	3800      	subs	r0, #0
   10ee0:	bf18      	it	ne
   10ee2:	2001      	movne	r0, #1
   10ee4:	4904      	ldr	r1, [pc, #16]	; (10ef8 <_spi_m_async_write_one+0x24>)
   10ee6:	4b05      	ldr	r3, [pc, #20]	; (10efc <_spi_m_async_write_one+0x28>)
   10ee8:	f640 4241 	movw	r2, #3137	; 0xc41
   10eec:	4798      	blx	r3
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
   10eee:	6823      	ldr	r3, [r4, #0]
}
   10ef0:	2000      	movs	r0, #0
	((Sercom *)hw)->SPI.DATA.reg = data;
   10ef2:	629d      	str	r5, [r3, #40]	; 0x28
   10ef4:	bd38      	pop	{r3, r4, r5, pc}
   10ef6:	bf00      	nop
   10ef8:	00015c86 	.word	0x00015c86
   10efc:	0000d0fd 	.word	0x0000d0fd

00010f00 <_spi_m_async_read_one>:
{
   10f00:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
   10f02:	4604      	mov	r4, r0
   10f04:	b118      	cbz	r0, 10f0e <_spi_m_async_read_one+0xe>
   10f06:	6800      	ldr	r0, [r0, #0]
   10f08:	3800      	subs	r0, #0
   10f0a:	bf18      	it	ne
   10f0c:	2001      	movne	r0, #1
   10f0e:	4904      	ldr	r1, [pc, #16]	; (10f20 <_spi_m_async_read_one+0x20>)
   10f10:	4b04      	ldr	r3, [pc, #16]	; (10f24 <_spi_m_async_read_one+0x24>)
   10f12:	f640 425c 	movw	r2, #3164	; 0xc5c
   10f16:	4798      	blx	r3
	return hri_sercomspi_read_DATA_reg(dev->prvt);
   10f18:	6823      	ldr	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
   10f1a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
   10f1c:	b280      	uxth	r0, r0
   10f1e:	bd10      	pop	{r4, pc}
   10f20:	00015c86 	.word	0x00015c86
   10f24:	0000d0fd 	.word	0x0000d0fd

00010f28 <_spi_m_async_register_callback>:
{
   10f28:	b570      	push	{r4, r5, r6, lr}
   10f2a:	460d      	mov	r5, r1
   10f2c:	4616      	mov	r6, r2
	ASSERT(dev && (cb_type < SPI_DEV_CB_N));
   10f2e:	4604      	mov	r4, r0
   10f30:	b118      	cbz	r0, 10f3a <_spi_m_async_register_callback+0x12>
   10f32:	2903      	cmp	r1, #3
   10f34:	bf8c      	ite	hi
   10f36:	2000      	movhi	r0, #0
   10f38:	2001      	movls	r0, #1
   10f3a:	4905      	ldr	r1, [pc, #20]	; (10f50 <_spi_m_async_register_callback+0x28>)
   10f3c:	4b05      	ldr	r3, [pc, #20]	; (10f54 <_spi_m_async_register_callback+0x2c>)
   10f3e:	f640 4275 	movw	r2, #3189	; 0xc75
   10f42:	4798      	blx	r3
	p_ls[cb_type] = (func_t)func;
   10f44:	eb04 0185 	add.w	r1, r4, r5, lsl #2
}
   10f48:	2000      	movs	r0, #0
	p_ls[cb_type] = (func_t)func;
   10f4a:	608e      	str	r6, [r1, #8]
}
   10f4c:	bd70      	pop	{r4, r5, r6, pc}
   10f4e:	bf00      	nop
   10f50:	00015c86 	.word	0x00015c86
   10f54:	0000d0fd 	.word	0x0000d0fd

00010f58 <_spi_m_async_set_irq_state>:
{
   10f58:	b570      	push	{r4, r5, r6, lr}
	ASSERT(device);
   10f5a:	4604      	mov	r4, r0
   10f5c:	3800      	subs	r0, #0
{
   10f5e:	460e      	mov	r6, r1
	ASSERT(device);
   10f60:	bf18      	it	ne
   10f62:	2001      	movne	r0, #1
   10f64:	4907      	ldr	r1, [pc, #28]	; (10f84 <_spi_m_async_set_irq_state+0x2c>)
   10f66:	4b08      	ldr	r3, [pc, #32]	; (10f88 <_spi_m_async_set_irq_state+0x30>)
{
   10f68:	4615      	mov	r5, r2
	ASSERT(device);
   10f6a:	f640 42b6 	movw	r2, #3254	; 0xcb6
   10f6e:	4798      	blx	r3
	if (SPI_DEV_CB_ERROR == type) {
   10f70:	2e03      	cmp	r6, #3
   10f72:	d103      	bne.n	10f7c <_spi_m_async_set_irq_state+0x24>
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
   10f74:	6823      	ldr	r3, [r4, #0]
	if (value == 0x0) {
   10f76:	2280      	movs	r2, #128	; 0x80
   10f78:	b90d      	cbnz	r5, 10f7e <_spi_m_async_set_irq_state+0x26>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
   10f7a:	751a      	strb	r2, [r3, #20]
}
   10f7c:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
   10f7e:	759a      	strb	r2, [r3, #22]
   10f80:	e7fc      	b.n	10f7c <_spi_m_async_set_irq_state+0x24>
   10f82:	bf00      	nop
   10f84:	00015c86 	.word	0x00015c86
   10f88:	0000d0fd 	.word	0x0000d0fd

00010f8c <_spi_m_dma_init>:

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
   10f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   10f90:	4b25      	ldr	r3, [pc, #148]	; (11028 <_spi_m_dma_init+0x9c>)
{
   10f92:	4605      	mov	r5, r0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   10f94:	4608      	mov	r0, r1
{
   10f96:	460c      	mov	r4, r1
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);
   10f98:	4798      	blx	r3
   10f9a:	4606      	mov	r6, r0

	ASSERT(dev && hw);
   10f9c:	2d00      	cmp	r5, #0
   10f9e:	d03e      	beq.n	1101e <_spi_m_dma_init+0x92>
   10fa0:	1e20      	subs	r0, r4, #0
   10fa2:	bf18      	it	ne
   10fa4:	2001      	movne	r0, #1
   10fa6:	4921      	ldr	r1, [pc, #132]	; (1102c <_spi_m_dma_init+0xa0>)
   10fa8:	4b21      	ldr	r3, [pc, #132]	; (11030 <_spi_m_dma_init+0xa4>)
   10faa:	f640 52e3 	movw	r2, #3555	; 0xde3
   10fae:	4798      	blx	r3

	if (regs == NULL) {
   10fb0:	2e00      	cmp	r6, #0
   10fb2:	d036      	beq.n	11022 <_spi_m_dma_init+0x96>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   10fb4:	69e3      	ldr	r3, [r4, #28]
   10fb6:	f8df 8094 	ldr.w	r8, [pc, #148]	; 1104c <_spi_m_dma_init+0xc0>
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
   10fba:	f013 0f01 	tst.w	r3, #1
   10fbe:	d112      	bne.n	10fe6 <_spi_m_dma_init+0x5a>
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   10fc0:	2103      	movs	r1, #3
   10fc2:	4620      	mov	r0, r4
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
   10fc4:	6837      	ldr	r7, [r6, #0]
   10fc6:	47c0      	blx	r8
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
   10fc8:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
   10fca:	079b      	lsls	r3, r3, #30
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
   10fcc:	f007 071c 	and.w	r7, r7, #28
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
   10fd0:	d503      	bpl.n	10fda <_spi_m_dma_init+0x4e>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
   10fd2:	4b18      	ldr	r3, [pc, #96]	; (11034 <_spi_m_dma_init+0xa8>)
   10fd4:	4798      	blx	r3
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
   10fd6:	2102      	movs	r1, #2
   10fd8:	47c0      	blx	r8
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
   10fda:	f047 0701 	orr.w	r7, r7, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
   10fde:	6027      	str	r7, [r4, #0]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
   10fe0:	2103      	movs	r1, #3
   10fe2:	4620      	mov	r0, r4
   10fe4:	47c0      	blx	r8
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
   10fe6:	462f      	mov	r7, r5
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);
   10fe8:	4620      	mov	r0, r4
   10fea:	2101      	movs	r1, #1
   10fec:	47c0      	blx	r8

	_spi_load_regs_master(hw, regs);
   10fee:	4631      	mov	r1, r6
	dev->prvt = hw;
   10ff0:	f847 4b18 	str.w	r4, [r7], #24
	_spi_load_regs_master(hw, regs);
   10ff4:	4b10      	ldr	r3, [pc, #64]	; (11038 <_spi_m_dma_init+0xac>)
   10ff6:	4798      	blx	r3
	uint8_t index = _sercom_get_hardware_index(hw);
   10ff8:	4b10      	ldr	r3, [pc, #64]	; (1103c <_spi_m_dma_init+0xb0>)
   10ffa:	4620      	mov	r0, r4
   10ffc:	4798      	blx	r3
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   10ffe:	2807      	cmp	r0, #7
		dev->resource->back                 = dev;
		dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
		dev->resource->dma_cb.error         = _spi_dma_error_occured;
	}
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
   11000:	4b0f      	ldr	r3, [pc, #60]	; (11040 <_spi_m_dma_init+0xb4>)
   11002:	bf0c      	ite	eq
   11004:	2108      	moveq	r1, #8
   11006:	2100      	movne	r1, #0
   11008:	4638      	mov	r0, r7
   1100a:	4798      	blx	r3
	dev->resource->back                 = dev;
   1100c:	69ab      	ldr	r3, [r5, #24]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
   1100e:	4a0d      	ldr	r2, [pc, #52]	; (11044 <_spi_m_dma_init+0xb8>)
   11010:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
   11012:	4a0d      	ldr	r2, [pc, #52]	; (11048 <_spi_m_dma_init+0xbc>)
	dev->resource->back                 = dev;
   11014:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
   11016:	605a      	str	r2, [r3, #4]

	return ERR_NONE;
   11018:	2000      	movs	r0, #0
}
   1101a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
   1101e:	4628      	mov	r0, r5
   11020:	e7c1      	b.n	10fa6 <_spi_m_dma_init+0x1a>
		return ERR_INVALID_ARG;
   11022:	f06f 000c 	mvn.w	r0, #12
   11026:	e7f8      	b.n	1101a <_spi_m_dma_init+0x8e>
   11028:	000102a5 	.word	0x000102a5
   1102c:	00015c86 	.word	0x00015c86
   11030:	0000d0fd 	.word	0x0000d0fd
   11034:	0001010d 	.word	0x0001010d
   11038:	000105c1 	.word	0x000105c1
   1103c:	00010161 	.word	0x00010161
   11040:	0000d341 	.word	0x0000d341
   11044:	000102d1 	.word	0x000102d1
   11048:	000102db 	.word	0x000102db
   1104c:	000100e9 	.word	0x000100e9

00011050 <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
   11050:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
   11052:	4604      	mov	r4, r0
   11054:	b118      	cbz	r0, 1105e <_spi_m_dma_enable+0xe>
   11056:	6800      	ldr	r0, [r0, #0]
   11058:	3800      	subs	r0, #0
   1105a:	bf18      	it	ne
   1105c:	2001      	movne	r0, #1
   1105e:	4b05      	ldr	r3, [pc, #20]	; (11074 <_spi_m_dma_enable+0x24>)
   11060:	4905      	ldr	r1, [pc, #20]	; (11078 <_spi_m_dma_enable+0x28>)
   11062:	f640 620e 	movw	r2, #3598	; 0xe0e
   11066:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
   11068:	6820      	ldr	r0, [r4, #0]
   1106a:	4b04      	ldr	r3, [pc, #16]	; (1107c <_spi_m_dma_enable+0x2c>)
}
   1106c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	return _spi_sync_enable(dev->prvt);
   11070:	4718      	bx	r3
   11072:	bf00      	nop
   11074:	0000d0fd 	.word	0x0000d0fd
   11078:	00015c86 	.word	0x00015c86
   1107c:	0001027d 	.word	0x0001027d

00011080 <_spi_m_dma_register_callback>:
	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
	switch (type) {
   11080:	2901      	cmp	r1, #1
{
   11082:	b573      	push	{r0, r1, r4, r5, r6, lr}
   11084:	4605      	mov	r5, r0
   11086:	460e      	mov	r6, r1
   11088:	4614      	mov	r4, r2
	switch (type) {
   1108a:	d014      	beq.n	110b6 <_spi_m_dma_register_callback+0x36>
   1108c:	2902      	cmp	r1, #2
   1108e:	d020      	beq.n	110d2 <_spi_m_dma_register_callback+0x52>
   11090:	2900      	cmp	r1, #0
   11092:	d138      	bne.n	11106 <_spi_m_dma_register_callback+0x86>
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
   11094:	6042      	str	r2, [r0, #4]
	uint8_t index = _sercom_get_hardware_index(hw);
   11096:	4b1d      	ldr	r3, [pc, #116]	; (1110c <_spi_m_dma_register_callback+0x8c>)
   11098:	6800      	ldr	r0, [r0, #0]
   1109a:	4798      	blx	r3
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   1109c:	2807      	cmp	r0, #7
   1109e:	bf08      	it	eq
   110a0:	2608      	moveq	r6, #8
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
   110a2:	1e22      	subs	r2, r4, #0
   110a4:	bf18      	it	ne
   110a6:	2201      	movne	r2, #1
   110a8:	2100      	movs	r1, #0
   110aa:	4630      	mov	r0, r6
		break;
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
   110ac:	4b18      	ldr	r3, [pc, #96]	; (11110 <_spi_m_dma_register_callback+0x90>)
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
		break;
	case SPI_DEV_CB_DMA_N:
		break;
	}
}
   110ae:	b002      	add	sp, #8
   110b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
   110b4:	4718      	bx	r3
		dev->callbacks.rx = func;
   110b6:	6082      	str	r2, [r0, #8]
	uint8_t index = _sercom_get_hardware_index(hw);
   110b8:	4b14      	ldr	r3, [pc, #80]	; (1110c <_spi_m_dma_register_callback+0x8c>)
   110ba:	6800      	ldr	r0, [r0, #0]
   110bc:	4798      	blx	r3
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
   110be:	1e22      	subs	r2, r4, #0
   110c0:	bf18      	it	ne
   110c2:	2201      	movne	r2, #1
   110c4:	2807      	cmp	r0, #7
   110c6:	f04f 0100 	mov.w	r1, #0
   110ca:	bf8c      	ite	hi
   110cc:	2000      	movhi	r0, #0
   110ce:	2001      	movls	r0, #1
   110d0:	e7ec      	b.n	110ac <_spi_m_dma_register_callback+0x2c>
		dev->callbacks.error = func;
   110d2:	60c2      	str	r2, [r0, #12]
	uint8_t index = _sercom_get_hardware_index(hw);
   110d4:	4e0d      	ldr	r6, [pc, #52]	; (1110c <_spi_m_dma_register_callback+0x8c>)
   110d6:	6800      	ldr	r0, [r0, #0]
   110d8:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
   110da:	1e22      	subs	r2, r4, #0
   110dc:	bf18      	it	ne
   110de:	2201      	movne	r2, #1
   110e0:	2807      	cmp	r0, #7
   110e2:	bf8c      	ite	hi
   110e4:	2000      	movhi	r0, #0
   110e6:	2001      	movls	r0, #1
   110e8:	2101      	movs	r1, #1
   110ea:	4c09      	ldr	r4, [pc, #36]	; (11110 <_spi_m_dma_register_callback+0x90>)
   110ec:	9201      	str	r2, [sp, #4]
   110ee:	47a0      	blx	r4
	uint8_t index = _sercom_get_hardware_index(hw);
   110f0:	6828      	ldr	r0, [r5, #0]
   110f2:	47b0      	blx	r6
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   110f4:	2807      	cmp	r0, #7
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
   110f6:	9a01      	ldr	r2, [sp, #4]
   110f8:	f04f 0101 	mov.w	r1, #1
   110fc:	bf0c      	ite	eq
   110fe:	2008      	moveq	r0, #8
   11100:	2000      	movne	r0, #0
   11102:	4623      	mov	r3, r4
   11104:	e7d3      	b.n	110ae <_spi_m_dma_register_callback+0x2e>
}
   11106:	b002      	add	sp, #8
   11108:	bd70      	pop	{r4, r5, r6, pc}
   1110a:	bf00      	nop
   1110c:	00010161 	.word	0x00010161
   11110:	0000d25d 	.word	0x0000d25d

00011114 <_spi_m_dma_transfer>:

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
   11114:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
   11118:	f8d0 8000 	ldr.w	r8, [r0]
	uint8_t index = _sercom_get_hardware_index(hw);
   1111c:	f8df 911c 	ldr.w	r9, [pc, #284]	; 1123c <_spi_m_dma_transfer+0x128>
{
   11120:	4605      	mov	r5, r0
   11122:	461f      	mov	r7, r3
	uint8_t index = _sercom_get_hardware_index(hw);
   11124:	4640      	mov	r0, r8
   11126:	4b3d      	ldr	r3, [pc, #244]	; (1121c <_spi_m_dma_transfer+0x108>)
{
   11128:	460e      	mov	r6, r1
   1112a:	4692      	mov	sl, r2
	uint8_t index = _sercom_get_hardware_index(hw);
   1112c:	4798      	blx	r3
	switch (index) {
   1112e:	2807      	cmp	r0, #7
   11130:	4b3b      	ldr	r3, [pc, #236]	; (11220 <_spi_m_dma_transfer+0x10c>)
   11132:	d86a      	bhi.n	1120a <_spi_m_dma_transfer+0xf6>
	switch (index) {
   11134:	d06c      	beq.n	11210 <_spi_m_dma_transfer+0xfc>
		return CONF_SERCOM_0_SPI_M_DMA_RX_CHANNEL;
   11136:	f04f 0b01 	mov.w	fp, #1
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);

	if (rxbuf) {
   1113a:	f1ba 0f00 	cmp.w	sl, #0
   1113e:	d114      	bne.n	1116a <_spi_m_dma_transfer+0x56>
   11140:	4654      	mov	r4, sl
	ASSERT(dev && dev->prvt);
   11142:	f1b8 0000 	subs.w	r0, r8, #0
   11146:	bf18      	it	ne
   11148:	2001      	movne	r0, #1
   1114a:	4936      	ldr	r1, [pc, #216]	; (11224 <_spi_m_dma_transfer+0x110>)
   1114c:	f640 523d 	movw	r2, #3389	; 0xd3d
   11150:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
   11152:	6828      	ldr	r0, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   11154:	69c3      	ldr	r3, [r0, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
   11156:	075b      	lsls	r3, r3, #29
   11158:	d42b      	bmi.n	111b2 <_spi_m_dma_transfer+0x9e>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
   1115a:	6843      	ldr	r3, [r0, #4]
   1115c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
   11160:	6043      	str	r3, [r0, #4]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_MASK);
   11162:	2117      	movs	r1, #23
   11164:	4b30      	ldr	r3, [pc, #192]	; (11228 <_spi_m_dma_transfer+0x114>)
   11166:	4798      	blx	r3
}
   11168:	e023      	b.n	111b2 <_spi_m_dma_transfer+0x9e>
	if (rxbuf) {
   1116a:	2400      	movs	r4, #0
	ASSERT(dev && dev->prvt);
   1116c:	f1b8 0000 	subs.w	r0, r8, #0
   11170:	bf18      	it	ne
   11172:	2001      	movne	r0, #1
   11174:	f640 5236 	movw	r2, #3382	; 0xd36
   11178:	492a      	ldr	r1, [pc, #168]	; (11224 <_spi_m_dma_transfer+0x110>)
   1117a:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
   1117c:	6828      	ldr	r0, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
   1117e:	69c3      	ldr	r3, [r0, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
   11180:	075a      	lsls	r2, r3, #29
   11182:	d406      	bmi.n	11192 <_spi_m_dma_transfer+0x7e>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
   11184:	6843      	ldr	r3, [r0, #4]
   11186:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   1118a:	6043      	str	r3, [r0, #4]
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_MASK);
   1118c:	2117      	movs	r1, #23
   1118e:	4b26      	ldr	r3, [pc, #152]	; (11228 <_spi_m_dma_transfer+0x114>)
   11190:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
   11192:	6829      	ldr	r1, [r5, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
   11194:	4b25      	ldr	r3, [pc, #148]	; (1122c <_spi_m_dma_transfer+0x118>)
   11196:	3128      	adds	r1, #40	; 0x28
   11198:	4658      	mov	r0, fp
   1119a:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
   1119c:	4651      	mov	r1, sl
   1119e:	4658      	mov	r0, fp
   111a0:	47c8      	blx	r9
		_dma_set_data_amount(rx_ch, length);
   111a2:	4b23      	ldr	r3, [pc, #140]	; (11230 <_spi_m_dma_transfer+0x11c>)
   111a4:	4639      	mov	r1, r7
   111a6:	4658      	mov	r0, fp
   111a8:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
   111aa:	4b22      	ldr	r3, [pc, #136]	; (11234 <_spi_m_dma_transfer+0x120>)
   111ac:	2100      	movs	r1, #0
   111ae:	4658      	mov	r0, fp
   111b0:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
   111b2:	f8df a07c 	ldr.w	sl, [pc, #124]	; 11230 <_spi_m_dma_transfer+0x11c>
   111b6:	f8df b088 	ldr.w	fp, [pc, #136]	; 11240 <_spi_m_dma_transfer+0x12c>
   111ba:	b1c6      	cbz	r6, 111ee <_spi_m_dma_transfer+0xda>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
   111bc:	4b1b      	ldr	r3, [pc, #108]	; (1122c <_spi_m_dma_transfer+0x118>)
   111be:	4631      	mov	r1, r6
   111c0:	4620      	mov	r0, r4
   111c2:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
   111c4:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
   111c6:	4620      	mov	r0, r4
   111c8:	3128      	adds	r1, #40	; 0x28
   111ca:	47c8      	blx	r9
		_dma_srcinc_enable(tx_ch, true);
   111cc:	2101      	movs	r1, #1
		_dma_set_data_amount(tx_ch, length);
	} else {
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
   111ce:	4620      	mov	r0, r4
   111d0:	47d8      	blx	fp
		_dma_set_data_amount(tx_ch, length);
   111d2:	4639      	mov	r1, r7
   111d4:	4620      	mov	r0, r4
   111d6:	47d0      	blx	sl
	}
	_dma_enable_transaction(tx_ch, false);
   111d8:	4b16      	ldr	r3, [pc, #88]	; (11234 <_spi_m_dma_transfer+0x120>)
   111da:	2100      	movs	r1, #0
   111dc:	4620      	mov	r0, r4
   111de:	4798      	blx	r3

	return ERR_NONE;
}
   111e0:	2000      	movs	r0, #0
   111e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return CONF_SERCOM_0_SPI_M_DMA_RX_CHANNEL;
   111e6:	f04f 0b01 	mov.w	fp, #1
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   111ea:	2408      	movs	r4, #8
   111ec:	e7be      	b.n	1116c <_spi_m_dma_transfer+0x58>
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
   111ee:	4b12      	ldr	r3, [pc, #72]	; (11238 <_spi_m_dma_transfer+0x124>)
   111f0:	4640      	mov	r0, r8
   111f2:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
   111f4:	4b0d      	ldr	r3, [pc, #52]	; (1122c <_spi_m_dma_transfer+0x118>)
   111f6:	f100 010e 	add.w	r1, r0, #14
   111fa:	4620      	mov	r0, r4
   111fc:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
   111fe:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
   11200:	4620      	mov	r0, r4
   11202:	3128      	adds	r1, #40	; 0x28
   11204:	47c8      	blx	r9
		_dma_srcinc_enable(tx_ch, false);
   11206:	4631      	mov	r1, r6
   11208:	e7e1      	b.n	111ce <_spi_m_dma_transfer+0xba>
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
   1120a:	f04f 0b00 	mov.w	fp, #0
   1120e:	e794      	b.n	1113a <_spi_m_dma_transfer+0x26>
	if (rxbuf) {
   11210:	f1ba 0f00 	cmp.w	sl, #0
   11214:	d1e7      	bne.n	111e6 <_spi_m_dma_transfer+0xd2>
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
   11216:	2408      	movs	r4, #8
   11218:	e793      	b.n	11142 <_spi_m_dma_transfer+0x2e>
   1121a:	bf00      	nop
   1121c:	00010161 	.word	0x00010161
   11220:	0000d0fd 	.word	0x0000d0fd
   11224:	00015c86 	.word	0x00015c86
   11228:	000100e9 	.word	0x000100e9
   1122c:	0000d295 	.word	0x0000d295
   11230:	0000d2c1 	.word	0x0000d2c1
   11234:	0000d305 	.word	0x0000d305
   11238:	000102a5 	.word	0x000102a5
   1123c:	0000d285 	.word	0x0000d285
   11240:	0000d2a5 	.word	0x0000d2a5

00011244 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
   11244:	b570      	push	{r4, r5, r6, lr}
   11246:	460e      	mov	r6, r1
   11248:	4614      	mov	r4, r2
	ASSERT(rb && buf && size);
   1124a:	4605      	mov	r5, r0
   1124c:	b118      	cbz	r0, 11256 <ringbuffer_init+0x12>
   1124e:	b189      	cbz	r1, 11274 <ringbuffer_init+0x30>
   11250:	1e10      	subs	r0, r2, #0
   11252:	bf18      	it	ne
   11254:	2001      	movne	r0, #1
   11256:	4908      	ldr	r1, [pc, #32]	; (11278 <ringbuffer_init+0x34>)
   11258:	4b08      	ldr	r3, [pc, #32]	; (1127c <ringbuffer_init+0x38>)
   1125a:	2228      	movs	r2, #40	; 0x28
   1125c:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
   1125e:	1e63      	subs	r3, r4, #1
   11260:	ea13 0004 	ands.w	r0, r3, r4
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
	rb->read_index  = 0;
   11264:	bf03      	ittte	eq
   11266:	e9c5 3001 	strdeq	r3, r0, [r5, #4]
	rb->write_index = rb->read_index;
   1126a:	60e8      	streq	r0, [r5, #12]
	rb->buf         = (uint8_t *)buf;
   1126c:	602e      	streq	r6, [r5, #0]
		return ERR_INVALID_ARG;
   1126e:	f06f 000c 	mvnne.w	r0, #12

	return ERR_NONE;
}
   11272:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
   11274:	4608      	mov	r0, r1
   11276:	e7ee      	b.n	11256 <ringbuffer_init+0x12>
   11278:	00015d78 	.word	0x00015d78
   1127c:	0000d0fd 	.word	0x0000d0fd

00011280 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
   11280:	b538      	push	{r3, r4, r5, lr}
   11282:	460d      	mov	r5, r1
	ASSERT(rb && data);
   11284:	4604      	mov	r4, r0
   11286:	b110      	cbz	r0, 1128e <ringbuffer_get+0xe>
   11288:	1e08      	subs	r0, r1, #0
   1128a:	bf18      	it	ne
   1128c:	2001      	movne	r0, #1
   1128e:	4b0a      	ldr	r3, [pc, #40]	; (112b8 <ringbuffer_get+0x38>)
   11290:	490a      	ldr	r1, [pc, #40]	; (112bc <ringbuffer_get+0x3c>)
   11292:	2240      	movs	r2, #64	; 0x40
   11294:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
   11296:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
   1129a:	429a      	cmp	r2, r3
   1129c:	d009      	beq.n	112b2 <ringbuffer_get+0x32>
		*data = rb->buf[rb->read_index & rb->size];
   1129e:	6862      	ldr	r2, [r4, #4]
   112a0:	4013      	ands	r3, r2
   112a2:	6822      	ldr	r2, [r4, #0]
   112a4:	5cd3      	ldrb	r3, [r2, r3]
   112a6:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
   112a8:	68a3      	ldr	r3, [r4, #8]
   112aa:	3301      	adds	r3, #1
   112ac:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
   112ae:	2000      	movs	r0, #0
	}

	return ERR_NOT_FOUND;
}
   112b0:	bd38      	pop	{r3, r4, r5, pc}
	return ERR_NOT_FOUND;
   112b2:	f06f 0009 	mvn.w	r0, #9
   112b6:	e7fb      	b.n	112b0 <ringbuffer_get+0x30>
   112b8:	0000d0fd 	.word	0x0000d0fd
   112bc:	00015d78 	.word	0x00015d78

000112c0 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
   112c0:	b538      	push	{r3, r4, r5, lr}
	ASSERT(rb);
   112c2:	4604      	mov	r4, r0
   112c4:	3800      	subs	r0, #0
   112c6:	bf18      	it	ne
   112c8:	2001      	movne	r0, #1
{
   112ca:	460d      	mov	r5, r1
	ASSERT(rb);
   112cc:	4b0b      	ldr	r3, [pc, #44]	; (112fc <ringbuffer_put+0x3c>)
   112ce:	490c      	ldr	r1, [pc, #48]	; (11300 <ringbuffer_put+0x40>)
   112d0:	2251      	movs	r2, #81	; 0x51
   112d2:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
   112d4:	68e3      	ldr	r3, [r4, #12]
   112d6:	6862      	ldr	r2, [r4, #4]
   112d8:	4013      	ands	r3, r2
   112da:	6822      	ldr	r2, [r4, #0]
   112dc:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
   112de:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
   112e2:	68e3      	ldr	r3, [r4, #12]
   112e4:	1a59      	subs	r1, r3, r1
   112e6:	4291      	cmp	r1, r2
		rb->read_index = rb->write_index - rb->size;
   112e8:	bf88      	it	hi
   112ea:	1a9a      	subhi	r2, r3, r2
	}

	rb->write_index++;
   112ec:	f103 0301 	add.w	r3, r3, #1
		rb->read_index = rb->write_index - rb->size;
   112f0:	bf88      	it	hi
   112f2:	60a2      	strhi	r2, [r4, #8]
	rb->write_index++;
   112f4:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
   112f6:	2000      	movs	r0, #0
   112f8:	bd38      	pop	{r3, r4, r5, pc}
   112fa:	bf00      	nop
   112fc:	0000d0fd 	.word	0x0000d0fd
   11300:	00015d78 	.word	0x00015d78

00011304 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
   11304:	b510      	push	{r4, lr}
	ASSERT(rb);
   11306:	4604      	mov	r4, r0
   11308:	3800      	subs	r0, #0
   1130a:	bf18      	it	ne
   1130c:	2001      	movne	r0, #1
   1130e:	4904      	ldr	r1, [pc, #16]	; (11320 <ringbuffer_num+0x1c>)
   11310:	4b04      	ldr	r3, [pc, #16]	; (11324 <ringbuffer_num+0x20>)
   11312:	2267      	movs	r2, #103	; 0x67
   11314:	4798      	blx	r3

	return rb->write_index - rb->read_index;
   11316:	e9d4 3002 	ldrd	r3, r0, [r4, #8]
}
   1131a:	1ac0      	subs	r0, r0, r3
   1131c:	bd10      	pop	{r4, pc}
   1131e:	bf00      	nop
   11320:	00015d78 	.word	0x00015d78
   11324:	0000d0fd 	.word	0x0000d0fd

00011328 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
   11328:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
   1132c:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
   1132e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
   11330:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
   11334:	4770      	bx	lr

00011336 <atomic_leave_critical>:
   11336:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
   1133a:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
   1133c:	f383 8810 	msr	PRIMASK, r3
}
   11340:	4770      	bx	lr
	...

00011344 <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
   11344:	b570      	push	{r4, r5, r6, lr}
   11346:	460d      	mov	r5, r1
	ASSERT(qspi && hw);
   11348:	4604      	mov	r4, r0
   1134a:	b110      	cbz	r0, 11352 <qspi_dma_init+0xe>
   1134c:	1e08      	subs	r0, r1, #0
   1134e:	bf18      	it	ne
   11350:	2001      	movne	r0, #1
   11352:	4905      	ldr	r1, [pc, #20]	; (11368 <qspi_dma_init+0x24>)
   11354:	4b05      	ldr	r3, [pc, #20]	; (1136c <qspi_dma_init+0x28>)
   11356:	2231      	movs	r2, #49	; 0x31
   11358:	4798      	blx	r3

	return _qspi_dma_init(&qspi->dev, hw);
   1135a:	4629      	mov	r1, r5
   1135c:	4620      	mov	r0, r4
   1135e:	4b04      	ldr	r3, [pc, #16]	; (11370 <qspi_dma_init+0x2c>)
}
   11360:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	return _qspi_dma_init(&qspi->dev, hw);
   11364:	4718      	bx	r3
   11366:	bf00      	nop
   11368:	00015d9c 	.word	0x00015d9c
   1136c:	0000d0fd 	.word	0x0000d0fd
   11370:	0000b94d 	.word	0x0000b94d

00011374 <event_system_init>:
/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
	return _event_system_init();
   11374:	4b00      	ldr	r3, [pc, #0]	; (11378 <event_system_init+0x4>)
   11376:	4718      	bx	r3
   11378:	0000b579 	.word	0x0000b579

0001137c <hri_adc_wait_for_sync>:
typedef uint8_t  hri_adc_status_reg_t;
typedef uint8_t  hri_adc_swtrig_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
   1137c:	6b03      	ldr	r3, [r0, #48]	; 0x30
   1137e:	420b      	tst	r3, r1
   11380:	d1fc      	bne.n	1137c <hri_adc_wait_for_sync>
	};
}
   11382:	4770      	bx	lr

00011384 <hri_adc_set_CTRLA_ENABLE_bit>:
}

static inline void hri_adc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
   11384:	8803      	ldrh	r3, [r0, #0]
   11386:	b29b      	uxth	r3, r3
   11388:	f043 0302 	orr.w	r3, r3, #2
   1138c:	8003      	strh	r3, [r0, #0]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   1138e:	2103      	movs	r1, #3
   11390:	4b00      	ldr	r3, [pc, #0]	; (11394 <hri_adc_set_CTRLA_ENABLE_bit+0x10>)
   11392:	4718      	bx	r3
   11394:	0001137d 	.word	0x0001137d

00011398 <hri_adc_clear_CTRLA_ENABLE_bit>:
}

static inline void hri_adc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
   11398:	8803      	ldrh	r3, [r0, #0]
   1139a:	f023 0302 	bic.w	r3, r3, #2
   1139e:	041b      	lsls	r3, r3, #16
   113a0:	0c1b      	lsrs	r3, r3, #16
   113a2:	8003      	strh	r3, [r0, #0]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   113a4:	2103      	movs	r1, #3
   113a6:	4b01      	ldr	r3, [pc, #4]	; (113ac <hri_adc_clear_CTRLA_ENABLE_bit+0x14>)
   113a8:	4718      	bx	r3
   113aa:	bf00      	nop
   113ac:	0001137d 	.word	0x0001137d

000113b0 <_adc_interrupt_handler>:
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
	void *const hw      = device->hw;
   113b0:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
   113b2:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
   113b6:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
   113ba:	400b      	ands	r3, r1
{
   113bc:	b430      	push	{r4, r5}
	if (intflag & ADC_INTFLAG_RESRDY) {
   113be:	f013 0501 	ands.w	r5, r3, #1
   113c2:	d009      	beq.n	113d8 <_adc_interrupt_handler+0x28>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
   113c4:	2301      	movs	r3, #1
   113c6:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
   113ca:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
   113ce:	6883      	ldr	r3, [r0, #8]
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
	}
}
   113d0:	bc30      	pop	{r4, r5}
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
   113d2:	b292      	uxth	r2, r2
   113d4:	2100      	movs	r1, #0
   113d6:	4718      	bx	r3
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
   113d8:	f013 0102 	ands.w	r1, r3, #2
   113dc:	d006      	beq.n	113ec <_adc_interrupt_handler+0x3c>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
   113de:	2302      	movs	r3, #2
   113e0:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
   113e4:	6843      	ldr	r3, [r0, #4]
   113e6:	4629      	mov	r1, r5
}
   113e8:	bc30      	pop	{r4, r5}
		device->adc_async_cb.window_cb(device, 0);
   113ea:	4718      	bx	r3
	} else if (intflag & ADC_INTFLAG_WINMON) {
   113ec:	075b      	lsls	r3, r3, #29
   113ee:	d504      	bpl.n	113fa <_adc_interrupt_handler+0x4a>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
   113f0:	2304      	movs	r3, #4
   113f2:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.window_cb(device, 0);
   113f6:	6803      	ldr	r3, [r0, #0]
   113f8:	e7f6      	b.n	113e8 <_adc_interrupt_handler+0x38>
}
   113fa:	bc30      	pop	{r4, r5}
   113fc:	4770      	bx	lr
	...

00011400 <_adc_get_regs>:
{
   11400:	b508      	push	{r3, lr}
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
   11402:	f100 433d 	add.w	r3, r0, #3170893824	; 0xbd000000
   11406:	f5a3 53e0 	sub.w	r3, r3, #7168	; 0x1c00
		if (_adcs[i].number == n) {
   1140a:	f413 3f7f 	tst.w	r3, #261120	; 0x3fc00
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
   1140e:	f3c3 2087 	ubfx	r0, r3, #10, #8
		if (_adcs[i].number == n) {
   11412:	d007      	beq.n	11424 <_adc_get_regs+0x24>
   11414:	2801      	cmp	r0, #1
   11416:	d005      	beq.n	11424 <_adc_get_regs+0x24>
	ASSERT(false);
   11418:	2000      	movs	r0, #0
   1141a:	4903      	ldr	r1, [pc, #12]	; (11428 <_adc_get_regs+0x28>)
   1141c:	4b03      	ldr	r3, [pc, #12]	; (1142c <_adc_get_regs+0x2c>)
   1141e:	228c      	movs	r2, #140	; 0x8c
   11420:	4798      	blx	r3
	return 0;
   11422:	2000      	movs	r0, #0
}
   11424:	bd08      	pop	{r3, pc}
   11426:	bf00      	nop
   11428:	00015db6 	.word	0x00015db6
   1142c:	0000d0fd 	.word	0x0000d0fd

00011430 <__NVIC_ClearPendingIRQ>:
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   11430:	0943      	lsrs	r3, r0, #5
   11432:	2201      	movs	r2, #1
   11434:	f000 001f 	and.w	r0, r0, #31
   11438:	fa02 f000 	lsl.w	r0, r2, r0
   1143c:	3360      	adds	r3, #96	; 0x60
   1143e:	4a02      	ldr	r2, [pc, #8]	; (11448 <__NVIC_ClearPendingIRQ+0x18>)
   11440:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
   11444:	4770      	bx	lr
   11446:	bf00      	nop
   11448:	e000e100 	.word	0xe000e100

0001144c <_adc_get_irq_num.isra.0>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
   1144c:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
   11450:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
   11454:	0a80      	lsrs	r0, r0, #10
	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
   11456:	0040      	lsls	r0, r0, #1
   11458:	3076      	adds	r0, #118	; 0x76
}
   1145a:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
   1145e:	4770      	bx	lr

00011460 <__NVIC_DisableIRQ>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   11460:	0943      	lsrs	r3, r0, #5
   11462:	2201      	movs	r2, #1
   11464:	f000 001f 	and.w	r0, r0, #31
   11468:	fa02 f000 	lsl.w	r0, r2, r0
   1146c:	3320      	adds	r3, #32
   1146e:	4a04      	ldr	r2, [pc, #16]	; (11480 <__NVIC_DisableIRQ+0x20>)
   11470:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
   11474:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   11478:	f3bf 8f6f 	isb	sy
}
   1147c:	4770      	bx	lr
   1147e:	bf00      	nop
   11480:	e000e100 	.word	0xe000e100

00011484 <_adc_init>:
{
   11484:	b538      	push	{r3, r4, r5, lr}
	if (hw == ADC0) {
   11486:	4b39      	ldr	r3, [pc, #228]	; (1156c <_adc_init+0xe8>)
   11488:	4298      	cmp	r0, r3
{
   1148a:	460c      	mov	r4, r1
	if (hw == ADC0) {
   1148c:	d15c      	bne.n	11548 <_adc_init+0xc4>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
   1148e:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
   11492:	681b      	ldr	r3, [r3, #0]
   11494:	00da      	lsls	r2, r3, #3
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
   11496:	0919      	lsrs	r1, r3, #4
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
   11498:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
   1149c:	f001 0170 	and.w	r1, r1, #112	; 0x70
   114a0:	430a      	orrs	r2, r1
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
   114a2:	f3c3 0382 	ubfx	r3, r3, #2, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
   114a6:	431a      	orrs	r2, r3
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
   114a8:	6b03      	ldr	r3, [r0, #48]	; 0x30
   114aa:	4d31      	ldr	r5, [pc, #196]	; (11570 <_adc_init+0xec>)
	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
   114ac:	f013 0f01 	tst.w	r3, #1
   114b0:	d10c      	bne.n	114cc <_adc_init+0x48>
}

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   114b2:	2103      	movs	r1, #3
   114b4:	47a8      	blx	r5
	tmp = ((Adc *)hw)->CTRLA.reg;
   114b6:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
   114b8:	079b      	lsls	r3, r3, #30
   114ba:	d503      	bpl.n	114c4 <_adc_init+0x40>
			hri_adc_clear_CTRLA_ENABLE_bit(hw);
   114bc:	4b2d      	ldr	r3, [pc, #180]	; (11574 <_adc_init+0xf0>)
   114be:	4798      	blx	r3
			hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_ENABLE);
   114c0:	2102      	movs	r1, #2
   114c2:	47a8      	blx	r5
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
   114c4:	2301      	movs	r3, #1
   114c6:	8003      	strh	r3, [r0, #0]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   114c8:	2103      	movs	r1, #3
   114ca:	47a8      	blx	r5
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);
   114cc:	2101      	movs	r1, #1
   114ce:	47a8      	blx	r5
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
   114d0:	4929      	ldr	r1, [pc, #164]	; (11578 <_adc_init+0xf4>)
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
   114d2:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
   114d6:	2316      	movs	r3, #22
   114d8:	fb03 1404 	mla	r4, r3, r4, r1
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   114dc:	f640 71ff 	movw	r1, #4095	; 0xfff
   114e0:	88a3      	ldrh	r3, [r4, #4]
	((Adc *)hw)->CTRLB.reg = data;
   114e2:	80c3      	strh	r3, [r0, #6]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   114e4:	47a8      	blx	r5
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
   114e6:	79a3      	ldrb	r3, [r4, #6]
	((Adc *)hw)->REFCTRL.reg = data;
   114e8:	7203      	strb	r3, [r0, #8]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   114ea:	f640 71ff 	movw	r1, #4095	; 0xfff
   114ee:	47a8      	blx	r5
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
   114f0:	79e3      	ldrb	r3, [r4, #7]
	((Adc *)hw)->EVCTRL.reg = data;
   114f2:	7083      	strb	r3, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
   114f4:	8923      	ldrh	r3, [r4, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
   114f6:	8083      	strh	r3, [r0, #4]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   114f8:	f640 71ff 	movw	r1, #4095	; 0xfff
   114fc:	47a8      	blx	r5
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
   114fe:	7aa3      	ldrb	r3, [r4, #10]
	((Adc *)hw)->AVGCTRL.reg = data;
   11500:	7283      	strb	r3, [r0, #10]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   11502:	f640 71ff 	movw	r1, #4095	; 0xfff
   11506:	47a8      	blx	r5
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
   11508:	7ae3      	ldrb	r3, [r4, #11]
	((Adc *)hw)->SAMPCTRL.reg = data;
   1150a:	72c3      	strb	r3, [r0, #11]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   1150c:	f640 71ff 	movw	r1, #4095	; 0xfff
   11510:	47a8      	blx	r5
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
   11512:	89a3      	ldrh	r3, [r4, #12]
	((Adc *)hw)->WINLT.reg = data;
   11514:	8183      	strh	r3, [r0, #12]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_WINLT);
   11516:	2180      	movs	r1, #128	; 0x80
   11518:	47a8      	blx	r5
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
   1151a:	89e3      	ldrh	r3, [r4, #14]
	((Adc *)hw)->WINUT.reg = data;
   1151c:	81c3      	strh	r3, [r0, #14]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_WINUT);
   1151e:	f44f 7180 	mov.w	r1, #256	; 0x100
   11522:	47a8      	blx	r5
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
   11524:	8a23      	ldrh	r3, [r4, #16]
	((Adc *)hw)->GAINCORR.reg = data;
   11526:	8203      	strh	r3, [r0, #16]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_GAINCORR);
   11528:	f44f 7100 	mov.w	r1, #512	; 0x200
   1152c:	47a8      	blx	r5
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
   1152e:	8a63      	ldrh	r3, [r4, #18]
	((Adc *)hw)->OFFSETCORR.reg = data;
   11530:	8243      	strh	r3, [r0, #18]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_OFFSETCORR);
   11532:	f44f 6180 	mov.w	r1, #1024	; 0x400
   11536:	47a8      	blx	r5
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
   11538:	7d23      	ldrb	r3, [r4, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
   1153a:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
   1153c:	8863      	ldrh	r3, [r4, #2]
	((Adc *)hw)->CTRLA.reg = data;
   1153e:	8003      	strh	r3, [r0, #0]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
   11540:	2103      	movs	r1, #3
   11542:	47a8      	blx	r5
}
   11544:	2000      	movs	r0, #0
   11546:	bd38      	pop	{r3, r4, r5, pc}
	} else if (hw == ADC1) {
   11548:	4b0c      	ldr	r3, [pc, #48]	; (1157c <_adc_init+0xf8>)
   1154a:	4298      	cmp	r0, r3
   1154c:	d10c      	bne.n	11568 <_adc_init+0xe4>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
   1154e:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
   11552:	681b      	ldr	r3, [r3, #0]
   11554:	0ada      	lsrs	r2, r3, #11
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
   11556:	0c99      	lsrs	r1, r3, #18
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
   11558:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
   1155c:	f001 0170 	and.w	r1, r1, #112	; 0x70
   11560:	430a      	orrs	r2, r1
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
   11562:	f3c3 4302 	ubfx	r3, r3, #16, #3
   11566:	e79e      	b.n	114a6 <_adc_init+0x22>
	uint16_t calib_reg = 0;
   11568:	2200      	movs	r2, #0
   1156a:	e79d      	b.n	114a8 <_adc_init+0x24>
   1156c:	43001c00 	.word	0x43001c00
   11570:	0001137d 	.word	0x0001137d
   11574:	00011399 	.word	0x00011399
   11578:	00015dcc 	.word	0x00015dcc
   1157c:	43002000 	.word	0x43002000

00011580 <_adc_async_init>:
{
   11580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	ASSERT(device);
   11584:	4604      	mov	r4, r0
   11586:	3800      	subs	r0, #0
   11588:	bf18      	it	ne
   1158a:	2001      	movne	r0, #1
{
   1158c:	460d      	mov	r5, r1
	ASSERT(device);
   1158e:	22f1      	movs	r2, #241	; 0xf1
   11590:	4923      	ldr	r1, [pc, #140]	; (11620 <_adc_async_init+0xa0>)
   11592:	4b24      	ldr	r3, [pc, #144]	; (11624 <_adc_async_init+0xa4>)
   11594:	4798      	blx	r3
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
   11596:	4b24      	ldr	r3, [pc, #144]	; (11628 <_adc_async_init+0xa8>)
   11598:	4628      	mov	r0, r5
   1159a:	4798      	blx	r3
   1159c:	4b23      	ldr	r3, [pc, #140]	; (1162c <_adc_async_init+0xac>)
   1159e:	4601      	mov	r1, r0
   115a0:	4628      	mov	r0, r5
   115a2:	4798      	blx	r3
	if (init_status) {
   115a4:	4606      	mov	r6, r0
   115a6:	2800      	cmp	r0, #0
   115a8:	d130      	bne.n	1160c <_adc_async_init+0x8c>
	if (hw == ADC0) {
   115aa:	4b21      	ldr	r3, [pc, #132]	; (11630 <_adc_async_init+0xb0>)
	device->hw = hw;
   115ac:	6165      	str	r5, [r4, #20]
	if (hw == ADC0) {
   115ae:	429d      	cmp	r5, r3
   115b0:	d12f      	bne.n	11612 <_adc_async_init+0x92>
		_adc0_dev = dev;
   115b2:	4b20      	ldr	r3, [pc, #128]	; (11634 <_adc_async_init+0xb4>)
   115b4:	601c      	str	r4, [r3, #0]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
   115b6:	4920      	ldr	r1, [pc, #128]	; (11638 <_adc_async_init+0xb8>)
   115b8:	f8df 9088 	ldr.w	r9, [pc, #136]	; 11644 <_adc_async_init+0xc4>
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
   115bc:	f8df 8088 	ldr.w	r8, [pc, #136]	; 11648 <_adc_async_init+0xc8>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   115c0:	4f1e      	ldr	r7, [pc, #120]	; (1163c <_adc_async_init+0xbc>)
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
   115c2:	4628      	mov	r0, r5
   115c4:	4788      	blx	r1
   115c6:	b200      	sxth	r0, r0
   115c8:	47c8      	blx	r9
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
   115ca:	6960      	ldr	r0, [r4, #20]
   115cc:	4788      	blx	r1
   115ce:	b200      	sxth	r0, r0
   115d0:	47c0      	blx	r8
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
   115d2:	6960      	ldr	r0, [r4, #20]
   115d4:	4788      	blx	r1
   115d6:	2501      	movs	r5, #1
   115d8:	0942      	lsrs	r2, r0, #5
   115da:	f000 031f 	and.w	r3, r0, #31
   115de:	fa05 f303 	lsl.w	r3, r5, r3
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
   115e2:	4428      	add	r0, r5
   115e4:	f847 3022 	str.w	r3, [r7, r2, lsl #2]
   115e8:	b200      	sxth	r0, r0
   115ea:	47c8      	blx	r9
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
   115ec:	6960      	ldr	r0, [r4, #20]
   115ee:	4788      	blx	r1
   115f0:	4428      	add	r0, r5
   115f2:	b200      	sxth	r0, r0
   115f4:	47c0      	blx	r8
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
   115f6:	6960      	ldr	r0, [r4, #20]
   115f8:	4788      	blx	r1
   115fa:	1943      	adds	r3, r0, r5
   115fc:	f3c3 124a 	ubfx	r2, r3, #5, #11
   11600:	f003 031f 	and.w	r3, r3, #31
   11604:	fa05 f303 	lsl.w	r3, r5, r3
   11608:	f847 3022 	str.w	r3, [r7, r2, lsl #2]
}
   1160c:	4630      	mov	r0, r6
   1160e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (hw == ADC1) {
   11612:	4b0b      	ldr	r3, [pc, #44]	; (11640 <_adc_async_init+0xc0>)
   11614:	429d      	cmp	r5, r3
		_adc1_dev = dev;
   11616:	bf04      	itt	eq
   11618:	4b06      	ldreq	r3, [pc, #24]	; (11634 <_adc_async_init+0xb4>)
   1161a:	605c      	streq	r4, [r3, #4]
   1161c:	e7cb      	b.n	115b6 <_adc_async_init+0x36>
   1161e:	bf00      	nop
   11620:	00015db6 	.word	0x00015db6
   11624:	0000d0fd 	.word	0x0000d0fd
   11628:	00011401 	.word	0x00011401
   1162c:	00011485 	.word	0x00011485
   11630:	43001c00 	.word	0x43001c00
   11634:	2000108c 	.word	0x2000108c
   11638:	0001144d 	.word	0x0001144d
   1163c:	e000e100 	.word	0xe000e100
   11640:	43002000 	.word	0x43002000
   11644:	00011461 	.word	0x00011461
   11648:	00011431 	.word	0x00011431

0001164c <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
   1164c:	6940      	ldr	r0, [r0, #20]
   1164e:	4b01      	ldr	r3, [pc, #4]	; (11654 <_adc_async_enable_channel+0x8>)
   11650:	4718      	bx	r3
   11652:	bf00      	nop
   11654:	00011385 	.word	0x00011385

00011658 <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
   11658:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
   1165a:	88db      	ldrh	r3, [r3, #6]
   1165c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
   11660:	2b03      	cmp	r3, #3
}
   11662:	bf0c      	ite	eq
   11664:	2001      	moveq	r0, #1
   11666:	2002      	movne	r0, #2
   11668:	4770      	bx	lr
	...

0001166c <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
   1166c:	6940      	ldr	r0, [r0, #20]
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
   1166e:	7d03      	ldrb	r3, [r0, #20]
   11670:	f043 0302 	orr.w	r3, r3, #2
   11674:	7503      	strb	r3, [r0, #20]
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_MASK);
   11676:	f640 71ff 	movw	r1, #4095	; 0xfff
   1167a:	4b01      	ldr	r3, [pc, #4]	; (11680 <_adc_async_convert+0x14>)
   1167c:	4718      	bx	r3
   1167e:	bf00      	nop
   11680:	0001137d 	.word	0x0001137d

00011684 <_adc_async_set_irq_state>:
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
   11684:	2a01      	cmp	r2, #1
	void *const hw = device->hw;
   11686:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
   11688:	d104      	bne.n	11694 <_adc_async_set_irq_state+0x10>
	if (value == 0x0) {
   1168a:	2204      	movs	r2, #4
	if (value == 0x0) {
   1168c:	b93b      	cbnz	r3, 1169e <_adc_async_set_irq_state+0x1a>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
   1168e:	f881 202c 	strb.w	r2, [r1, #44]	; 0x2c
   11692:	4770      	bx	lr
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
   11694:	2a02      	cmp	r2, #2
   11696:	d0f9      	beq.n	1168c <_adc_async_set_irq_state+0x8>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
   11698:	b91a      	cbnz	r2, 116a2 <_adc_async_set_irq_state+0x1e>
	if (value == 0x0) {
   1169a:	2201      	movs	r2, #1
   1169c:	e7f6      	b.n	1168c <_adc_async_set_irq_state+0x8>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
   1169e:	f881 202d 	strb.w	r2, [r1, #45]	; 0x2d
}
   116a2:	4770      	bx	lr

000116a4 <ADC0_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
	_adc_interrupt_handler(_adc0_dev);
   116a4:	4b01      	ldr	r3, [pc, #4]	; (116ac <ADC0_0_Handler+0x8>)
   116a6:	6818      	ldr	r0, [r3, #0]
   116a8:	4b01      	ldr	r3, [pc, #4]	; (116b0 <ADC0_0_Handler+0xc>)
   116aa:	4718      	bx	r3
   116ac:	2000108c 	.word	0x2000108c
   116b0:	000113b1 	.word	0x000113b1

000116b4 <ADC0_1_Handler>:
   116b4:	4b00      	ldr	r3, [pc, #0]	; (116b8 <ADC0_1_Handler+0x4>)
   116b6:	4718      	bx	r3
   116b8:	000116a5 	.word	0x000116a5

000116bc <ADC1_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
	_adc_interrupt_handler(_adc1_dev);
   116bc:	4b01      	ldr	r3, [pc, #4]	; (116c4 <ADC1_0_Handler+0x8>)
   116be:	6858      	ldr	r0, [r3, #4]
   116c0:	4b01      	ldr	r3, [pc, #4]	; (116c8 <ADC1_0_Handler+0xc>)
   116c2:	4718      	bx	r3
   116c4:	2000108c 	.word	0x2000108c
   116c8:	000113b1 	.word	0x000113b1

000116cc <ADC1_1_Handler>:
   116cc:	4b00      	ldr	r3, [pc, #0]	; (116d0 <ADC1_1_Handler+0x4>)
   116ce:	4718      	bx	r3
   116d0:	000116bd 	.word	0x000116bd

000116d4 <Dummy_Handler>:
/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
	while (1) {
   116d4:	e7fe      	b.n	116d4 <Dummy_Handler>
	...

000116d8 <Reset_Handler>:
{
   116d8:	b508      	push	{r3, lr}
	if (pSrc != pDest) {
   116da:	4a14      	ldr	r2, [pc, #80]	; (1172c <Reset_Handler+0x54>)
   116dc:	4b14      	ldr	r3, [pc, #80]	; (11730 <Reset_Handler+0x58>)
   116de:	429a      	cmp	r2, r3
   116e0:	d002      	beq.n	116e8 <Reset_Handler+0x10>
		for (; pDest < &_erelocate;) {
   116e2:	4914      	ldr	r1, [pc, #80]	; (11734 <Reset_Handler+0x5c>)
   116e4:	428b      	cmp	r3, r1
   116e6:	d318      	bcc.n	1171a <Reset_Handler+0x42>
	pSrc  = &_etext;
   116e8:	4b13      	ldr	r3, [pc, #76]	; (11738 <Reset_Handler+0x60>)
	for (pDest = &_szero; pDest < &_ezero;) {
   116ea:	4a14      	ldr	r2, [pc, #80]	; (1173c <Reset_Handler+0x64>)
		*pDest++ = 0;
   116ec:	2100      	movs	r1, #0
	for (pDest = &_szero; pDest < &_ezero;) {
   116ee:	4293      	cmp	r3, r2
   116f0:	d318      	bcc.n	11724 <Reset_Handler+0x4c>
	SCB->VTOR = ((uint32_t)pSrc & SCB_VTOR_TBLOFF_Msk);
   116f2:	4a13      	ldr	r2, [pc, #76]	; (11740 <Reset_Handler+0x68>)
   116f4:	4b13      	ldr	r3, [pc, #76]	; (11744 <Reset_Handler+0x6c>)
   116f6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   116fa:	609a      	str	r2, [r3, #8]
	SCB->CPACR |= (0xFu << 20);
   116fc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
   11700:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   11704:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
   11708:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   1170c:	f3bf 8f6f 	isb	sy
	__libc_init_array();
   11710:	4b0d      	ldr	r3, [pc, #52]	; (11748 <Reset_Handler+0x70>)
   11712:	4798      	blx	r3
	main();
   11714:	4b0d      	ldr	r3, [pc, #52]	; (1174c <Reset_Handler+0x74>)
   11716:	4798      	blx	r3
	while (1)
   11718:	e7fe      	b.n	11718 <Reset_Handler+0x40>
			*pDest++ = *pSrc++;
   1171a:	f852 0b04 	ldr.w	r0, [r2], #4
   1171e:	f843 0b04 	str.w	r0, [r3], #4
   11722:	e7df      	b.n	116e4 <Reset_Handler+0xc>
		*pDest++ = 0;
   11724:	f843 1b04 	str.w	r1, [r3], #4
   11728:	e7e1      	b.n	116ee <Reset_Handler+0x16>
   1172a:	bf00      	nop
   1172c:	00015f54 	.word	0x00015f54
   11730:	20000000 	.word	0x20000000
   11734:	200005ac 	.word	0x200005ac
   11738:	200005b0 	.word	0x200005b0
   1173c:	20014f68 	.word	0x20014f68
   11740:	00004000 	.word	0x00004000
   11744:	e000ed00 	.word	0xe000ed00
   11748:	00012919 	.word	0x00012919
   1174c:	0000ea11 	.word	0x0000ea11

00011750 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
   11750:	b510      	push	{r4, lr}
	system_init();
   11752:	4b04      	ldr	r3, [pc, #16]	; (11764 <atmel_start_init+0x14>)
   11754:	4798      	blx	r3
	usb_init();
   11756:	4b04      	ldr	r3, [pc, #16]	; (11768 <atmel_start_init+0x18>)
   11758:	4798      	blx	r3
	stdio_redirect_init();
}
   1175a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	stdio_redirect_init();
   1175e:	4b03      	ldr	r3, [pc, #12]	; (1176c <atmel_start_init+0x1c>)
   11760:	4718      	bx	r3
   11762:	bf00      	nop
   11764:	0000fb85 	.word	0x0000fb85
   11768:	0000bd49 	.word	0x0000bd49
   1176c:	0000dd8d 	.word	0x0000dd8d

00011770 <usbdc_unconfig>:
/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   11770:	4b05      	ldr	r3, [pc, #20]	; (11788 <usbdc_unconfig+0x18>)
{
   11772:	b510      	push	{r4, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   11774:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
   11776:	b904      	cbnz	r4, 1177a <usbdc_unconfig+0xa>
		func->ctrl(func, USBDF_DISABLE, NULL);
		func = func->next;
	}
}
   11778:	bd10      	pop	{r4, pc}
		func->ctrl(func, USBDF_DISABLE, NULL);
   1177a:	6863      	ldr	r3, [r4, #4]
   1177c:	4620      	mov	r0, r4
   1177e:	2200      	movs	r2, #0
   11780:	2101      	movs	r1, #1
   11782:	4798      	blx	r3
		func = func->next;
   11784:	6824      	ldr	r4, [r4, #0]
   11786:	e7f6      	b.n	11776 <usbdc_unconfig+0x6>
   11788:	20001094 	.word	0x20001094

0001178c <usbdc_change_notify>:
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
   1178c:	4b06      	ldr	r3, [pc, #24]	; (117a8 <usbdc_change_notify+0x1c>)
{
   1178e:	b570      	push	{r4, r5, r6, lr}
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
   11790:	68dc      	ldr	r4, [r3, #12]
{
   11792:	4605      	mov	r5, r0
   11794:	460e      	mov	r6, r1

	while (cg != NULL) {
   11796:	b904      	cbnz	r4, 1179a <usbdc_change_notify+0xe>
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
	}
}
   11798:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
   1179a:	6863      	ldr	r3, [r4, #4]
   1179c:	b113      	cbz	r3, 117a4 <usbdc_change_notify+0x18>
			cg->cb(change, value);
   1179e:	4631      	mov	r1, r6
   117a0:	4628      	mov	r0, r5
   117a2:	4798      	blx	r3
		cg = cg->next;
   117a4:	6824      	ldr	r4, [r4, #0]
   117a6:	e7f6      	b.n	11796 <usbdc_change_notify+0xa>
   117a8:	20001094 	.word	0x20001094

000117ac <usbdc_request_handler>:

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
   117ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
   117ae:	4b0c      	ldr	r3, [pc, #48]	; (117e0 <usbdc_request_handler+0x34>)
   117b0:	689c      	ldr	r4, [r3, #8]
{
   117b2:	4605      	mov	r5, r0
   117b4:	460e      	mov	r6, r1
   117b6:	4617      	mov	r7, r2
	int32_t                   rc;

	while (h != NULL) {
   117b8:	b90c      	cbnz	r4, 117be <usbdc_request_handler+0x12>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
   117ba:	4620      	mov	r0, r4
}
   117bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (NULL != h->cb) {
   117be:	6863      	ldr	r3, [r4, #4]
   117c0:	b90b      	cbnz	r3, 117c6 <usbdc_request_handler+0x1a>
		h = h->next;
   117c2:	6824      	ldr	r4, [r4, #0]
   117c4:	e7f8      	b.n	117b8 <usbdc_request_handler+0xc>
			rc = h->cb(ep, req, stage);
   117c6:	463a      	mov	r2, r7
   117c8:	4631      	mov	r1, r6
   117ca:	4628      	mov	r0, r5
   117cc:	4798      	blx	r3
			if (0 == rc) {
   117ce:	b120      	cbz	r0, 117da <usbdc_request_handler+0x2e>
			} else if (ERR_NOT_FOUND != rc) {
   117d0:	300a      	adds	r0, #10
   117d2:	d0f6      	beq.n	117c2 <usbdc_request_handler+0x16>
				return -1;
   117d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   117d8:	e7f0      	b.n	117bc <usbdc_request_handler+0x10>
				return true;
   117da:	2001      	movs	r0, #1
   117dc:	e7ee      	b.n	117bc <usbdc_request_handler+0x10>
   117de:	bf00      	nop
   117e0:	20001094 	.word	0x20001094

000117e4 <usbd_sof_cb>:
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
   117e4:	4b04      	ldr	r3, [pc, #16]	; (117f8 <usbd_sof_cb+0x14>)

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
   117e6:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
   117e8:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
   117ea:	b904      	cbnz	r4, 117ee <usbd_sof_cb+0xa>
	usbdc_sof_notify();
}
   117ec:	bd10      	pop	{r4, pc}
		if (NULL != sof->cb) {
   117ee:	6863      	ldr	r3, [r4, #4]
   117f0:	b103      	cbz	r3, 117f4 <usbd_sof_cb+0x10>
			sof->cb();
   117f2:	4798      	blx	r3
		sof = sof->next;
   117f4:	6824      	ldr	r4, [r4, #0]
   117f6:	e7f8      	b.n	117ea <usbd_sof_cb+0x6>
   117f8:	20001094 	.word	0x20001094

000117fc <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
   117fc:	b510      	push	{r4, lr}
   117fe:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
   11800:	460a      	mov	r2, r1
   11802:	b119      	cbz	r1, 1180c <usbdc_cb_ctl_done+0x10>
   11804:	2901      	cmp	r1, #1
   11806:	d021      	beq.n	1184c <usbdc_cb_ctl_done+0x50>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
   11808:	2000      	movs	r0, #0
   1180a:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
   1180c:	7823      	ldrb	r3, [r4, #0]
   1180e:	2b00      	cmp	r3, #0
   11810:	d1fa      	bne.n	11808 <usbdc_cb_ctl_done+0xc>
	switch (req->bRequest) {
   11812:	7863      	ldrb	r3, [r4, #1]
   11814:	2b05      	cmp	r3, #5
   11816:	d00d      	beq.n	11834 <usbdc_cb_ctl_done+0x38>
   11818:	2b09      	cmp	r3, #9
   1181a:	d1f5      	bne.n	11808 <usbdc_cb_ctl_done+0xc>
		usbdc.cfg_value = req->wValue;
   1181c:	8862      	ldrh	r2, [r4, #2]
   1181e:	4b0e      	ldr	r3, [pc, #56]	; (11858 <usbdc_cb_ctl_done+0x5c>)
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
   11820:	2a00      	cmp	r2, #0
		usbdc.cfg_value = req->wValue;
   11822:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
   11824:	bf14      	ite	ne
   11826:	2104      	movne	r1, #4
   11828:	2103      	moveq	r1, #3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
   1182a:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
   1182c:	2001      	movs	r0, #1
   1182e:	4b0b      	ldr	r3, [pc, #44]	; (1185c <usbdc_cb_ctl_done+0x60>)
   11830:	4798      	blx	r3
		break;
   11832:	e7e9      	b.n	11808 <usbdc_cb_ctl_done+0xc>
		usbdc_set_address(req->wValue);
   11834:	8860      	ldrh	r0, [r4, #2]
	usb_d_set_address(addr);
   11836:	4b0a      	ldr	r3, [pc, #40]	; (11860 <usbdc_cb_ctl_done+0x64>)
   11838:	b2c0      	uxtb	r0, r0
   1183a:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
   1183c:	8863      	ldrh	r3, [r4, #2]
   1183e:	2b00      	cmp	r3, #0
   11840:	bf18      	it	ne
   11842:	2103      	movne	r1, #3
   11844:	4b04      	ldr	r3, [pc, #16]	; (11858 <usbdc_cb_ctl_done+0x5c>)
   11846:	bf08      	it	eq
   11848:	2102      	moveq	r1, #2
   1184a:	e7ee      	b.n	1182a <usbdc_cb_ctl_done+0x2e>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
   1184c:	4b05      	ldr	r3, [pc, #20]	; (11864 <usbdc_cb_ctl_done+0x68>)
   1184e:	4621      	mov	r1, r4
   11850:	2000      	movs	r0, #0
   11852:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
   11854:	e7d8      	b.n	11808 <usbdc_cb_ctl_done+0xc>
   11856:	bf00      	nop
   11858:	20001094 	.word	0x20001094
   1185c:	0001178d 	.word	0x0001178d
   11860:	0000e5d9 	.word	0x0000e5d9
   11864:	000117ad 	.word	0x000117ad

00011868 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
   11868:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();

	usbdc.state       = USBD_S_DEFAULT;
   1186a:	4d0d      	ldr	r5, [pc, #52]	; (118a0 <usbdc_reset+0x38>)
	usbdc_unconfig();
   1186c:	4b0d      	ldr	r3, [pc, #52]	; (118a4 <usbdc_reset+0x3c>)
	usbdc.cfg_value   = 0;
	usbdc.ifc_alt_map = 0;
   1186e:	2400      	movs	r4, #0
	usbdc.state       = USBD_S_DEFAULT;
   11870:	2602      	movs	r6, #2
	usbdc_unconfig();
   11872:	4798      	blx	r3
	usbdc.state       = USBD_S_DEFAULT;
   11874:	836e      	strh	r6, [r5, #26]

	// Setup EP0
	usb_d_ep_deinit(0);
   11876:	4620      	mov	r0, r4
   11878:	4b0b      	ldr	r3, [pc, #44]	; (118a8 <usbdc_reset+0x40>)
	usbdc.ifc_alt_map = 0;
   1187a:	776c      	strb	r4, [r5, #29]
	usb_d_ep_deinit(0);
   1187c:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
   1187e:	4b0b      	ldr	r3, [pc, #44]	; (118ac <usbdc_reset+0x44>)
   11880:	7f28      	ldrb	r0, [r5, #28]
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
   11882:	4d0b      	ldr	r5, [pc, #44]	; (118b0 <usbdc_reset+0x48>)
	usb_d_ep0_init(usbdc.ctrl_size);
   11884:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
   11886:	4621      	mov	r1, r4
   11888:	4620      	mov	r0, r4
   1188a:	4a0a      	ldr	r2, [pc, #40]	; (118b4 <usbdc_reset+0x4c>)
   1188c:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
   1188e:	4620      	mov	r0, r4
   11890:	4631      	mov	r1, r6
   11892:	4a09      	ldr	r2, [pc, #36]	; (118b8 <usbdc_reset+0x50>)
   11894:	47a8      	blx	r5
	usb_d_ep_enable(0);
   11896:	4620      	mov	r0, r4
   11898:	4b08      	ldr	r3, [pc, #32]	; (118bc <usbdc_reset+0x54>)
}
   1189a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	usb_d_ep_enable(0);
   1189e:	4718      	bx	r3
   118a0:	20001094 	.word	0x20001094
   118a4:	00011771 	.word	0x00011771
   118a8:	0000e645 	.word	0x0000e645
   118ac:	0000e635 	.word	0x0000e635
   118b0:	0000e859 	.word	0x0000e859
   118b4:	000118f9 	.word	0x000118f9
   118b8:	000117fd 	.word	0x000117fd
   118bc:	0000e671 	.word	0x0000e671

000118c0 <usbd_event_cb>:
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
	(void)param;

	switch (ev) {
   118c0:	b110      	cbz	r0, 118c8 <usbd_event_cb+0x8>
   118c2:	2801      	cmp	r0, #1
   118c4:	d002      	beq.n	118cc <usbd_event_cb+0xc>
   118c6:	4770      	bx	lr
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
   118c8:	4b01      	ldr	r3, [pc, #4]	; (118d0 <usbd_event_cb+0x10>)
   118ca:	4718      	bx	r3
		break;

	case USB_EV_RESET:
		usbdc_reset();
   118cc:	4b01      	ldr	r3, [pc, #4]	; (118d4 <usbd_event_cb+0x14>)
   118ce:	4718      	bx	r3
   118d0:	0001178d 	.word	0x0001178d
   118d4:	00011869 	.word	0x00011869

000118d8 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
   118d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
   118da:	f88d 000c 	strb.w	r0, [sp, #12]
   118de:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
   118e2:	a801      	add	r0, sp, #4
   118e4:	4b03      	ldr	r3, [pc, #12]	; (118f4 <usbdc_xfer+0x1c>)
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
   118e6:	e9cd 1201 	strd	r1, r2, [sp, #4]
	return usb_d_ep_transfer(&xfer);
   118ea:	4798      	blx	r3
}
   118ec:	b005      	add	sp, #20
   118ee:	f85d fb04 	ldr.w	pc, [sp], #4
   118f2:	bf00      	nop
   118f4:	0000e6b1 	.word	0x0000e6b1

000118f8 <usbdc_cb_ctl_req>:
{
   118f8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
   118fc:	4ba6      	ldr	r3, [pc, #664]	; (11b98 <usbdc_cb_ctl_req+0x2a0>)
   118fe:	2200      	movs	r2, #0
{
   11900:	4605      	mov	r5, r0
   11902:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
   11904:	4798      	blx	r3
   11906:	1c43      	adds	r3, r0, #1
   11908:	d008      	beq.n	1191c <usbdc_cb_ctl_req+0x24>
   1190a:	2801      	cmp	r0, #1
   1190c:	d034      	beq.n	11978 <usbdc_cb_ctl_req+0x80>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
   1190e:	7823      	ldrb	r3, [r4, #0]
   11910:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
   11914:	d004      	beq.n	11920 <usbdc_cb_ctl_req+0x28>
   11916:	2a80      	cmp	r2, #128	; 0x80
   11918:	f000 80ca 	beq.w	11ab0 <usbdc_cb_ctl_req+0x1b8>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   1191c:	2000      	movs	r0, #0
   1191e:	e02b      	b.n	11978 <usbdc_cb_ctl_req+0x80>
	switch (req->bRequest) {
   11920:	7862      	ldrb	r2, [r4, #1]
   11922:	3a01      	subs	r2, #1
   11924:	2a0a      	cmp	r2, #10
   11926:	d8f9      	bhi.n	1191c <usbdc_cb_ctl_req+0x24>
   11928:	a101      	add	r1, pc, #4	; (adr r1, 11930 <usbdc_cb_ctl_req+0x38>)
   1192a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
   1192e:	bf00      	nop
   11930:	000119e3 	.word	0x000119e3
   11934:	0001191d 	.word	0x0001191d
   11938:	00011a09 	.word	0x00011a09
   1193c:	0001191d 	.word	0x0001191d
   11940:	00011967 	.word	0x00011967
   11944:	0001191d 	.word	0x0001191d
   11948:	0001191d 	.word	0x0001191d
   1194c:	0001191d 	.word	0x0001191d
   11950:	0001195d 	.word	0x0001195d
   11954:	0001191d 	.word	0x0001191d
   11958:	00011a23 	.word	0x00011a23
		if (!usbdc_set_config(req->wValue)) {
   1195c:	8862      	ldrh	r2, [r4, #2]
   1195e:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
   11960:	b96a      	cbnz	r2, 1197e <usbdc_cb_ctl_req+0x86>
		usbdc_unconfig();
   11962:	4b8e      	ldr	r3, [pc, #568]	; (11b9c <usbdc_cb_ctl_req+0x2a4>)
   11964:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
   11966:	2200      	movs	r2, #0
   11968:	2301      	movs	r3, #1
   1196a:	4611      	mov	r1, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
   1196c:	4c8c      	ldr	r4, [pc, #560]	; (11ba0 <usbdc_cb_ctl_req+0x2a8>)
   1196e:	4628      	mov	r0, r5
   11970:	47a0      	blx	r4
   11972:	fab0 f080 	clz	r0, r0
   11976:	0940      	lsrs	r0, r0, #5
}
   11978:	b004      	add	sp, #16
   1197a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
   1197e:	4c89      	ldr	r4, [pc, #548]	; (11ba4 <usbdc_cb_ctl_req+0x2ac>)
   11980:	6823      	ldr	r3, [r4, #0]
   11982:	e9d3 0100 	ldrd	r0, r1, [r3]
   11986:	4b88      	ldr	r3, [pc, #544]	; (11ba8 <usbdc_cb_ctl_req+0x2b0>)
   11988:	4798      	blx	r3
	if (NULL == cfg_desc) {
   1198a:	2800      	cmp	r0, #0
   1198c:	d0c6      	beq.n	1191c <usbdc_cb_ctl_req+0x24>
   1198e:	78c2      	ldrb	r2, [r0, #3]
   11990:	7883      	ldrb	r3, [r0, #2]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   11992:	4f86      	ldr	r7, [pc, #536]	; (11bac <usbdc_cb_ctl_req+0x2b4>)
   11994:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
   11998:	fa10 f183 	uxtah	r1, r0, r3
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   1199c:	2204      	movs	r2, #4
	desc.eod  = cfg_desc + total_len;
   1199e:	9103      	str	r1, [sp, #12]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   119a0:	47b8      	blx	r7
	uint8_t                 last_iface = 0xFF;
   119a2:	23ff      	movs	r3, #255	; 0xff
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
   119a4:	9002      	str	r0, [sp, #8]
	while (NULL != desc.sod) {
   119a6:	9a02      	ldr	r2, [sp, #8]
   119a8:	2a00      	cmp	r2, #0
   119aa:	d0dc      	beq.n	11966 <usbdc_cb_ctl_req+0x6e>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
   119ac:	f892 8002 	ldrb.w	r8, [r2, #2]
   119b0:	4598      	cmp	r8, r3
   119b2:	d014      	beq.n	119de <usbdc_cb_ctl_req+0xe6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
   119b4:	6926      	ldr	r6, [r4, #16]
			while (NULL != func) {
   119b6:	b94e      	cbnz	r6, 119cc <usbdc_cb_ctl_req+0xd4>
		desc.sod = usb_desc_next(desc.sod);
   119b8:	9802      	ldr	r0, [sp, #8]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   119ba:	9903      	ldr	r1, [sp, #12]
	return (desc + usb_desc_len(desc));
   119bc:	7803      	ldrb	r3, [r0, #0]
   119be:	2204      	movs	r2, #4
   119c0:	4418      	add	r0, r3
		desc.sod = usb_desc_next(desc.sod);
   119c2:	9002      	str	r0, [sp, #8]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   119c4:	47b8      	blx	r7
   119c6:	4643      	mov	r3, r8
   119c8:	9002      	str	r0, [sp, #8]
   119ca:	e7ec      	b.n	119a6 <usbdc_cb_ctl_req+0xae>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
   119cc:	6873      	ldr	r3, [r6, #4]
   119ce:	aa02      	add	r2, sp, #8
   119d0:	2100      	movs	r1, #0
   119d2:	4630      	mov	r0, r6
   119d4:	4798      	blx	r3
   119d6:	2800      	cmp	r0, #0
   119d8:	d0ee      	beq.n	119b8 <usbdc_cb_ctl_req+0xc0>
					func = func->next;
   119da:	6836      	ldr	r6, [r6, #0]
   119dc:	e7eb      	b.n	119b6 <usbdc_cb_ctl_req+0xbe>
   119de:	4698      	mov	r8, r3
   119e0:	e7ea      	b.n	119b8 <usbdc_cb_ctl_req+0xc0>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   119e2:	2b02      	cmp	r3, #2
   119e4:	d19a      	bne.n	1191c <usbdc_cb_ctl_req+0x24>
		if (req->wLength != 0) {
   119e6:	88e2      	ldrh	r2, [r4, #6]
   119e8:	2a00      	cmp	r2, #0
   119ea:	d197      	bne.n	1191c <usbdc_cb_ctl_req+0x24>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
   119ec:	88a0      	ldrh	r0, [r4, #4]
   119ee:	4b70      	ldr	r3, [pc, #448]	; (11bb0 <usbdc_cb_ctl_req+0x2b8>)
   119f0:	9201      	str	r2, [sp, #4]
   119f2:	4611      	mov	r1, r2
   119f4:	b2c0      	uxtb	r0, r0
   119f6:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
   119f8:	9a01      	ldr	r2, [sp, #4]
   119fa:	2301      	movs	r3, #1
		usbdc_xfer(ep, NULL, 0, true);
   119fc:	4611      	mov	r1, r2
   119fe:	4628      	mov	r0, r5
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   11a00:	4c67      	ldr	r4, [pc, #412]	; (11ba0 <usbdc_cb_ctl_req+0x2a8>)
   11a02:	47a0      	blx	r4
			return true;
   11a04:	2001      	movs	r0, #1
   11a06:	e7b7      	b.n	11978 <usbdc_cb_ctl_req+0x80>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   11a08:	2b02      	cmp	r3, #2
   11a0a:	d187      	bne.n	1191c <usbdc_cb_ctl_req+0x24>
		if (req->wLength != 0) {
   11a0c:	88e6      	ldrh	r6, [r4, #6]
   11a0e:	2e00      	cmp	r6, #0
   11a10:	d184      	bne.n	1191c <usbdc_cb_ctl_req+0x24>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
   11a12:	88a0      	ldrh	r0, [r4, #4]
   11a14:	4b66      	ldr	r3, [pc, #408]	; (11bb0 <usbdc_cb_ctl_req+0x2b8>)
   11a16:	2101      	movs	r1, #1
   11a18:	b2c0      	uxtb	r0, r0
   11a1a:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
   11a1c:	2301      	movs	r3, #1
   11a1e:	4632      	mov	r2, r6
   11a20:	e7ec      	b.n	119fc <usbdc_cb_ctl_req+0x104>
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
   11a22:	4d60      	ldr	r5, [pc, #384]	; (11ba4 <usbdc_cb_ctl_req+0x2ac>)
		return usbdc_set_interface(req->wValue, req->wIndex);
   11a24:	8866      	ldrh	r6, [r4, #2]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
   11a26:	682b      	ldr	r3, [r5, #0]
   11a28:	7eea      	ldrb	r2, [r5, #27]
		return usbdc_set_interface(req->wValue, req->wIndex);
   11a2a:	88a7      	ldrh	r7, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
   11a2c:	e9d3 0100 	ldrd	r0, r1, [r3]
   11a30:	4b5d      	ldr	r3, [pc, #372]	; (11ba8 <usbdc_cb_ctl_req+0x2b0>)
   11a32:	4798      	blx	r3
	if (NULL == ifc) {
   11a34:	2800      	cmp	r0, #0
   11a36:	f43f af71 	beq.w	1191c <usbdc_cb_ctl_req+0x24>
	desc.sod = ifc;
   11a3a:	9002      	str	r0, [sp, #8]
	return (ptr[0] + (ptr[1] << 8));
   11a3c:	78c2      	ldrb	r2, [r0, #3]
   11a3e:	7883      	ldrb	r3, [r0, #2]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
   11a40:	4c5a      	ldr	r4, [pc, #360]	; (11bac <usbdc_cb_ctl_req+0x2b4>)
   11a42:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
   11a46:	fa10 f183 	uxtah	r1, r0, r3
   11a4a:	9103      	str	r1, [sp, #12]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
   11a4c:	2204      	movs	r2, #4
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   11a4e:	47a0      	blx	r4
		if (NULL == ifc) {
   11a50:	2800      	cmp	r0, #0
   11a52:	f43f af63 	beq.w	1191c <usbdc_cb_ctl_req+0x24>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
   11a56:	7883      	ldrb	r3, [r0, #2]
   11a58:	42bb      	cmp	r3, r7
   11a5a:	d110      	bne.n	11a7e <usbdc_cb_ctl_req+0x186>
   11a5c:	78c3      	ldrb	r3, [r0, #3]
   11a5e:	42b3      	cmp	r3, r6
   11a60:	d10d      	bne.n	11a7e <usbdc_cb_ctl_req+0x186>
	func     = (struct usbdf_driver *)usbdc.func_list.head;
   11a62:	692c      	ldr	r4, [r5, #16]
	desc.sod = ifc;
   11a64:	9002      	str	r0, [sp, #8]
	while (NULL != func) {
   11a66:	2c00      	cmp	r4, #0
   11a68:	f43f af58 	beq.w	1191c <usbdc_cb_ctl_req+0x24>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
   11a6c:	2101      	movs	r1, #1
   11a6e:	6863      	ldr	r3, [r4, #4]
   11a70:	aa02      	add	r2, sp, #8
   11a72:	4620      	mov	r0, r4
   11a74:	4798      	blx	r3
   11a76:	4601      	mov	r1, r0
   11a78:	b140      	cbz	r0, 11a8c <usbdc_cb_ctl_req+0x194>
			func = func->next;
   11a7a:	6824      	ldr	r4, [r4, #0]
   11a7c:	e7f3      	b.n	11a66 <usbdc_cb_ctl_req+0x16e>
		desc.sod = usb_desc_next(desc.sod);
   11a7e:	9802      	ldr	r0, [sp, #8]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   11a80:	9903      	ldr	r1, [sp, #12]
	return (desc + usb_desc_len(desc));
   11a82:	7803      	ldrb	r3, [r0, #0]
   11a84:	4418      	add	r0, r3
		desc.sod = usb_desc_next(desc.sod);
   11a86:	9002      	str	r0, [sp, #8]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
   11a88:	2204      	movs	r2, #4
   11a8a:	e7e0      	b.n	11a4e <usbdc_cb_ctl_req+0x156>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
   11a8c:	6863      	ldr	r3, [r4, #4]
   11a8e:	aa02      	add	r2, sp, #8
   11a90:	4620      	mov	r0, r4
   11a92:	4798      	blx	r3
   11a94:	2800      	cmp	r0, #0
   11a96:	f47f af41 	bne.w	1191c <usbdc_cb_ctl_req+0x24>
			if (alt_set) {
   11a9a:	b126      	cbz	r6, 11aa6 <usbdc_cb_ctl_req+0x1ae>
				usbdc.ifc_alt_map |= 1 << ifc_id;
   11a9c:	2301      	movs	r3, #1
   11a9e:	40bb      	lsls	r3, r7
   11aa0:	7f6f      	ldrb	r7, [r5, #29]
   11aa2:	431f      	orrs	r7, r3
   11aa4:	776f      	strb	r7, [r5, #29]
			usbdc_xfer(0, NULL, 0, 0);
   11aa6:	2300      	movs	r3, #0
   11aa8:	461a      	mov	r2, r3
   11aaa:	4619      	mov	r1, r3
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   11aac:	4618      	mov	r0, r3
   11aae:	e7a7      	b.n	11a00 <usbdc_cb_ctl_req+0x108>
	switch (req->bRequest) {
   11ab0:	7862      	ldrb	r2, [r4, #1]
   11ab2:	2a0a      	cmp	r2, #10
   11ab4:	f63f af32 	bhi.w	1191c <usbdc_cb_ctl_req+0x24>
   11ab8:	a101      	add	r1, pc, #4	; (adr r1, 11ac0 <usbdc_cb_ctl_req+0x1c8>)
   11aba:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
   11abe:	bf00      	nop
   11ac0:	00011bb9 	.word	0x00011bb9
   11ac4:	0001191d 	.word	0x0001191d
   11ac8:	0001191d 	.word	0x0001191d
   11acc:	0001191d 	.word	0x0001191d
   11ad0:	0001191d 	.word	0x0001191d
   11ad4:	0001191d 	.word	0x0001191d
   11ad8:	00011aed 	.word	0x00011aed
   11adc:	0001191d 	.word	0x0001191d
   11ae0:	00011b89 	.word	0x00011b89
   11ae4:	0001191d 	.word	0x0001191d
   11ae8:	00011be7 	.word	0x00011be7
	uint8_t type = (uint8_t)(req->wValue >> 8);
   11aec:	8863      	ldrh	r3, [r4, #2]
   11aee:	0a19      	lsrs	r1, r3, #8
	switch (type) {
   11af0:	2902      	cmp	r1, #2
	uint8_t type = (uint8_t)(req->wValue >> 8);
   11af2:	460a      	mov	r2, r1
	switch (type) {
   11af4:	d016      	beq.n	11b24 <usbdc_cb_ctl_req+0x22c>
   11af6:	2903      	cmp	r1, #3
   11af8:	d031      	beq.n	11b5e <usbdc_cb_ctl_req+0x266>
   11afa:	2901      	cmp	r1, #1
   11afc:	f47f af0e 	bne.w	1191c <usbdc_cb_ctl_req+0x24>
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
   11b00:	4b28      	ldr	r3, [pc, #160]	; (11ba4 <usbdc_cb_ctl_req+0x2ac>)
	uint16_t length   = req->wLength;
   11b02:	88e4      	ldrh	r4, [r4, #6]
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
   11b04:	681b      	ldr	r3, [r3, #0]
   11b06:	e9d3 0100 	ldrd	r0, r1, [r3]
   11b0a:	4b28      	ldr	r3, [pc, #160]	; (11bac <usbdc_cb_ctl_req+0x2b4>)
   11b0c:	4798      	blx	r3
	if (!dev_desc) {
   11b0e:	4601      	mov	r1, r0
   11b10:	2800      	cmp	r0, #0
   11b12:	f43f af03 	beq.w	1191c <usbdc_cb_ctl_req+0x24>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
   11b16:	2c12      	cmp	r4, #18
   11b18:	4622      	mov	r2, r4
   11b1a:	f04f 0300 	mov.w	r3, #0
   11b1e:	bf28      	it	cs
   11b20:	2212      	movcs	r2, #18
   11b22:	e723      	b.n	1196c <usbdc_cb_ctl_req+0x74>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11b24:	4a1f      	ldr	r2, [pc, #124]	; (11ba4 <usbdc_cb_ctl_req+0x2ac>)
	uint16_t length   = req->wLength;
   11b26:	88e4      	ldrh	r4, [r4, #6]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
   11b28:	6810      	ldr	r0, [r2, #0]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11b2a:	7f16      	ldrb	r6, [r2, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
   11b2c:	1c5a      	adds	r2, r3, #1
   11b2e:	e9d0 0100 	ldrd	r0, r1, [r0]
   11b32:	4b1d      	ldr	r3, [pc, #116]	; (11ba8 <usbdc_cb_ctl_req+0x2b0>)
   11b34:	b2d2      	uxtb	r2, r2
   11b36:	4798      	blx	r3
	if (NULL == cfg_desc) {
   11b38:	4601      	mov	r1, r0
   11b3a:	2800      	cmp	r0, #0
   11b3c:	f43f aeee 	beq.w	1191c <usbdc_cb_ctl_req+0x24>
	return (ptr[0] + (ptr[1] << 8));
   11b40:	78c3      	ldrb	r3, [r0, #3]
   11b42:	7882      	ldrb	r2, [r0, #2]
   11b44:	eb02 2203 	add.w	r2, r2, r3, lsl #8
   11b48:	b292      	uxth	r2, r2
	if (length <= total_len) {
   11b4a:	4294      	cmp	r4, r2
   11b4c:	d91a      	bls.n	11b84 <usbdc_cb_ctl_req+0x28c>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11b4e:	3e01      	subs	r6, #1
   11b50:	4226      	tst	r6, r4
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11b52:	bf0c      	ite	eq
   11b54:	2301      	moveq	r3, #1
   11b56:	2300      	movne	r3, #0
   11b58:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
   11b5a:	4622      	mov	r2, r4
   11b5c:	e706      	b.n	1196c <usbdc_cb_ctl_req+0x74>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11b5e:	4a11      	ldr	r2, [pc, #68]	; (11ba4 <usbdc_cb_ctl_req+0x2ac>)
	uint16_t length   = req->wLength;
   11b60:	88e4      	ldrh	r4, [r4, #6]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
   11b62:	6810      	ldr	r0, [r2, #0]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11b64:	7f16      	ldrb	r6, [r2, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
   11b66:	e9d0 0100 	ldrd	r0, r1, [r0]
   11b6a:	b2da      	uxtb	r2, r3
   11b6c:	4b11      	ldr	r3, [pc, #68]	; (11bb4 <usbdc_cb_ctl_req+0x2bc>)
   11b6e:	4798      	blx	r3
	if (NULL == str_desc) {
   11b70:	4601      	mov	r1, r0
   11b72:	2800      	cmp	r0, #0
   11b74:	f43f aed2 	beq.w	1191c <usbdc_cb_ctl_req+0x24>
	if (length <= str_desc[0]) {
   11b78:	7802      	ldrb	r2, [r0, #0]
   11b7a:	4294      	cmp	r4, r2
   11b7c:	d902      	bls.n	11b84 <usbdc_cb_ctl_req+0x28c>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
   11b7e:	1e73      	subs	r3, r6, #1
   11b80:	4223      	tst	r3, r4
   11b82:	e7e6      	b.n	11b52 <usbdc_cb_ctl_req+0x25a>
		need_zlp = false;
   11b84:	2300      	movs	r3, #0
   11b86:	e7e8      	b.n	11b5a <usbdc_cb_ctl_req+0x262>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
   11b88:	4906      	ldr	r1, [pc, #24]	; (11ba4 <usbdc_cb_ctl_req+0x2ac>)
   11b8a:	694b      	ldr	r3, [r1, #20]
   11b8c:	7eca      	ldrb	r2, [r1, #27]
   11b8e:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
   11b90:	2300      	movs	r3, #0
   11b92:	2201      	movs	r2, #1
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
   11b94:	6949      	ldr	r1, [r1, #20]
   11b96:	e732      	b.n	119fe <usbdc_cb_ctl_req+0x106>
   11b98:	000117ad 	.word	0x000117ad
   11b9c:	00011771 	.word	0x00011771
   11ba0:	000118d9 	.word	0x000118d9
   11ba4:	20001094 	.word	0x20001094
   11ba8:	0000b3b5 	.word	0x0000b3b5
   11bac:	0000b37d 	.word	0x0000b37d
   11bb0:	0000e7f5 	.word	0x0000e7f5
   11bb4:	0000b3f1 	.word	0x0000b3f1
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
   11bb8:	f003 011f 	and.w	r1, r3, #31
   11bbc:	f013 031e 	ands.w	r3, r3, #30
   11bc0:	d00b      	beq.n	11bda <usbdc_cb_ctl_req+0x2e2>
   11bc2:	2902      	cmp	r1, #2
   11bc4:	f47f aeaa 	bne.w	1191c <usbdc_cb_ctl_req+0x24>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
   11bc8:	88a0      	ldrh	r0, [r4, #4]
   11bca:	4b17      	ldr	r3, [pc, #92]	; (11c28 <usbdc_cb_ctl_req+0x330>)
   11bcc:	b2c0      	uxtb	r0, r0
   11bce:	4798      	blx	r3
		if (st < 0) {
   11bd0:	1e03      	subs	r3, r0, #0
   11bd2:	f6ff aea3 	blt.w	1191c <usbdc_cb_ctl_req+0x24>
		st = st & 0x1;
   11bd6:	f003 0301 	and.w	r3, r3, #1
	memcpy(usbdc.ctrl_buf, &st, 2);
   11bda:	4914      	ldr	r1, [pc, #80]	; (11c2c <usbdc_cb_ctl_req+0x334>)
   11bdc:	694a      	ldr	r2, [r1, #20]
   11bde:	8013      	strh	r3, [r2, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
   11be0:	2300      	movs	r3, #0
   11be2:	2202      	movs	r2, #2
   11be4:	e7d6      	b.n	11b94 <usbdc_cb_ctl_req+0x29c>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
   11be6:	4911      	ldr	r1, [pc, #68]	; (11c2c <usbdc_cb_ctl_req+0x334>)
   11be8:	88a2      	ldrh	r2, [r4, #4]
   11bea:	7f4b      	ldrb	r3, [r1, #29]
   11bec:	4113      	asrs	r3, r2
   11bee:	f013 0301 	ands.w	r3, r3, #1
   11bf2:	460e      	mov	r6, r1
   11bf4:	d00c      	beq.n	11c10 <usbdc_cb_ctl_req+0x318>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
   11bf6:	690d      	ldr	r5, [r1, #16]
	while (NULL != func) {
   11bf8:	2d00      	cmp	r5, #0
   11bfa:	f43f ae8f 	beq.w	1191c <usbdc_cb_ctl_req+0x24>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
   11bfe:	686b      	ldr	r3, [r5, #4]
   11c00:	4622      	mov	r2, r4
   11c02:	2102      	movs	r1, #2
   11c04:	4628      	mov	r0, r5
   11c06:	4798      	blx	r3
   11c08:	2800      	cmp	r0, #0
   11c0a:	da06      	bge.n	11c1a <usbdc_cb_ctl_req+0x322>
			func = func->next;
   11c0c:	682d      	ldr	r5, [r5, #0]
   11c0e:	e7f3      	b.n	11bf8 <usbdc_cb_ctl_req+0x300>
		usbdc.ctrl_buf[0] = 0;
   11c10:	694a      	ldr	r2, [r1, #20]
   11c12:	7013      	strb	r3, [r2, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   11c14:	6949      	ldr	r1, [r1, #20]
   11c16:	2201      	movs	r2, #1
   11c18:	e748      	b.n	11aac <usbdc_cb_ctl_req+0x1b4>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
   11c1a:	6973      	ldr	r3, [r6, #20]
   11c1c:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
   11c1e:	6971      	ldr	r1, [r6, #20]
   11c20:	2300      	movs	r3, #0
   11c22:	2201      	movs	r2, #1
   11c24:	e742      	b.n	11aac <usbdc_cb_ctl_req+0x1b4>
   11c26:	bf00      	nop
   11c28:	0000e7f5 	.word	0x0000e7f5
   11c2c:	20001094 	.word	0x20001094

00011c30 <usbdc_register_handler>:
/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
	switch (type) {
   11c30:	2801      	cmp	r0, #1
   11c32:	d005      	beq.n	11c40 <usbdc_register_handler+0x10>
   11c34:	2802      	cmp	r0, #2
   11c36:	d005      	beq.n	11c44 <usbdc_register_handler+0x14>
   11c38:	b930      	cbnz	r0, 11c48 <usbdc_register_handler+0x18>
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
   11c3a:	4804      	ldr	r0, [pc, #16]	; (11c4c <usbdc_register_handler+0x1c>)
		break;
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
		break;
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
   11c3c:	4b04      	ldr	r3, [pc, #16]	; (11c50 <usbdc_register_handler+0x20>)
   11c3e:	4718      	bx	r3
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
   11c40:	4804      	ldr	r0, [pc, #16]	; (11c54 <usbdc_register_handler+0x24>)
   11c42:	e7fb      	b.n	11c3c <usbdc_register_handler+0xc>
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
   11c44:	4804      	ldr	r0, [pc, #16]	; (11c58 <usbdc_register_handler+0x28>)
   11c46:	e7f9      	b.n	11c3c <usbdc_register_handler+0xc>
		break;
	default:
		break;
	}
}
   11c48:	4770      	bx	lr
   11c4a:	bf00      	nop
   11c4c:	20001098 	.word	0x20001098
   11c50:	0000f049 	.word	0x0000f049
   11c54:	2000109c 	.word	0x2000109c
   11c58:	200010a0 	.word	0x200010a0

00011c5c <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
   11c5c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
   11c5e:	4604      	mov	r4, r0
   11c60:	3800      	subs	r0, #0
   11c62:	bf18      	it	ne
   11c64:	2001      	movne	r0, #1
   11c66:	490c      	ldr	r1, [pc, #48]	; (11c98 <usbdc_init+0x3c>)
   11c68:	4b0c      	ldr	r3, [pc, #48]	; (11c9c <usbdc_init+0x40>)
   11c6a:	f240 3255 	movw	r2, #853	; 0x355
   11c6e:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
   11c70:	4b0b      	ldr	r3, [pc, #44]	; (11ca0 <usbdc_init+0x44>)
   11c72:	4798      	blx	r3
	if (rc < 0) {
   11c74:	2800      	cmp	r0, #0
   11c76:	db0e      	blt.n	11c96 <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
   11c78:	4b0a      	ldr	r3, [pc, #40]	; (11ca4 <usbdc_init+0x48>)
   11c7a:	4d0b      	ldr	r5, [pc, #44]	; (11ca8 <usbdc_init+0x4c>)
   11c7c:	2220      	movs	r2, #32
   11c7e:	4618      	mov	r0, r3
   11c80:	2100      	movs	r1, #0
   11c82:	47a8      	blx	r5
	usbdc.ctrl_buf = ctrl_buf;
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
   11c84:	4909      	ldr	r1, [pc, #36]	; (11cac <usbdc_init+0x50>)
	usbdc.ctrl_buf = ctrl_buf;
   11c86:	6144      	str	r4, [r0, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
   11c88:	4c09      	ldr	r4, [pc, #36]	; (11cb0 <usbdc_init+0x54>)
   11c8a:	2000      	movs	r0, #0
   11c8c:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
   11c8e:	2001      	movs	r0, #1
   11c90:	4908      	ldr	r1, [pc, #32]	; (11cb4 <usbdc_init+0x58>)
   11c92:	47a0      	blx	r4

	return 0;
   11c94:	2000      	movs	r0, #0
}
   11c96:	bd38      	pop	{r3, r4, r5, pc}
   11c98:	00015df8 	.word	0x00015df8
   11c9c:	0000d0fd 	.word	0x0000d0fd
   11ca0:	0000e551 	.word	0x0000e551
   11ca4:	20001094 	.word	0x20001094
   11ca8:	00012ab5 	.word	0x00012ab5
   11cac:	000117e5 	.word	0x000117e5
   11cb0:	0000e5b9 	.word	0x0000e5b9
   11cb4:	000118c1 	.word	0x000118c1

00011cb8 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
   11cb8:	4601      	mov	r1, r0
	list_insert_at_end(&usbdc.func_list, func);
   11cba:	4b01      	ldr	r3, [pc, #4]	; (11cc0 <usbdc_register_function+0x8>)
   11cbc:	4801      	ldr	r0, [pc, #4]	; (11cc4 <usbdc_register_function+0xc>)
   11cbe:	4718      	bx	r3
   11cc0:	0000f049 	.word	0x0000f049
   11cc4:	200010a4 	.word	0x200010a4

00011cc8 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
   11cc8:	b510      	push	{r4, lr}
	if (usbdc.state >= USBD_S_POWER) {
   11cca:	4b0a      	ldr	r3, [pc, #40]	; (11cf4 <usbdc_start+0x2c>)
   11ccc:	7e9c      	ldrb	r4, [r3, #26]
   11cce:	b954      	cbnz	r4, 11ce6 <usbdc_start+0x1e>
		return ERR_BUSY;
	}

	if (desces) {
   11cd0:	b160      	cbz	r0, 11cec <usbdc_start+0x24>
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
   11cd2:	6802      	ldr	r2, [r0, #0]
		usbdc.desces.ls_fs = desces;
   11cd4:	6018      	str	r0, [r3, #0]
	usbdc.ctrl_size = desces->sod[7];
   11cd6:	79d2      	ldrb	r2, [r2, #7]
   11cd8:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
   11cda:	2201      	movs	r2, #1
   11cdc:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
   11cde:	4b06      	ldr	r3, [pc, #24]	; (11cf8 <usbdc_start+0x30>)
   11ce0:	4798      	blx	r3
	return ERR_NONE;
   11ce2:	4620      	mov	r0, r4
}
   11ce4:	bd10      	pop	{r4, pc}
		return ERR_BUSY;
   11ce6:	f06f 0003 	mvn.w	r0, #3
   11cea:	e7fb      	b.n	11ce4 <usbdc_start+0x1c>
		return ERR_BAD_DATA;
   11cec:	f06f 0008 	mvn.w	r0, #8
   11cf0:	e7f8      	b.n	11ce4 <usbdc_start+0x1c>
   11cf2:	bf00      	nop
   11cf4:	20001094 	.word	0x20001094
   11cf8:	0000e5c1 	.word	0x0000e5c1

00011cfc <usbdc_attach>:
/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
	usb_d_attach();
   11cfc:	4b00      	ldr	r3, [pc, #0]	; (11d00 <usbdc_attach+0x4>)
   11cfe:	4718      	bx	r3
   11d00:	0000e5c9 	.word	0x0000e5c9

00011d04 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
   11d04:	4b01      	ldr	r3, [pc, #4]	; (11d0c <usbdc_get_ctrl_buffer+0x8>)
   11d06:	6958      	ldr	r0, [r3, #20]
   11d08:	4770      	bx	lr
   11d0a:	bf00      	nop
   11d0c:	20001094 	.word	0x20001094

00011d10 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
   11d10:	4b03      	ldr	r3, [pc, #12]	; (11d20 <usbdc_get_state+0x10>)
   11d12:	7e98      	ldrb	r0, [r3, #26]
   11d14:	f010 0f10 	tst.w	r0, #16
		return USBD_S_SUSPEND;
	}
	return usbdc.state;
}
   11d18:	bf18      	it	ne
   11d1a:	2010      	movne	r0, #16
   11d1c:	4770      	bx	lr
   11d1e:	bf00      	nop
   11d20:	20001094 	.word	0x20001094

00011d24 <hri_tc_wait_for_sync>:
typedef uint8_t  hri_tccount8_per_reg_t;
typedef uint8_t  hri_tccount8_perbuf_reg_t;

static inline void hri_tc_wait_for_sync(const void *const hw, hri_tc_syncbusy_reg_t reg)
{
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
   11d24:	6903      	ldr	r3, [r0, #16]
   11d26:	420b      	tst	r3, r1
   11d28:	d1fc      	bne.n	11d24 <hri_tc_wait_for_sync>
	};
}
   11d2a:	4770      	bx	lr

00011d2c <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
   11d2c:	68c0      	ldr	r0, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
   11d2e:	6803      	ldr	r3, [r0, #0]
   11d30:	f043 0302 	orr.w	r3, r3, #2
   11d34:	6003      	str	r3, [r0, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11d36:	2103      	movs	r1, #3
   11d38:	4b00      	ldr	r3, [pc, #0]	; (11d3c <_tc_timer_start+0x10>)
   11d3a:	4718      	bx	r3
   11d3c:	00011d25 	.word	0x00011d25

00011d40 <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
   11d40:	68c0      	ldr	r0, [r0, #12]
{
   11d42:	b508      	push	{r3, lr}
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11d44:	6803      	ldr	r3, [r0, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
   11d46:	f3c3 0381 	ubfx	r3, r3, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   11d4a:	2b02      	cmp	r3, #2
   11d4c:	d104      	bne.n	11d58 <_tc_timer_get_period+0x18>
	TC_CRITICAL_SECTION_LEAVE();
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11d4e:	4b0e      	ldr	r3, [pc, #56]	; (11d88 <_tc_timer_get_period+0x48>)
   11d50:	21c0      	movs	r1, #192	; 0xc0
   11d52:	4798      	blx	r3
	return ((Tc *)hw)->COUNT32.CC[index].reg;
   11d54:	69c0      	ldr	r0, [r0, #28]
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
}
   11d56:	bd08      	pop	{r3, pc}
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11d58:	6803      	ldr	r3, [r0, #0]
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   11d5a:	f013 0f0c 	tst.w	r3, #12
   11d5e:	d105      	bne.n	11d6c <_tc_timer_get_period+0x2c>
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11d60:	4b09      	ldr	r3, [pc, #36]	; (11d88 <_tc_timer_get_period+0x48>)
   11d62:	21c0      	movs	r1, #192	; 0xc0
   11d64:	4798      	blx	r3
	return ((Tc *)hw)->COUNT16.CC[index].reg;
   11d66:	8b80      	ldrh	r0, [r0, #28]
   11d68:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
   11d6a:	e7f4      	b.n	11d56 <_tc_timer_get_period+0x16>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11d6c:	6803      	ldr	r3, [r0, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
   11d6e:	f3c3 0381 	ubfx	r3, r3, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   11d72:	2b01      	cmp	r3, #1
   11d74:	d105      	bne.n	11d82 <_tc_timer_get_period+0x42>
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   11d76:	4b04      	ldr	r3, [pc, #16]	; (11d88 <_tc_timer_get_period+0x48>)
   11d78:	2120      	movs	r1, #32
   11d7a:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.PER.reg;
   11d7c:	7ec0      	ldrb	r0, [r0, #27]
   11d7e:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
   11d80:	e7e9      	b.n	11d56 <_tc_timer_get_period+0x16>
	return 0;
   11d82:	2000      	movs	r0, #0
   11d84:	e7e7      	b.n	11d56 <_tc_timer_get_period+0x16>
   11d86:	bf00      	nop
   11d88:	00011d25 	.word	0x00011d25

00011d8c <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
   11d8c:	b508      	push	{r3, lr}
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
   11d8e:	68c0      	ldr	r0, [r0, #12]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11d90:	4b03      	ldr	r3, [pc, #12]	; (11da0 <_tc_timer_is_started+0x14>)
   11d92:	2103      	movs	r1, #3
   11d94:	4798      	blx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11d96:	6800      	ldr	r0, [r0, #0]
}
   11d98:	f3c0 0040 	ubfx	r0, r0, #1, #1
   11d9c:	bd08      	pop	{r3, pc}
   11d9e:	bf00      	nop
   11da0:	00011d25 	.word	0x00011d25

00011da4 <tc_interrupt_handler>:
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
	void *const hw = device->hw;
   11da4:	68c2      	ldr	r2, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
   11da6:	7a91      	ldrb	r1, [r2, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
   11da8:	07c9      	lsls	r1, r1, #31
   11daa:	d503      	bpl.n	11db4 <tc_interrupt_handler+0x10>
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
   11dac:	2101      	movs	r1, #1
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
   11dae:	6803      	ldr	r3, [r0, #0]
   11db0:	7291      	strb	r1, [r2, #10]
   11db2:	4718      	bx	r3
	}
}
   11db4:	4770      	bx	lr
	...

00011db8 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
   11db8:	b570      	push	{r4, r5, r6, lr}
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
   11dba:	4d15      	ldr	r5, [pc, #84]	; (11e10 <get_tc_index+0x58>)
{
   11dbc:	4606      	mov	r6, r0
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
   11dbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
{
   11dc0:	b088      	sub	sp, #32
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
   11dc2:	466c      	mov	r4, sp
   11dc4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   11dc6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
   11dca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
   11dce:	466a      	mov	r2, sp
   11dd0:	2300      	movs	r3, #0
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
   11dd2:	f852 1b04 	ldr.w	r1, [r2], #4
   11dd6:	42b1      	cmp	r1, r6
   11dd8:	d104      	bne.n	11de4 <get_tc_index+0x2c>
			return i;
   11dda:	b2d8      	uxtb	r0, r3
		if (_tcs[i].number == index) {
   11ddc:	b93b      	cbnz	r3, 11dee <get_tc_index+0x36>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
   11dde:	4618      	mov	r0, r3
			return i;
   11de0:	b240      	sxtb	r0, r0
   11de2:	e012      	b.n	11e0a <get_tc_index+0x52>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
   11de4:	3301      	adds	r3, #1
   11de6:	2b08      	cmp	r3, #8
   11de8:	d1f3      	bne.n	11dd2 <get_tc_index+0x1a>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
   11dea:	2000      	movs	r0, #0
   11dec:	e7f8      	b.n	11de0 <get_tc_index+0x28>
		if (_tcs[i].number == index) {
   11dee:	2801      	cmp	r0, #1
   11df0:	d0f6      	beq.n	11de0 <get_tc_index+0x28>
   11df2:	2802      	cmp	r0, #2
   11df4:	d0f4      	beq.n	11de0 <get_tc_index+0x28>
   11df6:	2803      	cmp	r0, #3
   11df8:	d0f2      	beq.n	11de0 <get_tc_index+0x28>
	ASSERT(false);
   11dfa:	2000      	movs	r0, #0
   11dfc:	4905      	ldr	r1, [pc, #20]	; (11e14 <get_tc_index+0x5c>)
   11dfe:	4b06      	ldr	r3, [pc, #24]	; (11e18 <get_tc_index+0x60>)
   11e00:	f240 1267 	movw	r2, #359	; 0x167
   11e04:	4798      	blx	r3
	return -1;
   11e06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
   11e0a:	b008      	add	sp, #32
   11e0c:	bd70      	pop	{r4, r5, r6, pc}
   11e0e:	bf00      	nop
   11e10:	00015e24 	.word	0x00015e24
   11e14:	00015e0e 	.word	0x00015e0e
   11e18:	0000d0fd 	.word	0x0000d0fd

00011e1c <_tc_timer_set_irq>:
{
   11e1c:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
   11e1e:	4b0a      	ldr	r3, [pc, #40]	; (11e48 <_tc_timer_set_irq+0x2c>)
   11e20:	68c0      	ldr	r0, [r0, #12]
   11e22:	4798      	blx	r3
	ASSERT(ARRAY_SIZE(_tcs));
   11e24:	4b09      	ldr	r3, [pc, #36]	; (11e4c <_tc_timer_set_irq+0x30>)
   11e26:	490a      	ldr	r1, [pc, #40]	; (11e50 <_tc_timer_set_irq+0x34>)
	int8_t      i  = get_tc_index(hw);
   11e28:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
   11e2a:	f44f 7291 	mov.w	r2, #290	; 0x122
   11e2e:	2001      	movs	r0, #1
   11e30:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
   11e32:	4808      	ldr	r0, [pc, #32]	; (11e54 <_tc_timer_set_irq+0x38>)
   11e34:	2314      	movs	r3, #20
   11e36:	fb03 0404 	mla	r4, r3, r4, r0
   11e3a:	4b07      	ldr	r3, [pc, #28]	; (11e58 <_tc_timer_set_irq+0x3c>)
   11e3c:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
}
   11e40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	_irq_set(_tcs[i].irq);
   11e44:	4718      	bx	r3
   11e46:	bf00      	nop
   11e48:	00011db9 	.word	0x00011db9
   11e4c:	0000d0fd 	.word	0x0000d0fd
   11e50:	00015e0e 	.word	0x00015e0e
   11e54:	00015e24 	.word	0x00015e24
   11e58:	0000b5d5 	.word	0x0000b5d5

00011e5c <_tc_timer_stop>:
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
   11e5c:	68c0      	ldr	r0, [r0, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   11e5e:	6803      	ldr	r3, [r0, #0]
   11e60:	f023 0302 	bic.w	r3, r3, #2
   11e64:	6003      	str	r3, [r0, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11e66:	2103      	movs	r1, #3
   11e68:	4b00      	ldr	r3, [pc, #0]	; (11e6c <_tc_timer_stop+0x10>)
   11e6a:	4718      	bx	r3
   11e6c:	00011d25 	.word	0x00011d25

00011e70 <_tc_timer_deinit>:
{
   11e70:	b570      	push	{r4, r5, r6, lr}
	void *const hw = device->hw;
   11e72:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
   11e74:	4b17      	ldr	r3, [pc, #92]	; (11ed4 <_tc_timer_deinit+0x64>)
   11e76:	4620      	mov	r0, r4
   11e78:	4798      	blx	r3
	ASSERT(ARRAY_SIZE(_tcs));
   11e7a:	4b17      	ldr	r3, [pc, #92]	; (11ed8 <_tc_timer_deinit+0x68>)
   11e7c:	4917      	ldr	r1, [pc, #92]	; (11edc <_tc_timer_deinit+0x6c>)
	int8_t      i  = get_tc_index(hw);
   11e7e:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
   11e80:	22cd      	movs	r2, #205	; 0xcd
   11e82:	2001      	movs	r0, #1
   11e84:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
   11e86:	4816      	ldr	r0, [pc, #88]	; (11ee0 <_tc_timer_deinit+0x70>)
   11e88:	2314      	movs	r3, #20
   11e8a:	fb03 0505 	mla	r5, r3, r5, r0
   11e8e:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
   11e92:	2b00      	cmp	r3, #0
   11e94:	db0d      	blt.n	11eb2 <_tc_timer_deinit+0x42>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   11e96:	095a      	lsrs	r2, r3, #5
   11e98:	2101      	movs	r1, #1
   11e9a:	f003 031f 	and.w	r3, r3, #31
   11e9e:	fa01 f303 	lsl.w	r3, r1, r3
   11ea2:	3220      	adds	r2, #32
   11ea4:	490f      	ldr	r1, [pc, #60]	; (11ee4 <_tc_timer_deinit+0x74>)
   11ea6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
   11eaa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   11eae:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   11eb2:	6823      	ldr	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11eb4:	4a0c      	ldr	r2, [pc, #48]	; (11ee8 <_tc_timer_deinit+0x78>)
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   11eb6:	f023 0302 	bic.w	r3, r3, #2
   11eba:	6023      	str	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11ebc:	2103      	movs	r1, #3
   11ebe:	4620      	mov	r0, r4
   11ec0:	4790      	blx	r2
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
   11ec2:	6823      	ldr	r3, [r4, #0]
   11ec4:	f043 0301 	orr.w	r3, r3, #1
   11ec8:	6023      	str	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST);
   11eca:	2101      	movs	r1, #1
}
   11ecc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   11ed0:	4710      	bx	r2
   11ed2:	bf00      	nop
   11ed4:	00011db9 	.word	0x00011db9
   11ed8:	0000d0fd 	.word	0x0000d0fd
   11edc:	00015e0e 	.word	0x00015e0e
   11ee0:	00015e24 	.word	0x00015e24
   11ee4:	e000e100 	.word	0xe000e100
   11ee8:	00011d25 	.word	0x00011d25

00011eec <_tc_timer_init>:
{
   11eec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int8_t i = get_tc_index(hw);
   11ef0:	4b51      	ldr	r3, [pc, #324]	; (12038 <_tc_timer_init+0x14c>)
{
   11ef2:	4607      	mov	r7, r0
	int8_t i = get_tc_index(hw);
   11ef4:	4608      	mov	r0, r1
{
   11ef6:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
   11ef8:	4798      	blx	r3
	ASSERT(ARRAY_SIZE(_tcs));
   11efa:	4b50      	ldr	r3, [pc, #320]	; (1203c <_tc_timer_init+0x150>)
   11efc:	4950      	ldr	r1, [pc, #320]	; (12040 <_tc_timer_init+0x154>)
	device->hw = hw;
   11efe:	60fc      	str	r4, [r7, #12]
	ASSERT(ARRAY_SIZE(_tcs));
   11f00:	22a0      	movs	r2, #160	; 0xa0
	int8_t i = get_tc_index(hw);
   11f02:	4606      	mov	r6, r0
	ASSERT(ARRAY_SIZE(_tcs));
   11f04:	2001      	movs	r0, #1
   11f06:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
   11f08:	6923      	ldr	r3, [r4, #16]
   11f0a:	4a4e      	ldr	r2, [pc, #312]	; (12044 <_tc_timer_init+0x158>)
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
   11f0c:	f013 0f01 	tst.w	r3, #1
   11f10:	d112      	bne.n	11f38 <_tc_timer_init+0x4c>
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11f12:	2103      	movs	r1, #3
   11f14:	4620      	mov	r0, r4
   11f16:	4790      	blx	r2
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   11f18:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
   11f1a:	079b      	lsls	r3, r3, #30
   11f1c:	d507      	bpl.n	11f2e <_tc_timer_init+0x42>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   11f1e:	6823      	ldr	r3, [r4, #0]
   11f20:	f023 0302 	bic.w	r3, r3, #2
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11f24:	2103      	movs	r1, #3
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
   11f26:	6023      	str	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11f28:	4790      	blx	r2
			hri_tc_wait_for_sync(hw, TC_SYNCBUSY_ENABLE);
   11f2a:	2102      	movs	r1, #2
   11f2c:	4790      	blx	r2
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
   11f2e:	2301      	movs	r3, #1
   11f30:	6023      	str	r3, [r4, #0]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11f32:	2103      	movs	r1, #3
   11f34:	4620      	mov	r0, r4
   11f36:	4790      	blx	r2
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
   11f38:	f8df 9124 	ldr.w	r9, [pc, #292]	; 12060 <_tc_timer_init+0x174>
   11f3c:	2514      	movs	r5, #20
   11f3e:	fb05 9506 	mla	r5, r5, r6, r9
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST);
   11f42:	2101      	movs	r1, #1
   11f44:	4620      	mov	r0, r4
   11f46:	4790      	blx	r2
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
   11f48:	f8d5 8024 	ldr.w	r8, [r5, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
   11f4c:	f8c4 8000 	str.w	r8, [r4]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
   11f50:	2103      	movs	r1, #3
   11f52:	4790      	blx	r2
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
   11f54:	f895 302a 	ldrb.w	r3, [r5, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
   11f58:	73e3      	strb	r3, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
   11f5a:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
   11f5c:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
   11f5e:	2301      	movs	r3, #1
   11f60:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
   11f62:	f008 030c 	and.w	r3, r8, #12
   11f66:	2b08      	cmp	r3, #8
   11f68:	d13b      	bne.n	11fe2 <_tc_timer_init+0xf6>
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
   11f6a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
   11f6c:	61e3      	str	r3, [r4, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11f6e:	21c0      	movs	r1, #192	; 0xc0
   11f70:	4790      	blx	r2
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
   11f72:	6b2b      	ldr	r3, [r5, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
   11f74:	6223      	str	r3, [r4, #32]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11f76:	21c0      	movs	r1, #192	; 0xc0
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   11f78:	4620      	mov	r0, r4
   11f7a:	4790      	blx	r2
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
   11f7c:	2301      	movs	r3, #1
   11f7e:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
   11f80:	4b31      	ldr	r3, [pc, #196]	; (12048 <_tc_timer_init+0x15c>)
   11f82:	429c      	cmp	r4, r3
   11f84:	d146      	bne.n	12014 <_tc_timer_init+0x128>
		_tc0_dev = (struct _timer_device *)dev;
   11f86:	4b31      	ldr	r3, [pc, #196]	; (1204c <_tc_timer_init+0x160>)
   11f88:	601f      	str	r7, [r3, #0]
	NVIC_DisableIRQ(_tcs[i].irq);
   11f8a:	2314      	movs	r3, #20
   11f8c:	fb03 9306 	mla	r3, r3, r6, r9
   11f90:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
   11f94:	2b00      	cmp	r3, #0
   11f96:	db0d      	blt.n	11fb4 <_tc_timer_init+0xc8>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   11f98:	095a      	lsrs	r2, r3, #5
   11f9a:	2101      	movs	r1, #1
   11f9c:	f003 031f 	and.w	r3, r3, #31
   11fa0:	fa01 f303 	lsl.w	r3, r1, r3
   11fa4:	3220      	adds	r2, #32
   11fa6:	492a      	ldr	r1, [pc, #168]	; (12050 <_tc_timer_init+0x164>)
   11fa8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
   11fac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   11fb0:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
   11fb4:	2014      	movs	r0, #20
   11fb6:	fb00 9606 	mla	r6, r0, r6, r9
   11fba:	f9b6 3022 	ldrsh.w	r3, [r6, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
   11fbe:	2b00      	cmp	r3, #0
   11fc0:	db0c      	blt.n	11fdc <_tc_timer_init+0xf0>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   11fc2:	f003 011f 	and.w	r1, r3, #31
   11fc6:	095b      	lsrs	r3, r3, #5
   11fc8:	009b      	lsls	r3, r3, #2
   11fca:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   11fce:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   11fd2:	2201      	movs	r2, #1
   11fd4:	408a      	lsls	r2, r1
   11fd6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   11fda:	601a      	str	r2, [r3, #0]
}
   11fdc:	2000      	movs	r0, #0
   11fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
   11fe2:	b933      	cbnz	r3, 11ff2 <_tc_timer_init+0x106>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
   11fe4:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
   11fe6:	83a3      	strh	r3, [r4, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11fe8:	21c0      	movs	r1, #192	; 0xc0
   11fea:	4790      	blx	r2
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
   11fec:	8e2b      	ldrh	r3, [r5, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
   11fee:	83e3      	strh	r3, [r4, #30]
   11ff0:	e7c1      	b.n	11f76 <_tc_timer_init+0x8a>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
   11ff2:	2b04      	cmp	r3, #4
   11ff4:	d1c2      	bne.n	11f7c <_tc_timer_init+0x90>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
   11ff6:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
   11ffa:	7723      	strb	r3, [r4, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   11ffc:	21c0      	movs	r1, #192	; 0xc0
   11ffe:	4790      	blx	r2
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
   12000:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
   12004:	7763      	strb	r3, [r4, #29]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   12006:	21c0      	movs	r1, #192	; 0xc0
   12008:	4790      	blx	r2
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
   1200a:	f895 302b 	ldrb.w	r3, [r5, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
   1200e:	76e3      	strb	r3, [r4, #27]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   12010:	2120      	movs	r1, #32
   12012:	e7b1      	b.n	11f78 <_tc_timer_init+0x8c>
	if (hw == TC1) {
   12014:	4b0f      	ldr	r3, [pc, #60]	; (12054 <_tc_timer_init+0x168>)
   12016:	429c      	cmp	r4, r3
   12018:	d008      	beq.n	1202c <_tc_timer_init+0x140>
	if (hw == TC2) {
   1201a:	4b0f      	ldr	r3, [pc, #60]	; (12058 <_tc_timer_init+0x16c>)
   1201c:	429c      	cmp	r4, r3
   1201e:	d008      	beq.n	12032 <_tc_timer_init+0x146>
	if (hw == TC3) {
   12020:	4b0e      	ldr	r3, [pc, #56]	; (1205c <_tc_timer_init+0x170>)
   12022:	429c      	cmp	r4, r3
   12024:	d1b1      	bne.n	11f8a <_tc_timer_init+0x9e>
		_tc3_dev = (struct _timer_device *)dev;
   12026:	4b09      	ldr	r3, [pc, #36]	; (1204c <_tc_timer_init+0x160>)
   12028:	60df      	str	r7, [r3, #12]
   1202a:	e7ae      	b.n	11f8a <_tc_timer_init+0x9e>
		_tc1_dev = (struct _timer_device *)dev;
   1202c:	4b07      	ldr	r3, [pc, #28]	; (1204c <_tc_timer_init+0x160>)
   1202e:	605f      	str	r7, [r3, #4]
	if (hw == TC3) {
   12030:	e7ab      	b.n	11f8a <_tc_timer_init+0x9e>
		_tc2_dev = (struct _timer_device *)dev;
   12032:	4b06      	ldr	r3, [pc, #24]	; (1204c <_tc_timer_init+0x160>)
   12034:	609f      	str	r7, [r3, #8]
	if (hw == TC3) {
   12036:	e7a8      	b.n	11f8a <_tc_timer_init+0x9e>
   12038:	00011db9 	.word	0x00011db9
   1203c:	0000d0fd 	.word	0x0000d0fd
   12040:	00015e0e 	.word	0x00015e0e
   12044:	00011d25 	.word	0x00011d25
   12048:	40003800 	.word	0x40003800
   1204c:	200010b4 	.word	0x200010b4
   12050:	e000e100 	.word	0xe000e100
   12054:	40003c00 	.word	0x40003c00
   12058:	4101a000 	.word	0x4101a000
   1205c:	4101c000 	.word	0x4101c000
   12060:	00015e24 	.word	0x00015e24

00012064 <_tc_timer_set_period>:
	void *const hw = device->hw;
   12064:	68c0      	ldr	r0, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   12066:	6803      	ldr	r3, [r0, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
   12068:	f3c3 0381 	ubfx	r3, r3, #2, #2
	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   1206c:	2b02      	cmp	r3, #2
   1206e:	d103      	bne.n	12078 <_tc_timer_set_period+0x14>
	((Tc *)hw)->COUNT32.CC[index].reg = data;
   12070:	61c1      	str	r1, [r0, #28]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
   12072:	21c0      	movs	r1, #192	; 0xc0
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   12074:	4b09      	ldr	r3, [pc, #36]	; (1209c <_tc_timer_set_period+0x38>)
   12076:	4718      	bx	r3
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   12078:	6803      	ldr	r3, [r0, #0]
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   1207a:	f013 0f0c 	tst.w	r3, #12
   1207e:	d102      	bne.n	12086 <_tc_timer_set_period+0x22>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
   12080:	b289      	uxth	r1, r1
	((Tc *)hw)->COUNT16.CC[index].reg = data;
   12082:	8381      	strh	r1, [r0, #28]
   12084:	e7f5      	b.n	12072 <_tc_timer_set_period+0xe>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
   12086:	6803      	ldr	r3, [r0, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
   12088:	f3c3 0381 	ubfx	r3, r3, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
   1208c:	2b01      	cmp	r3, #1
   1208e:	d103      	bne.n	12098 <_tc_timer_set_period+0x34>
		hri_tccount8_write_PER_reg(hw, clock_cycles);
   12090:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
   12092:	76c1      	strb	r1, [r0, #27]
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_PER);
   12094:	2120      	movs	r1, #32
   12096:	e7ed      	b.n	12074 <_tc_timer_set_period+0x10>
}
   12098:	4770      	bx	lr
   1209a:	bf00      	nop
   1209c:	00011d25 	.word	0x00011d25

000120a0 <_tc_get_timer>:
}
   120a0:	4800      	ldr	r0, [pc, #0]	; (120a4 <_tc_get_timer+0x4>)
   120a2:	4770      	bx	lr
   120a4:	20000528 	.word	0x20000528

000120a8 <TC0_Handler>:
	tc_interrupt_handler(_tc0_dev);
   120a8:	4b01      	ldr	r3, [pc, #4]	; (120b0 <TC0_Handler+0x8>)
   120aa:	6818      	ldr	r0, [r3, #0]
   120ac:	4b01      	ldr	r3, [pc, #4]	; (120b4 <TC0_Handler+0xc>)
   120ae:	4718      	bx	r3
   120b0:	200010b4 	.word	0x200010b4
   120b4:	00011da5 	.word	0x00011da5

000120b8 <TC1_Handler>:
	tc_interrupt_handler(_tc1_dev);
   120b8:	4b01      	ldr	r3, [pc, #4]	; (120c0 <TC1_Handler+0x8>)
   120ba:	6858      	ldr	r0, [r3, #4]
   120bc:	4b01      	ldr	r3, [pc, #4]	; (120c4 <TC1_Handler+0xc>)
   120be:	4718      	bx	r3
   120c0:	200010b4 	.word	0x200010b4
   120c4:	00011da5 	.word	0x00011da5

000120c8 <TC2_Handler>:
	tc_interrupt_handler(_tc2_dev);
   120c8:	4b01      	ldr	r3, [pc, #4]	; (120d0 <TC2_Handler+0x8>)
   120ca:	6898      	ldr	r0, [r3, #8]
   120cc:	4b01      	ldr	r3, [pc, #4]	; (120d4 <TC2_Handler+0xc>)
   120ce:	4718      	bx	r3
   120d0:	200010b4 	.word	0x200010b4
   120d4:	00011da5 	.word	0x00011da5

000120d8 <TC3_Handler>:
	tc_interrupt_handler(_tc3_dev);
   120d8:	4b01      	ldr	r3, [pc, #4]	; (120e0 <TC3_Handler+0x8>)
   120da:	68d8      	ldr	r0, [r3, #12]
   120dc:	4b01      	ldr	r3, [pc, #4]	; (120e4 <TC3_Handler+0xc>)
   120de:	4718      	bx	r3
   120e0:	200010b4 	.word	0x200010b4
   120e4:	00011da5 	.word	0x00011da5

000120e8 <_delay_init>:
   120e8:	4b03      	ldr	r3, [pc, #12]	; (120f8 <_delay_init+0x10>)
   120ea:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
   120ee:	605a      	str	r2, [r3, #4]
   120f0:	2205      	movs	r2, #5
   120f2:	601a      	str	r2, [r3, #0]
   120f4:	4770      	bx	lr
   120f6:	bf00      	nop
   120f8:	e000e010 	.word	0xe000e010

000120fc <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
   120fc:	0e0b      	lsrs	r3, r1, #24
   120fe:	4a0c      	ldr	r2, [pc, #48]	; (12130 <_delay_cycles+0x34>)
{
   12100:	b530      	push	{r4, r5, lr}
	uint8_t  n   = cycles >> 24;
   12102:	4618      	mov	r0, r3
	uint32_t buf = cycles;

	while (n--) {
		SysTick->LOAD = 0xFFFFFF;
   12104:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
	while (n--) {
   12108:	3801      	subs	r0, #1
   1210a:	b2c0      	uxtb	r0, r0
   1210c:	28ff      	cmp	r0, #255	; 0xff
   1210e:	d108      	bne.n	12122 <_delay_cycles+0x26>
   12110:	eba3 6303 	sub.w	r3, r3, r3, lsl #24
   12114:	4419      	add	r1, r3
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
   12116:	6051      	str	r1, [r2, #4]
	SysTick->VAL  = buf;
   12118:	6091      	str	r1, [r2, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
   1211a:	6813      	ldr	r3, [r2, #0]
   1211c:	03db      	lsls	r3, r3, #15
   1211e:	d5fc      	bpl.n	1211a <_delay_cycles+0x1e>
		;
}
   12120:	bd30      	pop	{r4, r5, pc}
		SysTick->LOAD = 0xFFFFFF;
   12122:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
   12124:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
   12126:	6815      	ldr	r5, [r2, #0]
   12128:	03ed      	lsls	r5, r5, #15
   1212a:	d5fc      	bpl.n	12126 <_delay_cycles+0x2a>
   1212c:	e7ec      	b.n	12108 <_delay_cycles+0xc>
   1212e:	bf00      	nop
   12130:	e000e010 	.word	0xe000e010

00012134 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
   12134:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
   12136:	2000      	movs	r0, #0
   12138:	4770      	bx	lr
	...

0001213c <__aeabi_drsub>:
   1213c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   12140:	e002      	b.n	12148 <__adddf3>
   12142:	bf00      	nop

00012144 <__aeabi_dsub>:
   12144:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00012148 <__adddf3>:
   12148:	b530      	push	{r4, r5, lr}
   1214a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   1214e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   12152:	ea94 0f05 	teq	r4, r5
   12156:	bf08      	it	eq
   12158:	ea90 0f02 	teqeq	r0, r2
   1215c:	bf1f      	itttt	ne
   1215e:	ea54 0c00 	orrsne.w	ip, r4, r0
   12162:	ea55 0c02 	orrsne.w	ip, r5, r2
   12166:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   1216a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   1216e:	f000 80e2 	beq.w	12336 <__adddf3+0x1ee>
   12172:	ea4f 5454 	mov.w	r4, r4, lsr #21
   12176:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   1217a:	bfb8      	it	lt
   1217c:	426d      	neglt	r5, r5
   1217e:	dd0c      	ble.n	1219a <__adddf3+0x52>
   12180:	442c      	add	r4, r5
   12182:	ea80 0202 	eor.w	r2, r0, r2
   12186:	ea81 0303 	eor.w	r3, r1, r3
   1218a:	ea82 0000 	eor.w	r0, r2, r0
   1218e:	ea83 0101 	eor.w	r1, r3, r1
   12192:	ea80 0202 	eor.w	r2, r0, r2
   12196:	ea81 0303 	eor.w	r3, r1, r3
   1219a:	2d36      	cmp	r5, #54	; 0x36
   1219c:	bf88      	it	hi
   1219e:	bd30      	pophi	{r4, r5, pc}
   121a0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   121a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   121a8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   121ac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   121b0:	d002      	beq.n	121b8 <__adddf3+0x70>
   121b2:	4240      	negs	r0, r0
   121b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   121b8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   121bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   121c0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   121c4:	d002      	beq.n	121cc <__adddf3+0x84>
   121c6:	4252      	negs	r2, r2
   121c8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   121cc:	ea94 0f05 	teq	r4, r5
   121d0:	f000 80a7 	beq.w	12322 <__adddf3+0x1da>
   121d4:	f1a4 0401 	sub.w	r4, r4, #1
   121d8:	f1d5 0e20 	rsbs	lr, r5, #32
   121dc:	db0d      	blt.n	121fa <__adddf3+0xb2>
   121de:	fa02 fc0e 	lsl.w	ip, r2, lr
   121e2:	fa22 f205 	lsr.w	r2, r2, r5
   121e6:	1880      	adds	r0, r0, r2
   121e8:	f141 0100 	adc.w	r1, r1, #0
   121ec:	fa03 f20e 	lsl.w	r2, r3, lr
   121f0:	1880      	adds	r0, r0, r2
   121f2:	fa43 f305 	asr.w	r3, r3, r5
   121f6:	4159      	adcs	r1, r3
   121f8:	e00e      	b.n	12218 <__adddf3+0xd0>
   121fa:	f1a5 0520 	sub.w	r5, r5, #32
   121fe:	f10e 0e20 	add.w	lr, lr, #32
   12202:	2a01      	cmp	r2, #1
   12204:	fa03 fc0e 	lsl.w	ip, r3, lr
   12208:	bf28      	it	cs
   1220a:	f04c 0c02 	orrcs.w	ip, ip, #2
   1220e:	fa43 f305 	asr.w	r3, r3, r5
   12212:	18c0      	adds	r0, r0, r3
   12214:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   12218:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   1221c:	d507      	bpl.n	1222e <__adddf3+0xe6>
   1221e:	f04f 0e00 	mov.w	lr, #0
   12222:	f1dc 0c00 	rsbs	ip, ip, #0
   12226:	eb7e 0000 	sbcs.w	r0, lr, r0
   1222a:	eb6e 0101 	sbc.w	r1, lr, r1
   1222e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   12232:	d31b      	bcc.n	1226c <__adddf3+0x124>
   12234:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   12238:	d30c      	bcc.n	12254 <__adddf3+0x10c>
   1223a:	0849      	lsrs	r1, r1, #1
   1223c:	ea5f 0030 	movs.w	r0, r0, rrx
   12240:	ea4f 0c3c 	mov.w	ip, ip, rrx
   12244:	f104 0401 	add.w	r4, r4, #1
   12248:	ea4f 5244 	mov.w	r2, r4, lsl #21
   1224c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   12250:	f080 809a 	bcs.w	12388 <__adddf3+0x240>
   12254:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   12258:	bf08      	it	eq
   1225a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   1225e:	f150 0000 	adcs.w	r0, r0, #0
   12262:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   12266:	ea41 0105 	orr.w	r1, r1, r5
   1226a:	bd30      	pop	{r4, r5, pc}
   1226c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   12270:	4140      	adcs	r0, r0
   12272:	eb41 0101 	adc.w	r1, r1, r1
   12276:	3c01      	subs	r4, #1
   12278:	bf28      	it	cs
   1227a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
   1227e:	d2e9      	bcs.n	12254 <__adddf3+0x10c>
   12280:	f091 0f00 	teq	r1, #0
   12284:	bf04      	itt	eq
   12286:	4601      	moveq	r1, r0
   12288:	2000      	moveq	r0, #0
   1228a:	fab1 f381 	clz	r3, r1
   1228e:	bf08      	it	eq
   12290:	3320      	addeq	r3, #32
   12292:	f1a3 030b 	sub.w	r3, r3, #11
   12296:	f1b3 0220 	subs.w	r2, r3, #32
   1229a:	da0c      	bge.n	122b6 <__adddf3+0x16e>
   1229c:	320c      	adds	r2, #12
   1229e:	dd08      	ble.n	122b2 <__adddf3+0x16a>
   122a0:	f102 0c14 	add.w	ip, r2, #20
   122a4:	f1c2 020c 	rsb	r2, r2, #12
   122a8:	fa01 f00c 	lsl.w	r0, r1, ip
   122ac:	fa21 f102 	lsr.w	r1, r1, r2
   122b0:	e00c      	b.n	122cc <__adddf3+0x184>
   122b2:	f102 0214 	add.w	r2, r2, #20
   122b6:	bfd8      	it	le
   122b8:	f1c2 0c20 	rsble	ip, r2, #32
   122bc:	fa01 f102 	lsl.w	r1, r1, r2
   122c0:	fa20 fc0c 	lsr.w	ip, r0, ip
   122c4:	bfdc      	itt	le
   122c6:	ea41 010c 	orrle.w	r1, r1, ip
   122ca:	4090      	lslle	r0, r2
   122cc:	1ae4      	subs	r4, r4, r3
   122ce:	bfa2      	ittt	ge
   122d0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   122d4:	4329      	orrge	r1, r5
   122d6:	bd30      	popge	{r4, r5, pc}
   122d8:	ea6f 0404 	mvn.w	r4, r4
   122dc:	3c1f      	subs	r4, #31
   122de:	da1c      	bge.n	1231a <__adddf3+0x1d2>
   122e0:	340c      	adds	r4, #12
   122e2:	dc0e      	bgt.n	12302 <__adddf3+0x1ba>
   122e4:	f104 0414 	add.w	r4, r4, #20
   122e8:	f1c4 0220 	rsb	r2, r4, #32
   122ec:	fa20 f004 	lsr.w	r0, r0, r4
   122f0:	fa01 f302 	lsl.w	r3, r1, r2
   122f4:	ea40 0003 	orr.w	r0, r0, r3
   122f8:	fa21 f304 	lsr.w	r3, r1, r4
   122fc:	ea45 0103 	orr.w	r1, r5, r3
   12300:	bd30      	pop	{r4, r5, pc}
   12302:	f1c4 040c 	rsb	r4, r4, #12
   12306:	f1c4 0220 	rsb	r2, r4, #32
   1230a:	fa20 f002 	lsr.w	r0, r0, r2
   1230e:	fa01 f304 	lsl.w	r3, r1, r4
   12312:	ea40 0003 	orr.w	r0, r0, r3
   12316:	4629      	mov	r1, r5
   12318:	bd30      	pop	{r4, r5, pc}
   1231a:	fa21 f004 	lsr.w	r0, r1, r4
   1231e:	4629      	mov	r1, r5
   12320:	bd30      	pop	{r4, r5, pc}
   12322:	f094 0f00 	teq	r4, #0
   12326:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   1232a:	bf06      	itte	eq
   1232c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   12330:	3401      	addeq	r4, #1
   12332:	3d01      	subne	r5, #1
   12334:	e74e      	b.n	121d4 <__adddf3+0x8c>
   12336:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   1233a:	bf18      	it	ne
   1233c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   12340:	d029      	beq.n	12396 <__adddf3+0x24e>
   12342:	ea94 0f05 	teq	r4, r5
   12346:	bf08      	it	eq
   12348:	ea90 0f02 	teqeq	r0, r2
   1234c:	d005      	beq.n	1235a <__adddf3+0x212>
   1234e:	ea54 0c00 	orrs.w	ip, r4, r0
   12352:	bf04      	itt	eq
   12354:	4619      	moveq	r1, r3
   12356:	4610      	moveq	r0, r2
   12358:	bd30      	pop	{r4, r5, pc}
   1235a:	ea91 0f03 	teq	r1, r3
   1235e:	bf1e      	ittt	ne
   12360:	2100      	movne	r1, #0
   12362:	2000      	movne	r0, #0
   12364:	bd30      	popne	{r4, r5, pc}
   12366:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   1236a:	d105      	bne.n	12378 <__adddf3+0x230>
   1236c:	0040      	lsls	r0, r0, #1
   1236e:	4149      	adcs	r1, r1
   12370:	bf28      	it	cs
   12372:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   12376:	bd30      	pop	{r4, r5, pc}
   12378:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   1237c:	bf3c      	itt	cc
   1237e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   12382:	bd30      	popcc	{r4, r5, pc}
   12384:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   12388:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   1238c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   12390:	f04f 0000 	mov.w	r0, #0
   12394:	bd30      	pop	{r4, r5, pc}
   12396:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   1239a:	bf1a      	itte	ne
   1239c:	4619      	movne	r1, r3
   1239e:	4610      	movne	r0, r2
   123a0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   123a4:	bf1c      	itt	ne
   123a6:	460b      	movne	r3, r1
   123a8:	4602      	movne	r2, r0
   123aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   123ae:	bf06      	itte	eq
   123b0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   123b4:	ea91 0f03 	teqeq	r1, r3
   123b8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   123bc:	bd30      	pop	{r4, r5, pc}
   123be:	bf00      	nop

000123c0 <__aeabi_ui2d>:
   123c0:	f090 0f00 	teq	r0, #0
   123c4:	bf04      	itt	eq
   123c6:	2100      	moveq	r1, #0
   123c8:	4770      	bxeq	lr
   123ca:	b530      	push	{r4, r5, lr}
   123cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
   123d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   123d4:	f04f 0500 	mov.w	r5, #0
   123d8:	f04f 0100 	mov.w	r1, #0
   123dc:	e750      	b.n	12280 <__adddf3+0x138>
   123de:	bf00      	nop

000123e0 <__aeabi_i2d>:
   123e0:	f090 0f00 	teq	r0, #0
   123e4:	bf04      	itt	eq
   123e6:	2100      	moveq	r1, #0
   123e8:	4770      	bxeq	lr
   123ea:	b530      	push	{r4, r5, lr}
   123ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
   123f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   123f4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   123f8:	bf48      	it	mi
   123fa:	4240      	negmi	r0, r0
   123fc:	f04f 0100 	mov.w	r1, #0
   12400:	e73e      	b.n	12280 <__adddf3+0x138>
   12402:	bf00      	nop

00012404 <__aeabi_f2d>:
   12404:	0042      	lsls	r2, r0, #1
   12406:	ea4f 01e2 	mov.w	r1, r2, asr #3
   1240a:	ea4f 0131 	mov.w	r1, r1, rrx
   1240e:	ea4f 7002 	mov.w	r0, r2, lsl #28
   12412:	bf1f      	itttt	ne
   12414:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   12418:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   1241c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   12420:	4770      	bxne	lr
   12422:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
   12426:	bf08      	it	eq
   12428:	4770      	bxeq	lr
   1242a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
   1242e:	bf04      	itt	eq
   12430:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
   12434:	4770      	bxeq	lr
   12436:	b530      	push	{r4, r5, lr}
   12438:	f44f 7460 	mov.w	r4, #896	; 0x380
   1243c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   12440:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   12444:	e71c      	b.n	12280 <__adddf3+0x138>
   12446:	bf00      	nop

00012448 <__aeabi_ul2d>:
   12448:	ea50 0201 	orrs.w	r2, r0, r1
   1244c:	bf08      	it	eq
   1244e:	4770      	bxeq	lr
   12450:	b530      	push	{r4, r5, lr}
   12452:	f04f 0500 	mov.w	r5, #0
   12456:	e00a      	b.n	1246e <__aeabi_l2d+0x16>

00012458 <__aeabi_l2d>:
   12458:	ea50 0201 	orrs.w	r2, r0, r1
   1245c:	bf08      	it	eq
   1245e:	4770      	bxeq	lr
   12460:	b530      	push	{r4, r5, lr}
   12462:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   12466:	d502      	bpl.n	1246e <__aeabi_l2d+0x16>
   12468:	4240      	negs	r0, r0
   1246a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1246e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   12472:	f104 0432 	add.w	r4, r4, #50	; 0x32
   12476:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   1247a:	f43f aed8 	beq.w	1222e <__adddf3+0xe6>
   1247e:	f04f 0203 	mov.w	r2, #3
   12482:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   12486:	bf18      	it	ne
   12488:	3203      	addne	r2, #3
   1248a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   1248e:	bf18      	it	ne
   12490:	3203      	addne	r2, #3
   12492:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   12496:	f1c2 0320 	rsb	r3, r2, #32
   1249a:	fa00 fc03 	lsl.w	ip, r0, r3
   1249e:	fa20 f002 	lsr.w	r0, r0, r2
   124a2:	fa01 fe03 	lsl.w	lr, r1, r3
   124a6:	ea40 000e 	orr.w	r0, r0, lr
   124aa:	fa21 f102 	lsr.w	r1, r1, r2
   124ae:	4414      	add	r4, r2
   124b0:	e6bd      	b.n	1222e <__adddf3+0xe6>
   124b2:	bf00      	nop

000124b4 <__aeabi_dmul>:
   124b4:	b570      	push	{r4, r5, r6, lr}
   124b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
   124ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   124be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   124c2:	bf1d      	ittte	ne
   124c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   124c8:	ea94 0f0c 	teqne	r4, ip
   124cc:	ea95 0f0c 	teqne	r5, ip
   124d0:	f000 f8de 	bleq	12690 <__aeabi_dmul+0x1dc>
   124d4:	442c      	add	r4, r5
   124d6:	ea81 0603 	eor.w	r6, r1, r3
   124da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   124de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   124e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   124e6:	bf18      	it	ne
   124e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   124ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   124f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   124f4:	d038      	beq.n	12568 <__aeabi_dmul+0xb4>
   124f6:	fba0 ce02 	umull	ip, lr, r0, r2
   124fa:	f04f 0500 	mov.w	r5, #0
   124fe:	fbe1 e502 	umlal	lr, r5, r1, r2
   12502:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   12506:	fbe0 e503 	umlal	lr, r5, r0, r3
   1250a:	f04f 0600 	mov.w	r6, #0
   1250e:	fbe1 5603 	umlal	r5, r6, r1, r3
   12512:	f09c 0f00 	teq	ip, #0
   12516:	bf18      	it	ne
   12518:	f04e 0e01 	orrne.w	lr, lr, #1
   1251c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   12520:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   12524:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   12528:	d204      	bcs.n	12534 <__aeabi_dmul+0x80>
   1252a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   1252e:	416d      	adcs	r5, r5
   12530:	eb46 0606 	adc.w	r6, r6, r6
   12534:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   12538:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   1253c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   12540:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   12544:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   12548:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1254c:	bf88      	it	hi
   1254e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   12552:	d81e      	bhi.n	12592 <__aeabi_dmul+0xde>
   12554:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   12558:	bf08      	it	eq
   1255a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   1255e:	f150 0000 	adcs.w	r0, r0, #0
   12562:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   12566:	bd70      	pop	{r4, r5, r6, pc}
   12568:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   1256c:	ea46 0101 	orr.w	r1, r6, r1
   12570:	ea40 0002 	orr.w	r0, r0, r2
   12574:	ea81 0103 	eor.w	r1, r1, r3
   12578:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   1257c:	bfc2      	ittt	gt
   1257e:	ebd4 050c 	rsbsgt	r5, r4, ip
   12582:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   12586:	bd70      	popgt	{r4, r5, r6, pc}
   12588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   1258c:	f04f 0e00 	mov.w	lr, #0
   12590:	3c01      	subs	r4, #1
   12592:	f300 80ab 	bgt.w	126ec <__aeabi_dmul+0x238>
   12596:	f114 0f36 	cmn.w	r4, #54	; 0x36
   1259a:	bfde      	ittt	le
   1259c:	2000      	movle	r0, #0
   1259e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   125a2:	bd70      	pople	{r4, r5, r6, pc}
   125a4:	f1c4 0400 	rsb	r4, r4, #0
   125a8:	3c20      	subs	r4, #32
   125aa:	da35      	bge.n	12618 <__aeabi_dmul+0x164>
   125ac:	340c      	adds	r4, #12
   125ae:	dc1b      	bgt.n	125e8 <__aeabi_dmul+0x134>
   125b0:	f104 0414 	add.w	r4, r4, #20
   125b4:	f1c4 0520 	rsb	r5, r4, #32
   125b8:	fa00 f305 	lsl.w	r3, r0, r5
   125bc:	fa20 f004 	lsr.w	r0, r0, r4
   125c0:	fa01 f205 	lsl.w	r2, r1, r5
   125c4:	ea40 0002 	orr.w	r0, r0, r2
   125c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   125cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   125d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   125d4:	fa21 f604 	lsr.w	r6, r1, r4
   125d8:	eb42 0106 	adc.w	r1, r2, r6
   125dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   125e0:	bf08      	it	eq
   125e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   125e6:	bd70      	pop	{r4, r5, r6, pc}
   125e8:	f1c4 040c 	rsb	r4, r4, #12
   125ec:	f1c4 0520 	rsb	r5, r4, #32
   125f0:	fa00 f304 	lsl.w	r3, r0, r4
   125f4:	fa20 f005 	lsr.w	r0, r0, r5
   125f8:	fa01 f204 	lsl.w	r2, r1, r4
   125fc:	ea40 0002 	orr.w	r0, r0, r2
   12600:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   12604:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   12608:	f141 0100 	adc.w	r1, r1, #0
   1260c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   12610:	bf08      	it	eq
   12612:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   12616:	bd70      	pop	{r4, r5, r6, pc}
   12618:	f1c4 0520 	rsb	r5, r4, #32
   1261c:	fa00 f205 	lsl.w	r2, r0, r5
   12620:	ea4e 0e02 	orr.w	lr, lr, r2
   12624:	fa20 f304 	lsr.w	r3, r0, r4
   12628:	fa01 f205 	lsl.w	r2, r1, r5
   1262c:	ea43 0302 	orr.w	r3, r3, r2
   12630:	fa21 f004 	lsr.w	r0, r1, r4
   12634:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   12638:	fa21 f204 	lsr.w	r2, r1, r4
   1263c:	ea20 0002 	bic.w	r0, r0, r2
   12640:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   12644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   12648:	bf08      	it	eq
   1264a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   1264e:	bd70      	pop	{r4, r5, r6, pc}
   12650:	f094 0f00 	teq	r4, #0
   12654:	d10f      	bne.n	12676 <__aeabi_dmul+0x1c2>
   12656:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   1265a:	0040      	lsls	r0, r0, #1
   1265c:	eb41 0101 	adc.w	r1, r1, r1
   12660:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   12664:	bf08      	it	eq
   12666:	3c01      	subeq	r4, #1
   12668:	d0f7      	beq.n	1265a <__aeabi_dmul+0x1a6>
   1266a:	ea41 0106 	orr.w	r1, r1, r6
   1266e:	f095 0f00 	teq	r5, #0
   12672:	bf18      	it	ne
   12674:	4770      	bxne	lr
   12676:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   1267a:	0052      	lsls	r2, r2, #1
   1267c:	eb43 0303 	adc.w	r3, r3, r3
   12680:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   12684:	bf08      	it	eq
   12686:	3d01      	subeq	r5, #1
   12688:	d0f7      	beq.n	1267a <__aeabi_dmul+0x1c6>
   1268a:	ea43 0306 	orr.w	r3, r3, r6
   1268e:	4770      	bx	lr
   12690:	ea94 0f0c 	teq	r4, ip
   12694:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   12698:	bf18      	it	ne
   1269a:	ea95 0f0c 	teqne	r5, ip
   1269e:	d00c      	beq.n	126ba <__aeabi_dmul+0x206>
   126a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   126a4:	bf18      	it	ne
   126a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   126aa:	d1d1      	bne.n	12650 <__aeabi_dmul+0x19c>
   126ac:	ea81 0103 	eor.w	r1, r1, r3
   126b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   126b4:	f04f 0000 	mov.w	r0, #0
   126b8:	bd70      	pop	{r4, r5, r6, pc}
   126ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   126be:	bf06      	itte	eq
   126c0:	4610      	moveq	r0, r2
   126c2:	4619      	moveq	r1, r3
   126c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   126c8:	d019      	beq.n	126fe <__aeabi_dmul+0x24a>
   126ca:	ea94 0f0c 	teq	r4, ip
   126ce:	d102      	bne.n	126d6 <__aeabi_dmul+0x222>
   126d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   126d4:	d113      	bne.n	126fe <__aeabi_dmul+0x24a>
   126d6:	ea95 0f0c 	teq	r5, ip
   126da:	d105      	bne.n	126e8 <__aeabi_dmul+0x234>
   126dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   126e0:	bf1c      	itt	ne
   126e2:	4610      	movne	r0, r2
   126e4:	4619      	movne	r1, r3
   126e6:	d10a      	bne.n	126fe <__aeabi_dmul+0x24a>
   126e8:	ea81 0103 	eor.w	r1, r1, r3
   126ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   126f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   126f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   126f8:	f04f 0000 	mov.w	r0, #0
   126fc:	bd70      	pop	{r4, r5, r6, pc}
   126fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   12702:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   12706:	bd70      	pop	{r4, r5, r6, pc}

00012708 <__aeabi_ddiv>:
   12708:	b570      	push	{r4, r5, r6, lr}
   1270a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1270e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   12712:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   12716:	bf1d      	ittte	ne
   12718:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   1271c:	ea94 0f0c 	teqne	r4, ip
   12720:	ea95 0f0c 	teqne	r5, ip
   12724:	f000 f8a7 	bleq	12876 <__aeabi_ddiv+0x16e>
   12728:	eba4 0405 	sub.w	r4, r4, r5
   1272c:	ea81 0e03 	eor.w	lr, r1, r3
   12730:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   12734:	ea4f 3101 	mov.w	r1, r1, lsl #12
   12738:	f000 8088 	beq.w	1284c <__aeabi_ddiv+0x144>
   1273c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   12740:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   12744:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   12748:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   1274c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   12750:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   12754:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   12758:	ea4f 2600 	mov.w	r6, r0, lsl #8
   1275c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   12760:	429d      	cmp	r5, r3
   12762:	bf08      	it	eq
   12764:	4296      	cmpeq	r6, r2
   12766:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   1276a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   1276e:	d202      	bcs.n	12776 <__aeabi_ddiv+0x6e>
   12770:	085b      	lsrs	r3, r3, #1
   12772:	ea4f 0232 	mov.w	r2, r2, rrx
   12776:	1ab6      	subs	r6, r6, r2
   12778:	eb65 0503 	sbc.w	r5, r5, r3
   1277c:	085b      	lsrs	r3, r3, #1
   1277e:	ea4f 0232 	mov.w	r2, r2, rrx
   12782:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   12786:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   1278a:	ebb6 0e02 	subs.w	lr, r6, r2
   1278e:	eb75 0e03 	sbcs.w	lr, r5, r3
   12792:	bf22      	ittt	cs
   12794:	1ab6      	subcs	r6, r6, r2
   12796:	4675      	movcs	r5, lr
   12798:	ea40 000c 	orrcs.w	r0, r0, ip
   1279c:	085b      	lsrs	r3, r3, #1
   1279e:	ea4f 0232 	mov.w	r2, r2, rrx
   127a2:	ebb6 0e02 	subs.w	lr, r6, r2
   127a6:	eb75 0e03 	sbcs.w	lr, r5, r3
   127aa:	bf22      	ittt	cs
   127ac:	1ab6      	subcs	r6, r6, r2
   127ae:	4675      	movcs	r5, lr
   127b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   127b4:	085b      	lsrs	r3, r3, #1
   127b6:	ea4f 0232 	mov.w	r2, r2, rrx
   127ba:	ebb6 0e02 	subs.w	lr, r6, r2
   127be:	eb75 0e03 	sbcs.w	lr, r5, r3
   127c2:	bf22      	ittt	cs
   127c4:	1ab6      	subcs	r6, r6, r2
   127c6:	4675      	movcs	r5, lr
   127c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   127cc:	085b      	lsrs	r3, r3, #1
   127ce:	ea4f 0232 	mov.w	r2, r2, rrx
   127d2:	ebb6 0e02 	subs.w	lr, r6, r2
   127d6:	eb75 0e03 	sbcs.w	lr, r5, r3
   127da:	bf22      	ittt	cs
   127dc:	1ab6      	subcs	r6, r6, r2
   127de:	4675      	movcs	r5, lr
   127e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   127e4:	ea55 0e06 	orrs.w	lr, r5, r6
   127e8:	d018      	beq.n	1281c <__aeabi_ddiv+0x114>
   127ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
   127ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   127f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
   127f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   127fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   127fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   12802:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   12806:	d1c0      	bne.n	1278a <__aeabi_ddiv+0x82>
   12808:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   1280c:	d10b      	bne.n	12826 <__aeabi_ddiv+0x11e>
   1280e:	ea41 0100 	orr.w	r1, r1, r0
   12812:	f04f 0000 	mov.w	r0, #0
   12816:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   1281a:	e7b6      	b.n	1278a <__aeabi_ddiv+0x82>
   1281c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   12820:	bf04      	itt	eq
   12822:	4301      	orreq	r1, r0
   12824:	2000      	moveq	r0, #0
   12826:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   1282a:	bf88      	it	hi
   1282c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   12830:	f63f aeaf 	bhi.w	12592 <__aeabi_dmul+0xde>
   12834:	ebb5 0c03 	subs.w	ip, r5, r3
   12838:	bf04      	itt	eq
   1283a:	ebb6 0c02 	subseq.w	ip, r6, r2
   1283e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   12842:	f150 0000 	adcs.w	r0, r0, #0
   12846:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1284a:	bd70      	pop	{r4, r5, r6, pc}
   1284c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   12850:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   12854:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   12858:	bfc2      	ittt	gt
   1285a:	ebd4 050c 	rsbsgt	r5, r4, ip
   1285e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   12862:	bd70      	popgt	{r4, r5, r6, pc}
   12864:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   12868:	f04f 0e00 	mov.w	lr, #0
   1286c:	3c01      	subs	r4, #1
   1286e:	e690      	b.n	12592 <__aeabi_dmul+0xde>
   12870:	ea45 0e06 	orr.w	lr, r5, r6
   12874:	e68d      	b.n	12592 <__aeabi_dmul+0xde>
   12876:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   1287a:	ea94 0f0c 	teq	r4, ip
   1287e:	bf08      	it	eq
   12880:	ea95 0f0c 	teqeq	r5, ip
   12884:	f43f af3b 	beq.w	126fe <__aeabi_dmul+0x24a>
   12888:	ea94 0f0c 	teq	r4, ip
   1288c:	d10a      	bne.n	128a4 <__aeabi_ddiv+0x19c>
   1288e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   12892:	f47f af34 	bne.w	126fe <__aeabi_dmul+0x24a>
   12896:	ea95 0f0c 	teq	r5, ip
   1289a:	f47f af25 	bne.w	126e8 <__aeabi_dmul+0x234>
   1289e:	4610      	mov	r0, r2
   128a0:	4619      	mov	r1, r3
   128a2:	e72c      	b.n	126fe <__aeabi_dmul+0x24a>
   128a4:	ea95 0f0c 	teq	r5, ip
   128a8:	d106      	bne.n	128b8 <__aeabi_ddiv+0x1b0>
   128aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   128ae:	f43f aefd 	beq.w	126ac <__aeabi_dmul+0x1f8>
   128b2:	4610      	mov	r0, r2
   128b4:	4619      	mov	r1, r3
   128b6:	e722      	b.n	126fe <__aeabi_dmul+0x24a>
   128b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   128bc:	bf18      	it	ne
   128be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   128c2:	f47f aec5 	bne.w	12650 <__aeabi_dmul+0x19c>
   128c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   128ca:	f47f af0d 	bne.w	126e8 <__aeabi_dmul+0x234>
   128ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   128d2:	f47f aeeb 	bne.w	126ac <__aeabi_dmul+0x1f8>
   128d6:	e712      	b.n	126fe <__aeabi_dmul+0x24a>

000128d8 <__aeabi_d2uiz>:
   128d8:	004a      	lsls	r2, r1, #1
   128da:	d211      	bcs.n	12900 <__aeabi_d2uiz+0x28>
   128dc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   128e0:	d211      	bcs.n	12906 <__aeabi_d2uiz+0x2e>
   128e2:	d50d      	bpl.n	12900 <__aeabi_d2uiz+0x28>
   128e4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   128e8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   128ec:	d40e      	bmi.n	1290c <__aeabi_d2uiz+0x34>
   128ee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   128f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   128f6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   128fa:	fa23 f002 	lsr.w	r0, r3, r2
   128fe:	4770      	bx	lr
   12900:	f04f 0000 	mov.w	r0, #0
   12904:	4770      	bx	lr
   12906:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   1290a:	d102      	bne.n	12912 <__aeabi_d2uiz+0x3a>
   1290c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12910:	4770      	bx	lr
   12912:	f04f 0000 	mov.w	r0, #0
   12916:	4770      	bx	lr

00012918 <__libc_init_array>:
   12918:	b570      	push	{r4, r5, r6, lr}
   1291a:	4e0d      	ldr	r6, [pc, #52]	; (12950 <__libc_init_array+0x38>)
   1291c:	4d0d      	ldr	r5, [pc, #52]	; (12954 <__libc_init_array+0x3c>)
   1291e:	1b76      	subs	r6, r6, r5
   12920:	10b6      	asrs	r6, r6, #2
   12922:	d006      	beq.n	12932 <__libc_init_array+0x1a>
   12924:	2400      	movs	r4, #0
   12926:	3401      	adds	r4, #1
   12928:	f855 3b04 	ldr.w	r3, [r5], #4
   1292c:	4798      	blx	r3
   1292e:	42a6      	cmp	r6, r4
   12930:	d1f9      	bne.n	12926 <__libc_init_array+0xe>
   12932:	4e09      	ldr	r6, [pc, #36]	; (12958 <__libc_init_array+0x40>)
   12934:	4d09      	ldr	r5, [pc, #36]	; (1295c <__libc_init_array+0x44>)
   12936:	1b76      	subs	r6, r6, r5
   12938:	f003 fafc 	bl	15f34 <_init>
   1293c:	10b6      	asrs	r6, r6, #2
   1293e:	d006      	beq.n	1294e <__libc_init_array+0x36>
   12940:	2400      	movs	r4, #0
   12942:	3401      	adds	r4, #1
   12944:	f855 3b04 	ldr.w	r3, [r5], #4
   12948:	4798      	blx	r3
   1294a:	42a6      	cmp	r6, r4
   1294c:	d1f9      	bne.n	12942 <__libc_init_array+0x2a>
   1294e:	bd70      	pop	{r4, r5, r6, pc}
   12950:	00015f40 	.word	0x00015f40
   12954:	00015f40 	.word	0x00015f40
   12958:	00015f44 	.word	0x00015f44
   1295c:	00015f40 	.word	0x00015f40

00012960 <malloc>:
   12960:	4b02      	ldr	r3, [pc, #8]	; (1296c <malloc+0xc>)
   12962:	4601      	mov	r1, r0
   12964:	6818      	ldr	r0, [r3, #0]
   12966:	f000 b94b 	b.w	12c00 <_malloc_r>
   1296a:	bf00      	nop
   1296c:	20000548 	.word	0x20000548

00012970 <free>:
   12970:	4b02      	ldr	r3, [pc, #8]	; (1297c <free+0xc>)
   12972:	4601      	mov	r1, r0
   12974:	6818      	ldr	r0, [r3, #0]
   12976:	f000 b8ed 	b.w	12b54 <_free_r>
   1297a:	bf00      	nop
   1297c:	20000548 	.word	0x20000548

00012980 <memcpy>:
   12980:	4684      	mov	ip, r0
   12982:	ea41 0300 	orr.w	r3, r1, r0
   12986:	f013 0303 	ands.w	r3, r3, #3
   1298a:	d16d      	bne.n	12a68 <memcpy+0xe8>
   1298c:	3a40      	subs	r2, #64	; 0x40
   1298e:	d341      	bcc.n	12a14 <memcpy+0x94>
   12990:	f851 3b04 	ldr.w	r3, [r1], #4
   12994:	f840 3b04 	str.w	r3, [r0], #4
   12998:	f851 3b04 	ldr.w	r3, [r1], #4
   1299c:	f840 3b04 	str.w	r3, [r0], #4
   129a0:	f851 3b04 	ldr.w	r3, [r1], #4
   129a4:	f840 3b04 	str.w	r3, [r0], #4
   129a8:	f851 3b04 	ldr.w	r3, [r1], #4
   129ac:	f840 3b04 	str.w	r3, [r0], #4
   129b0:	f851 3b04 	ldr.w	r3, [r1], #4
   129b4:	f840 3b04 	str.w	r3, [r0], #4
   129b8:	f851 3b04 	ldr.w	r3, [r1], #4
   129bc:	f840 3b04 	str.w	r3, [r0], #4
   129c0:	f851 3b04 	ldr.w	r3, [r1], #4
   129c4:	f840 3b04 	str.w	r3, [r0], #4
   129c8:	f851 3b04 	ldr.w	r3, [r1], #4
   129cc:	f840 3b04 	str.w	r3, [r0], #4
   129d0:	f851 3b04 	ldr.w	r3, [r1], #4
   129d4:	f840 3b04 	str.w	r3, [r0], #4
   129d8:	f851 3b04 	ldr.w	r3, [r1], #4
   129dc:	f840 3b04 	str.w	r3, [r0], #4
   129e0:	f851 3b04 	ldr.w	r3, [r1], #4
   129e4:	f840 3b04 	str.w	r3, [r0], #4
   129e8:	f851 3b04 	ldr.w	r3, [r1], #4
   129ec:	f840 3b04 	str.w	r3, [r0], #4
   129f0:	f851 3b04 	ldr.w	r3, [r1], #4
   129f4:	f840 3b04 	str.w	r3, [r0], #4
   129f8:	f851 3b04 	ldr.w	r3, [r1], #4
   129fc:	f840 3b04 	str.w	r3, [r0], #4
   12a00:	f851 3b04 	ldr.w	r3, [r1], #4
   12a04:	f840 3b04 	str.w	r3, [r0], #4
   12a08:	f851 3b04 	ldr.w	r3, [r1], #4
   12a0c:	f840 3b04 	str.w	r3, [r0], #4
   12a10:	3a40      	subs	r2, #64	; 0x40
   12a12:	d2bd      	bcs.n	12990 <memcpy+0x10>
   12a14:	3230      	adds	r2, #48	; 0x30
   12a16:	d311      	bcc.n	12a3c <memcpy+0xbc>
   12a18:	f851 3b04 	ldr.w	r3, [r1], #4
   12a1c:	f840 3b04 	str.w	r3, [r0], #4
   12a20:	f851 3b04 	ldr.w	r3, [r1], #4
   12a24:	f840 3b04 	str.w	r3, [r0], #4
   12a28:	f851 3b04 	ldr.w	r3, [r1], #4
   12a2c:	f840 3b04 	str.w	r3, [r0], #4
   12a30:	f851 3b04 	ldr.w	r3, [r1], #4
   12a34:	f840 3b04 	str.w	r3, [r0], #4
   12a38:	3a10      	subs	r2, #16
   12a3a:	d2ed      	bcs.n	12a18 <memcpy+0x98>
   12a3c:	320c      	adds	r2, #12
   12a3e:	d305      	bcc.n	12a4c <memcpy+0xcc>
   12a40:	f851 3b04 	ldr.w	r3, [r1], #4
   12a44:	f840 3b04 	str.w	r3, [r0], #4
   12a48:	3a04      	subs	r2, #4
   12a4a:	d2f9      	bcs.n	12a40 <memcpy+0xc0>
   12a4c:	3204      	adds	r2, #4
   12a4e:	d008      	beq.n	12a62 <memcpy+0xe2>
   12a50:	07d2      	lsls	r2, r2, #31
   12a52:	bf1c      	itt	ne
   12a54:	f811 3b01 	ldrbne.w	r3, [r1], #1
   12a58:	f800 3b01 	strbne.w	r3, [r0], #1
   12a5c:	d301      	bcc.n	12a62 <memcpy+0xe2>
   12a5e:	880b      	ldrh	r3, [r1, #0]
   12a60:	8003      	strh	r3, [r0, #0]
   12a62:	4660      	mov	r0, ip
   12a64:	4770      	bx	lr
   12a66:	bf00      	nop
   12a68:	2a08      	cmp	r2, #8
   12a6a:	d313      	bcc.n	12a94 <memcpy+0x114>
   12a6c:	078b      	lsls	r3, r1, #30
   12a6e:	d08d      	beq.n	1298c <memcpy+0xc>
   12a70:	f010 0303 	ands.w	r3, r0, #3
   12a74:	d08a      	beq.n	1298c <memcpy+0xc>
   12a76:	f1c3 0304 	rsb	r3, r3, #4
   12a7a:	1ad2      	subs	r2, r2, r3
   12a7c:	07db      	lsls	r3, r3, #31
   12a7e:	bf1c      	itt	ne
   12a80:	f811 3b01 	ldrbne.w	r3, [r1], #1
   12a84:	f800 3b01 	strbne.w	r3, [r0], #1
   12a88:	d380      	bcc.n	1298c <memcpy+0xc>
   12a8a:	f831 3b02 	ldrh.w	r3, [r1], #2
   12a8e:	f820 3b02 	strh.w	r3, [r0], #2
   12a92:	e77b      	b.n	1298c <memcpy+0xc>
   12a94:	3a04      	subs	r2, #4
   12a96:	d3d9      	bcc.n	12a4c <memcpy+0xcc>
   12a98:	3a01      	subs	r2, #1
   12a9a:	f811 3b01 	ldrb.w	r3, [r1], #1
   12a9e:	f800 3b01 	strb.w	r3, [r0], #1
   12aa2:	d2f9      	bcs.n	12a98 <memcpy+0x118>
   12aa4:	780b      	ldrb	r3, [r1, #0]
   12aa6:	7003      	strb	r3, [r0, #0]
   12aa8:	784b      	ldrb	r3, [r1, #1]
   12aaa:	7043      	strb	r3, [r0, #1]
   12aac:	788b      	ldrb	r3, [r1, #2]
   12aae:	7083      	strb	r3, [r0, #2]
   12ab0:	4660      	mov	r0, ip
   12ab2:	4770      	bx	lr

00012ab4 <memset>:
   12ab4:	b4f0      	push	{r4, r5, r6, r7}
   12ab6:	0786      	lsls	r6, r0, #30
   12ab8:	d046      	beq.n	12b48 <memset+0x94>
   12aba:	1e54      	subs	r4, r2, #1
   12abc:	2a00      	cmp	r2, #0
   12abe:	d03c      	beq.n	12b3a <memset+0x86>
   12ac0:	b2ca      	uxtb	r2, r1
   12ac2:	4603      	mov	r3, r0
   12ac4:	e002      	b.n	12acc <memset+0x18>
   12ac6:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
   12aca:	d336      	bcc.n	12b3a <memset+0x86>
   12acc:	f803 2b01 	strb.w	r2, [r3], #1
   12ad0:	079d      	lsls	r5, r3, #30
   12ad2:	d1f8      	bne.n	12ac6 <memset+0x12>
   12ad4:	2c03      	cmp	r4, #3
   12ad6:	d929      	bls.n	12b2c <memset+0x78>
   12ad8:	b2cd      	uxtb	r5, r1
   12ada:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   12ade:	2c0f      	cmp	r4, #15
   12ae0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   12ae4:	d933      	bls.n	12b4e <memset+0x9a>
   12ae6:	f1a4 0610 	sub.w	r6, r4, #16
   12aea:	0936      	lsrs	r6, r6, #4
   12aec:	f103 0720 	add.w	r7, r3, #32
   12af0:	eb07 1706 	add.w	r7, r7, r6, lsl #4
   12af4:	f103 0210 	add.w	r2, r3, #16
   12af8:	e942 5504 	strd	r5, r5, [r2, #-16]
   12afc:	e942 5502 	strd	r5, r5, [r2, #-8]
   12b00:	3210      	adds	r2, #16
   12b02:	42ba      	cmp	r2, r7
   12b04:	d1f8      	bne.n	12af8 <memset+0x44>
   12b06:	1c72      	adds	r2, r6, #1
   12b08:	f014 0f0c 	tst.w	r4, #12
   12b0c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
   12b10:	f004 060f 	and.w	r6, r4, #15
   12b14:	d013      	beq.n	12b3e <memset+0x8a>
   12b16:	1f33      	subs	r3, r6, #4
   12b18:	f023 0303 	bic.w	r3, r3, #3
   12b1c:	3304      	adds	r3, #4
   12b1e:	4413      	add	r3, r2
   12b20:	f842 5b04 	str.w	r5, [r2], #4
   12b24:	4293      	cmp	r3, r2
   12b26:	d1fb      	bne.n	12b20 <memset+0x6c>
   12b28:	f006 0403 	and.w	r4, r6, #3
   12b2c:	b12c      	cbz	r4, 12b3a <memset+0x86>
   12b2e:	b2c9      	uxtb	r1, r1
   12b30:	441c      	add	r4, r3
   12b32:	f803 1b01 	strb.w	r1, [r3], #1
   12b36:	429c      	cmp	r4, r3
   12b38:	d1fb      	bne.n	12b32 <memset+0x7e>
   12b3a:	bcf0      	pop	{r4, r5, r6, r7}
   12b3c:	4770      	bx	lr
   12b3e:	4634      	mov	r4, r6
   12b40:	4613      	mov	r3, r2
   12b42:	2c00      	cmp	r4, #0
   12b44:	d1f3      	bne.n	12b2e <memset+0x7a>
   12b46:	e7f8      	b.n	12b3a <memset+0x86>
   12b48:	4614      	mov	r4, r2
   12b4a:	4603      	mov	r3, r0
   12b4c:	e7c2      	b.n	12ad4 <memset+0x20>
   12b4e:	461a      	mov	r2, r3
   12b50:	4626      	mov	r6, r4
   12b52:	e7e0      	b.n	12b16 <memset+0x62>

00012b54 <_free_r>:
   12b54:	2900      	cmp	r1, #0
   12b56:	d03c      	beq.n	12bd2 <_free_r+0x7e>
   12b58:	b538      	push	{r3, r4, r5, lr}
   12b5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
   12b5e:	1f0c      	subs	r4, r1, #4
   12b60:	2b00      	cmp	r3, #0
   12b62:	bfb8      	it	lt
   12b64:	18e4      	addlt	r4, r4, r3
   12b66:	4605      	mov	r5, r0
   12b68:	f001 f920 	bl	13dac <__malloc_lock>
   12b6c:	4b23      	ldr	r3, [pc, #140]	; (12bfc <_free_r+0xa8>)
   12b6e:	681a      	ldr	r2, [r3, #0]
   12b70:	b12a      	cbz	r2, 12b7e <_free_r+0x2a>
   12b72:	42a2      	cmp	r2, r4
   12b74:	d90d      	bls.n	12b92 <_free_r+0x3e>
   12b76:	6821      	ldr	r1, [r4, #0]
   12b78:	1860      	adds	r0, r4, r1
   12b7a:	4282      	cmp	r2, r0
   12b7c:	d023      	beq.n	12bc6 <_free_r+0x72>
   12b7e:	6062      	str	r2, [r4, #4]
   12b80:	4628      	mov	r0, r5
   12b82:	601c      	str	r4, [r3, #0]
   12b84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   12b88:	f001 b912 	b.w	13db0 <__malloc_unlock>
   12b8c:	42a3      	cmp	r3, r4
   12b8e:	d803      	bhi.n	12b98 <_free_r+0x44>
   12b90:	461a      	mov	r2, r3
   12b92:	6853      	ldr	r3, [r2, #4]
   12b94:	2b00      	cmp	r3, #0
   12b96:	d1f9      	bne.n	12b8c <_free_r+0x38>
   12b98:	6811      	ldr	r1, [r2, #0]
   12b9a:	1850      	adds	r0, r2, r1
   12b9c:	42a0      	cmp	r0, r4
   12b9e:	d019      	beq.n	12bd4 <_free_r+0x80>
   12ba0:	d824      	bhi.n	12bec <_free_r+0x98>
   12ba2:	6821      	ldr	r1, [r4, #0]
   12ba4:	1860      	adds	r0, r4, r1
   12ba6:	4283      	cmp	r3, r0
   12ba8:	d006      	beq.n	12bb8 <_free_r+0x64>
   12baa:	6063      	str	r3, [r4, #4]
   12bac:	6054      	str	r4, [r2, #4]
   12bae:	4628      	mov	r0, r5
   12bb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   12bb4:	f001 b8fc 	b.w	13db0 <__malloc_unlock>
   12bb8:	e9d3 0300 	ldrd	r0, r3, [r3]
   12bbc:	4401      	add	r1, r0
   12bbe:	6063      	str	r3, [r4, #4]
   12bc0:	6021      	str	r1, [r4, #0]
   12bc2:	6054      	str	r4, [r2, #4]
   12bc4:	e7f3      	b.n	12bae <_free_r+0x5a>
   12bc6:	e9d2 0200 	ldrd	r0, r2, [r2]
   12bca:	4401      	add	r1, r0
   12bcc:	6062      	str	r2, [r4, #4]
   12bce:	6021      	str	r1, [r4, #0]
   12bd0:	e7d6      	b.n	12b80 <_free_r+0x2c>
   12bd2:	4770      	bx	lr
   12bd4:	6820      	ldr	r0, [r4, #0]
   12bd6:	4401      	add	r1, r0
   12bd8:	1850      	adds	r0, r2, r1
   12bda:	4283      	cmp	r3, r0
   12bdc:	6011      	str	r1, [r2, #0]
   12bde:	d1e6      	bne.n	12bae <_free_r+0x5a>
   12be0:	e9d3 0300 	ldrd	r0, r3, [r3]
   12be4:	4401      	add	r1, r0
   12be6:	6053      	str	r3, [r2, #4]
   12be8:	6011      	str	r1, [r2, #0]
   12bea:	e7e0      	b.n	12bae <_free_r+0x5a>
   12bec:	230c      	movs	r3, #12
   12bee:	602b      	str	r3, [r5, #0]
   12bf0:	4628      	mov	r0, r5
   12bf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   12bf6:	f001 b8db 	b.w	13db0 <__malloc_unlock>
   12bfa:	bf00      	nop
   12bfc:	200010c4 	.word	0x200010c4

00012c00 <_malloc_r>:
   12c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12c02:	1ccd      	adds	r5, r1, #3
   12c04:	f025 0503 	bic.w	r5, r5, #3
   12c08:	3508      	adds	r5, #8
   12c0a:	2d0c      	cmp	r5, #12
   12c0c:	bf38      	it	cc
   12c0e:	250c      	movcc	r5, #12
   12c10:	2d00      	cmp	r5, #0
   12c12:	4606      	mov	r6, r0
   12c14:	db33      	blt.n	12c7e <_malloc_r+0x7e>
   12c16:	42a9      	cmp	r1, r5
   12c18:	d831      	bhi.n	12c7e <_malloc_r+0x7e>
   12c1a:	4f2a      	ldr	r7, [pc, #168]	; (12cc4 <_malloc_r+0xc4>)
   12c1c:	f001 f8c6 	bl	13dac <__malloc_lock>
   12c20:	683a      	ldr	r2, [r7, #0]
   12c22:	b152      	cbz	r2, 12c3a <_malloc_r+0x3a>
   12c24:	6813      	ldr	r3, [r2, #0]
   12c26:	1b5b      	subs	r3, r3, r5
   12c28:	d404      	bmi.n	12c34 <_malloc_r+0x34>
   12c2a:	e03f      	b.n	12cac <_malloc_r+0xac>
   12c2c:	6823      	ldr	r3, [r4, #0]
   12c2e:	1b5b      	subs	r3, r3, r5
   12c30:	d529      	bpl.n	12c86 <_malloc_r+0x86>
   12c32:	4622      	mov	r2, r4
   12c34:	6854      	ldr	r4, [r2, #4]
   12c36:	2c00      	cmp	r4, #0
   12c38:	d1f8      	bne.n	12c2c <_malloc_r+0x2c>
   12c3a:	6879      	ldr	r1, [r7, #4]
   12c3c:	2900      	cmp	r1, #0
   12c3e:	d03b      	beq.n	12cb8 <_malloc_r+0xb8>
   12c40:	4629      	mov	r1, r5
   12c42:	4630      	mov	r0, r6
   12c44:	f000 f8e8 	bl	12e18 <_sbrk_r>
   12c48:	1c43      	adds	r3, r0, #1
   12c4a:	d028      	beq.n	12c9e <_malloc_r+0x9e>
   12c4c:	1cc4      	adds	r4, r0, #3
   12c4e:	f024 0403 	bic.w	r4, r4, #3
   12c52:	42a0      	cmp	r0, r4
   12c54:	d005      	beq.n	12c62 <_malloc_r+0x62>
   12c56:	1a21      	subs	r1, r4, r0
   12c58:	4630      	mov	r0, r6
   12c5a:	f000 f8dd 	bl	12e18 <_sbrk_r>
   12c5e:	3001      	adds	r0, #1
   12c60:	d01d      	beq.n	12c9e <_malloc_r+0x9e>
   12c62:	6025      	str	r5, [r4, #0]
   12c64:	4630      	mov	r0, r6
   12c66:	f001 f8a3 	bl	13db0 <__malloc_unlock>
   12c6a:	f104 000b 	add.w	r0, r4, #11
   12c6e:	f020 0007 	bic.w	r0, r0, #7
   12c72:	1d23      	adds	r3, r4, #4
   12c74:	1ac2      	subs	r2, r0, r3
   12c76:	d001      	beq.n	12c7c <_malloc_r+0x7c>
   12c78:	1a1b      	subs	r3, r3, r0
   12c7a:	50a3      	str	r3, [r4, r2]
   12c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12c7e:	220c      	movs	r2, #12
   12c80:	6032      	str	r2, [r6, #0]
   12c82:	2000      	movs	r0, #0
   12c84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12c86:	2b0b      	cmp	r3, #11
   12c88:	d805      	bhi.n	12c96 <_malloc_r+0x96>
   12c8a:	42a2      	cmp	r2, r4
   12c8c:	6863      	ldr	r3, [r4, #4]
   12c8e:	d011      	beq.n	12cb4 <_malloc_r+0xb4>
   12c90:	6053      	str	r3, [r2, #4]
   12c92:	e7e7      	b.n	12c64 <_malloc_r+0x64>
   12c94:	4614      	mov	r4, r2
   12c96:	6023      	str	r3, [r4, #0]
   12c98:	441c      	add	r4, r3
   12c9a:	6025      	str	r5, [r4, #0]
   12c9c:	e7e2      	b.n	12c64 <_malloc_r+0x64>
   12c9e:	230c      	movs	r3, #12
   12ca0:	4630      	mov	r0, r6
   12ca2:	6033      	str	r3, [r6, #0]
   12ca4:	f001 f884 	bl	13db0 <__malloc_unlock>
   12ca8:	2000      	movs	r0, #0
   12caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12cac:	2b0b      	cmp	r3, #11
   12cae:	d8f1      	bhi.n	12c94 <_malloc_r+0x94>
   12cb0:	6853      	ldr	r3, [r2, #4]
   12cb2:	4614      	mov	r4, r2
   12cb4:	603b      	str	r3, [r7, #0]
   12cb6:	e7d5      	b.n	12c64 <_malloc_r+0x64>
   12cb8:	4630      	mov	r0, r6
   12cba:	f000 f8ad 	bl	12e18 <_sbrk_r>
   12cbe:	6078      	str	r0, [r7, #4]
   12cc0:	e7be      	b.n	12c40 <_malloc_r+0x40>
   12cc2:	bf00      	nop
   12cc4:	200010c4 	.word	0x200010c4

00012cc8 <_iprintf_r>:
   12cc8:	b40e      	push	{r1, r2, r3}
   12cca:	b510      	push	{r4, lr}
   12ccc:	4604      	mov	r4, r0
   12cce:	b083      	sub	sp, #12
   12cd0:	b108      	cbz	r0, 12cd6 <_iprintf_r+0xe>
   12cd2:	6983      	ldr	r3, [r0, #24]
   12cd4:	b163      	cbz	r3, 12cf0 <_iprintf_r+0x28>
   12cd6:	a806      	add	r0, sp, #24
   12cd8:	4603      	mov	r3, r0
   12cda:	9001      	str	r0, [sp, #4]
   12cdc:	9a05      	ldr	r2, [sp, #20]
   12cde:	68a1      	ldr	r1, [r4, #8]
   12ce0:	4620      	mov	r0, r4
   12ce2:	f001 fabf 	bl	14264 <_vfiprintf_r>
   12ce6:	b003      	add	sp, #12
   12ce8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   12cec:	b003      	add	sp, #12
   12cee:	4770      	bx	lr
   12cf0:	f000 ff74 	bl	13bdc <__sinit>
   12cf4:	e7ef      	b.n	12cd6 <_iprintf_r+0xe>
   12cf6:	bf00      	nop

00012cf8 <iprintf>:
   12cf8:	b40f      	push	{r0, r1, r2, r3}
   12cfa:	b510      	push	{r4, lr}
   12cfc:	4b0b      	ldr	r3, [pc, #44]	; (12d2c <iprintf+0x34>)
   12cfe:	681c      	ldr	r4, [r3, #0]
   12d00:	b082      	sub	sp, #8
   12d02:	b10c      	cbz	r4, 12d08 <iprintf+0x10>
   12d04:	69a3      	ldr	r3, [r4, #24]
   12d06:	b163      	cbz	r3, 12d22 <iprintf+0x2a>
   12d08:	a805      	add	r0, sp, #20
   12d0a:	4603      	mov	r3, r0
   12d0c:	9001      	str	r0, [sp, #4]
   12d0e:	9a04      	ldr	r2, [sp, #16]
   12d10:	68a1      	ldr	r1, [r4, #8]
   12d12:	4620      	mov	r0, r4
   12d14:	f001 faa6 	bl	14264 <_vfiprintf_r>
   12d18:	b002      	add	sp, #8
   12d1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   12d1e:	b004      	add	sp, #16
   12d20:	4770      	bx	lr
   12d22:	4620      	mov	r0, r4
   12d24:	f000 ff5a 	bl	13bdc <__sinit>
   12d28:	e7ee      	b.n	12d08 <iprintf+0x10>
   12d2a:	bf00      	nop
   12d2c:	20000548 	.word	0x20000548

00012d30 <_puts_r>:
   12d30:	6983      	ldr	r3, [r0, #24]
   12d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   12d36:	4680      	mov	r8, r0
   12d38:	460e      	mov	r6, r1
   12d3a:	b333      	cbz	r3, 12d8a <_puts_r+0x5a>
   12d3c:	6884      	ldr	r4, [r0, #8]
   12d3e:	4b2f      	ldr	r3, [pc, #188]	; (12dfc <_puts_r+0xcc>)
   12d40:	429c      	cmp	r4, r3
   12d42:	d030      	beq.n	12da6 <_puts_r+0x76>
   12d44:	4b2e      	ldr	r3, [pc, #184]	; (12e00 <_puts_r+0xd0>)
   12d46:	429c      	cmp	r4, r3
   12d48:	d039      	beq.n	12dbe <_puts_r+0x8e>
   12d4a:	4b2e      	ldr	r3, [pc, #184]	; (12e04 <_puts_r+0xd4>)
   12d4c:	429c      	cmp	r4, r3
   12d4e:	bf08      	it	eq
   12d50:	f8d8 400c 	ldreq.w	r4, [r8, #12]
   12d54:	89a3      	ldrh	r3, [r4, #12]
   12d56:	071b      	lsls	r3, r3, #28
   12d58:	d52a      	bpl.n	12db0 <_puts_r+0x80>
   12d5a:	6923      	ldr	r3, [r4, #16]
   12d5c:	b343      	cbz	r3, 12db0 <_puts_r+0x80>
   12d5e:	3e01      	subs	r6, #1
   12d60:	68a3      	ldr	r3, [r4, #8]
   12d62:	f816 5f01 	ldrb.w	r5, [r6, #1]!
   12d66:	3b01      	subs	r3, #1
   12d68:	60a3      	str	r3, [r4, #8]
   12d6a:	b39d      	cbz	r5, 12dd4 <_puts_r+0xa4>
   12d6c:	2b00      	cmp	r3, #0
   12d6e:	da07      	bge.n	12d80 <_puts_r+0x50>
   12d70:	69a7      	ldr	r7, [r4, #24]
   12d72:	429f      	cmp	r7, r3
   12d74:	4622      	mov	r2, r4
   12d76:	4629      	mov	r1, r5
   12d78:	4640      	mov	r0, r8
   12d7a:	dc23      	bgt.n	12dc4 <_puts_r+0x94>
   12d7c:	2d0a      	cmp	r5, #10
   12d7e:	d021      	beq.n	12dc4 <_puts_r+0x94>
   12d80:	6823      	ldr	r3, [r4, #0]
   12d82:	1c5a      	adds	r2, r3, #1
   12d84:	6022      	str	r2, [r4, #0]
   12d86:	701d      	strb	r5, [r3, #0]
   12d88:	e7ea      	b.n	12d60 <_puts_r+0x30>
   12d8a:	f000 ff27 	bl	13bdc <__sinit>
   12d8e:	f8d8 3018 	ldr.w	r3, [r8, #24]
   12d92:	f8d8 4008 	ldr.w	r4, [r8, #8]
   12d96:	2b00      	cmp	r3, #0
   12d98:	d1d1      	bne.n	12d3e <_puts_r+0xe>
   12d9a:	4640      	mov	r0, r8
   12d9c:	f000 ff1e 	bl	13bdc <__sinit>
   12da0:	4b16      	ldr	r3, [pc, #88]	; (12dfc <_puts_r+0xcc>)
   12da2:	429c      	cmp	r4, r3
   12da4:	d1ce      	bne.n	12d44 <_puts_r+0x14>
   12da6:	f8d8 4004 	ldr.w	r4, [r8, #4]
   12daa:	89a3      	ldrh	r3, [r4, #12]
   12dac:	071b      	lsls	r3, r3, #28
   12dae:	d4d4      	bmi.n	12d5a <_puts_r+0x2a>
   12db0:	4621      	mov	r1, r4
   12db2:	4640      	mov	r0, r8
   12db4:	f000 fcd2 	bl	1375c <__swsetup_r>
   12db8:	2800      	cmp	r0, #0
   12dba:	d0d0      	beq.n	12d5e <_puts_r+0x2e>
   12dbc:	e006      	b.n	12dcc <_puts_r+0x9c>
   12dbe:	f8d8 4008 	ldr.w	r4, [r8, #8]
   12dc2:	e7c7      	b.n	12d54 <_puts_r+0x24>
   12dc4:	f000 fc6a 	bl	1369c <__swbuf_r>
   12dc8:	3001      	adds	r0, #1
   12dca:	d1c9      	bne.n	12d60 <_puts_r+0x30>
   12dcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12dd4:	2b00      	cmp	r3, #0
   12dd6:	da09      	bge.n	12dec <_puts_r+0xbc>
   12dd8:	4622      	mov	r2, r4
   12dda:	4640      	mov	r0, r8
   12ddc:	210a      	movs	r1, #10
   12dde:	f000 fc5d 	bl	1369c <__swbuf_r>
   12de2:	3001      	adds	r0, #1
   12de4:	d0f2      	beq.n	12dcc <_puts_r+0x9c>
   12de6:	200a      	movs	r0, #10
   12de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12dec:	6823      	ldr	r3, [r4, #0]
   12dee:	220a      	movs	r2, #10
   12df0:	1c59      	adds	r1, r3, #1
   12df2:	6021      	str	r1, [r4, #0]
   12df4:	701a      	strb	r2, [r3, #0]
   12df6:	4610      	mov	r0, r2
   12df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   12dfc:	00015ed8 	.word	0x00015ed8
   12e00:	00015eb8 	.word	0x00015eb8
   12e04:	00015e98 	.word	0x00015e98

00012e08 <puts>:
   12e08:	4b02      	ldr	r3, [pc, #8]	; (12e14 <puts+0xc>)
   12e0a:	4601      	mov	r1, r0
   12e0c:	6818      	ldr	r0, [r3, #0]
   12e0e:	f7ff bf8f 	b.w	12d30 <_puts_r>
   12e12:	bf00      	nop
   12e14:	20000548 	.word	0x20000548

00012e18 <_sbrk_r>:
   12e18:	b538      	push	{r3, r4, r5, lr}
   12e1a:	4c07      	ldr	r4, [pc, #28]	; (12e38 <_sbrk_r+0x20>)
   12e1c:	2300      	movs	r3, #0
   12e1e:	4605      	mov	r5, r0
   12e20:	4608      	mov	r0, r1
   12e22:	6023      	str	r3, [r4, #0]
   12e24:	f7f8 fd64 	bl	b8f0 <_sbrk>
   12e28:	1c43      	adds	r3, r0, #1
   12e2a:	d000      	beq.n	12e2e <_sbrk_r+0x16>
   12e2c:	bd38      	pop	{r3, r4, r5, pc}
   12e2e:	6823      	ldr	r3, [r4, #0]
   12e30:	2b00      	cmp	r3, #0
   12e32:	d0fb      	beq.n	12e2c <_sbrk_r+0x14>
   12e34:	602b      	str	r3, [r5, #0]
   12e36:	bd38      	pop	{r3, r4, r5, pc}
   12e38:	20014f64 	.word	0x20014f64

00012e3c <setbuf>:
   12e3c:	2900      	cmp	r1, #0
   12e3e:	bf0c      	ite	eq
   12e40:	2202      	moveq	r2, #2
   12e42:	2200      	movne	r2, #0
   12e44:	f44f 6380 	mov.w	r3, #1024	; 0x400
   12e48:	f000 b800 	b.w	12e4c <setvbuf>

00012e4c <setvbuf>:
   12e4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   12e50:	4c58      	ldr	r4, [pc, #352]	; (12fb4 <setvbuf+0x168>)
   12e52:	6825      	ldr	r5, [r4, #0]
   12e54:	b083      	sub	sp, #12
   12e56:	4604      	mov	r4, r0
   12e58:	460f      	mov	r7, r1
   12e5a:	4690      	mov	r8, r2
   12e5c:	461e      	mov	r6, r3
   12e5e:	b115      	cbz	r5, 12e66 <setvbuf+0x1a>
   12e60:	69ab      	ldr	r3, [r5, #24]
   12e62:	2b00      	cmp	r3, #0
   12e64:	d062      	beq.n	12f2c <setvbuf+0xe0>
   12e66:	4b54      	ldr	r3, [pc, #336]	; (12fb8 <setvbuf+0x16c>)
   12e68:	429c      	cmp	r4, r3
   12e6a:	d065      	beq.n	12f38 <setvbuf+0xec>
   12e6c:	4b53      	ldr	r3, [pc, #332]	; (12fbc <setvbuf+0x170>)
   12e6e:	429c      	cmp	r4, r3
   12e70:	d064      	beq.n	12f3c <setvbuf+0xf0>
   12e72:	4b53      	ldr	r3, [pc, #332]	; (12fc0 <setvbuf+0x174>)
   12e74:	429c      	cmp	r4, r3
   12e76:	bf08      	it	eq
   12e78:	68ec      	ldreq	r4, [r5, #12]
   12e7a:	f1b8 0f02 	cmp.w	r8, #2
   12e7e:	d006      	beq.n	12e8e <setvbuf+0x42>
   12e80:	f1b8 0f01 	cmp.w	r8, #1
   12e84:	f200 8093 	bhi.w	12fae <setvbuf+0x162>
   12e88:	2e00      	cmp	r6, #0
   12e8a:	f2c0 8090 	blt.w	12fae <setvbuf+0x162>
   12e8e:	4621      	mov	r1, r4
   12e90:	4628      	mov	r0, r5
   12e92:	f000 fd79 	bl	13988 <_fflush_r>
   12e96:	6b61      	ldr	r1, [r4, #52]	; 0x34
   12e98:	b141      	cbz	r1, 12eac <setvbuf+0x60>
   12e9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
   12e9e:	4299      	cmp	r1, r3
   12ea0:	d002      	beq.n	12ea8 <setvbuf+0x5c>
   12ea2:	4628      	mov	r0, r5
   12ea4:	f7ff fe56 	bl	12b54 <_free_r>
   12ea8:	2300      	movs	r3, #0
   12eaa:	6363      	str	r3, [r4, #52]	; 0x34
   12eac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   12eb0:	2200      	movs	r2, #0
   12eb2:	61a2      	str	r2, [r4, #24]
   12eb4:	6062      	str	r2, [r4, #4]
   12eb6:	061a      	lsls	r2, r3, #24
   12eb8:	d44f      	bmi.n	12f5a <setvbuf+0x10e>
   12eba:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   12ebe:	f023 0303 	bic.w	r3, r3, #3
   12ec2:	f1b8 0f02 	cmp.w	r8, #2
   12ec6:	81a3      	strh	r3, [r4, #12]
   12ec8:	d04e      	beq.n	12f68 <setvbuf+0x11c>
   12eca:	ab01      	add	r3, sp, #4
   12ecc:	466a      	mov	r2, sp
   12ece:	4621      	mov	r1, r4
   12ed0:	4628      	mov	r0, r5
   12ed2:	f000 fef3 	bl	13cbc <__swhatbuf_r>
   12ed6:	89a3      	ldrh	r3, [r4, #12]
   12ed8:	4318      	orrs	r0, r3
   12eda:	81a0      	strh	r0, [r4, #12]
   12edc:	2e00      	cmp	r6, #0
   12ede:	d12f      	bne.n	12f40 <setvbuf+0xf4>
   12ee0:	9e00      	ldr	r6, [sp, #0]
   12ee2:	4630      	mov	r0, r6
   12ee4:	f7ff fd3c 	bl	12960 <malloc>
   12ee8:	4607      	mov	r7, r0
   12eea:	2800      	cmp	r0, #0
   12eec:	d04f      	beq.n	12f8e <setvbuf+0x142>
   12eee:	89a3      	ldrh	r3, [r4, #12]
   12ef0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   12ef4:	81a3      	strh	r3, [r4, #12]
   12ef6:	69ab      	ldr	r3, [r5, #24]
   12ef8:	b33b      	cbz	r3, 12f4a <setvbuf+0xfe>
   12efa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   12efe:	6027      	str	r7, [r4, #0]
   12f00:	f1b8 0f01 	cmp.w	r8, #1
   12f04:	bf04      	itt	eq
   12f06:	f043 0301 	orreq.w	r3, r3, #1
   12f0a:	81a3      	strheq	r3, [r4, #12]
   12f0c:	b29b      	uxth	r3, r3
   12f0e:	f013 0008 	ands.w	r0, r3, #8
   12f12:	e9c4 7604 	strd	r7, r6, [r4, #16]
   12f16:	d01c      	beq.n	12f52 <setvbuf+0x106>
   12f18:	f013 0001 	ands.w	r0, r3, #1
   12f1c:	d033      	beq.n	12f86 <setvbuf+0x13a>
   12f1e:	2000      	movs	r0, #0
   12f20:	4276      	negs	r6, r6
   12f22:	61a6      	str	r6, [r4, #24]
   12f24:	60a0      	str	r0, [r4, #8]
   12f26:	b003      	add	sp, #12
   12f28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12f2c:	4628      	mov	r0, r5
   12f2e:	f000 fe55 	bl	13bdc <__sinit>
   12f32:	4b21      	ldr	r3, [pc, #132]	; (12fb8 <setvbuf+0x16c>)
   12f34:	429c      	cmp	r4, r3
   12f36:	d199      	bne.n	12e6c <setvbuf+0x20>
   12f38:	686c      	ldr	r4, [r5, #4]
   12f3a:	e79e      	b.n	12e7a <setvbuf+0x2e>
   12f3c:	68ac      	ldr	r4, [r5, #8]
   12f3e:	e79c      	b.n	12e7a <setvbuf+0x2e>
   12f40:	2f00      	cmp	r7, #0
   12f42:	d0ce      	beq.n	12ee2 <setvbuf+0x96>
   12f44:	69ab      	ldr	r3, [r5, #24]
   12f46:	2b00      	cmp	r3, #0
   12f48:	d1d7      	bne.n	12efa <setvbuf+0xae>
   12f4a:	4628      	mov	r0, r5
   12f4c:	f000 fe46 	bl	13bdc <__sinit>
   12f50:	e7d3      	b.n	12efa <setvbuf+0xae>
   12f52:	60a0      	str	r0, [r4, #8]
   12f54:	b003      	add	sp, #12
   12f56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12f5a:	6921      	ldr	r1, [r4, #16]
   12f5c:	4628      	mov	r0, r5
   12f5e:	f7ff fdf9 	bl	12b54 <_free_r>
   12f62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   12f66:	e7a8      	b.n	12eba <setvbuf+0x6e>
   12f68:	2000      	movs	r0, #0
   12f6a:	f104 0247 	add.w	r2, r4, #71	; 0x47
   12f6e:	f043 0302 	orr.w	r3, r3, #2
   12f72:	2500      	movs	r5, #0
   12f74:	2101      	movs	r1, #1
   12f76:	81a3      	strh	r3, [r4, #12]
   12f78:	60a5      	str	r5, [r4, #8]
   12f7a:	6022      	str	r2, [r4, #0]
   12f7c:	e9c4 2104 	strd	r2, r1, [r4, #16]
   12f80:	b003      	add	sp, #12
   12f82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12f86:	60a6      	str	r6, [r4, #8]
   12f88:	b003      	add	sp, #12
   12f8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   12f8e:	f8dd 9000 	ldr.w	r9, [sp]
   12f92:	45b1      	cmp	r9, r6
   12f94:	d006      	beq.n	12fa4 <setvbuf+0x158>
   12f96:	4648      	mov	r0, r9
   12f98:	f7ff fce2 	bl	12960 <malloc>
   12f9c:	4607      	mov	r7, r0
   12f9e:	b108      	cbz	r0, 12fa4 <setvbuf+0x158>
   12fa0:	464e      	mov	r6, r9
   12fa2:	e7a4      	b.n	12eee <setvbuf+0xa2>
   12fa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   12fa8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12fac:	e7dd      	b.n	12f6a <setvbuf+0x11e>
   12fae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   12fb2:	e7cf      	b.n	12f54 <setvbuf+0x108>
   12fb4:	20000548 	.word	0x20000548
   12fb8:	00015ed8 	.word	0x00015ed8
   12fbc:	00015eb8 	.word	0x00015eb8
   12fc0:	00015e98 	.word	0x00015e98

00012fc4 <_sniprintf_r>:
   12fc4:	b408      	push	{r3}
   12fc6:	b530      	push	{r4, r5, lr}
   12fc8:	2a00      	cmp	r2, #0
   12fca:	b09c      	sub	sp, #112	; 0x70
   12fcc:	4604      	mov	r4, r0
   12fce:	db35      	blt.n	1303c <_sniprintf_r+0x78>
   12fd0:	f44f 7302 	mov.w	r3, #520	; 0x208
   12fd4:	9102      	str	r1, [sp, #8]
   12fd6:	9106      	str	r1, [sp, #24]
   12fd8:	f8ad 3014 	strh.w	r3, [sp, #20]
   12fdc:	a920      	add	r1, sp, #128	; 0x80
   12fde:	d018      	beq.n	13012 <_sniprintf_r+0x4e>
   12fe0:	3a01      	subs	r2, #1
   12fe2:	460b      	mov	r3, r1
   12fe4:	9204      	str	r2, [sp, #16]
   12fe6:	9207      	str	r2, [sp, #28]
   12fe8:	9101      	str	r1, [sp, #4]
   12fea:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   12fec:	f64f 75ff 	movw	r5, #65535	; 0xffff
   12ff0:	a902      	add	r1, sp, #8
   12ff2:	f8ad 5016 	strh.w	r5, [sp, #22]
   12ff6:	f000 ffb9 	bl	13f6c <_svfiprintf_r>
   12ffa:	1c42      	adds	r2, r0, #1
   12ffc:	da01      	bge.n	13002 <_sniprintf_r+0x3e>
   12ffe:	238b      	movs	r3, #139	; 0x8b
   13000:	6023      	str	r3, [r4, #0]
   13002:	9b02      	ldr	r3, [sp, #8]
   13004:	2200      	movs	r2, #0
   13006:	701a      	strb	r2, [r3, #0]
   13008:	b01c      	add	sp, #112	; 0x70
   1300a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   1300e:	b001      	add	sp, #4
   13010:	4770      	bx	lr
   13012:	460b      	mov	r3, r1
   13014:	9204      	str	r2, [sp, #16]
   13016:	9207      	str	r2, [sp, #28]
   13018:	9101      	str	r1, [sp, #4]
   1301a:	f64f 75ff 	movw	r5, #65535	; 0xffff
   1301e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   13020:	f8ad 5016 	strh.w	r5, [sp, #22]
   13024:	a902      	add	r1, sp, #8
   13026:	f000 ffa1 	bl	13f6c <_svfiprintf_r>
   1302a:	1c43      	adds	r3, r0, #1
   1302c:	da01      	bge.n	13032 <_sniprintf_r+0x6e>
   1302e:	238b      	movs	r3, #139	; 0x8b
   13030:	6023      	str	r3, [r4, #0]
   13032:	b01c      	add	sp, #112	; 0x70
   13034:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   13038:	b001      	add	sp, #4
   1303a:	4770      	bx	lr
   1303c:	228b      	movs	r2, #139	; 0x8b
   1303e:	6002      	str	r2, [r0, #0]
   13040:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13044:	e7f5      	b.n	13032 <_sniprintf_r+0x6e>
   13046:	bf00      	nop

00013048 <sniprintf>:
   13048:	b40c      	push	{r2, r3}
   1304a:	b530      	push	{r4, r5, lr}
   1304c:	4b20      	ldr	r3, [pc, #128]	; (130d0 <sniprintf+0x88>)
   1304e:	2900      	cmp	r1, #0
   13050:	b09d      	sub	sp, #116	; 0x74
   13052:	681c      	ldr	r4, [r3, #0]
   13054:	db37      	blt.n	130c6 <sniprintf+0x7e>
   13056:	f44f 7302 	mov.w	r3, #520	; 0x208
   1305a:	9002      	str	r0, [sp, #8]
   1305c:	9006      	str	r0, [sp, #24]
   1305e:	f8ad 3014 	strh.w	r3, [sp, #20]
   13062:	a821      	add	r0, sp, #132	; 0x84
   13064:	d019      	beq.n	1309a <sniprintf+0x52>
   13066:	3901      	subs	r1, #1
   13068:	4603      	mov	r3, r0
   1306a:	9a20      	ldr	r2, [sp, #128]	; 0x80
   1306c:	9104      	str	r1, [sp, #16]
   1306e:	9107      	str	r1, [sp, #28]
   13070:	9001      	str	r0, [sp, #4]
   13072:	f64f 75ff 	movw	r5, #65535	; 0xffff
   13076:	a902      	add	r1, sp, #8
   13078:	4620      	mov	r0, r4
   1307a:	f8ad 5016 	strh.w	r5, [sp, #22]
   1307e:	f000 ff75 	bl	13f6c <_svfiprintf_r>
   13082:	1c42      	adds	r2, r0, #1
   13084:	da01      	bge.n	1308a <sniprintf+0x42>
   13086:	238b      	movs	r3, #139	; 0x8b
   13088:	6023      	str	r3, [r4, #0]
   1308a:	9b02      	ldr	r3, [sp, #8]
   1308c:	2200      	movs	r2, #0
   1308e:	701a      	strb	r2, [r3, #0]
   13090:	b01d      	add	sp, #116	; 0x74
   13092:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   13096:	b002      	add	sp, #8
   13098:	4770      	bx	lr
   1309a:	4603      	mov	r3, r0
   1309c:	9104      	str	r1, [sp, #16]
   1309e:	9107      	str	r1, [sp, #28]
   130a0:	9001      	str	r0, [sp, #4]
   130a2:	f64f 75ff 	movw	r5, #65535	; 0xffff
   130a6:	9a20      	ldr	r2, [sp, #128]	; 0x80
   130a8:	f8ad 5016 	strh.w	r5, [sp, #22]
   130ac:	a902      	add	r1, sp, #8
   130ae:	4620      	mov	r0, r4
   130b0:	f000 ff5c 	bl	13f6c <_svfiprintf_r>
   130b4:	1c43      	adds	r3, r0, #1
   130b6:	da01      	bge.n	130bc <sniprintf+0x74>
   130b8:	238b      	movs	r3, #139	; 0x8b
   130ba:	6023      	str	r3, [r4, #0]
   130bc:	b01d      	add	sp, #116	; 0x74
   130be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   130c2:	b002      	add	sp, #8
   130c4:	4770      	bx	lr
   130c6:	238b      	movs	r3, #139	; 0x8b
   130c8:	6023      	str	r3, [r4, #0]
   130ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   130ce:	e7f5      	b.n	130bc <sniprintf+0x74>
   130d0:	20000548 	.word	0x20000548

000130d4 <_siprintf_r>:
   130d4:	b40c      	push	{r2, r3}
   130d6:	b570      	push	{r4, r5, r6, lr}
   130d8:	b09c      	sub	sp, #112	; 0x70
   130da:	ac20      	add	r4, sp, #128	; 0x80
   130dc:	4e0b      	ldr	r6, [pc, #44]	; (1310c <_siprintf_r+0x38>)
   130de:	f854 2b04 	ldr.w	r2, [r4], #4
   130e2:	9102      	str	r1, [sp, #8]
   130e4:	4623      	mov	r3, r4
   130e6:	9106      	str	r1, [sp, #24]
   130e8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   130ec:	a902      	add	r1, sp, #8
   130ee:	9401      	str	r4, [sp, #4]
   130f0:	9507      	str	r5, [sp, #28]
   130f2:	e9cd 5604 	strd	r5, r6, [sp, #16]
   130f6:	f000 ff39 	bl	13f6c <_svfiprintf_r>
   130fa:	9b02      	ldr	r3, [sp, #8]
   130fc:	2200      	movs	r2, #0
   130fe:	701a      	strb	r2, [r3, #0]
   13100:	b01c      	add	sp, #112	; 0x70
   13102:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   13106:	b002      	add	sp, #8
   13108:	4770      	bx	lr
   1310a:	bf00      	nop
   1310c:	ffff0208 	.word	0xffff0208

00013110 <siprintf>:
   13110:	b40e      	push	{r1, r2, r3}
   13112:	b530      	push	{r4, r5, lr}
   13114:	b09c      	sub	sp, #112	; 0x70
   13116:	ab1f      	add	r3, sp, #124	; 0x7c
   13118:	4c0c      	ldr	r4, [pc, #48]	; (1314c <siprintf+0x3c>)
   1311a:	4d0d      	ldr	r5, [pc, #52]	; (13150 <siprintf+0x40>)
   1311c:	f853 2b04 	ldr.w	r2, [r3], #4
   13120:	9301      	str	r3, [sp, #4]
   13122:	4601      	mov	r1, r0
   13124:	9102      	str	r1, [sp, #8]
   13126:	9106      	str	r1, [sp, #24]
   13128:	6820      	ldr	r0, [r4, #0]
   1312a:	a902      	add	r1, sp, #8
   1312c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   13130:	9407      	str	r4, [sp, #28]
   13132:	e9cd 4504 	strd	r4, r5, [sp, #16]
   13136:	f000 ff19 	bl	13f6c <_svfiprintf_r>
   1313a:	9b02      	ldr	r3, [sp, #8]
   1313c:	2200      	movs	r2, #0
   1313e:	701a      	strb	r2, [r3, #0]
   13140:	b01c      	add	sp, #112	; 0x70
   13142:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   13146:	b003      	add	sp, #12
   13148:	4770      	bx	lr
   1314a:	bf00      	nop
   1314c:	20000548 	.word	0x20000548
   13150:	ffff0208 	.word	0xffff0208

00013154 <strchr>:
   13154:	b2c9      	uxtb	r1, r1
   13156:	f000 0303 	and.w	r3, r0, #3
   1315a:	2900      	cmp	r1, #0
   1315c:	d035      	beq.n	131ca <strchr+0x76>
   1315e:	b17b      	cbz	r3, 13180 <strchr+0x2c>
   13160:	7803      	ldrb	r3, [r0, #0]
   13162:	2b00      	cmp	r3, #0
   13164:	d057      	beq.n	13216 <strchr+0xc2>
   13166:	4299      	cmp	r1, r3
   13168:	d052      	beq.n	13210 <strchr+0xbc>
   1316a:	1c43      	adds	r3, r0, #1
   1316c:	e005      	b.n	1317a <strchr+0x26>
   1316e:	f813 2b01 	ldrb.w	r2, [r3], #1
   13172:	2a00      	cmp	r2, #0
   13174:	d04d      	beq.n	13212 <strchr+0xbe>
   13176:	428a      	cmp	r2, r1
   13178:	d04a      	beq.n	13210 <strchr+0xbc>
   1317a:	079a      	lsls	r2, r3, #30
   1317c:	4618      	mov	r0, r3
   1317e:	d1f6      	bne.n	1316e <strchr+0x1a>
   13180:	b470      	push	{r4, r5, r6}
   13182:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   13186:	6804      	ldr	r4, [r0, #0]
   13188:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   1318c:	e001      	b.n	13192 <strchr+0x3e>
   1318e:	f850 4f04 	ldr.w	r4, [r0, #4]!
   13192:	ea86 0504 	eor.w	r5, r6, r4
   13196:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
   1319a:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
   1319e:	ea22 0205 	bic.w	r2, r2, r5
   131a2:	ea23 0304 	bic.w	r3, r3, r4
   131a6:	4313      	orrs	r3, r2
   131a8:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   131ac:	d0ef      	beq.n	1318e <strchr+0x3a>
   131ae:	7803      	ldrb	r3, [r0, #0]
   131b0:	b143      	cbz	r3, 131c4 <strchr+0x70>
   131b2:	4299      	cmp	r1, r3
   131b4:	d102      	bne.n	131bc <strchr+0x68>
   131b6:	e006      	b.n	131c6 <strchr+0x72>
   131b8:	428b      	cmp	r3, r1
   131ba:	d004      	beq.n	131c6 <strchr+0x72>
   131bc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   131c0:	2b00      	cmp	r3, #0
   131c2:	d1f9      	bne.n	131b8 <strchr+0x64>
   131c4:	4618      	mov	r0, r3
   131c6:	bc70      	pop	{r4, r5, r6}
   131c8:	4770      	bx	lr
   131ca:	b14b      	cbz	r3, 131e0 <strchr+0x8c>
   131cc:	7803      	ldrb	r3, [r0, #0]
   131ce:	b1fb      	cbz	r3, 13210 <strchr+0xbc>
   131d0:	1c43      	adds	r3, r0, #1
   131d2:	e002      	b.n	131da <strchr+0x86>
   131d4:	7802      	ldrb	r2, [r0, #0]
   131d6:	3301      	adds	r3, #1
   131d8:	b1d2      	cbz	r2, 13210 <strchr+0xbc>
   131da:	0799      	lsls	r1, r3, #30
   131dc:	4618      	mov	r0, r3
   131de:	d1f9      	bne.n	131d4 <strchr+0x80>
   131e0:	6802      	ldr	r2, [r0, #0]
   131e2:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
   131e6:	ea23 0302 	bic.w	r3, r3, r2
   131ea:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   131ee:	d108      	bne.n	13202 <strchr+0xae>
   131f0:	f850 2f04 	ldr.w	r2, [r0, #4]!
   131f4:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
   131f8:	ea23 0302 	bic.w	r3, r3, r2
   131fc:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   13200:	d0f6      	beq.n	131f0 <strchr+0x9c>
   13202:	7803      	ldrb	r3, [r0, #0]
   13204:	b123      	cbz	r3, 13210 <strchr+0xbc>
   13206:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   1320a:	2b00      	cmp	r3, #0
   1320c:	d1fb      	bne.n	13206 <strchr+0xb2>
   1320e:	4770      	bx	lr
   13210:	4770      	bx	lr
   13212:	4610      	mov	r0, r2
   13214:	4770      	bx	lr
   13216:	4618      	mov	r0, r3
   13218:	4770      	bx	lr
   1321a:	bf00      	nop
   1321c:	0000      	movs	r0, r0
   1321e:	0000      	movs	r0, r0
   13220:	eba2 0003 	sub.w	r0, r2, r3
   13224:	4770      	bx	lr
   13226:	bf00      	nop

00013228 <strcmp>:
   13228:	7802      	ldrb	r2, [r0, #0]
   1322a:	780b      	ldrb	r3, [r1, #0]
   1322c:	2a01      	cmp	r2, #1
   1322e:	bf28      	it	cs
   13230:	429a      	cmpcs	r2, r3
   13232:	d1f5      	bne.n	13220 <strchr+0xcc>
   13234:	e96d 4504 	strd	r4, r5, [sp, #-16]!
   13238:	ea40 0401 	orr.w	r4, r0, r1
   1323c:	e9cd 6702 	strd	r6, r7, [sp, #8]
   13240:	f06f 0c00 	mvn.w	ip, #0
   13244:	ea4f 7244 	mov.w	r2, r4, lsl #29
   13248:	b312      	cbz	r2, 13290 <strcmp+0x68>
   1324a:	ea80 0401 	eor.w	r4, r0, r1
   1324e:	f014 0f07 	tst.w	r4, #7
   13252:	d16a      	bne.n	1332a <strcmp+0x102>
   13254:	f000 0407 	and.w	r4, r0, #7
   13258:	f020 0007 	bic.w	r0, r0, #7
   1325c:	f004 0503 	and.w	r5, r4, #3
   13260:	f021 0107 	bic.w	r1, r1, #7
   13264:	ea4f 05c5 	mov.w	r5, r5, lsl #3
   13268:	e8f0 2304 	ldrd	r2, r3, [r0], #16
   1326c:	f014 0f04 	tst.w	r4, #4
   13270:	e8f1 6704 	ldrd	r6, r7, [r1], #16
   13274:	fa0c f405 	lsl.w	r4, ip, r5
   13278:	ea62 0204 	orn	r2, r2, r4
   1327c:	ea66 0604 	orn	r6, r6, r4
   13280:	d00a      	beq.n	13298 <strcmp+0x70>
   13282:	ea63 0304 	orn	r3, r3, r4
   13286:	4662      	mov	r2, ip
   13288:	ea67 0704 	orn	r7, r7, r4
   1328c:	4666      	mov	r6, ip
   1328e:	e003      	b.n	13298 <strcmp+0x70>
   13290:	e8f0 2304 	ldrd	r2, r3, [r0], #16
   13294:	e8f1 6704 	ldrd	r6, r7, [r1], #16
   13298:	fa82 f54c 	uadd8	r5, r2, ip
   1329c:	ea82 0406 	eor.w	r4, r2, r6
   132a0:	faa4 f48c 	sel	r4, r4, ip
   132a4:	bb6c      	cbnz	r4, 13302 <strcmp+0xda>
   132a6:	fa83 f54c 	uadd8	r5, r3, ip
   132aa:	ea83 0507 	eor.w	r5, r3, r7
   132ae:	faa5 f58c 	sel	r5, r5, ip
   132b2:	b995      	cbnz	r5, 132da <strcmp+0xb2>
   132b4:	e950 2302 	ldrd	r2, r3, [r0, #-8]
   132b8:	e951 6702 	ldrd	r6, r7, [r1, #-8]
   132bc:	fa82 f54c 	uadd8	r5, r2, ip
   132c0:	ea82 0406 	eor.w	r4, r2, r6
   132c4:	faa4 f48c 	sel	r4, r4, ip
   132c8:	fa83 f54c 	uadd8	r5, r3, ip
   132cc:	ea83 0507 	eor.w	r5, r3, r7
   132d0:	faa5 f58c 	sel	r5, r5, ip
   132d4:	4325      	orrs	r5, r4
   132d6:	d0db      	beq.n	13290 <strcmp+0x68>
   132d8:	b99c      	cbnz	r4, 13302 <strcmp+0xda>
   132da:	ba2d      	rev	r5, r5
   132dc:	fab5 f485 	clz	r4, r5
   132e0:	f024 0407 	bic.w	r4, r4, #7
   132e4:	fa27 f104 	lsr.w	r1, r7, r4
   132e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
   132ec:	fa23 f304 	lsr.w	r3, r3, r4
   132f0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
   132f4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   132f8:	e8fd 4504 	ldrd	r4, r5, [sp], #16
   132fc:	eba0 0001 	sub.w	r0, r0, r1
   13300:	4770      	bx	lr
   13302:	ba24      	rev	r4, r4
   13304:	fab4 f484 	clz	r4, r4
   13308:	f024 0407 	bic.w	r4, r4, #7
   1330c:	fa26 f104 	lsr.w	r1, r6, r4
   13310:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
   13314:	fa22 f204 	lsr.w	r2, r2, r4
   13318:	f002 00ff 	and.w	r0, r2, #255	; 0xff
   1331c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   13320:	e8fd 4504 	ldrd	r4, r5, [sp], #16
   13324:	eba0 0001 	sub.w	r0, r0, r1
   13328:	4770      	bx	lr
   1332a:	f014 0f03 	tst.w	r4, #3
   1332e:	d13c      	bne.n	133aa <strcmp+0x182>
   13330:	f010 0403 	ands.w	r4, r0, #3
   13334:	d128      	bne.n	13388 <strcmp+0x160>
   13336:	f850 2b08 	ldr.w	r2, [r0], #8
   1333a:	f851 3b08 	ldr.w	r3, [r1], #8
   1333e:	fa82 f54c 	uadd8	r5, r2, ip
   13342:	ea82 0503 	eor.w	r5, r2, r3
   13346:	faa5 f58c 	sel	r5, r5, ip
   1334a:	b95d      	cbnz	r5, 13364 <strcmp+0x13c>
   1334c:	f850 2c04 	ldr.w	r2, [r0, #-4]
   13350:	f851 3c04 	ldr.w	r3, [r1, #-4]
   13354:	fa82 f54c 	uadd8	r5, r2, ip
   13358:	ea82 0503 	eor.w	r5, r2, r3
   1335c:	faa5 f58c 	sel	r5, r5, ip
   13360:	2d00      	cmp	r5, #0
   13362:	d0e8      	beq.n	13336 <strcmp+0x10e>
   13364:	ba2d      	rev	r5, r5
   13366:	fab5 f485 	clz	r4, r5
   1336a:	f024 0407 	bic.w	r4, r4, #7
   1336e:	fa23 f104 	lsr.w	r1, r3, r4
   13372:	fa22 f204 	lsr.w	r2, r2, r4
   13376:	f002 00ff 	and.w	r0, r2, #255	; 0xff
   1337a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   1337e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
   13382:	eba0 0001 	sub.w	r0, r0, r1
   13386:	4770      	bx	lr
   13388:	ea4f 04c4 	mov.w	r4, r4, lsl #3
   1338c:	f020 0003 	bic.w	r0, r0, #3
   13390:	f850 2b08 	ldr.w	r2, [r0], #8
   13394:	f021 0103 	bic.w	r1, r1, #3
   13398:	f851 3b08 	ldr.w	r3, [r1], #8
   1339c:	fa0c f404 	lsl.w	r4, ip, r4
   133a0:	ea62 0204 	orn	r2, r2, r4
   133a4:	ea63 0304 	orn	r3, r3, r4
   133a8:	e7c9      	b.n	1333e <strcmp+0x116>
   133aa:	f010 0403 	ands.w	r4, r0, #3
   133ae:	d01a      	beq.n	133e6 <strcmp+0x1be>
   133b0:	eba1 0104 	sub.w	r1, r1, r4
   133b4:	f020 0003 	bic.w	r0, r0, #3
   133b8:	07e4      	lsls	r4, r4, #31
   133ba:	f850 2b04 	ldr.w	r2, [r0], #4
   133be:	d006      	beq.n	133ce <strcmp+0x1a6>
   133c0:	d20f      	bcs.n	133e2 <strcmp+0x1ba>
   133c2:	788b      	ldrb	r3, [r1, #2]
   133c4:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
   133c8:	1ae4      	subs	r4, r4, r3
   133ca:	d106      	bne.n	133da <strcmp+0x1b2>
   133cc:	b12b      	cbz	r3, 133da <strcmp+0x1b2>
   133ce:	78cb      	ldrb	r3, [r1, #3]
   133d0:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
   133d4:	1ae4      	subs	r4, r4, r3
   133d6:	d100      	bne.n	133da <strcmp+0x1b2>
   133d8:	b91b      	cbnz	r3, 133e2 <strcmp+0x1ba>
   133da:	4620      	mov	r0, r4
   133dc:	f85d 4b10 	ldr.w	r4, [sp], #16
   133e0:	4770      	bx	lr
   133e2:	f101 0104 	add.w	r1, r1, #4
   133e6:	f850 2b04 	ldr.w	r2, [r0], #4
   133ea:	07cc      	lsls	r4, r1, #31
   133ec:	f021 0103 	bic.w	r1, r1, #3
   133f0:	f851 3b04 	ldr.w	r3, [r1], #4
   133f4:	d848      	bhi.n	13488 <strcmp+0x260>
   133f6:	d224      	bcs.n	13442 <strcmp+0x21a>
   133f8:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
   133fc:	fa82 f54c 	uadd8	r5, r2, ip
   13400:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
   13404:	faa5 f58c 	sel	r5, r5, ip
   13408:	d10a      	bne.n	13420 <strcmp+0x1f8>
   1340a:	b965      	cbnz	r5, 13426 <strcmp+0x1fe>
   1340c:	f851 3b04 	ldr.w	r3, [r1], #4
   13410:	ea84 0402 	eor.w	r4, r4, r2
   13414:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
   13418:	d10e      	bne.n	13438 <strcmp+0x210>
   1341a:	f850 2b04 	ldr.w	r2, [r0], #4
   1341e:	e7eb      	b.n	133f8 <strcmp+0x1d0>
   13420:	ea4f 2313 	mov.w	r3, r3, lsr #8
   13424:	e055      	b.n	134d2 <strcmp+0x2aa>
   13426:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
   1342a:	d14d      	bne.n	134c8 <strcmp+0x2a0>
   1342c:	7808      	ldrb	r0, [r1, #0]
   1342e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
   13432:	f1c0 0000 	rsb	r0, r0, #0
   13436:	4770      	bx	lr
   13438:	ea4f 6212 	mov.w	r2, r2, lsr #24
   1343c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   13440:	e047      	b.n	134d2 <strcmp+0x2aa>
   13442:	ea02 441c 	and.w	r4, r2, ip, lsr #16
   13446:	fa82 f54c 	uadd8	r5, r2, ip
   1344a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
   1344e:	faa5 f58c 	sel	r5, r5, ip
   13452:	d10a      	bne.n	1346a <strcmp+0x242>
   13454:	b965      	cbnz	r5, 13470 <strcmp+0x248>
   13456:	f851 3b04 	ldr.w	r3, [r1], #4
   1345a:	ea84 0402 	eor.w	r4, r4, r2
   1345e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
   13462:	d10c      	bne.n	1347e <strcmp+0x256>
   13464:	f850 2b04 	ldr.w	r2, [r0], #4
   13468:	e7eb      	b.n	13442 <strcmp+0x21a>
   1346a:	ea4f 4313 	mov.w	r3, r3, lsr #16
   1346e:	e030      	b.n	134d2 <strcmp+0x2aa>
   13470:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
   13474:	d128      	bne.n	134c8 <strcmp+0x2a0>
   13476:	880b      	ldrh	r3, [r1, #0]
   13478:	ea4f 4212 	mov.w	r2, r2, lsr #16
   1347c:	e029      	b.n	134d2 <strcmp+0x2aa>
   1347e:	ea4f 4212 	mov.w	r2, r2, lsr #16
   13482:	ea03 431c 	and.w	r3, r3, ip, lsr #16
   13486:	e024      	b.n	134d2 <strcmp+0x2aa>
   13488:	f002 04ff 	and.w	r4, r2, #255	; 0xff
   1348c:	fa82 f54c 	uadd8	r5, r2, ip
   13490:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
   13494:	faa5 f58c 	sel	r5, r5, ip
   13498:	d10a      	bne.n	134b0 <strcmp+0x288>
   1349a:	b965      	cbnz	r5, 134b6 <strcmp+0x28e>
   1349c:	f851 3b04 	ldr.w	r3, [r1], #4
   134a0:	ea84 0402 	eor.w	r4, r4, r2
   134a4:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
   134a8:	d109      	bne.n	134be <strcmp+0x296>
   134aa:	f850 2b04 	ldr.w	r2, [r0], #4
   134ae:	e7eb      	b.n	13488 <strcmp+0x260>
   134b0:	ea4f 6313 	mov.w	r3, r3, lsr #24
   134b4:	e00d      	b.n	134d2 <strcmp+0x2aa>
   134b6:	f015 0fff 	tst.w	r5, #255	; 0xff
   134ba:	d105      	bne.n	134c8 <strcmp+0x2a0>
   134bc:	680b      	ldr	r3, [r1, #0]
   134be:	ea4f 2212 	mov.w	r2, r2, lsr #8
   134c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   134c6:	e004      	b.n	134d2 <strcmp+0x2aa>
   134c8:	f04f 0000 	mov.w	r0, #0
   134cc:	e8fd 4504 	ldrd	r4, r5, [sp], #16
   134d0:	4770      	bx	lr
   134d2:	ba12      	rev	r2, r2
   134d4:	ba1b      	rev	r3, r3
   134d6:	fa82 f44c 	uadd8	r4, r2, ip
   134da:	ea82 0403 	eor.w	r4, r2, r3
   134de:	faa4 f58c 	sel	r5, r4, ip
   134e2:	fab5 f485 	clz	r4, r5
   134e6:	fa02 f204 	lsl.w	r2, r2, r4
   134ea:	fa03 f304 	lsl.w	r3, r3, r4
   134ee:	ea4f 6012 	mov.w	r0, r2, lsr #24
   134f2:	e8fd 4504 	ldrd	r4, r5, [sp], #16
   134f6:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
   134fa:	4770      	bx	lr

000134fc <strcpy>:
   134fc:	ea80 0201 	eor.w	r2, r0, r1
   13500:	4684      	mov	ip, r0
   13502:	f012 0f03 	tst.w	r2, #3
   13506:	d14f      	bne.n	135a8 <strcpy+0xac>
   13508:	f011 0f03 	tst.w	r1, #3
   1350c:	d132      	bne.n	13574 <strcpy+0x78>
   1350e:	f84d 4d04 	str.w	r4, [sp, #-4]!
   13512:	f011 0f04 	tst.w	r1, #4
   13516:	f851 3b04 	ldr.w	r3, [r1], #4
   1351a:	d00b      	beq.n	13534 <strcpy+0x38>
   1351c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   13520:	439a      	bics	r2, r3
   13522:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   13526:	bf04      	itt	eq
   13528:	f84c 3b04 	streq.w	r3, [ip], #4
   1352c:	f851 3b04 	ldreq.w	r3, [r1], #4
   13530:	d116      	bne.n	13560 <strcpy+0x64>
   13532:	bf00      	nop
   13534:	f851 4b04 	ldr.w	r4, [r1], #4
   13538:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   1353c:	439a      	bics	r2, r3
   1353e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   13542:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   13546:	d10b      	bne.n	13560 <strcpy+0x64>
   13548:	f84c 3b04 	str.w	r3, [ip], #4
   1354c:	43a2      	bics	r2, r4
   1354e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   13552:	bf04      	itt	eq
   13554:	f851 3b04 	ldreq.w	r3, [r1], #4
   13558:	f84c 4b04 	streq.w	r4, [ip], #4
   1355c:	d0ea      	beq.n	13534 <strcpy+0x38>
   1355e:	4623      	mov	r3, r4
   13560:	f80c 3b01 	strb.w	r3, [ip], #1
   13564:	f013 0fff 	tst.w	r3, #255	; 0xff
   13568:	ea4f 2333 	mov.w	r3, r3, ror #8
   1356c:	d1f8      	bne.n	13560 <strcpy+0x64>
   1356e:	f85d 4b04 	ldr.w	r4, [sp], #4
   13572:	4770      	bx	lr
   13574:	f011 0f01 	tst.w	r1, #1
   13578:	d006      	beq.n	13588 <strcpy+0x8c>
   1357a:	f811 2b01 	ldrb.w	r2, [r1], #1
   1357e:	f80c 2b01 	strb.w	r2, [ip], #1
   13582:	2a00      	cmp	r2, #0
   13584:	bf08      	it	eq
   13586:	4770      	bxeq	lr
   13588:	f011 0f02 	tst.w	r1, #2
   1358c:	d0bf      	beq.n	1350e <strcpy+0x12>
   1358e:	f831 2b02 	ldrh.w	r2, [r1], #2
   13592:	f012 0fff 	tst.w	r2, #255	; 0xff
   13596:	bf16      	itet	ne
   13598:	f82c 2b02 	strhne.w	r2, [ip], #2
   1359c:	f88c 2000 	strbeq.w	r2, [ip]
   135a0:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   135a4:	d1b3      	bne.n	1350e <strcpy+0x12>
   135a6:	4770      	bx	lr
   135a8:	f811 2b01 	ldrb.w	r2, [r1], #1
   135ac:	f80c 2b01 	strb.w	r2, [ip], #1
   135b0:	2a00      	cmp	r2, #0
   135b2:	d1f9      	bne.n	135a8 <strcpy+0xac>
   135b4:	4770      	bx	lr
   135b6:	bf00      	nop
	...

000135c0 <strlen>:
   135c0:	f890 f000 	pld	[r0]
   135c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
   135c8:	f020 0107 	bic.w	r1, r0, #7
   135cc:	f06f 0c00 	mvn.w	ip, #0
   135d0:	f010 0407 	ands.w	r4, r0, #7
   135d4:	f891 f020 	pld	[r1, #32]
   135d8:	f040 8049 	bne.w	1366e <strlen+0xae>
   135dc:	f04f 0400 	mov.w	r4, #0
   135e0:	f06f 0007 	mvn.w	r0, #7
   135e4:	e9d1 2300 	ldrd	r2, r3, [r1]
   135e8:	f891 f040 	pld	[r1, #64]	; 0x40
   135ec:	f100 0008 	add.w	r0, r0, #8
   135f0:	fa82 f24c 	uadd8	r2, r2, ip
   135f4:	faa4 f28c 	sel	r2, r4, ip
   135f8:	fa83 f34c 	uadd8	r3, r3, ip
   135fc:	faa2 f38c 	sel	r3, r2, ip
   13600:	bb4b      	cbnz	r3, 13656 <strlen+0x96>
   13602:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
   13606:	fa82 f24c 	uadd8	r2, r2, ip
   1360a:	f100 0008 	add.w	r0, r0, #8
   1360e:	faa4 f28c 	sel	r2, r4, ip
   13612:	fa83 f34c 	uadd8	r3, r3, ip
   13616:	faa2 f38c 	sel	r3, r2, ip
   1361a:	b9e3      	cbnz	r3, 13656 <strlen+0x96>
   1361c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
   13620:	fa82 f24c 	uadd8	r2, r2, ip
   13624:	f100 0008 	add.w	r0, r0, #8
   13628:	faa4 f28c 	sel	r2, r4, ip
   1362c:	fa83 f34c 	uadd8	r3, r3, ip
   13630:	faa2 f38c 	sel	r3, r2, ip
   13634:	b97b      	cbnz	r3, 13656 <strlen+0x96>
   13636:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
   1363a:	f101 0120 	add.w	r1, r1, #32
   1363e:	fa82 f24c 	uadd8	r2, r2, ip
   13642:	f100 0008 	add.w	r0, r0, #8
   13646:	faa4 f28c 	sel	r2, r4, ip
   1364a:	fa83 f34c 	uadd8	r3, r3, ip
   1364e:	faa2 f38c 	sel	r3, r2, ip
   13652:	2b00      	cmp	r3, #0
   13654:	d0c6      	beq.n	135e4 <strlen+0x24>
   13656:	2a00      	cmp	r2, #0
   13658:	bf04      	itt	eq
   1365a:	3004      	addeq	r0, #4
   1365c:	461a      	moveq	r2, r3
   1365e:	ba12      	rev	r2, r2
   13660:	fab2 f282 	clz	r2, r2
   13664:	e8fd 4502 	ldrd	r4, r5, [sp], #8
   13668:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   1366c:	4770      	bx	lr
   1366e:	e9d1 2300 	ldrd	r2, r3, [r1]
   13672:	f004 0503 	and.w	r5, r4, #3
   13676:	f1c4 0000 	rsb	r0, r4, #0
   1367a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
   1367e:	f014 0f04 	tst.w	r4, #4
   13682:	f891 f040 	pld	[r1, #64]	; 0x40
   13686:	fa0c f505 	lsl.w	r5, ip, r5
   1368a:	ea62 0205 	orn	r2, r2, r5
   1368e:	bf1c      	itt	ne
   13690:	ea63 0305 	ornne	r3, r3, r5
   13694:	4662      	movne	r2, ip
   13696:	f04f 0400 	mov.w	r4, #0
   1369a:	e7a9      	b.n	135f0 <strlen+0x30>

0001369c <__swbuf_r>:
   1369c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1369e:	460d      	mov	r5, r1
   136a0:	4614      	mov	r4, r2
   136a2:	4606      	mov	r6, r0
   136a4:	b108      	cbz	r0, 136aa <__swbuf_r+0xe>
   136a6:	6983      	ldr	r3, [r0, #24]
   136a8:	b343      	cbz	r3, 136fc <__swbuf_r+0x60>
   136aa:	4b25      	ldr	r3, [pc, #148]	; (13740 <__swbuf_r+0xa4>)
   136ac:	429c      	cmp	r4, r3
   136ae:	d02a      	beq.n	13706 <__swbuf_r+0x6a>
   136b0:	4b24      	ldr	r3, [pc, #144]	; (13744 <__swbuf_r+0xa8>)
   136b2:	429c      	cmp	r4, r3
   136b4:	d029      	beq.n	1370a <__swbuf_r+0x6e>
   136b6:	4b24      	ldr	r3, [pc, #144]	; (13748 <__swbuf_r+0xac>)
   136b8:	429c      	cmp	r4, r3
   136ba:	bf08      	it	eq
   136bc:	68f4      	ldreq	r4, [r6, #12]
   136be:	89a3      	ldrh	r3, [r4, #12]
   136c0:	69a2      	ldr	r2, [r4, #24]
   136c2:	60a2      	str	r2, [r4, #8]
   136c4:	071a      	lsls	r2, r3, #28
   136c6:	d522      	bpl.n	1370e <__swbuf_r+0x72>
   136c8:	6923      	ldr	r3, [r4, #16]
   136ca:	b303      	cbz	r3, 1370e <__swbuf_r+0x72>
   136cc:	6822      	ldr	r2, [r4, #0]
   136ce:	6961      	ldr	r1, [r4, #20]
   136d0:	1ad3      	subs	r3, r2, r3
   136d2:	b2ed      	uxtb	r5, r5
   136d4:	4299      	cmp	r1, r3
   136d6:	462f      	mov	r7, r5
   136d8:	dd29      	ble.n	1372e <__swbuf_r+0x92>
   136da:	3301      	adds	r3, #1
   136dc:	68a1      	ldr	r1, [r4, #8]
   136de:	1c50      	adds	r0, r2, #1
   136e0:	3901      	subs	r1, #1
   136e2:	60a1      	str	r1, [r4, #8]
   136e4:	6020      	str	r0, [r4, #0]
   136e6:	7015      	strb	r5, [r2, #0]
   136e8:	6962      	ldr	r2, [r4, #20]
   136ea:	429a      	cmp	r2, r3
   136ec:	d016      	beq.n	1371c <__swbuf_r+0x80>
   136ee:	89a3      	ldrh	r3, [r4, #12]
   136f0:	07db      	lsls	r3, r3, #31
   136f2:	d501      	bpl.n	136f8 <__swbuf_r+0x5c>
   136f4:	2d0a      	cmp	r5, #10
   136f6:	d011      	beq.n	1371c <__swbuf_r+0x80>
   136f8:	4638      	mov	r0, r7
   136fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   136fc:	f000 fa6e 	bl	13bdc <__sinit>
   13700:	4b0f      	ldr	r3, [pc, #60]	; (13740 <__swbuf_r+0xa4>)
   13702:	429c      	cmp	r4, r3
   13704:	d1d4      	bne.n	136b0 <__swbuf_r+0x14>
   13706:	6874      	ldr	r4, [r6, #4]
   13708:	e7d9      	b.n	136be <__swbuf_r+0x22>
   1370a:	68b4      	ldr	r4, [r6, #8]
   1370c:	e7d7      	b.n	136be <__swbuf_r+0x22>
   1370e:	4621      	mov	r1, r4
   13710:	4630      	mov	r0, r6
   13712:	f000 f823 	bl	1375c <__swsetup_r>
   13716:	b938      	cbnz	r0, 13728 <__swbuf_r+0x8c>
   13718:	6923      	ldr	r3, [r4, #16]
   1371a:	e7d7      	b.n	136cc <__swbuf_r+0x30>
   1371c:	4621      	mov	r1, r4
   1371e:	4630      	mov	r0, r6
   13720:	f000 f932 	bl	13988 <_fflush_r>
   13724:	2800      	cmp	r0, #0
   13726:	d0e7      	beq.n	136f8 <__swbuf_r+0x5c>
   13728:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
   1372c:	e7e4      	b.n	136f8 <__swbuf_r+0x5c>
   1372e:	4621      	mov	r1, r4
   13730:	4630      	mov	r0, r6
   13732:	f000 f929 	bl	13988 <_fflush_r>
   13736:	2800      	cmp	r0, #0
   13738:	d1f6      	bne.n	13728 <__swbuf_r+0x8c>
   1373a:	6822      	ldr	r2, [r4, #0]
   1373c:	2301      	movs	r3, #1
   1373e:	e7cd      	b.n	136dc <__swbuf_r+0x40>
   13740:	00015ed8 	.word	0x00015ed8
   13744:	00015eb8 	.word	0x00015eb8
   13748:	00015e98 	.word	0x00015e98

0001374c <__swbuf>:
   1374c:	4b02      	ldr	r3, [pc, #8]	; (13758 <__swbuf+0xc>)
   1374e:	460a      	mov	r2, r1
   13750:	4601      	mov	r1, r0
   13752:	6818      	ldr	r0, [r3, #0]
   13754:	f7ff bfa2 	b.w	1369c <__swbuf_r>
   13758:	20000548 	.word	0x20000548

0001375c <__swsetup_r>:
   1375c:	4b3b      	ldr	r3, [pc, #236]	; (1384c <__swsetup_r+0xf0>)
   1375e:	b570      	push	{r4, r5, r6, lr}
   13760:	681d      	ldr	r5, [r3, #0]
   13762:	4606      	mov	r6, r0
   13764:	460c      	mov	r4, r1
   13766:	b10d      	cbz	r5, 1376c <__swsetup_r+0x10>
   13768:	69ab      	ldr	r3, [r5, #24]
   1376a:	b1db      	cbz	r3, 137a4 <__swsetup_r+0x48>
   1376c:	4b38      	ldr	r3, [pc, #224]	; (13850 <__swsetup_r+0xf4>)
   1376e:	429c      	cmp	r4, r3
   13770:	d01e      	beq.n	137b0 <__swsetup_r+0x54>
   13772:	4b38      	ldr	r3, [pc, #224]	; (13854 <__swsetup_r+0xf8>)
   13774:	429c      	cmp	r4, r3
   13776:	d04a      	beq.n	1380e <__swsetup_r+0xb2>
   13778:	4b37      	ldr	r3, [pc, #220]	; (13858 <__swsetup_r+0xfc>)
   1377a:	429c      	cmp	r4, r3
   1377c:	bf08      	it	eq
   1377e:	68ec      	ldreq	r4, [r5, #12]
   13780:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   13784:	b293      	uxth	r3, r2
   13786:	0719      	lsls	r1, r3, #28
   13788:	d518      	bpl.n	137bc <__swsetup_r+0x60>
   1378a:	6920      	ldr	r0, [r4, #16]
   1378c:	b308      	cbz	r0, 137d2 <__swsetup_r+0x76>
   1378e:	f013 0201 	ands.w	r2, r3, #1
   13792:	d02c      	beq.n	137ee <__swsetup_r+0x92>
   13794:	6963      	ldr	r3, [r4, #20]
   13796:	2200      	movs	r2, #0
   13798:	425b      	negs	r3, r3
   1379a:	61a3      	str	r3, [r4, #24]
   1379c:	60a2      	str	r2, [r4, #8]
   1379e:	b360      	cbz	r0, 137fa <__swsetup_r+0x9e>
   137a0:	2000      	movs	r0, #0
   137a2:	bd70      	pop	{r4, r5, r6, pc}
   137a4:	4628      	mov	r0, r5
   137a6:	f000 fa19 	bl	13bdc <__sinit>
   137aa:	4b29      	ldr	r3, [pc, #164]	; (13850 <__swsetup_r+0xf4>)
   137ac:	429c      	cmp	r4, r3
   137ae:	d1e0      	bne.n	13772 <__swsetup_r+0x16>
   137b0:	686c      	ldr	r4, [r5, #4]
   137b2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   137b6:	b293      	uxth	r3, r2
   137b8:	0719      	lsls	r1, r3, #28
   137ba:	d4e6      	bmi.n	1378a <__swsetup_r+0x2e>
   137bc:	06dd      	lsls	r5, r3, #27
   137be:	d53c      	bpl.n	1383a <__swsetup_r+0xde>
   137c0:	0758      	lsls	r0, r3, #29
   137c2:	d426      	bmi.n	13812 <__swsetup_r+0xb6>
   137c4:	6920      	ldr	r0, [r4, #16]
   137c6:	f042 0308 	orr.w	r3, r2, #8
   137ca:	81a3      	strh	r3, [r4, #12]
   137cc:	b29b      	uxth	r3, r3
   137ce:	2800      	cmp	r0, #0
   137d0:	d1dd      	bne.n	1378e <__swsetup_r+0x32>
   137d2:	f403 7220 	and.w	r2, r3, #640	; 0x280
   137d6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   137da:	d0d8      	beq.n	1378e <__swsetup_r+0x32>
   137dc:	4630      	mov	r0, r6
   137de:	4621      	mov	r1, r4
   137e0:	f000 fa9a 	bl	13d18 <__smakebuf_r>
   137e4:	89a3      	ldrh	r3, [r4, #12]
   137e6:	6920      	ldr	r0, [r4, #16]
   137e8:	f013 0201 	ands.w	r2, r3, #1
   137ec:	d1d2      	bne.n	13794 <__swsetup_r+0x38>
   137ee:	0799      	lsls	r1, r3, #30
   137f0:	bf58      	it	pl
   137f2:	6962      	ldrpl	r2, [r4, #20]
   137f4:	60a2      	str	r2, [r4, #8]
   137f6:	2800      	cmp	r0, #0
   137f8:	d1d2      	bne.n	137a0 <__swsetup_r+0x44>
   137fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   137fe:	061a      	lsls	r2, r3, #24
   13800:	d5cf      	bpl.n	137a2 <__swsetup_r+0x46>
   13802:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   13806:	81a3      	strh	r3, [r4, #12]
   13808:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1380c:	bd70      	pop	{r4, r5, r6, pc}
   1380e:	68ac      	ldr	r4, [r5, #8]
   13810:	e7b6      	b.n	13780 <__swsetup_r+0x24>
   13812:	6b61      	ldr	r1, [r4, #52]	; 0x34
   13814:	b151      	cbz	r1, 1382c <__swsetup_r+0xd0>
   13816:	f104 0344 	add.w	r3, r4, #68	; 0x44
   1381a:	4299      	cmp	r1, r3
   1381c:	d004      	beq.n	13828 <__swsetup_r+0xcc>
   1381e:	4630      	mov	r0, r6
   13820:	f7ff f998 	bl	12b54 <_free_r>
   13824:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   13828:	2300      	movs	r3, #0
   1382a:	6363      	str	r3, [r4, #52]	; 0x34
   1382c:	2300      	movs	r3, #0
   1382e:	6920      	ldr	r0, [r4, #16]
   13830:	6063      	str	r3, [r4, #4]
   13832:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   13836:	6020      	str	r0, [r4, #0]
   13838:	e7c5      	b.n	137c6 <__swsetup_r+0x6a>
   1383a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   1383e:	2309      	movs	r3, #9
   13840:	6033      	str	r3, [r6, #0]
   13842:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13846:	81a2      	strh	r2, [r4, #12]
   13848:	bd70      	pop	{r4, r5, r6, pc}
   1384a:	bf00      	nop
   1384c:	20000548 	.word	0x20000548
   13850:	00015ed8 	.word	0x00015ed8
   13854:	00015eb8 	.word	0x00015eb8
   13858:	00015e98 	.word	0x00015e98

0001385c <__sflush_r>:
   1385c:	898b      	ldrh	r3, [r1, #12]
   1385e:	071a      	lsls	r2, r3, #28
   13860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13864:	460c      	mov	r4, r1
   13866:	4680      	mov	r8, r0
   13868:	d441      	bmi.n	138ee <__sflush_r+0x92>
   1386a:	684a      	ldr	r2, [r1, #4]
   1386c:	2a00      	cmp	r2, #0
   1386e:	dd59      	ble.n	13924 <__sflush_r+0xc8>
   13870:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   13872:	2e00      	cmp	r6, #0
   13874:	d053      	beq.n	1391e <__sflush_r+0xc2>
   13876:	2200      	movs	r2, #0
   13878:	f8d8 5000 	ldr.w	r5, [r8]
   1387c:	6a21      	ldr	r1, [r4, #32]
   1387e:	f8c8 2000 	str.w	r2, [r8]
   13882:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   13886:	d151      	bne.n	1392c <__sflush_r+0xd0>
   13888:	2301      	movs	r3, #1
   1388a:	4640      	mov	r0, r8
   1388c:	47b0      	blx	r6
   1388e:	1c43      	adds	r3, r0, #1
   13890:	d05f      	beq.n	13952 <__sflush_r+0xf6>
   13892:	89a3      	ldrh	r3, [r4, #12]
   13894:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
   13896:	6a21      	ldr	r1, [r4, #32]
   13898:	075f      	lsls	r7, r3, #29
   1389a:	d505      	bpl.n	138a8 <__sflush_r+0x4c>
   1389c:	6862      	ldr	r2, [r4, #4]
   1389e:	6b63      	ldr	r3, [r4, #52]	; 0x34
   138a0:	1a80      	subs	r0, r0, r2
   138a2:	b10b      	cbz	r3, 138a8 <__sflush_r+0x4c>
   138a4:	6c23      	ldr	r3, [r4, #64]	; 0x40
   138a6:	1ac0      	subs	r0, r0, r3
   138a8:	4602      	mov	r2, r0
   138aa:	2300      	movs	r3, #0
   138ac:	4640      	mov	r0, r8
   138ae:	47b0      	blx	r6
   138b0:	1c46      	adds	r6, r0, #1
   138b2:	d145      	bne.n	13940 <__sflush_r+0xe4>
   138b4:	f8d8 3000 	ldr.w	r3, [r8]
   138b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   138bc:	2b00      	cmp	r3, #0
   138be:	d055      	beq.n	1396c <__sflush_r+0x110>
   138c0:	2b1d      	cmp	r3, #29
   138c2:	d001      	beq.n	138c8 <__sflush_r+0x6c>
   138c4:	2b16      	cmp	r3, #22
   138c6:	d15a      	bne.n	1397e <__sflush_r+0x122>
   138c8:	6923      	ldr	r3, [r4, #16]
   138ca:	2200      	movs	r2, #0
   138cc:	e9c4 3200 	strd	r3, r2, [r4]
   138d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
   138d2:	f8c8 5000 	str.w	r5, [r8]
   138d6:	b311      	cbz	r1, 1391e <__sflush_r+0xc2>
   138d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
   138dc:	4299      	cmp	r1, r3
   138de:	d002      	beq.n	138e6 <__sflush_r+0x8a>
   138e0:	4640      	mov	r0, r8
   138e2:	f7ff f937 	bl	12b54 <_free_r>
   138e6:	2000      	movs	r0, #0
   138e8:	6360      	str	r0, [r4, #52]	; 0x34
   138ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   138ee:	690e      	ldr	r6, [r1, #16]
   138f0:	b1ae      	cbz	r6, 1391e <__sflush_r+0xc2>
   138f2:	680d      	ldr	r5, [r1, #0]
   138f4:	600e      	str	r6, [r1, #0]
   138f6:	0799      	lsls	r1, r3, #30
   138f8:	bf0c      	ite	eq
   138fa:	6963      	ldreq	r3, [r4, #20]
   138fc:	2300      	movne	r3, #0
   138fe:	1bad      	subs	r5, r5, r6
   13900:	60a3      	str	r3, [r4, #8]
   13902:	e00a      	b.n	1391a <__sflush_r+0xbe>
   13904:	462b      	mov	r3, r5
   13906:	4632      	mov	r2, r6
   13908:	6aa7      	ldr	r7, [r4, #40]	; 0x28
   1390a:	6a21      	ldr	r1, [r4, #32]
   1390c:	4640      	mov	r0, r8
   1390e:	47b8      	blx	r7
   13910:	2800      	cmp	r0, #0
   13912:	eba5 0500 	sub.w	r5, r5, r0
   13916:	4406      	add	r6, r0
   13918:	dd0a      	ble.n	13930 <__sflush_r+0xd4>
   1391a:	2d00      	cmp	r5, #0
   1391c:	dcf2      	bgt.n	13904 <__sflush_r+0xa8>
   1391e:	2000      	movs	r0, #0
   13920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13924:	6c0a      	ldr	r2, [r1, #64]	; 0x40
   13926:	2a00      	cmp	r2, #0
   13928:	dca2      	bgt.n	13870 <__sflush_r+0x14>
   1392a:	e7f8      	b.n	1391e <__sflush_r+0xc2>
   1392c:	6d60      	ldr	r0, [r4, #84]	; 0x54
   1392e:	e7b3      	b.n	13898 <__sflush_r+0x3c>
   13930:	89a3      	ldrh	r3, [r4, #12]
   13932:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   13936:	81a3      	strh	r3, [r4, #12]
   13938:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   1393c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13940:	6922      	ldr	r2, [r4, #16]
   13942:	89a3      	ldrh	r3, [r4, #12]
   13944:	6022      	str	r2, [r4, #0]
   13946:	2200      	movs	r2, #0
   13948:	6062      	str	r2, [r4, #4]
   1394a:	04da      	lsls	r2, r3, #19
   1394c:	d5c0      	bpl.n	138d0 <__sflush_r+0x74>
   1394e:	6560      	str	r0, [r4, #84]	; 0x54
   13950:	e7be      	b.n	138d0 <__sflush_r+0x74>
   13952:	f8d8 3000 	ldr.w	r3, [r8]
   13956:	2b00      	cmp	r3, #0
   13958:	d09b      	beq.n	13892 <__sflush_r+0x36>
   1395a:	2b1d      	cmp	r3, #29
   1395c:	d00c      	beq.n	13978 <__sflush_r+0x11c>
   1395e:	2b16      	cmp	r3, #22
   13960:	d00a      	beq.n	13978 <__sflush_r+0x11c>
   13962:	89a3      	ldrh	r3, [r4, #12]
   13964:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   13968:	81a3      	strh	r3, [r4, #12]
   1396a:	e7d9      	b.n	13920 <__sflush_r+0xc4>
   1396c:	6921      	ldr	r1, [r4, #16]
   1396e:	e9c4 1300 	strd	r1, r3, [r4]
   13972:	04d3      	lsls	r3, r2, #19
   13974:	d5ac      	bpl.n	138d0 <__sflush_r+0x74>
   13976:	e7ea      	b.n	1394e <__sflush_r+0xf2>
   13978:	f8c8 5000 	str.w	r5, [r8]
   1397c:	e7cf      	b.n	1391e <__sflush_r+0xc2>
   1397e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   13982:	81a2      	strh	r2, [r4, #12]
   13984:	e7cc      	b.n	13920 <__sflush_r+0xc4>
   13986:	bf00      	nop

00013988 <_fflush_r>:
   13988:	690b      	ldr	r3, [r1, #16]
   1398a:	b323      	cbz	r3, 139d6 <_fflush_r+0x4e>
   1398c:	b510      	push	{r4, lr}
   1398e:	4604      	mov	r4, r0
   13990:	b082      	sub	sp, #8
   13992:	b108      	cbz	r0, 13998 <_fflush_r+0x10>
   13994:	6983      	ldr	r3, [r0, #24]
   13996:	b1bb      	cbz	r3, 139c8 <_fflush_r+0x40>
   13998:	4b10      	ldr	r3, [pc, #64]	; (139dc <_fflush_r+0x54>)
   1399a:	4299      	cmp	r1, r3
   1399c:	d012      	beq.n	139c4 <_fflush_r+0x3c>
   1399e:	4b10      	ldr	r3, [pc, #64]	; (139e0 <_fflush_r+0x58>)
   139a0:	4299      	cmp	r1, r3
   139a2:	d016      	beq.n	139d2 <_fflush_r+0x4a>
   139a4:	4b0f      	ldr	r3, [pc, #60]	; (139e4 <_fflush_r+0x5c>)
   139a6:	4299      	cmp	r1, r3
   139a8:	bf08      	it	eq
   139aa:	68e1      	ldreq	r1, [r4, #12]
   139ac:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   139b0:	b12b      	cbz	r3, 139be <_fflush_r+0x36>
   139b2:	4620      	mov	r0, r4
   139b4:	b002      	add	sp, #8
   139b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   139ba:	f7ff bf4f 	b.w	1385c <__sflush_r>
   139be:	2000      	movs	r0, #0
   139c0:	b002      	add	sp, #8
   139c2:	bd10      	pop	{r4, pc}
   139c4:	6861      	ldr	r1, [r4, #4]
   139c6:	e7f1      	b.n	139ac <_fflush_r+0x24>
   139c8:	9101      	str	r1, [sp, #4]
   139ca:	f000 f907 	bl	13bdc <__sinit>
   139ce:	9901      	ldr	r1, [sp, #4]
   139d0:	e7e2      	b.n	13998 <_fflush_r+0x10>
   139d2:	68a1      	ldr	r1, [r4, #8]
   139d4:	e7ea      	b.n	139ac <_fflush_r+0x24>
   139d6:	2000      	movs	r0, #0
   139d8:	4770      	bx	lr
   139da:	bf00      	nop
   139dc:	00015ed8 	.word	0x00015ed8
   139e0:	00015eb8 	.word	0x00015eb8
   139e4:	00015e98 	.word	0x00015e98

000139e8 <fflush>:
   139e8:	b120      	cbz	r0, 139f4 <fflush+0xc>
   139ea:	4b05      	ldr	r3, [pc, #20]	; (13a00 <fflush+0x18>)
   139ec:	4601      	mov	r1, r0
   139ee:	6818      	ldr	r0, [r3, #0]
   139f0:	f7ff bfca 	b.w	13988 <_fflush_r>
   139f4:	4b03      	ldr	r3, [pc, #12]	; (13a04 <fflush+0x1c>)
   139f6:	4904      	ldr	r1, [pc, #16]	; (13a08 <fflush+0x20>)
   139f8:	6818      	ldr	r0, [r3, #0]
   139fa:	f000 b935 	b.w	13c68 <_fwalk_reent>
   139fe:	bf00      	nop
   13a00:	20000548 	.word	0x20000548
   13a04:	00015e94 	.word	0x00015e94
   13a08:	00013989 	.word	0x00013989

00013a0c <__fp_lock>:
   13a0c:	2000      	movs	r0, #0
   13a0e:	4770      	bx	lr

00013a10 <_cleanup_r>:
   13a10:	4901      	ldr	r1, [pc, #4]	; (13a18 <_cleanup_r+0x8>)
   13a12:	f000 b929 	b.w	13c68 <_fwalk_reent>
   13a16:	bf00      	nop
   13a18:	00013989 	.word	0x00013989

00013a1c <__fp_unlock>:
   13a1c:	2000      	movs	r0, #0
   13a1e:	4770      	bx	lr

00013a20 <__sfmoreglue>:
   13a20:	b570      	push	{r4, r5, r6, lr}
   13a22:	1e4a      	subs	r2, r1, #1
   13a24:	2568      	movs	r5, #104	; 0x68
   13a26:	fb05 f502 	mul.w	r5, r5, r2
   13a2a:	460e      	mov	r6, r1
   13a2c:	f105 0174 	add.w	r1, r5, #116	; 0x74
   13a30:	f7ff f8e6 	bl	12c00 <_malloc_r>
   13a34:	4604      	mov	r4, r0
   13a36:	b140      	cbz	r0, 13a4a <__sfmoreglue+0x2a>
   13a38:	2100      	movs	r1, #0
   13a3a:	300c      	adds	r0, #12
   13a3c:	6066      	str	r6, [r4, #4]
   13a3e:	f105 0268 	add.w	r2, r5, #104	; 0x68
   13a42:	6021      	str	r1, [r4, #0]
   13a44:	60a0      	str	r0, [r4, #8]
   13a46:	f7ff f835 	bl	12ab4 <memset>
   13a4a:	4620      	mov	r0, r4
   13a4c:	bd70      	pop	{r4, r5, r6, pc}
   13a4e:	bf00      	nop

00013a50 <__sfp>:
   13a50:	4b1e      	ldr	r3, [pc, #120]	; (13acc <__sfp+0x7c>)
   13a52:	b570      	push	{r4, r5, r6, lr}
   13a54:	681d      	ldr	r5, [r3, #0]
   13a56:	69ab      	ldr	r3, [r5, #24]
   13a58:	4606      	mov	r6, r0
   13a5a:	b343      	cbz	r3, 13aae <__sfp+0x5e>
   13a5c:	3548      	adds	r5, #72	; 0x48
   13a5e:	e9d5 3401 	ldrd	r3, r4, [r5, #4]
   13a62:	3b01      	subs	r3, #1
   13a64:	d505      	bpl.n	13a72 <__sfp+0x22>
   13a66:	e01e      	b.n	13aa6 <__sfp+0x56>
   13a68:	3b01      	subs	r3, #1
   13a6a:	1c5a      	adds	r2, r3, #1
   13a6c:	f104 0468 	add.w	r4, r4, #104	; 0x68
   13a70:	d019      	beq.n	13aa6 <__sfp+0x56>
   13a72:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   13a76:	2a00      	cmp	r2, #0
   13a78:	d1f6      	bne.n	13a68 <__sfp+0x18>
   13a7a:	2500      	movs	r5, #0
   13a7c:	4b14      	ldr	r3, [pc, #80]	; (13ad0 <__sfp+0x80>)
   13a7e:	6665      	str	r5, [r4, #100]	; 0x64
   13a80:	e9c4 5500 	strd	r5, r5, [r4]
   13a84:	60a5      	str	r5, [r4, #8]
   13a86:	e9c4 5504 	strd	r5, r5, [r4, #16]
   13a8a:	61a5      	str	r5, [r4, #24]
   13a8c:	4629      	mov	r1, r5
   13a8e:	60e3      	str	r3, [r4, #12]
   13a90:	2208      	movs	r2, #8
   13a92:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   13a96:	f7ff f80d 	bl	12ab4 <memset>
   13a9a:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
   13a9e:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
   13aa2:	4620      	mov	r0, r4
   13aa4:	bd70      	pop	{r4, r5, r6, pc}
   13aa6:	682c      	ldr	r4, [r5, #0]
   13aa8:	b12c      	cbz	r4, 13ab6 <__sfp+0x66>
   13aaa:	4625      	mov	r5, r4
   13aac:	e7d7      	b.n	13a5e <__sfp+0xe>
   13aae:	4628      	mov	r0, r5
   13ab0:	f000 f810 	bl	13ad4 <__sinit.part.0>
   13ab4:	e7d2      	b.n	13a5c <__sfp+0xc>
   13ab6:	2104      	movs	r1, #4
   13ab8:	4630      	mov	r0, r6
   13aba:	f7ff ffb1 	bl	13a20 <__sfmoreglue>
   13abe:	4604      	mov	r4, r0
   13ac0:	6028      	str	r0, [r5, #0]
   13ac2:	2800      	cmp	r0, #0
   13ac4:	d1f1      	bne.n	13aaa <__sfp+0x5a>
   13ac6:	230c      	movs	r3, #12
   13ac8:	6033      	str	r3, [r6, #0]
   13aca:	e7ea      	b.n	13aa2 <__sfp+0x52>
   13acc:	00015e94 	.word	0x00015e94
   13ad0:	ffff0001 	.word	0xffff0001

00013ad4 <__sinit.part.0>:
   13ad4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ad8:	4b33      	ldr	r3, [pc, #204]	; (13ba8 <__sinit.part.0+0xd4>)
   13ada:	4934      	ldr	r1, [pc, #208]	; (13bac <__sinit.part.0+0xd8>)
   13adc:	681a      	ldr	r2, [r3, #0]
   13ade:	6281      	str	r1, [r0, #40]	; 0x28
   13ae0:	4290      	cmp	r0, r2
   13ae2:	f04f 0300 	mov.w	r3, #0
   13ae6:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
   13aea:	6503      	str	r3, [r0, #80]	; 0x50
   13aec:	bf04      	itt	eq
   13aee:	2301      	moveq	r3, #1
   13af0:	6183      	streq	r3, [r0, #24]
   13af2:	4605      	mov	r5, r0
   13af4:	f7ff ffac 	bl	13a50 <__sfp>
   13af8:	6068      	str	r0, [r5, #4]
   13afa:	4628      	mov	r0, r5
   13afc:	f7ff ffa8 	bl	13a50 <__sfp>
   13b00:	60a8      	str	r0, [r5, #8]
   13b02:	4628      	mov	r0, r5
   13b04:	f7ff ffa4 	bl	13a50 <__sfp>
   13b08:	686e      	ldr	r6, [r5, #4]
   13b0a:	60e8      	str	r0, [r5, #12]
   13b0c:	2400      	movs	r4, #0
   13b0e:	2304      	movs	r3, #4
   13b10:	60f3      	str	r3, [r6, #12]
   13b12:	6674      	str	r4, [r6, #100]	; 0x64
   13b14:	e9c6 4400 	strd	r4, r4, [r6]
   13b18:	60b4      	str	r4, [r6, #8]
   13b1a:	e9c6 4404 	strd	r4, r4, [r6, #16]
   13b1e:	61b4      	str	r4, [r6, #24]
   13b20:	4621      	mov	r1, r4
   13b22:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   13b26:	2208      	movs	r2, #8
   13b28:	f7fe ffc4 	bl	12ab4 <memset>
   13b2c:	f8df b088 	ldr.w	fp, [pc, #136]	; 13bb8 <__sinit.part.0+0xe4>
   13b30:	68af      	ldr	r7, [r5, #8]
   13b32:	f8df a088 	ldr.w	sl, [pc, #136]	; 13bbc <__sinit.part.0+0xe8>
   13b36:	f8df 9088 	ldr.w	r9, [pc, #136]	; 13bc0 <__sinit.part.0+0xec>
   13b3a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 13bc4 <__sinit.part.0+0xf0>
   13b3e:	4b1c      	ldr	r3, [pc, #112]	; (13bb0 <__sinit.part.0+0xdc>)
   13b40:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
   13b44:	e9c6 6b08 	strd	r6, fp, [r6, #32]
   13b48:	e9c6 a90a 	strd	sl, r9, [r6, #40]	; 0x28
   13b4c:	4621      	mov	r1, r4
   13b4e:	60fb      	str	r3, [r7, #12]
   13b50:	2208      	movs	r2, #8
   13b52:	667c      	str	r4, [r7, #100]	; 0x64
   13b54:	e9c7 4400 	strd	r4, r4, [r7]
   13b58:	60bc      	str	r4, [r7, #8]
   13b5a:	e9c7 4404 	strd	r4, r4, [r7, #16]
   13b5e:	61bc      	str	r4, [r7, #24]
   13b60:	f107 005c 	add.w	r0, r7, #92	; 0x5c
   13b64:	f7fe ffa6 	bl	12ab4 <memset>
   13b68:	68ee      	ldr	r6, [r5, #12]
   13b6a:	4b12      	ldr	r3, [pc, #72]	; (13bb4 <__sinit.part.0+0xe0>)
   13b6c:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
   13b70:	e9c7 7b08 	strd	r7, fp, [r7, #32]
   13b74:	e9c7 a90a 	strd	sl, r9, [r7, #40]	; 0x28
   13b78:	4621      	mov	r1, r4
   13b7a:	60f3      	str	r3, [r6, #12]
   13b7c:	6674      	str	r4, [r6, #100]	; 0x64
   13b7e:	e9c6 4400 	strd	r4, r4, [r6]
   13b82:	60b4      	str	r4, [r6, #8]
   13b84:	e9c6 4404 	strd	r4, r4, [r6, #16]
   13b88:	61b4      	str	r4, [r6, #24]
   13b8a:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   13b8e:	2208      	movs	r2, #8
   13b90:	f7fe ff90 	bl	12ab4 <memset>
   13b94:	2301      	movs	r3, #1
   13b96:	e9c6 6b08 	strd	r6, fp, [r6, #32]
   13b9a:	e9c6 a90a 	strd	sl, r9, [r6, #40]	; 0x28
   13b9e:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
   13ba2:	61ab      	str	r3, [r5, #24]
   13ba4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ba8:	00015e94 	.word	0x00015e94
   13bac:	00013a11 	.word	0x00013a11
   13bb0:	00010009 	.word	0x00010009
   13bb4:	00020012 	.word	0x00020012
   13bb8:	00014905 	.word	0x00014905
   13bbc:	0001492d 	.word	0x0001492d
   13bc0:	0001496d 	.word	0x0001496d
   13bc4:	0001498d 	.word	0x0001498d

00013bc8 <_cleanup>:
   13bc8:	4b02      	ldr	r3, [pc, #8]	; (13bd4 <_cleanup+0xc>)
   13bca:	4903      	ldr	r1, [pc, #12]	; (13bd8 <_cleanup+0x10>)
   13bcc:	6818      	ldr	r0, [r3, #0]
   13bce:	f000 b84b 	b.w	13c68 <_fwalk_reent>
   13bd2:	bf00      	nop
   13bd4:	00015e94 	.word	0x00015e94
   13bd8:	00013989 	.word	0x00013989

00013bdc <__sinit>:
   13bdc:	6983      	ldr	r3, [r0, #24]
   13bde:	b903      	cbnz	r3, 13be2 <__sinit+0x6>
   13be0:	e778      	b.n	13ad4 <__sinit.part.0>
   13be2:	4770      	bx	lr

00013be4 <__sfp_lock_acquire>:
   13be4:	4770      	bx	lr
   13be6:	bf00      	nop

00013be8 <__sfp_lock_release>:
   13be8:	4770      	bx	lr
   13bea:	bf00      	nop

00013bec <__sinit_lock_acquire>:
   13bec:	4770      	bx	lr
   13bee:	bf00      	nop

00013bf0 <__sinit_lock_release>:
   13bf0:	4770      	bx	lr
   13bf2:	bf00      	nop

00013bf4 <__fp_lock_all>:
   13bf4:	4b02      	ldr	r3, [pc, #8]	; (13c00 <__fp_lock_all+0xc>)
   13bf6:	4903      	ldr	r1, [pc, #12]	; (13c04 <__fp_lock_all+0x10>)
   13bf8:	6818      	ldr	r0, [r3, #0]
   13bfa:	f000 b80f 	b.w	13c1c <_fwalk>
   13bfe:	bf00      	nop
   13c00:	20000548 	.word	0x20000548
   13c04:	00013a0d 	.word	0x00013a0d

00013c08 <__fp_unlock_all>:
   13c08:	4b02      	ldr	r3, [pc, #8]	; (13c14 <__fp_unlock_all+0xc>)
   13c0a:	4903      	ldr	r1, [pc, #12]	; (13c18 <__fp_unlock_all+0x10>)
   13c0c:	6818      	ldr	r0, [r3, #0]
   13c0e:	f000 b805 	b.w	13c1c <_fwalk>
   13c12:	bf00      	nop
   13c14:	20000548 	.word	0x20000548
   13c18:	00013a1d 	.word	0x00013a1d

00013c1c <_fwalk>:
   13c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   13c20:	f110 0748 	adds.w	r7, r0, #72	; 0x48
   13c24:	d01b      	beq.n	13c5e <_fwalk+0x42>
   13c26:	4688      	mov	r8, r1
   13c28:	2600      	movs	r6, #0
   13c2a:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
   13c2e:	3d01      	subs	r5, #1
   13c30:	d40f      	bmi.n	13c52 <_fwalk+0x36>
   13c32:	89a3      	ldrh	r3, [r4, #12]
   13c34:	2b01      	cmp	r3, #1
   13c36:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
   13c3a:	d906      	bls.n	13c4a <_fwalk+0x2e>
   13c3c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   13c40:	3301      	adds	r3, #1
   13c42:	4620      	mov	r0, r4
   13c44:	d001      	beq.n	13c4a <_fwalk+0x2e>
   13c46:	47c0      	blx	r8
   13c48:	4306      	orrs	r6, r0
   13c4a:	1c6b      	adds	r3, r5, #1
   13c4c:	f104 0468 	add.w	r4, r4, #104	; 0x68
   13c50:	d1ef      	bne.n	13c32 <_fwalk+0x16>
   13c52:	683f      	ldr	r7, [r7, #0]
   13c54:	2f00      	cmp	r7, #0
   13c56:	d1e8      	bne.n	13c2a <_fwalk+0xe>
   13c58:	4630      	mov	r0, r6
   13c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13c5e:	463e      	mov	r6, r7
   13c60:	4630      	mov	r0, r6
   13c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   13c66:	bf00      	nop

00013c68 <_fwalk_reent>:
   13c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   13c6c:	f110 0748 	adds.w	r7, r0, #72	; 0x48
   13c70:	d01f      	beq.n	13cb2 <_fwalk_reent+0x4a>
   13c72:	4688      	mov	r8, r1
   13c74:	4606      	mov	r6, r0
   13c76:	f04f 0900 	mov.w	r9, #0
   13c7a:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
   13c7e:	3d01      	subs	r5, #1
   13c80:	d411      	bmi.n	13ca6 <_fwalk_reent+0x3e>
   13c82:	89a3      	ldrh	r3, [r4, #12]
   13c84:	2b01      	cmp	r3, #1
   13c86:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
   13c8a:	d908      	bls.n	13c9e <_fwalk_reent+0x36>
   13c8c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   13c90:	3301      	adds	r3, #1
   13c92:	4621      	mov	r1, r4
   13c94:	4630      	mov	r0, r6
   13c96:	d002      	beq.n	13c9e <_fwalk_reent+0x36>
   13c98:	47c0      	blx	r8
   13c9a:	ea49 0900 	orr.w	r9, r9, r0
   13c9e:	1c6b      	adds	r3, r5, #1
   13ca0:	f104 0468 	add.w	r4, r4, #104	; 0x68
   13ca4:	d1ed      	bne.n	13c82 <_fwalk_reent+0x1a>
   13ca6:	683f      	ldr	r7, [r7, #0]
   13ca8:	2f00      	cmp	r7, #0
   13caa:	d1e6      	bne.n	13c7a <_fwalk_reent+0x12>
   13cac:	4648      	mov	r0, r9
   13cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   13cb2:	46b9      	mov	r9, r7
   13cb4:	4648      	mov	r0, r9
   13cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   13cba:	bf00      	nop

00013cbc <__swhatbuf_r>:
   13cbc:	b570      	push	{r4, r5, r6, lr}
   13cbe:	460c      	mov	r4, r1
   13cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   13cc4:	2900      	cmp	r1, #0
   13cc6:	b096      	sub	sp, #88	; 0x58
   13cc8:	4616      	mov	r6, r2
   13cca:	461d      	mov	r5, r3
   13ccc:	db13      	blt.n	13cf6 <__swhatbuf_r+0x3a>
   13cce:	466a      	mov	r2, sp
   13cd0:	f000 fe88 	bl	149e4 <_fstat_r>
   13cd4:	2800      	cmp	r0, #0
   13cd6:	db0e      	blt.n	13cf6 <__swhatbuf_r+0x3a>
   13cd8:	9a01      	ldr	r2, [sp, #4]
   13cda:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   13cde:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   13ce2:	fab2 f282 	clz	r2, r2
   13ce6:	0952      	lsrs	r2, r2, #5
   13ce8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   13cec:	2000      	movs	r0, #0
   13cee:	602a      	str	r2, [r5, #0]
   13cf0:	6033      	str	r3, [r6, #0]
   13cf2:	b016      	add	sp, #88	; 0x58
   13cf4:	bd70      	pop	{r4, r5, r6, pc}
   13cf6:	89a3      	ldrh	r3, [r4, #12]
   13cf8:	2200      	movs	r2, #0
   13cfa:	061b      	lsls	r3, r3, #24
   13cfc:	602a      	str	r2, [r5, #0]
   13cfe:	d504      	bpl.n	13d0a <__swhatbuf_r+0x4e>
   13d00:	2340      	movs	r3, #64	; 0x40
   13d02:	2000      	movs	r0, #0
   13d04:	6033      	str	r3, [r6, #0]
   13d06:	b016      	add	sp, #88	; 0x58
   13d08:	bd70      	pop	{r4, r5, r6, pc}
   13d0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   13d0e:	2000      	movs	r0, #0
   13d10:	6033      	str	r3, [r6, #0]
   13d12:	b016      	add	sp, #88	; 0x58
   13d14:	bd70      	pop	{r4, r5, r6, pc}
   13d16:	bf00      	nop

00013d18 <__smakebuf_r>:
   13d18:	898a      	ldrh	r2, [r1, #12]
   13d1a:	0792      	lsls	r2, r2, #30
   13d1c:	460b      	mov	r3, r1
   13d1e:	d506      	bpl.n	13d2e <__smakebuf_r+0x16>
   13d20:	f101 0247 	add.w	r2, r1, #71	; 0x47
   13d24:	2101      	movs	r1, #1
   13d26:	601a      	str	r2, [r3, #0]
   13d28:	e9c3 2104 	strd	r2, r1, [r3, #16]
   13d2c:	4770      	bx	lr
   13d2e:	b570      	push	{r4, r5, r6, lr}
   13d30:	b082      	sub	sp, #8
   13d32:	ab01      	add	r3, sp, #4
   13d34:	466a      	mov	r2, sp
   13d36:	460c      	mov	r4, r1
   13d38:	4606      	mov	r6, r0
   13d3a:	f7ff ffbf 	bl	13cbc <__swhatbuf_r>
   13d3e:	9900      	ldr	r1, [sp, #0]
   13d40:	4605      	mov	r5, r0
   13d42:	4630      	mov	r0, r6
   13d44:	f7fe ff5c 	bl	12c00 <_malloc_r>
   13d48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   13d4c:	b170      	cbz	r0, 13d6c <__smakebuf_r+0x54>
   13d4e:	4916      	ldr	r1, [pc, #88]	; (13da8 <__smakebuf_r+0x90>)
   13d50:	62b1      	str	r1, [r6, #40]	; 0x28
   13d52:	9a01      	ldr	r2, [sp, #4]
   13d54:	9900      	ldr	r1, [sp, #0]
   13d56:	6020      	str	r0, [r4, #0]
   13d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   13d5c:	81a3      	strh	r3, [r4, #12]
   13d5e:	e9c4 0104 	strd	r0, r1, [r4, #16]
   13d62:	b98a      	cbnz	r2, 13d88 <__smakebuf_r+0x70>
   13d64:	432b      	orrs	r3, r5
   13d66:	81a3      	strh	r3, [r4, #12]
   13d68:	b002      	add	sp, #8
   13d6a:	bd70      	pop	{r4, r5, r6, pc}
   13d6c:	059a      	lsls	r2, r3, #22
   13d6e:	d4fb      	bmi.n	13d68 <__smakebuf_r+0x50>
   13d70:	f023 0303 	bic.w	r3, r3, #3
   13d74:	f104 0247 	add.w	r2, r4, #71	; 0x47
   13d78:	f043 0302 	orr.w	r3, r3, #2
   13d7c:	2101      	movs	r1, #1
   13d7e:	81a3      	strh	r3, [r4, #12]
   13d80:	6022      	str	r2, [r4, #0]
   13d82:	e9c4 2104 	strd	r2, r1, [r4, #16]
   13d86:	e7ef      	b.n	13d68 <__smakebuf_r+0x50>
   13d88:	4630      	mov	r0, r6
   13d8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   13d8e:	f000 ffc1 	bl	14d14 <_isatty_r>
   13d92:	b910      	cbnz	r0, 13d9a <__smakebuf_r+0x82>
   13d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   13d98:	e7e4      	b.n	13d64 <__smakebuf_r+0x4c>
   13d9a:	89a3      	ldrh	r3, [r4, #12]
   13d9c:	f023 0303 	bic.w	r3, r3, #3
   13da0:	f043 0301 	orr.w	r3, r3, #1
   13da4:	b21b      	sxth	r3, r3
   13da6:	e7dd      	b.n	13d64 <__smakebuf_r+0x4c>
   13da8:	00013a11 	.word	0x00013a11

00013dac <__malloc_lock>:
   13dac:	4770      	bx	lr
   13dae:	bf00      	nop

00013db0 <__malloc_unlock>:
   13db0:	4770      	bx	lr
   13db2:	bf00      	nop

00013db4 <__ssputs_r>:
   13db4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   13db8:	688e      	ldr	r6, [r1, #8]
   13dba:	461d      	mov	r5, r3
   13dbc:	42ae      	cmp	r6, r5
   13dbe:	460c      	mov	r4, r1
   13dc0:	680b      	ldr	r3, [r1, #0]
   13dc2:	4617      	mov	r7, r2
   13dc4:	d836      	bhi.n	13e34 <__ssputs_r+0x80>
   13dc6:	4680      	mov	r8, r0
   13dc8:	8988      	ldrh	r0, [r1, #12]
   13dca:	f410 6f90 	tst.w	r0, #1152	; 0x480
   13dce:	d10e      	bne.n	13dee <__ssputs_r+0x3a>
   13dd0:	4635      	mov	r5, r6
   13dd2:	4618      	mov	r0, r3
   13dd4:	462a      	mov	r2, r5
   13dd6:	4639      	mov	r1, r7
   13dd8:	f001 f81a 	bl	14e10 <memmove>
   13ddc:	68a2      	ldr	r2, [r4, #8]
   13dde:	6823      	ldr	r3, [r4, #0]
   13de0:	1b96      	subs	r6, r2, r6
   13de2:	442b      	add	r3, r5
   13de4:	60a6      	str	r6, [r4, #8]
   13de6:	6023      	str	r3, [r4, #0]
   13de8:	2000      	movs	r0, #0
   13dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   13dee:	e9d1 1604 	ldrd	r1, r6, [r1, #16]
   13df2:	eb06 0646 	add.w	r6, r6, r6, lsl #1
   13df6:	eba3 0901 	sub.w	r9, r3, r1
   13dfa:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
   13dfe:	1c6b      	adds	r3, r5, #1
   13e00:	1076      	asrs	r6, r6, #1
   13e02:	444b      	add	r3, r9
   13e04:	42b3      	cmp	r3, r6
   13e06:	4632      	mov	r2, r6
   13e08:	bf84      	itt	hi
   13e0a:	461e      	movhi	r6, r3
   13e0c:	4632      	movhi	r2, r6
   13e0e:	0543      	lsls	r3, r0, #21
   13e10:	d512      	bpl.n	13e38 <__ssputs_r+0x84>
   13e12:	4611      	mov	r1, r2
   13e14:	4640      	mov	r0, r8
   13e16:	f7fe fef3 	bl	12c00 <_malloc_r>
   13e1a:	4682      	mov	sl, r0
   13e1c:	b300      	cbz	r0, 13e60 <__ssputs_r+0xac>
   13e1e:	464a      	mov	r2, r9
   13e20:	6921      	ldr	r1, [r4, #16]
   13e22:	f7fe fdad 	bl	12980 <memcpy>
   13e26:	89a3      	ldrh	r3, [r4, #12]
   13e28:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   13e2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   13e30:	81a3      	strh	r3, [r4, #12]
   13e32:	e006      	b.n	13e42 <__ssputs_r+0x8e>
   13e34:	462e      	mov	r6, r5
   13e36:	e7cc      	b.n	13dd2 <__ssputs_r+0x1e>
   13e38:	4640      	mov	r0, r8
   13e3a:	f001 f851 	bl	14ee0 <_realloc_r>
   13e3e:	4682      	mov	sl, r0
   13e40:	b150      	cbz	r0, 13e58 <__ssputs_r+0xa4>
   13e42:	eba6 0209 	sub.w	r2, r6, r9
   13e46:	eb0a 0309 	add.w	r3, sl, r9
   13e4a:	6166      	str	r6, [r4, #20]
   13e4c:	f8c4 a010 	str.w	sl, [r4, #16]
   13e50:	6023      	str	r3, [r4, #0]
   13e52:	60a2      	str	r2, [r4, #8]
   13e54:	462e      	mov	r6, r5
   13e56:	e7bc      	b.n	13dd2 <__ssputs_r+0x1e>
   13e58:	6921      	ldr	r1, [r4, #16]
   13e5a:	4640      	mov	r0, r8
   13e5c:	f7fe fe7a 	bl	12b54 <_free_r>
   13e60:	230c      	movs	r3, #12
   13e62:	f8c8 3000 	str.w	r3, [r8]
   13e66:	89a3      	ldrh	r3, [r4, #12]
   13e68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   13e6c:	81a3      	strh	r3, [r4, #12]
   13e6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13e72:	e7ba      	b.n	13dea <__ssputs_r+0x36>

00013e74 <__ssprint_r>:
   13e74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e78:	6893      	ldr	r3, [r2, #8]
   13e7a:	b083      	sub	sp, #12
   13e7c:	4690      	mov	r8, r2
   13e7e:	2b00      	cmp	r3, #0
   13e80:	d06d      	beq.n	13f5e <__ssprint_r+0xea>
   13e82:	6817      	ldr	r7, [r2, #0]
   13e84:	688d      	ldr	r5, [r1, #8]
   13e86:	4682      	mov	sl, r0
   13e88:	460c      	mov	r4, r1
   13e8a:	6808      	ldr	r0, [r1, #0]
   13e8c:	3708      	adds	r7, #8
   13e8e:	e043      	b.n	13f18 <__ssprint_r+0xa4>
   13e90:	89a3      	ldrh	r3, [r4, #12]
   13e92:	f413 6f90 	tst.w	r3, #1152	; 0x480
   13e96:	d02e      	beq.n	13ef6 <__ssprint_r+0x82>
   13e98:	e9d4 1504 	ldrd	r1, r5, [r4, #16]
   13e9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   13ea0:	eba0 0b01 	sub.w	fp, r0, r1
   13ea4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
   13ea8:	eb0b 0006 	add.w	r0, fp, r6
   13eac:	106d      	asrs	r5, r5, #1
   13eae:	3001      	adds	r0, #1
   13eb0:	42a8      	cmp	r0, r5
   13eb2:	462a      	mov	r2, r5
   13eb4:	bf84      	itt	hi
   13eb6:	4605      	movhi	r5, r0
   13eb8:	462a      	movhi	r2, r5
   13eba:	055b      	lsls	r3, r3, #21
   13ebc:	d536      	bpl.n	13f2c <__ssprint_r+0xb8>
   13ebe:	4611      	mov	r1, r2
   13ec0:	4650      	mov	r0, sl
   13ec2:	f7fe fe9d 	bl	12c00 <_malloc_r>
   13ec6:	2800      	cmp	r0, #0
   13ec8:	d03a      	beq.n	13f40 <__ssprint_r+0xcc>
   13eca:	465a      	mov	r2, fp
   13ecc:	6921      	ldr	r1, [r4, #16]
   13ece:	9001      	str	r0, [sp, #4]
   13ed0:	f7fe fd56 	bl	12980 <memcpy>
   13ed4:	89a2      	ldrh	r2, [r4, #12]
   13ed6:	9b01      	ldr	r3, [sp, #4]
   13ed8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   13edc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   13ee0:	81a2      	strh	r2, [r4, #12]
   13ee2:	eba5 020b 	sub.w	r2, r5, fp
   13ee6:	eb03 000b 	add.w	r0, r3, fp
   13eea:	6165      	str	r5, [r4, #20]
   13eec:	6123      	str	r3, [r4, #16]
   13eee:	6020      	str	r0, [r4, #0]
   13ef0:	60a2      	str	r2, [r4, #8]
   13ef2:	4635      	mov	r5, r6
   13ef4:	46b3      	mov	fp, r6
   13ef6:	465a      	mov	r2, fp
   13ef8:	4649      	mov	r1, r9
   13efa:	f000 ff89 	bl	14e10 <memmove>
   13efe:	f8d8 3008 	ldr.w	r3, [r8, #8]
   13f02:	68a2      	ldr	r2, [r4, #8]
   13f04:	6820      	ldr	r0, [r4, #0]
   13f06:	1b55      	subs	r5, r2, r5
   13f08:	4458      	add	r0, fp
   13f0a:	1b9e      	subs	r6, r3, r6
   13f0c:	60a5      	str	r5, [r4, #8]
   13f0e:	6020      	str	r0, [r4, #0]
   13f10:	f8c8 6008 	str.w	r6, [r8, #8]
   13f14:	b31e      	cbz	r6, 13f5e <__ssprint_r+0xea>
   13f16:	3708      	adds	r7, #8
   13f18:	e957 9602 	ldrd	r9, r6, [r7, #-8]
   13f1c:	46ab      	mov	fp, r5
   13f1e:	2e00      	cmp	r6, #0
   13f20:	d0f9      	beq.n	13f16 <__ssprint_r+0xa2>
   13f22:	42ae      	cmp	r6, r5
   13f24:	d2b4      	bcs.n	13e90 <__ssprint_r+0x1c>
   13f26:	4635      	mov	r5, r6
   13f28:	46b3      	mov	fp, r6
   13f2a:	e7e4      	b.n	13ef6 <__ssprint_r+0x82>
   13f2c:	4650      	mov	r0, sl
   13f2e:	f000 ffd7 	bl	14ee0 <_realloc_r>
   13f32:	4603      	mov	r3, r0
   13f34:	2800      	cmp	r0, #0
   13f36:	d1d4      	bne.n	13ee2 <__ssprint_r+0x6e>
   13f38:	6921      	ldr	r1, [r4, #16]
   13f3a:	4650      	mov	r0, sl
   13f3c:	f7fe fe0a 	bl	12b54 <_free_r>
   13f40:	230c      	movs	r3, #12
   13f42:	f8ca 3000 	str.w	r3, [sl]
   13f46:	89a3      	ldrh	r3, [r4, #12]
   13f48:	2200      	movs	r2, #0
   13f4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   13f4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   13f52:	81a3      	strh	r3, [r4, #12]
   13f54:	e9c8 2201 	strd	r2, r2, [r8, #4]
   13f58:	b003      	add	sp, #12
   13f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f5e:	2000      	movs	r0, #0
   13f60:	f8c8 0004 	str.w	r0, [r8, #4]
   13f64:	b003      	add	sp, #12
   13f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13f6a:	bf00      	nop

00013f6c <_svfiprintf_r>:
   13f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13f70:	4690      	mov	r8, r2
   13f72:	898a      	ldrh	r2, [r1, #12]
   13f74:	b09f      	sub	sp, #124	; 0x7c
   13f76:	0614      	lsls	r4, r2, #24
   13f78:	468b      	mov	fp, r1
   13f7a:	9002      	str	r0, [sp, #8]
   13f7c:	d503      	bpl.n	13f86 <_svfiprintf_r+0x1a>
   13f7e:	690a      	ldr	r2, [r1, #16]
   13f80:	2a00      	cmp	r2, #0
   13f82:	f000 810b 	beq.w	1419c <_svfiprintf_r+0x230>
   13f86:	9305      	str	r3, [sp, #20]
   13f88:	2330      	movs	r3, #48	; 0x30
   13f8a:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
   13f8e:	f898 3000 	ldrb.w	r3, [r8]
   13f92:	4e8e      	ldr	r6, [pc, #568]	; (141cc <_svfiprintf_r+0x260>)
   13f94:	2100      	movs	r1, #0
   13f96:	2220      	movs	r2, #32
   13f98:	910b      	str	r1, [sp, #44]	; 0x2c
   13f9a:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   13f9e:	2701      	movs	r7, #1
   13fa0:	2b00      	cmp	r3, #0
   13fa2:	f000 8084 	beq.w	140ae <_svfiprintf_r+0x142>
   13fa6:	2b25      	cmp	r3, #37	; 0x25
   13fa8:	f000 80f6 	beq.w	14198 <_svfiprintf_r+0x22c>
   13fac:	4645      	mov	r5, r8
   13fae:	e003      	b.n	13fb8 <_svfiprintf_r+0x4c>
   13fb0:	2b25      	cmp	r3, #37	; 0x25
   13fb2:	f000 8086 	beq.w	140c2 <_svfiprintf_r+0x156>
   13fb6:	4625      	mov	r5, r4
   13fb8:	786b      	ldrb	r3, [r5, #1]
   13fba:	1c6c      	adds	r4, r5, #1
   13fbc:	2b00      	cmp	r3, #0
   13fbe:	d1f7      	bne.n	13fb0 <_svfiprintf_r+0x44>
   13fc0:	ebb4 0a08 	subs.w	sl, r4, r8
   13fc4:	d073      	beq.n	140ae <_svfiprintf_r+0x142>
   13fc6:	4642      	mov	r2, r8
   13fc8:	4653      	mov	r3, sl
   13fca:	4659      	mov	r1, fp
   13fcc:	9802      	ldr	r0, [sp, #8]
   13fce:	f7ff fef1 	bl	13db4 <__ssputs_r>
   13fd2:	3001      	adds	r0, #1
   13fd4:	d06b      	beq.n	140ae <_svfiprintf_r+0x142>
   13fd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   13fd8:	786a      	ldrb	r2, [r5, #1]
   13fda:	4453      	add	r3, sl
   13fdc:	930b      	str	r3, [sp, #44]	; 0x2c
   13fde:	2a00      	cmp	r2, #0
   13fe0:	d065      	beq.n	140ae <_svfiprintf_r+0x142>
   13fe2:	2300      	movs	r3, #0
   13fe4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   13fe8:	3401      	adds	r4, #1
   13fea:	9306      	str	r3, [sp, #24]
   13fec:	e9cd 3308 	strd	r3, r3, [sp, #32]
   13ff0:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
   13ff4:	931c      	str	r3, [sp, #112]	; 0x70
   13ff6:	9207      	str	r2, [sp, #28]
   13ff8:	e005      	b.n	14006 <_svfiprintf_r+0x9a>
   13ffa:	9a06      	ldr	r2, [sp, #24]
   13ffc:	fa07 f303 	lsl.w	r3, r7, r3
   14000:	4313      	orrs	r3, r2
   14002:	462c      	mov	r4, r5
   14004:	9306      	str	r3, [sp, #24]
   14006:	4625      	mov	r5, r4
   14008:	2205      	movs	r2, #5
   1400a:	f815 1b01 	ldrb.w	r1, [r5], #1
   1400e:	4630      	mov	r0, r6
   14010:	f000 feae 	bl	14d70 <memchr>
   14014:	46aa      	mov	sl, r5
   14016:	1b83      	subs	r3, r0, r6
   14018:	2800      	cmp	r0, #0
   1401a:	d1ee      	bne.n	13ffa <_svfiprintf_r+0x8e>
   1401c:	9b06      	ldr	r3, [sp, #24]
   1401e:	06d9      	lsls	r1, r3, #27
   14020:	bf44      	itt	mi
   14022:	2220      	movmi	r2, #32
   14024:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
   14028:	7821      	ldrb	r1, [r4, #0]
   1402a:	071a      	lsls	r2, r3, #28
   1402c:	bf44      	itt	mi
   1402e:	222b      	movmi	r2, #43	; 0x2b
   14030:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
   14034:	292a      	cmp	r1, #42	; 0x2a
   14036:	d148      	bne.n	140ca <_svfiprintf_r+0x15e>
   14038:	9a05      	ldr	r2, [sp, #20]
   1403a:	6811      	ldr	r1, [r2, #0]
   1403c:	3204      	adds	r2, #4
   1403e:	2900      	cmp	r1, #0
   14040:	9205      	str	r2, [sp, #20]
   14042:	db7e      	blt.n	14142 <_svfiprintf_r+0x1d6>
   14044:	9109      	str	r1, [sp, #36]	; 0x24
   14046:	7861      	ldrb	r1, [r4, #1]
   14048:	1ca5      	adds	r5, r4, #2
   1404a:	292e      	cmp	r1, #46	; 0x2e
   1404c:	d056      	beq.n	140fc <_svfiprintf_r+0x190>
   1404e:	4c60      	ldr	r4, [pc, #384]	; (141d0 <_svfiprintf_r+0x264>)
   14050:	2203      	movs	r2, #3
   14052:	4620      	mov	r0, r4
   14054:	f000 fe8c 	bl	14d70 <memchr>
   14058:	2800      	cmp	r0, #0
   1405a:	d068      	beq.n	1412e <_svfiprintf_r+0x1c2>
   1405c:	1b00      	subs	r0, r0, r4
   1405e:	9b06      	ldr	r3, [sp, #24]
   14060:	2440      	movs	r4, #64	; 0x40
   14062:	fa04 f000 	lsl.w	r0, r4, r0
   14066:	4303      	orrs	r3, r0
   14068:	9306      	str	r3, [sp, #24]
   1406a:	f105 0801 	add.w	r8, r5, #1
   1406e:	7829      	ldrb	r1, [r5, #0]
   14070:	4858      	ldr	r0, [pc, #352]	; (141d4 <_svfiprintf_r+0x268>)
   14072:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   14076:	2206      	movs	r2, #6
   14078:	f000 fe7a 	bl	14d70 <memchr>
   1407c:	2800      	cmp	r0, #0
   1407e:	d066      	beq.n	1414e <_svfiprintf_r+0x1e2>
   14080:	4b55      	ldr	r3, [pc, #340]	; (141d8 <_svfiprintf_r+0x26c>)
   14082:	2b00      	cmp	r3, #0
   14084:	d056      	beq.n	14134 <_svfiprintf_r+0x1c8>
   14086:	ab05      	add	r3, sp, #20
   14088:	9300      	str	r3, [sp, #0]
   1408a:	465a      	mov	r2, fp
   1408c:	4b53      	ldr	r3, [pc, #332]	; (141dc <_svfiprintf_r+0x270>)
   1408e:	9802      	ldr	r0, [sp, #8]
   14090:	a906      	add	r1, sp, #24
   14092:	f3af 8000 	nop.w
   14096:	4681      	mov	r9, r0
   14098:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
   1409c:	d007      	beq.n	140ae <_svfiprintf_r+0x142>
   1409e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   140a0:	444b      	add	r3, r9
   140a2:	930b      	str	r3, [sp, #44]	; 0x2c
   140a4:	f898 3000 	ldrb.w	r3, [r8]
   140a8:	2b00      	cmp	r3, #0
   140aa:	f47f af7c 	bne.w	13fa6 <_svfiprintf_r+0x3a>
   140ae:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   140b2:	065b      	lsls	r3, r3, #25
   140b4:	bf54      	ite	pl
   140b6:	980b      	ldrpl	r0, [sp, #44]	; 0x2c
   140b8:	f04f 30ff 	movmi.w	r0, #4294967295	; 0xffffffff
   140bc:	b01f      	add	sp, #124	; 0x7c
   140be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   140c2:	ebb4 0a08 	subs.w	sl, r4, r8
   140c6:	d08c      	beq.n	13fe2 <_svfiprintf_r+0x76>
   140c8:	e77d      	b.n	13fc6 <_svfiprintf_r+0x5a>
   140ca:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   140ce:	2a09      	cmp	r2, #9
   140d0:	bf88      	it	hi
   140d2:	46a2      	movhi	sl, r4
   140d4:	d8b9      	bhi.n	1404a <_svfiprintf_r+0xde>
   140d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
   140d8:	e001      	b.n	140de <_svfiprintf_r+0x172>
   140da:	462c      	mov	r4, r5
   140dc:	3501      	adds	r5, #1
   140de:	7829      	ldrb	r1, [r5, #0]
   140e0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   140e4:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   140e8:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   140ec:	2a09      	cmp	r2, #9
   140ee:	46aa      	mov	sl, r5
   140f0:	d9f3      	bls.n	140da <_svfiprintf_r+0x16e>
   140f2:	292e      	cmp	r1, #46	; 0x2e
   140f4:	f104 0502 	add.w	r5, r4, #2
   140f8:	9309      	str	r3, [sp, #36]	; 0x24
   140fa:	d1a8      	bne.n	1404e <_svfiprintf_r+0xe2>
   140fc:	f89a 1001 	ldrb.w	r1, [sl, #1]
   14100:	292a      	cmp	r1, #42	; 0x2a
   14102:	d12e      	bne.n	14162 <_svfiprintf_r+0x1f6>
   14104:	9b05      	ldr	r3, [sp, #20]
   14106:	f89a 1002 	ldrb.w	r1, [sl, #2]
   1410a:	681a      	ldr	r2, [r3, #0]
   1410c:	9207      	str	r2, [sp, #28]
   1410e:	3304      	adds	r3, #4
   14110:	2a00      	cmp	r2, #0
   14112:	9305      	str	r3, [sp, #20]
   14114:	f10a 0503 	add.w	r5, sl, #3
   14118:	f10a 0302 	add.w	r3, sl, #2
   1411c:	db37      	blt.n	1418e <_svfiprintf_r+0x222>
   1411e:	4c2c      	ldr	r4, [pc, #176]	; (141d0 <_svfiprintf_r+0x264>)
   14120:	2203      	movs	r2, #3
   14122:	4620      	mov	r0, r4
   14124:	469a      	mov	sl, r3
   14126:	f000 fe23 	bl	14d70 <memchr>
   1412a:	2800      	cmp	r0, #0
   1412c:	d196      	bne.n	1405c <_svfiprintf_r+0xf0>
   1412e:	46a8      	mov	r8, r5
   14130:	4655      	mov	r5, sl
   14132:	e79c      	b.n	1406e <_svfiprintf_r+0x102>
   14134:	9b05      	ldr	r3, [sp, #20]
   14136:	3307      	adds	r3, #7
   14138:	f023 0307 	bic.w	r3, r3, #7
   1413c:	3308      	adds	r3, #8
   1413e:	9305      	str	r3, [sp, #20]
   14140:	e7ad      	b.n	1409e <_svfiprintf_r+0x132>
   14142:	4249      	negs	r1, r1
   14144:	f043 0302 	orr.w	r3, r3, #2
   14148:	9109      	str	r1, [sp, #36]	; 0x24
   1414a:	9306      	str	r3, [sp, #24]
   1414c:	e77b      	b.n	14046 <_svfiprintf_r+0xda>
   1414e:	ab05      	add	r3, sp, #20
   14150:	9300      	str	r3, [sp, #0]
   14152:	465a      	mov	r2, fp
   14154:	4b21      	ldr	r3, [pc, #132]	; (141dc <_svfiprintf_r+0x270>)
   14156:	9802      	ldr	r0, [sp, #8]
   14158:	a906      	add	r1, sp, #24
   1415a:	f000 fa87 	bl	1466c <_printf_i>
   1415e:	4681      	mov	r9, r0
   14160:	e79a      	b.n	14098 <_svfiprintf_r+0x12c>
   14162:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   14166:	2300      	movs	r3, #0
   14168:	2a09      	cmp	r2, #9
   1416a:	9307      	str	r3, [sp, #28]
   1416c:	d901      	bls.n	14172 <_svfiprintf_r+0x206>
   1416e:	e023      	b.n	141b8 <_svfiprintf_r+0x24c>
   14170:	4655      	mov	r5, sl
   14172:	7869      	ldrb	r1, [r5, #1]
   14174:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   14178:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   1417c:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   14180:	2a09      	cmp	r2, #9
   14182:	f105 0a01 	add.w	sl, r5, #1
   14186:	d9f3      	bls.n	14170 <_svfiprintf_r+0x204>
   14188:	3502      	adds	r5, #2
   1418a:	9307      	str	r3, [sp, #28]
   1418c:	e75f      	b.n	1404e <_svfiprintf_r+0xe2>
   1418e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   14192:	469a      	mov	sl, r3
   14194:	9207      	str	r2, [sp, #28]
   14196:	e75a      	b.n	1404e <_svfiprintf_r+0xe2>
   14198:	4644      	mov	r4, r8
   1419a:	e722      	b.n	13fe2 <_svfiprintf_r+0x76>
   1419c:	2140      	movs	r1, #64	; 0x40
   1419e:	9303      	str	r3, [sp, #12]
   141a0:	f7fe fd2e 	bl	12c00 <_malloc_r>
   141a4:	9b03      	ldr	r3, [sp, #12]
   141a6:	f8cb 0000 	str.w	r0, [fp]
   141aa:	f8cb 0010 	str.w	r0, [fp, #16]
   141ae:	b130      	cbz	r0, 141be <_svfiprintf_r+0x252>
   141b0:	2240      	movs	r2, #64	; 0x40
   141b2:	f8cb 2014 	str.w	r2, [fp, #20]
   141b6:	e6e6      	b.n	13f86 <_svfiprintf_r+0x1a>
   141b8:	46aa      	mov	sl, r5
   141ba:	3501      	adds	r5, #1
   141bc:	e747      	b.n	1404e <_svfiprintf_r+0xe2>
   141be:	9a02      	ldr	r2, [sp, #8]
   141c0:	230c      	movs	r3, #12
   141c2:	6013      	str	r3, [r2, #0]
   141c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   141c8:	e778      	b.n	140bc <_svfiprintf_r+0x150>
   141ca:	bf00      	nop
   141cc:	00015ef8 	.word	0x00015ef8
   141d0:	00015f00 	.word	0x00015f00
   141d4:	00015f04 	.word	0x00015f04
   141d8:	00000000 	.word	0x00000000
   141dc:	00013db5 	.word	0x00013db5

000141e0 <__sfputc_r>:
   141e0:	6893      	ldr	r3, [r2, #8]
   141e2:	3b01      	subs	r3, #1
   141e4:	2b00      	cmp	r3, #0
   141e6:	6093      	str	r3, [r2, #8]
   141e8:	da0f      	bge.n	1420a <__sfputc_r+0x2a>
   141ea:	b410      	push	{r4}
   141ec:	6994      	ldr	r4, [r2, #24]
   141ee:	42a3      	cmp	r3, r4
   141f0:	db08      	blt.n	14204 <__sfputc_r+0x24>
   141f2:	290a      	cmp	r1, #10
   141f4:	d006      	beq.n	14204 <__sfputc_r+0x24>
   141f6:	6813      	ldr	r3, [r2, #0]
   141f8:	1c58      	adds	r0, r3, #1
   141fa:	6010      	str	r0, [r2, #0]
   141fc:	7019      	strb	r1, [r3, #0]
   141fe:	4608      	mov	r0, r1
   14200:	bc10      	pop	{r4}
   14202:	4770      	bx	lr
   14204:	bc10      	pop	{r4}
   14206:	f7ff ba49 	b.w	1369c <__swbuf_r>
   1420a:	6813      	ldr	r3, [r2, #0]
   1420c:	1c58      	adds	r0, r3, #1
   1420e:	6010      	str	r0, [r2, #0]
   14210:	7019      	strb	r1, [r3, #0]
   14212:	4608      	mov	r0, r1
   14214:	4770      	bx	lr
   14216:	bf00      	nop

00014218 <__sfputs_r>:
   14218:	b19b      	cbz	r3, 14242 <__sfputs_r+0x2a>
   1421a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1421c:	4413      	add	r3, r2
   1421e:	460f      	mov	r7, r1
   14220:	4606      	mov	r6, r0
   14222:	1e5d      	subs	r5, r3, #1
   14224:	1e54      	subs	r4, r2, #1
   14226:	e001      	b.n	1422c <__sfputs_r+0x14>
   14228:	42ac      	cmp	r4, r5
   1422a:	d008      	beq.n	1423e <__sfputs_r+0x26>
   1422c:	463a      	mov	r2, r7
   1422e:	f814 1f01 	ldrb.w	r1, [r4, #1]!
   14232:	4630      	mov	r0, r6
   14234:	f7ff ffd4 	bl	141e0 <__sfputc_r>
   14238:	1c43      	adds	r3, r0, #1
   1423a:	d1f5      	bne.n	14228 <__sfputs_r+0x10>
   1423c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1423e:	2000      	movs	r0, #0
   14240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14242:	2000      	movs	r0, #0
   14244:	4770      	bx	lr
   14246:	bf00      	nop

00014248 <__sprint_r>:
   14248:	6893      	ldr	r3, [r2, #8]
   1424a:	b510      	push	{r4, lr}
   1424c:	4614      	mov	r4, r2
   1424e:	b913      	cbnz	r3, 14256 <__sprint_r+0xe>
   14250:	6053      	str	r3, [r2, #4]
   14252:	4618      	mov	r0, r3
   14254:	bd10      	pop	{r4, pc}
   14256:	f000 fbd9 	bl	14a0c <__sfvwrite_r>
   1425a:	2300      	movs	r3, #0
   1425c:	e9c4 3301 	strd	r3, r3, [r4, #4]
   14260:	bd10      	pop	{r4, pc}
   14262:	bf00      	nop

00014264 <_vfiprintf_r>:
   14264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14268:	b09f      	sub	sp, #124	; 0x7c
   1426a:	468b      	mov	fp, r1
   1426c:	4690      	mov	r8, r2
   1426e:	461c      	mov	r4, r3
   14270:	9003      	str	r0, [sp, #12]
   14272:	b118      	cbz	r0, 1427c <_vfiprintf_r+0x18>
   14274:	6983      	ldr	r3, [r0, #24]
   14276:	2b00      	cmp	r3, #0
   14278:	f000 80b7 	beq.w	143ea <_vfiprintf_r+0x186>
   1427c:	4ba2      	ldr	r3, [pc, #648]	; (14508 <_vfiprintf_r+0x2a4>)
   1427e:	459b      	cmp	fp, r3
   14280:	f000 80b9 	beq.w	143f6 <_vfiprintf_r+0x192>
   14284:	4ba1      	ldr	r3, [pc, #644]	; (1450c <_vfiprintf_r+0x2a8>)
   14286:	459b      	cmp	fp, r3
   14288:	f000 80c7 	beq.w	1441a <_vfiprintf_r+0x1b6>
   1428c:	4ba0      	ldr	r3, [pc, #640]	; (14510 <_vfiprintf_r+0x2ac>)
   1428e:	459b      	cmp	fp, r3
   14290:	bf04      	itt	eq
   14292:	9b03      	ldreq	r3, [sp, #12]
   14294:	f8d3 b00c 	ldreq.w	fp, [r3, #12]
   14298:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   1429c:	0718      	lsls	r0, r3, #28
   1429e:	f140 80b2 	bpl.w	14406 <_vfiprintf_r+0x1a2>
   142a2:	f8db 3010 	ldr.w	r3, [fp, #16]
   142a6:	2b00      	cmp	r3, #0
   142a8:	f000 80ad 	beq.w	14406 <_vfiprintf_r+0x1a2>
   142ac:	2330      	movs	r3, #48	; 0x30
   142ae:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
   142b2:	f898 3000 	ldrb.w	r3, [r8]
   142b6:	9405      	str	r4, [sp, #20]
   142b8:	2100      	movs	r1, #0
   142ba:	2220      	movs	r2, #32
   142bc:	910b      	str	r1, [sp, #44]	; 0x2c
   142be:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   142c2:	4e94      	ldr	r6, [pc, #592]	; (14514 <_vfiprintf_r+0x2b0>)
   142c4:	2701      	movs	r7, #1
   142c6:	2b00      	cmp	r3, #0
   142c8:	f000 8087 	beq.w	143da <_vfiprintf_r+0x176>
   142cc:	2b25      	cmp	r3, #37	; 0x25
   142ce:	f000 8115 	beq.w	144fc <_vfiprintf_r+0x298>
   142d2:	4645      	mov	r5, r8
   142d4:	e003      	b.n	142de <_vfiprintf_r+0x7a>
   142d6:	2b25      	cmp	r3, #37	; 0x25
   142d8:	f000 80a3 	beq.w	14422 <_vfiprintf_r+0x1be>
   142dc:	4625      	mov	r5, r4
   142de:	786b      	ldrb	r3, [r5, #1]
   142e0:	1c6c      	adds	r4, r5, #1
   142e2:	2b00      	cmp	r3, #0
   142e4:	d1f7      	bne.n	142d6 <_vfiprintf_r+0x72>
   142e6:	ebb4 0a08 	subs.w	sl, r4, r8
   142ea:	d076      	beq.n	143da <_vfiprintf_r+0x176>
   142ec:	4642      	mov	r2, r8
   142ee:	4653      	mov	r3, sl
   142f0:	4659      	mov	r1, fp
   142f2:	9803      	ldr	r0, [sp, #12]
   142f4:	f7ff ff90 	bl	14218 <__sfputs_r>
   142f8:	3001      	adds	r0, #1
   142fa:	d06e      	beq.n	143da <_vfiprintf_r+0x176>
   142fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   142fe:	786a      	ldrb	r2, [r5, #1]
   14300:	4453      	add	r3, sl
   14302:	930b      	str	r3, [sp, #44]	; 0x2c
   14304:	2a00      	cmp	r2, #0
   14306:	d068      	beq.n	143da <_vfiprintf_r+0x176>
   14308:	2300      	movs	r3, #0
   1430a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   1430e:	3401      	adds	r4, #1
   14310:	9306      	str	r3, [sp, #24]
   14312:	e9cd 3308 	strd	r3, r3, [sp, #32]
   14316:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
   1431a:	931c      	str	r3, [sp, #112]	; 0x70
   1431c:	9207      	str	r2, [sp, #28]
   1431e:	e005      	b.n	1432c <_vfiprintf_r+0xc8>
   14320:	9a06      	ldr	r2, [sp, #24]
   14322:	fa07 f303 	lsl.w	r3, r7, r3
   14326:	4313      	orrs	r3, r2
   14328:	462c      	mov	r4, r5
   1432a:	9306      	str	r3, [sp, #24]
   1432c:	4625      	mov	r5, r4
   1432e:	2205      	movs	r2, #5
   14330:	f815 1b01 	ldrb.w	r1, [r5], #1
   14334:	4630      	mov	r0, r6
   14336:	f000 fd1b 	bl	14d70 <memchr>
   1433a:	46aa      	mov	sl, r5
   1433c:	1b83      	subs	r3, r0, r6
   1433e:	2800      	cmp	r0, #0
   14340:	d1ee      	bne.n	14320 <_vfiprintf_r+0xbc>
   14342:	9b06      	ldr	r3, [sp, #24]
   14344:	06d9      	lsls	r1, r3, #27
   14346:	bf44      	itt	mi
   14348:	2220      	movmi	r2, #32
   1434a:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
   1434e:	7821      	ldrb	r1, [r4, #0]
   14350:	071a      	lsls	r2, r3, #28
   14352:	bf44      	itt	mi
   14354:	222b      	movmi	r2, #43	; 0x2b
   14356:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
   1435a:	292a      	cmp	r1, #42	; 0x2a
   1435c:	d166      	bne.n	1442c <_vfiprintf_r+0x1c8>
   1435e:	9a05      	ldr	r2, [sp, #20]
   14360:	6811      	ldr	r1, [r2, #0]
   14362:	3204      	adds	r2, #4
   14364:	2900      	cmp	r1, #0
   14366:	9205      	str	r2, [sp, #20]
   14368:	f2c0 809d 	blt.w	144a6 <_vfiprintf_r+0x242>
   1436c:	9109      	str	r1, [sp, #36]	; 0x24
   1436e:	7861      	ldrb	r1, [r4, #1]
   14370:	1ca5      	adds	r5, r4, #2
   14372:	292e      	cmp	r1, #46	; 0x2e
   14374:	d073      	beq.n	1445e <_vfiprintf_r+0x1fa>
   14376:	4c68      	ldr	r4, [pc, #416]	; (14518 <_vfiprintf_r+0x2b4>)
   14378:	2203      	movs	r2, #3
   1437a:	4620      	mov	r0, r4
   1437c:	f000 fcf8 	bl	14d70 <memchr>
   14380:	2800      	cmp	r0, #0
   14382:	f000 8086 	beq.w	14492 <_vfiprintf_r+0x22e>
   14386:	1b00      	subs	r0, r0, r4
   14388:	9b06      	ldr	r3, [sp, #24]
   1438a:	2440      	movs	r4, #64	; 0x40
   1438c:	fa04 f000 	lsl.w	r0, r4, r0
   14390:	4303      	orrs	r3, r0
   14392:	9306      	str	r3, [sp, #24]
   14394:	f105 0801 	add.w	r8, r5, #1
   14398:	7829      	ldrb	r1, [r5, #0]
   1439a:	4860      	ldr	r0, [pc, #384]	; (1451c <_vfiprintf_r+0x2b8>)
   1439c:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   143a0:	2206      	movs	r2, #6
   143a2:	f000 fce5 	bl	14d70 <memchr>
   143a6:	2800      	cmp	r0, #0
   143a8:	f000 8083 	beq.w	144b2 <_vfiprintf_r+0x24e>
   143ac:	4b5c      	ldr	r3, [pc, #368]	; (14520 <_vfiprintf_r+0x2bc>)
   143ae:	2b00      	cmp	r3, #0
   143b0:	d072      	beq.n	14498 <_vfiprintf_r+0x234>
   143b2:	ab05      	add	r3, sp, #20
   143b4:	9300      	str	r3, [sp, #0]
   143b6:	465a      	mov	r2, fp
   143b8:	4b5a      	ldr	r3, [pc, #360]	; (14524 <_vfiprintf_r+0x2c0>)
   143ba:	9803      	ldr	r0, [sp, #12]
   143bc:	a906      	add	r1, sp, #24
   143be:	f3af 8000 	nop.w
   143c2:	4681      	mov	r9, r0
   143c4:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
   143c8:	d007      	beq.n	143da <_vfiprintf_r+0x176>
   143ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   143cc:	444b      	add	r3, r9
   143ce:	930b      	str	r3, [sp, #44]	; 0x2c
   143d0:	f898 3000 	ldrb.w	r3, [r8]
   143d4:	2b00      	cmp	r3, #0
   143d6:	f47f af79 	bne.w	142cc <_vfiprintf_r+0x68>
   143da:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   143de:	065b      	lsls	r3, r3, #25
   143e0:	d418      	bmi.n	14414 <_vfiprintf_r+0x1b0>
   143e2:	980b      	ldr	r0, [sp, #44]	; 0x2c
   143e4:	b01f      	add	sp, #124	; 0x7c
   143e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   143ea:	f7ff fbf7 	bl	13bdc <__sinit>
   143ee:	4b46      	ldr	r3, [pc, #280]	; (14508 <_vfiprintf_r+0x2a4>)
   143f0:	459b      	cmp	fp, r3
   143f2:	f47f af47 	bne.w	14284 <_vfiprintf_r+0x20>
   143f6:	9b03      	ldr	r3, [sp, #12]
   143f8:	f8d3 b004 	ldr.w	fp, [r3, #4]
   143fc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
   14400:	0718      	lsls	r0, r3, #28
   14402:	f53f af4e 	bmi.w	142a2 <_vfiprintf_r+0x3e>
   14406:	4659      	mov	r1, fp
   14408:	9803      	ldr	r0, [sp, #12]
   1440a:	f7ff f9a7 	bl	1375c <__swsetup_r>
   1440e:	2800      	cmp	r0, #0
   14410:	f43f af4c 	beq.w	142ac <_vfiprintf_r+0x48>
   14414:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   14418:	e7e4      	b.n	143e4 <_vfiprintf_r+0x180>
   1441a:	9b03      	ldr	r3, [sp, #12]
   1441c:	f8d3 b008 	ldr.w	fp, [r3, #8]
   14420:	e73a      	b.n	14298 <_vfiprintf_r+0x34>
   14422:	ebb4 0a08 	subs.w	sl, r4, r8
   14426:	f43f af6f 	beq.w	14308 <_vfiprintf_r+0xa4>
   1442a:	e75f      	b.n	142ec <_vfiprintf_r+0x88>
   1442c:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   14430:	2a09      	cmp	r2, #9
   14432:	bf88      	it	hi
   14434:	46a2      	movhi	sl, r4
   14436:	d89c      	bhi.n	14372 <_vfiprintf_r+0x10e>
   14438:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1443a:	e001      	b.n	14440 <_vfiprintf_r+0x1dc>
   1443c:	462c      	mov	r4, r5
   1443e:	3501      	adds	r5, #1
   14440:	7829      	ldrb	r1, [r5, #0]
   14442:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   14446:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   1444a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   1444e:	2a09      	cmp	r2, #9
   14450:	46aa      	mov	sl, r5
   14452:	d9f3      	bls.n	1443c <_vfiprintf_r+0x1d8>
   14454:	292e      	cmp	r1, #46	; 0x2e
   14456:	f104 0502 	add.w	r5, r4, #2
   1445a:	9309      	str	r3, [sp, #36]	; 0x24
   1445c:	d18b      	bne.n	14376 <_vfiprintf_r+0x112>
   1445e:	f89a 1001 	ldrb.w	r1, [sl, #1]
   14462:	292a      	cmp	r1, #42	; 0x2a
   14464:	d12f      	bne.n	144c6 <_vfiprintf_r+0x262>
   14466:	9b05      	ldr	r3, [sp, #20]
   14468:	f89a 1002 	ldrb.w	r1, [sl, #2]
   1446c:	681a      	ldr	r2, [r3, #0]
   1446e:	9207      	str	r2, [sp, #28]
   14470:	3304      	adds	r3, #4
   14472:	2a00      	cmp	r2, #0
   14474:	9305      	str	r3, [sp, #20]
   14476:	f10a 0503 	add.w	r5, sl, #3
   1447a:	f10a 0302 	add.w	r3, sl, #2
   1447e:	db38      	blt.n	144f2 <_vfiprintf_r+0x28e>
   14480:	4c25      	ldr	r4, [pc, #148]	; (14518 <_vfiprintf_r+0x2b4>)
   14482:	2203      	movs	r2, #3
   14484:	4620      	mov	r0, r4
   14486:	469a      	mov	sl, r3
   14488:	f000 fc72 	bl	14d70 <memchr>
   1448c:	2800      	cmp	r0, #0
   1448e:	f47f af7a 	bne.w	14386 <_vfiprintf_r+0x122>
   14492:	46a8      	mov	r8, r5
   14494:	4655      	mov	r5, sl
   14496:	e77f      	b.n	14398 <_vfiprintf_r+0x134>
   14498:	9b05      	ldr	r3, [sp, #20]
   1449a:	3307      	adds	r3, #7
   1449c:	f023 0307 	bic.w	r3, r3, #7
   144a0:	3308      	adds	r3, #8
   144a2:	9305      	str	r3, [sp, #20]
   144a4:	e791      	b.n	143ca <_vfiprintf_r+0x166>
   144a6:	4249      	negs	r1, r1
   144a8:	f043 0302 	orr.w	r3, r3, #2
   144ac:	9109      	str	r1, [sp, #36]	; 0x24
   144ae:	9306      	str	r3, [sp, #24]
   144b0:	e75d      	b.n	1436e <_vfiprintf_r+0x10a>
   144b2:	ab05      	add	r3, sp, #20
   144b4:	9300      	str	r3, [sp, #0]
   144b6:	465a      	mov	r2, fp
   144b8:	4b1a      	ldr	r3, [pc, #104]	; (14524 <_vfiprintf_r+0x2c0>)
   144ba:	9803      	ldr	r0, [sp, #12]
   144bc:	a906      	add	r1, sp, #24
   144be:	f000 f8d5 	bl	1466c <_printf_i>
   144c2:	4681      	mov	r9, r0
   144c4:	e77e      	b.n	143c4 <_vfiprintf_r+0x160>
   144c6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   144ca:	2300      	movs	r3, #0
   144cc:	2a09      	cmp	r2, #9
   144ce:	9307      	str	r3, [sp, #28]
   144d0:	d901      	bls.n	144d6 <_vfiprintf_r+0x272>
   144d2:	e015      	b.n	14500 <_vfiprintf_r+0x29c>
   144d4:	4655      	mov	r5, sl
   144d6:	7869      	ldrb	r1, [r5, #1]
   144d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   144dc:	eb02 0343 	add.w	r3, r2, r3, lsl #1
   144e0:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   144e4:	2a09      	cmp	r2, #9
   144e6:	f105 0a01 	add.w	sl, r5, #1
   144ea:	d9f3      	bls.n	144d4 <_vfiprintf_r+0x270>
   144ec:	3502      	adds	r5, #2
   144ee:	9307      	str	r3, [sp, #28]
   144f0:	e741      	b.n	14376 <_vfiprintf_r+0x112>
   144f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
   144f6:	469a      	mov	sl, r3
   144f8:	9207      	str	r2, [sp, #28]
   144fa:	e73c      	b.n	14376 <_vfiprintf_r+0x112>
   144fc:	4644      	mov	r4, r8
   144fe:	e703      	b.n	14308 <_vfiprintf_r+0xa4>
   14500:	46aa      	mov	sl, r5
   14502:	3501      	adds	r5, #1
   14504:	e737      	b.n	14376 <_vfiprintf_r+0x112>
   14506:	bf00      	nop
   14508:	00015ed8 	.word	0x00015ed8
   1450c:	00015eb8 	.word	0x00015eb8
   14510:	00015e98 	.word	0x00015e98
   14514:	00015ef8 	.word	0x00015ef8
   14518:	00015f00 	.word	0x00015f00
   1451c:	00015f04 	.word	0x00015f04
   14520:	00000000 	.word	0x00000000
   14524:	00014219 	.word	0x00014219

00014528 <vfiprintf>:
   14528:	b410      	push	{r4}
   1452a:	4c04      	ldr	r4, [pc, #16]	; (1453c <vfiprintf+0x14>)
   1452c:	4613      	mov	r3, r2
   1452e:	460a      	mov	r2, r1
   14530:	4601      	mov	r1, r0
   14532:	6820      	ldr	r0, [r4, #0]
   14534:	bc10      	pop	{r4}
   14536:	f7ff be95 	b.w	14264 <_vfiprintf_r>
   1453a:	bf00      	nop
   1453c:	20000548 	.word	0x20000548

00014540 <_printf_common>:
   14540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   14544:	460c      	mov	r4, r1
   14546:	4691      	mov	r9, r2
   14548:	690a      	ldr	r2, [r1, #16]
   1454a:	6889      	ldr	r1, [r1, #8]
   1454c:	f8dd 8020 	ldr.w	r8, [sp, #32]
   14550:	428a      	cmp	r2, r1
   14552:	bfb8      	it	lt
   14554:	460a      	movlt	r2, r1
   14556:	f8c9 2000 	str.w	r2, [r9]
   1455a:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
   1455e:	4606      	mov	r6, r0
   14560:	461f      	mov	r7, r3
   14562:	b111      	cbz	r1, 1456a <_printf_common+0x2a>
   14564:	3201      	adds	r2, #1
   14566:	f8c9 2000 	str.w	r2, [r9]
   1456a:	6823      	ldr	r3, [r4, #0]
   1456c:	0699      	lsls	r1, r3, #26
   1456e:	d55c      	bpl.n	1462a <_printf_common+0xea>
   14570:	f8d9 2000 	ldr.w	r2, [r9]
   14574:	3202      	adds	r2, #2
   14576:	f8c9 2000 	str.w	r2, [r9]
   1457a:	6823      	ldr	r3, [r4, #0]
   1457c:	f013 0f06 	tst.w	r3, #6
   14580:	4619      	mov	r1, r3
   14582:	d11d      	bne.n	145c0 <_printf_common+0x80>
   14584:	68e1      	ldr	r1, [r4, #12]
   14586:	1a8a      	subs	r2, r1, r2
   14588:	2a00      	cmp	r2, #0
   1458a:	bfd8      	it	le
   1458c:	4619      	movle	r1, r3
   1458e:	dd17      	ble.n	145c0 <_printf_common+0x80>
   14590:	f104 0a19 	add.w	sl, r4, #25
   14594:	2500      	movs	r5, #0
   14596:	e005      	b.n	145a4 <_printf_common+0x64>
   14598:	68e3      	ldr	r3, [r4, #12]
   1459a:	f8d9 2000 	ldr.w	r2, [r9]
   1459e:	1a9b      	subs	r3, r3, r2
   145a0:	42ab      	cmp	r3, r5
   145a2:	dd0c      	ble.n	145be <_printf_common+0x7e>
   145a4:	2301      	movs	r3, #1
   145a6:	4652      	mov	r2, sl
   145a8:	4639      	mov	r1, r7
   145aa:	4630      	mov	r0, r6
   145ac:	47c0      	blx	r8
   145ae:	3001      	adds	r0, #1
   145b0:	f105 0501 	add.w	r5, r5, #1
   145b4:	d1f0      	bne.n	14598 <_printf_common+0x58>
   145b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   145ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   145be:	6821      	ldr	r1, [r4, #0]
   145c0:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   145c4:	3300      	adds	r3, #0
   145c6:	bf18      	it	ne
   145c8:	2301      	movne	r3, #1
   145ca:	068a      	lsls	r2, r1, #26
   145cc:	d50a      	bpl.n	145e4 <_printf_common+0xa4>
   145ce:	18e1      	adds	r1, r4, r3
   145d0:	1c5a      	adds	r2, r3, #1
   145d2:	2030      	movs	r0, #48	; 0x30
   145d4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   145d8:	4422      	add	r2, r4
   145da:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   145de:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   145e2:	3302      	adds	r3, #2
   145e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
   145e8:	4639      	mov	r1, r7
   145ea:	4630      	mov	r0, r6
   145ec:	47c0      	blx	r8
   145ee:	3001      	adds	r0, #1
   145f0:	d0e1      	beq.n	145b6 <_printf_common+0x76>
   145f2:	6823      	ldr	r3, [r4, #0]
   145f4:	68a2      	ldr	r2, [r4, #8]
   145f6:	6921      	ldr	r1, [r4, #16]
   145f8:	f003 0306 	and.w	r3, r3, #6
   145fc:	2b04      	cmp	r3, #4
   145fe:	d01d      	beq.n	1463c <_printf_common+0xfc>
   14600:	428a      	cmp	r2, r1
   14602:	dd26      	ble.n	14652 <_printf_common+0x112>
   14604:	f04f 0900 	mov.w	r9, #0
   14608:	1a52      	subs	r2, r2, r1
   1460a:	4491      	add	r9, r2
   1460c:	341a      	adds	r4, #26
   1460e:	2500      	movs	r5, #0
   14610:	e001      	b.n	14616 <_printf_common+0xd6>
   14612:	454d      	cmp	r5, r9
   14614:	da1d      	bge.n	14652 <_printf_common+0x112>
   14616:	2301      	movs	r3, #1
   14618:	4622      	mov	r2, r4
   1461a:	4639      	mov	r1, r7
   1461c:	4630      	mov	r0, r6
   1461e:	47c0      	blx	r8
   14620:	3001      	adds	r0, #1
   14622:	f105 0501 	add.w	r5, r5, #1
   14626:	d1f4      	bne.n	14612 <_printf_common+0xd2>
   14628:	e7c5      	b.n	145b6 <_printf_common+0x76>
   1462a:	f013 0f06 	tst.w	r3, #6
   1462e:	d013      	beq.n	14658 <_printf_common+0x118>
   14630:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   14634:	3300      	adds	r3, #0
   14636:	bf18      	it	ne
   14638:	2301      	movne	r3, #1
   1463a:	e7d3      	b.n	145e4 <_printf_common+0xa4>
   1463c:	f8d9 0000 	ldr.w	r0, [r9]
   14640:	68e3      	ldr	r3, [r4, #12]
   14642:	428a      	cmp	r2, r1
   14644:	eba3 0300 	sub.w	r3, r3, r0
   14648:	ea23 79e3 	bic.w	r9, r3, r3, asr #31
   1464c:	dcdc      	bgt.n	14608 <_printf_common+0xc8>
   1464e:	2b00      	cmp	r3, #0
   14650:	dcdc      	bgt.n	1460c <_printf_common+0xcc>
   14652:	2000      	movs	r0, #0
   14654:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   14658:	68e1      	ldr	r1, [r4, #12]
   1465a:	f8d9 2000 	ldr.w	r2, [r9]
   1465e:	1a8a      	subs	r2, r1, r2
   14660:	2a00      	cmp	r2, #0
   14662:	bfd8      	it	le
   14664:	4619      	movle	r1, r3
   14666:	dc93      	bgt.n	14590 <_printf_common+0x50>
   14668:	e7aa      	b.n	145c0 <_printf_common+0x80>
   1466a:	bf00      	nop

0001466c <_printf_i>:
   1466c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   14670:	460c      	mov	r4, r1
   14672:	7e09      	ldrb	r1, [r1, #24]
   14674:	b085      	sub	sp, #20
   14676:	296e      	cmp	r1, #110	; 0x6e
   14678:	4606      	mov	r6, r0
   1467a:	4617      	mov	r7, r2
   1467c:	980c      	ldr	r0, [sp, #48]	; 0x30
   1467e:	4698      	mov	r8, r3
   14680:	f104 0e43 	add.w	lr, r4, #67	; 0x43
   14684:	d06d      	beq.n	14762 <_printf_i+0xf6>
   14686:	d939      	bls.n	146fc <_printf_i+0x90>
   14688:	2973      	cmp	r1, #115	; 0x73
   1468a:	f000 80f6 	beq.w	1487a <_printf_i+0x20e>
   1468e:	d944      	bls.n	1471a <_printf_i+0xae>
   14690:	2975      	cmp	r1, #117	; 0x75
   14692:	f000 8104 	beq.w	1489e <_printf_i+0x232>
   14696:	2978      	cmp	r1, #120	; 0x78
   14698:	f040 8111 	bne.w	148be <_printf_i+0x252>
   1469c:	2378      	movs	r3, #120	; 0x78
   1469e:	6822      	ldr	r2, [r4, #0]
   146a0:	f8df c258 	ldr.w	ip, [pc, #600]	; 148fc <_printf_i+0x290>
   146a4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   146a8:	6801      	ldr	r1, [r0, #0]
   146aa:	0615      	lsls	r5, r2, #24
   146ac:	f851 3b04 	ldr.w	r3, [r1], #4
   146b0:	6001      	str	r1, [r0, #0]
   146b2:	f140 80a1 	bpl.w	147f8 <_printf_i+0x18c>
   146b6:	07d1      	lsls	r1, r2, #31
   146b8:	bf44      	itt	mi
   146ba:	f042 0220 	orrmi.w	r2, r2, #32
   146be:	6022      	strmi	r2, [r4, #0]
   146c0:	2b00      	cmp	r3, #0
   146c2:	f000 8093 	beq.w	147ec <_printf_i+0x180>
   146c6:	2210      	movs	r2, #16
   146c8:	2100      	movs	r1, #0
   146ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
   146ce:	6860      	ldr	r0, [r4, #4]
   146d0:	60a0      	str	r0, [r4, #8]
   146d2:	2800      	cmp	r0, #0
   146d4:	f2c0 80c8 	blt.w	14868 <_printf_i+0x1fc>
   146d8:	6821      	ldr	r1, [r4, #0]
   146da:	f021 0104 	bic.w	r1, r1, #4
   146de:	6021      	str	r1, [r4, #0]
   146e0:	2b00      	cmp	r3, #0
   146e2:	f040 80a3 	bne.w	1482c <_printf_i+0x1c0>
   146e6:	2800      	cmp	r0, #0
   146e8:	f040 80c0 	bne.w	1486c <_printf_i+0x200>
   146ec:	4675      	mov	r5, lr
   146ee:	2a08      	cmp	r2, #8
   146f0:	f000 80ac 	beq.w	1484c <_printf_i+0x1e0>
   146f4:	ebae 0305 	sub.w	r3, lr, r5
   146f8:	6123      	str	r3, [r4, #16]
   146fa:	e041      	b.n	14780 <_printf_i+0x114>
   146fc:	2963      	cmp	r1, #99	; 0x63
   146fe:	f000 80e5 	beq.w	148cc <_printf_i+0x260>
   14702:	d81a      	bhi.n	1473a <_printf_i+0xce>
   14704:	2900      	cmp	r1, #0
   14706:	d038      	beq.n	1477a <_printf_i+0x10e>
   14708:	2958      	cmp	r1, #88	; 0x58
   1470a:	f040 80d8 	bne.w	148be <_printf_i+0x252>
   1470e:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
   14712:	6822      	ldr	r2, [r4, #0]
   14714:	f8df c1e8 	ldr.w	ip, [pc, #488]	; 14900 <_printf_i+0x294>
   14718:	e7c6      	b.n	146a8 <_printf_i+0x3c>
   1471a:	296f      	cmp	r1, #111	; 0x6f
   1471c:	f000 80bf 	beq.w	1489e <_printf_i+0x232>
   14720:	2970      	cmp	r1, #112	; 0x70
   14722:	f040 80cc 	bne.w	148be <_printf_i+0x252>
   14726:	6822      	ldr	r2, [r4, #0]
   14728:	f8df c1d0 	ldr.w	ip, [pc, #464]	; 148fc <_printf_i+0x290>
   1472c:	f042 0220 	orr.w	r2, r2, #32
   14730:	2378      	movs	r3, #120	; 0x78
   14732:	6022      	str	r2, [r4, #0]
   14734:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
   14738:	e7b6      	b.n	146a8 <_printf_i+0x3c>
   1473a:	2964      	cmp	r1, #100	; 0x64
   1473c:	d002      	beq.n	14744 <_printf_i+0xd8>
   1473e:	2969      	cmp	r1, #105	; 0x69
   14740:	f040 80bd 	bne.w	148be <_printf_i+0x252>
   14744:	6822      	ldr	r2, [r4, #0]
   14746:	6803      	ldr	r3, [r0, #0]
   14748:	0611      	lsls	r1, r2, #24
   1474a:	f103 0504 	add.w	r5, r3, #4
   1474e:	d557      	bpl.n	14800 <_printf_i+0x194>
   14750:	6819      	ldr	r1, [r3, #0]
   14752:	6005      	str	r5, [r0, #0]
   14754:	460b      	mov	r3, r1
   14756:	2900      	cmp	r1, #0
   14758:	db59      	blt.n	1480e <_printf_i+0x1a2>
   1475a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 14900 <_printf_i+0x294>
   1475e:	220a      	movs	r2, #10
   14760:	e7b5      	b.n	146ce <_printf_i+0x62>
   14762:	6803      	ldr	r3, [r0, #0]
   14764:	6822      	ldr	r2, [r4, #0]
   14766:	6961      	ldr	r1, [r4, #20]
   14768:	1d1d      	adds	r5, r3, #4
   1476a:	6005      	str	r5, [r0, #0]
   1476c:	0615      	lsls	r5, r2, #24
   1476e:	681b      	ldr	r3, [r3, #0]
   14770:	d402      	bmi.n	14778 <_printf_i+0x10c>
   14772:	0650      	lsls	r0, r2, #25
   14774:	f100 80bd 	bmi.w	148f2 <_printf_i+0x286>
   14778:	6019      	str	r1, [r3, #0]
   1477a:	2300      	movs	r3, #0
   1477c:	4675      	mov	r5, lr
   1477e:	6123      	str	r3, [r4, #16]
   14780:	f8cd 8000 	str.w	r8, [sp]
   14784:	463b      	mov	r3, r7
   14786:	aa03      	add	r2, sp, #12
   14788:	4621      	mov	r1, r4
   1478a:	4630      	mov	r0, r6
   1478c:	f7ff fed8 	bl	14540 <_printf_common>
   14790:	3001      	adds	r0, #1
   14792:	d020      	beq.n	147d6 <_printf_i+0x16a>
   14794:	462a      	mov	r2, r5
   14796:	6923      	ldr	r3, [r4, #16]
   14798:	4639      	mov	r1, r7
   1479a:	4630      	mov	r0, r6
   1479c:	47c0      	blx	r8
   1479e:	3001      	adds	r0, #1
   147a0:	d019      	beq.n	147d6 <_printf_i+0x16a>
   147a2:	6822      	ldr	r2, [r4, #0]
   147a4:	9803      	ldr	r0, [sp, #12]
   147a6:	68e3      	ldr	r3, [r4, #12]
   147a8:	0792      	lsls	r2, r2, #30
   147aa:	d519      	bpl.n	147e0 <_printf_i+0x174>
   147ac:	1a1a      	subs	r2, r3, r0
   147ae:	2a00      	cmp	r2, #0
   147b0:	dd16      	ble.n	147e0 <_printf_i+0x174>
   147b2:	f104 0919 	add.w	r9, r4, #25
   147b6:	2500      	movs	r5, #0
   147b8:	e004      	b.n	147c4 <_printf_i+0x158>
   147ba:	68e3      	ldr	r3, [r4, #12]
   147bc:	9803      	ldr	r0, [sp, #12]
   147be:	1a1a      	subs	r2, r3, r0
   147c0:	42aa      	cmp	r2, r5
   147c2:	dd0d      	ble.n	147e0 <_printf_i+0x174>
   147c4:	2301      	movs	r3, #1
   147c6:	464a      	mov	r2, r9
   147c8:	4639      	mov	r1, r7
   147ca:	4630      	mov	r0, r6
   147cc:	47c0      	blx	r8
   147ce:	3001      	adds	r0, #1
   147d0:	f105 0501 	add.w	r5, r5, #1
   147d4:	d1f1      	bne.n	147ba <_printf_i+0x14e>
   147d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   147da:	b005      	add	sp, #20
   147dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   147e0:	4298      	cmp	r0, r3
   147e2:	bfb8      	it	lt
   147e4:	4618      	movlt	r0, r3
   147e6:	b005      	add	sp, #20
   147e8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   147ec:	6822      	ldr	r2, [r4, #0]
   147ee:	f022 0220 	bic.w	r2, r2, #32
   147f2:	6022      	str	r2, [r4, #0]
   147f4:	2210      	movs	r2, #16
   147f6:	e767      	b.n	146c8 <_printf_i+0x5c>
   147f8:	0650      	lsls	r0, r2, #25
   147fa:	bf48      	it	mi
   147fc:	b29b      	uxthmi	r3, r3
   147fe:	e75a      	b.n	146b6 <_printf_i+0x4a>
   14800:	0651      	lsls	r1, r2, #25
   14802:	d5a5      	bpl.n	14750 <_printf_i+0xe4>
   14804:	f9b3 3000 	ldrsh.w	r3, [r3]
   14808:	6005      	str	r5, [r0, #0]
   1480a:	4619      	mov	r1, r3
   1480c:	e7a3      	b.n	14756 <_printf_i+0xea>
   1480e:	6861      	ldr	r1, [r4, #4]
   14810:	60a1      	str	r1, [r4, #8]
   14812:	202d      	movs	r0, #45	; 0x2d
   14814:	2900      	cmp	r1, #0
   14816:	f1c3 0300 	rsb	r3, r3, #0
   1481a:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
   1481e:	db02      	blt.n	14826 <_printf_i+0x1ba>
   14820:	f022 0204 	bic.w	r2, r2, #4
   14824:	6022      	str	r2, [r4, #0]
   14826:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 14900 <_printf_i+0x294>
   1482a:	220a      	movs	r2, #10
   1482c:	4675      	mov	r5, lr
   1482e:	e000      	b.n	14832 <_printf_i+0x1c6>
   14830:	460b      	mov	r3, r1
   14832:	fbb3 f1f2 	udiv	r1, r3, r2
   14836:	fb02 3011 	mls	r0, r2, r1, r3
   1483a:	4293      	cmp	r3, r2
   1483c:	f81c 0000 	ldrb.w	r0, [ip, r0]
   14840:	f805 0d01 	strb.w	r0, [r5, #-1]!
   14844:	d2f4      	bcs.n	14830 <_printf_i+0x1c4>
   14846:	2a08      	cmp	r2, #8
   14848:	f47f af54 	bne.w	146f4 <_printf_i+0x88>
   1484c:	6823      	ldr	r3, [r4, #0]
   1484e:	07db      	lsls	r3, r3, #31
   14850:	f57f af50 	bpl.w	146f4 <_printf_i+0x88>
   14854:	6862      	ldr	r2, [r4, #4]
   14856:	6923      	ldr	r3, [r4, #16]
   14858:	429a      	cmp	r2, r3
   1485a:	f73f af4b 	bgt.w	146f4 <_printf_i+0x88>
   1485e:	2330      	movs	r3, #48	; 0x30
   14860:	f805 3c01 	strb.w	r3, [r5, #-1]
   14864:	3d01      	subs	r5, #1
   14866:	e745      	b.n	146f4 <_printf_i+0x88>
   14868:	2b00      	cmp	r3, #0
   1486a:	d1df      	bne.n	1482c <_printf_i+0x1c0>
   1486c:	f89c 3000 	ldrb.w	r3, [ip]
   14870:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   14874:	f104 0542 	add.w	r5, r4, #66	; 0x42
   14878:	e739      	b.n	146ee <_printf_i+0x82>
   1487a:	6803      	ldr	r3, [r0, #0]
   1487c:	6862      	ldr	r2, [r4, #4]
   1487e:	1d19      	adds	r1, r3, #4
   14880:	6001      	str	r1, [r0, #0]
   14882:	681d      	ldr	r5, [r3, #0]
   14884:	2100      	movs	r1, #0
   14886:	4628      	mov	r0, r5
   14888:	f000 fa72 	bl	14d70 <memchr>
   1488c:	2800      	cmp	r0, #0
   1488e:	d032      	beq.n	148f6 <_printf_i+0x28a>
   14890:	1b40      	subs	r0, r0, r5
   14892:	6060      	str	r0, [r4, #4]
   14894:	6120      	str	r0, [r4, #16]
   14896:	2300      	movs	r3, #0
   14898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   1489c:	e770      	b.n	14780 <_printf_i+0x114>
   1489e:	6822      	ldr	r2, [r4, #0]
   148a0:	6803      	ldr	r3, [r0, #0]
   148a2:	f012 0f80 	tst.w	r2, #128	; 0x80
   148a6:	f103 0504 	add.w	r5, r3, #4
   148aa:	d01a      	beq.n	148e2 <_printf_i+0x276>
   148ac:	681b      	ldr	r3, [r3, #0]
   148ae:	6005      	str	r5, [r0, #0]
   148b0:	296f      	cmp	r1, #111	; 0x6f
   148b2:	bf0c      	ite	eq
   148b4:	2208      	moveq	r2, #8
   148b6:	220a      	movne	r2, #10
   148b8:	f8df c044 	ldr.w	ip, [pc, #68]	; 14900 <_printf_i+0x294>
   148bc:	e704      	b.n	146c8 <_printf_i+0x5c>
   148be:	2301      	movs	r3, #1
   148c0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
   148c4:	6123      	str	r3, [r4, #16]
   148c6:	f104 0542 	add.w	r5, r4, #66	; 0x42
   148ca:	e7e4      	b.n	14896 <_printf_i+0x22a>
   148cc:	6803      	ldr	r3, [r0, #0]
   148ce:	681a      	ldr	r2, [r3, #0]
   148d0:	1d19      	adds	r1, r3, #4
   148d2:	2301      	movs	r3, #1
   148d4:	6001      	str	r1, [r0, #0]
   148d6:	f104 0542 	add.w	r5, r4, #66	; 0x42
   148da:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
   148de:	6123      	str	r3, [r4, #16]
   148e0:	e7d9      	b.n	14896 <_printf_i+0x22a>
   148e2:	f012 0f40 	tst.w	r2, #64	; 0x40
   148e6:	bf0d      	iteet	eq
   148e8:	681b      	ldreq	r3, [r3, #0]
   148ea:	6005      	strne	r5, [r0, #0]
   148ec:	881b      	ldrhne	r3, [r3, #0]
   148ee:	6005      	streq	r5, [r0, #0]
   148f0:	e7de      	b.n	148b0 <_printf_i+0x244>
   148f2:	8019      	strh	r1, [r3, #0]
   148f4:	e741      	b.n	1477a <_printf_i+0x10e>
   148f6:	6860      	ldr	r0, [r4, #4]
   148f8:	e7cc      	b.n	14894 <_printf_i+0x228>
   148fa:	bf00      	nop
   148fc:	00015f20 	.word	0x00015f20
   14900:	00015f0c 	.word	0x00015f0c

00014904 <__sread>:
   14904:	b510      	push	{r4, lr}
   14906:	460c      	mov	r4, r1
   14908:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   1490c:	f000 fb0e 	bl	14f2c <_read_r>
   14910:	2800      	cmp	r0, #0
   14912:	db03      	blt.n	1491c <__sread+0x18>
   14914:	6d63      	ldr	r3, [r4, #84]	; 0x54
   14916:	4403      	add	r3, r0
   14918:	6563      	str	r3, [r4, #84]	; 0x54
   1491a:	bd10      	pop	{r4, pc}
   1491c:	89a3      	ldrh	r3, [r4, #12]
   1491e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   14922:	81a3      	strh	r3, [r4, #12]
   14924:	bd10      	pop	{r4, pc}
   14926:	bf00      	nop

00014928 <__seofread>:
   14928:	2000      	movs	r0, #0
   1492a:	4770      	bx	lr

0001492c <__swrite>:
   1492c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   14930:	4616      	mov	r6, r2
   14932:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
   14936:	461f      	mov	r7, r3
   14938:	05d3      	lsls	r3, r2, #23
   1493a:	460c      	mov	r4, r1
   1493c:	4605      	mov	r5, r0
   1493e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   14942:	d409      	bmi.n	14958 <__swrite+0x2c>
   14944:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
   14948:	81a2      	strh	r2, [r4, #12]
   1494a:	463b      	mov	r3, r7
   1494c:	4632      	mov	r2, r6
   1494e:	4628      	mov	r0, r5
   14950:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   14954:	f000 b81e 	b.w	14994 <_write_r>
   14958:	2200      	movs	r2, #0
   1495a:	2302      	movs	r3, #2
   1495c:	f000 f9ec 	bl	14d38 <_lseek_r>
   14960:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   14964:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   14968:	e7ec      	b.n	14944 <__swrite+0x18>
   1496a:	bf00      	nop

0001496c <__sseek>:
   1496c:	b510      	push	{r4, lr}
   1496e:	460c      	mov	r4, r1
   14970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   14974:	f000 f9e0 	bl	14d38 <_lseek_r>
   14978:	89a3      	ldrh	r3, [r4, #12]
   1497a:	1c42      	adds	r2, r0, #1
   1497c:	bf0e      	itee	eq
   1497e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   14982:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   14986:	6560      	strne	r0, [r4, #84]	; 0x54
   14988:	81a3      	strh	r3, [r4, #12]
   1498a:	bd10      	pop	{r4, pc}

0001498c <__sclose>:
   1498c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   14990:	f000 b816 	b.w	149c0 <_close_r>

00014994 <_write_r>:
   14994:	b570      	push	{r4, r5, r6, lr}
   14996:	460d      	mov	r5, r1
   14998:	4c08      	ldr	r4, [pc, #32]	; (149bc <_write_r+0x28>)
   1499a:	4611      	mov	r1, r2
   1499c:	4606      	mov	r6, r0
   1499e:	461a      	mov	r2, r3
   149a0:	4628      	mov	r0, r5
   149a2:	2300      	movs	r3, #0
   149a4:	6023      	str	r3, [r4, #0]
   149a6:	f7f6 fdd5 	bl	b554 <_write>
   149aa:	1c43      	adds	r3, r0, #1
   149ac:	d000      	beq.n	149b0 <_write_r+0x1c>
   149ae:	bd70      	pop	{r4, r5, r6, pc}
   149b0:	6823      	ldr	r3, [r4, #0]
   149b2:	2b00      	cmp	r3, #0
   149b4:	d0fb      	beq.n	149ae <_write_r+0x1a>
   149b6:	6033      	str	r3, [r6, #0]
   149b8:	bd70      	pop	{r4, r5, r6, pc}
   149ba:	bf00      	nop
   149bc:	20014f64 	.word	0x20014f64

000149c0 <_close_r>:
   149c0:	b538      	push	{r3, r4, r5, lr}
   149c2:	4c07      	ldr	r4, [pc, #28]	; (149e0 <_close_r+0x20>)
   149c4:	2300      	movs	r3, #0
   149c6:	4605      	mov	r5, r0
   149c8:	4608      	mov	r0, r1
   149ca:	6023      	str	r3, [r4, #0]
   149cc:	f7f6 ff9e 	bl	b90c <_close>
   149d0:	1c43      	adds	r3, r0, #1
   149d2:	d000      	beq.n	149d6 <_close_r+0x16>
   149d4:	bd38      	pop	{r3, r4, r5, pc}
   149d6:	6823      	ldr	r3, [r4, #0]
   149d8:	2b00      	cmp	r3, #0
   149da:	d0fb      	beq.n	149d4 <_close_r+0x14>
   149dc:	602b      	str	r3, [r5, #0]
   149de:	bd38      	pop	{r3, r4, r5, pc}
   149e0:	20014f64 	.word	0x20014f64

000149e4 <_fstat_r>:
   149e4:	b538      	push	{r3, r4, r5, lr}
   149e6:	460b      	mov	r3, r1
   149e8:	4c07      	ldr	r4, [pc, #28]	; (14a08 <_fstat_r+0x24>)
   149ea:	4605      	mov	r5, r0
   149ec:	4611      	mov	r1, r2
   149ee:	4618      	mov	r0, r3
   149f0:	2300      	movs	r3, #0
   149f2:	6023      	str	r3, [r4, #0]
   149f4:	f7f6 ff8d 	bl	b912 <_fstat>
   149f8:	1c43      	adds	r3, r0, #1
   149fa:	d000      	beq.n	149fe <_fstat_r+0x1a>
   149fc:	bd38      	pop	{r3, r4, r5, pc}
   149fe:	6823      	ldr	r3, [r4, #0]
   14a00:	2b00      	cmp	r3, #0
   14a02:	d0fb      	beq.n	149fc <_fstat_r+0x18>
   14a04:	602b      	str	r3, [r5, #0]
   14a06:	bd38      	pop	{r3, r4, r5, pc}
   14a08:	20014f64 	.word	0x20014f64

00014a0c <__sfvwrite_r>:
   14a0c:	6893      	ldr	r3, [r2, #8]
   14a0e:	2b00      	cmp	r3, #0
   14a10:	f000 8102 	beq.w	14c18 <__sfvwrite_r+0x20c>
   14a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14a18:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   14a1c:	b29b      	uxth	r3, r3
   14a1e:	460c      	mov	r4, r1
   14a20:	0719      	lsls	r1, r3, #28
   14a22:	b083      	sub	sp, #12
   14a24:	4682      	mov	sl, r0
   14a26:	4690      	mov	r8, r2
   14a28:	d535      	bpl.n	14a96 <__sfvwrite_r+0x8a>
   14a2a:	6922      	ldr	r2, [r4, #16]
   14a2c:	b39a      	cbz	r2, 14a96 <__sfvwrite_r+0x8a>
   14a2e:	f013 0202 	ands.w	r2, r3, #2
   14a32:	f8d8 6000 	ldr.w	r6, [r8]
   14a36:	d03d      	beq.n	14ab4 <__sfvwrite_r+0xa8>
   14a38:	2700      	movs	r7, #0
   14a3a:	f8d4 b028 	ldr.w	fp, [r4, #40]	; 0x28
   14a3e:	f8d4 c020 	ldr.w	ip, [r4, #32]
   14a42:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 14d10 <__sfvwrite_r+0x304>
   14a46:	463d      	mov	r5, r7
   14a48:	454d      	cmp	r5, r9
   14a4a:	462b      	mov	r3, r5
   14a4c:	463a      	mov	r2, r7
   14a4e:	bf28      	it	cs
   14a50:	464b      	movcs	r3, r9
   14a52:	4661      	mov	r1, ip
   14a54:	4650      	mov	r0, sl
   14a56:	b1d5      	cbz	r5, 14a8e <__sfvwrite_r+0x82>
   14a58:	47d8      	blx	fp
   14a5a:	2800      	cmp	r0, #0
   14a5c:	f340 80d2 	ble.w	14c04 <__sfvwrite_r+0x1f8>
   14a60:	f8d8 3008 	ldr.w	r3, [r8, #8]
   14a64:	1a1b      	subs	r3, r3, r0
   14a66:	4407      	add	r7, r0
   14a68:	1a2d      	subs	r5, r5, r0
   14a6a:	f8c8 3008 	str.w	r3, [r8, #8]
   14a6e:	2b00      	cmp	r3, #0
   14a70:	f000 80b7 	beq.w	14be2 <__sfvwrite_r+0x1d6>
   14a74:	f8d4 c020 	ldr.w	ip, [r4, #32]
   14a78:	f8d4 b028 	ldr.w	fp, [r4, #40]	; 0x28
   14a7c:	454d      	cmp	r5, r9
   14a7e:	462b      	mov	r3, r5
   14a80:	463a      	mov	r2, r7
   14a82:	bf28      	it	cs
   14a84:	464b      	movcs	r3, r9
   14a86:	4661      	mov	r1, ip
   14a88:	4650      	mov	r0, sl
   14a8a:	2d00      	cmp	r5, #0
   14a8c:	d1e4      	bne.n	14a58 <__sfvwrite_r+0x4c>
   14a8e:	e9d6 7500 	ldrd	r7, r5, [r6]
   14a92:	3608      	adds	r6, #8
   14a94:	e7d8      	b.n	14a48 <__sfvwrite_r+0x3c>
   14a96:	4621      	mov	r1, r4
   14a98:	4650      	mov	r0, sl
   14a9a:	f7fe fe5f 	bl	1375c <__swsetup_r>
   14a9e:	2800      	cmp	r0, #0
   14aa0:	f040 8130 	bne.w	14d04 <__sfvwrite_r+0x2f8>
   14aa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   14aa8:	f8d8 6000 	ldr.w	r6, [r8]
   14aac:	b29b      	uxth	r3, r3
   14aae:	f013 0202 	ands.w	r2, r3, #2
   14ab2:	d1c1      	bne.n	14a38 <__sfvwrite_r+0x2c>
   14ab4:	f013 0901 	ands.w	r9, r3, #1
   14ab8:	f040 80b0 	bne.w	14c1c <__sfvwrite_r+0x210>
   14abc:	68a7      	ldr	r7, [r4, #8]
   14abe:	6820      	ldr	r0, [r4, #0]
   14ac0:	464d      	mov	r5, r9
   14ac2:	2d00      	cmp	r5, #0
   14ac4:	d054      	beq.n	14b70 <__sfvwrite_r+0x164>
   14ac6:	059a      	lsls	r2, r3, #22
   14ac8:	f140 80bc 	bpl.w	14c44 <__sfvwrite_r+0x238>
   14acc:	42af      	cmp	r7, r5
   14ace:	46bb      	mov	fp, r7
   14ad0:	f200 80e7 	bhi.w	14ca2 <__sfvwrite_r+0x296>
   14ad4:	f413 6f90 	tst.w	r3, #1152	; 0x480
   14ad8:	d02f      	beq.n	14b3a <__sfvwrite_r+0x12e>
   14ada:	e9d4 1704 	ldrd	r1, r7, [r4, #16]
   14ade:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   14ae2:	eba0 0b01 	sub.w	fp, r0, r1
   14ae6:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   14aea:	1c68      	adds	r0, r5, #1
   14aec:	107f      	asrs	r7, r7, #1
   14aee:	4458      	add	r0, fp
   14af0:	42b8      	cmp	r0, r7
   14af2:	463a      	mov	r2, r7
   14af4:	bf84      	itt	hi
   14af6:	4607      	movhi	r7, r0
   14af8:	463a      	movhi	r2, r7
   14afa:	055b      	lsls	r3, r3, #21
   14afc:	f140 80e9 	bpl.w	14cd2 <__sfvwrite_r+0x2c6>
   14b00:	4611      	mov	r1, r2
   14b02:	4650      	mov	r0, sl
   14b04:	f7fe f87c 	bl	12c00 <_malloc_r>
   14b08:	2800      	cmp	r0, #0
   14b0a:	f000 80f5 	beq.w	14cf8 <__sfvwrite_r+0x2ec>
   14b0e:	465a      	mov	r2, fp
   14b10:	6921      	ldr	r1, [r4, #16]
   14b12:	9001      	str	r0, [sp, #4]
   14b14:	f7fd ff34 	bl	12980 <memcpy>
   14b18:	89a2      	ldrh	r2, [r4, #12]
   14b1a:	9b01      	ldr	r3, [sp, #4]
   14b1c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   14b20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   14b24:	81a2      	strh	r2, [r4, #12]
   14b26:	eba7 020b 	sub.w	r2, r7, fp
   14b2a:	eb03 000b 	add.w	r0, r3, fp
   14b2e:	6167      	str	r7, [r4, #20]
   14b30:	6123      	str	r3, [r4, #16]
   14b32:	6020      	str	r0, [r4, #0]
   14b34:	60a2      	str	r2, [r4, #8]
   14b36:	462f      	mov	r7, r5
   14b38:	46ab      	mov	fp, r5
   14b3a:	465a      	mov	r2, fp
   14b3c:	4649      	mov	r1, r9
   14b3e:	f000 f967 	bl	14e10 <memmove>
   14b42:	68a2      	ldr	r2, [r4, #8]
   14b44:	6823      	ldr	r3, [r4, #0]
   14b46:	1bd2      	subs	r2, r2, r7
   14b48:	445b      	add	r3, fp
   14b4a:	462f      	mov	r7, r5
   14b4c:	60a2      	str	r2, [r4, #8]
   14b4e:	6023      	str	r3, [r4, #0]
   14b50:	2500      	movs	r5, #0
   14b52:	f8d8 3008 	ldr.w	r3, [r8, #8]
   14b56:	1bdb      	subs	r3, r3, r7
   14b58:	44b9      	add	r9, r7
   14b5a:	f8c8 3008 	str.w	r3, [r8, #8]
   14b5e:	2b00      	cmp	r3, #0
   14b60:	d03f      	beq.n	14be2 <__sfvwrite_r+0x1d6>
   14b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   14b66:	68a7      	ldr	r7, [r4, #8]
   14b68:	6820      	ldr	r0, [r4, #0]
   14b6a:	b29b      	uxth	r3, r3
   14b6c:	2d00      	cmp	r5, #0
   14b6e:	d1aa      	bne.n	14ac6 <__sfvwrite_r+0xba>
   14b70:	e9d6 9500 	ldrd	r9, r5, [r6]
   14b74:	3608      	adds	r6, #8
   14b76:	e7a4      	b.n	14ac2 <__sfvwrite_r+0xb6>
   14b78:	f10b 0308 	add.w	r3, fp, #8
   14b7c:	e953 6702 	ldrd	r6, r7, [r3, #-8]
   14b80:	469b      	mov	fp, r3
   14b82:	3308      	adds	r3, #8
   14b84:	2f00      	cmp	r7, #0
   14b86:	d0f9      	beq.n	14b7c <__sfvwrite_r+0x170>
   14b88:	463a      	mov	r2, r7
   14b8a:	210a      	movs	r1, #10
   14b8c:	4630      	mov	r0, r6
   14b8e:	f000 f8ef 	bl	14d70 <memchr>
   14b92:	2800      	cmp	r0, #0
   14b94:	d053      	beq.n	14c3e <__sfvwrite_r+0x232>
   14b96:	3001      	adds	r0, #1
   14b98:	eba0 0906 	sub.w	r9, r0, r6
   14b9c:	464b      	mov	r3, r9
   14b9e:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
   14ba2:	6820      	ldr	r0, [r4, #0]
   14ba4:	42bb      	cmp	r3, r7
   14ba6:	bf28      	it	cs
   14ba8:	463b      	movcs	r3, r7
   14baa:	4288      	cmp	r0, r1
   14bac:	d903      	bls.n	14bb6 <__sfvwrite_r+0x1aa>
   14bae:	68a5      	ldr	r5, [r4, #8]
   14bb0:	4415      	add	r5, r2
   14bb2:	42ab      	cmp	r3, r5
   14bb4:	dc19      	bgt.n	14bea <__sfvwrite_r+0x1de>
   14bb6:	429a      	cmp	r2, r3
   14bb8:	dc7d      	bgt.n	14cb6 <__sfvwrite_r+0x2aa>
   14bba:	4613      	mov	r3, r2
   14bbc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
   14bbe:	6a21      	ldr	r1, [r4, #32]
   14bc0:	4632      	mov	r2, r6
   14bc2:	4650      	mov	r0, sl
   14bc4:	47a8      	blx	r5
   14bc6:	1e05      	subs	r5, r0, #0
   14bc8:	dd1c      	ble.n	14c04 <__sfvwrite_r+0x1f8>
   14bca:	ebb9 0905 	subs.w	r9, r9, r5
   14bce:	d06b      	beq.n	14ca8 <__sfvwrite_r+0x29c>
   14bd0:	2001      	movs	r0, #1
   14bd2:	f8d8 3008 	ldr.w	r3, [r8, #8]
   14bd6:	1b5b      	subs	r3, r3, r5
   14bd8:	442e      	add	r6, r5
   14bda:	1b7f      	subs	r7, r7, r5
   14bdc:	f8c8 3008 	str.w	r3, [r8, #8]
   14be0:	bb13      	cbnz	r3, 14c28 <__sfvwrite_r+0x21c>
   14be2:	2000      	movs	r0, #0
   14be4:	b003      	add	sp, #12
   14be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14bea:	4631      	mov	r1, r6
   14bec:	462a      	mov	r2, r5
   14bee:	f000 f90f 	bl	14e10 <memmove>
   14bf2:	6823      	ldr	r3, [r4, #0]
   14bf4:	442b      	add	r3, r5
   14bf6:	6023      	str	r3, [r4, #0]
   14bf8:	4621      	mov	r1, r4
   14bfa:	4650      	mov	r0, sl
   14bfc:	f7fe fec4 	bl	13988 <_fflush_r>
   14c00:	2800      	cmp	r0, #0
   14c02:	d0e2      	beq.n	14bca <__sfvwrite_r+0x1be>
   14c04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   14c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   14c0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   14c10:	81a3      	strh	r3, [r4, #12]
   14c12:	b003      	add	sp, #12
   14c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c18:	2000      	movs	r0, #0
   14c1a:	4770      	bx	lr
   14c1c:	4633      	mov	r3, r6
   14c1e:	4691      	mov	r9, r2
   14c20:	4610      	mov	r0, r2
   14c22:	4617      	mov	r7, r2
   14c24:	464e      	mov	r6, r9
   14c26:	469b      	mov	fp, r3
   14c28:	2f00      	cmp	r7, #0
   14c2a:	d0a5      	beq.n	14b78 <__sfvwrite_r+0x16c>
   14c2c:	2800      	cmp	r0, #0
   14c2e:	d1b5      	bne.n	14b9c <__sfvwrite_r+0x190>
   14c30:	463a      	mov	r2, r7
   14c32:	210a      	movs	r1, #10
   14c34:	4630      	mov	r0, r6
   14c36:	f000 f89b 	bl	14d70 <memchr>
   14c3a:	2800      	cmp	r0, #0
   14c3c:	d1ab      	bne.n	14b96 <__sfvwrite_r+0x18a>
   14c3e:	1c7b      	adds	r3, r7, #1
   14c40:	4699      	mov	r9, r3
   14c42:	e7ac      	b.n	14b9e <__sfvwrite_r+0x192>
   14c44:	6923      	ldr	r3, [r4, #16]
   14c46:	4283      	cmp	r3, r0
   14c48:	d315      	bcc.n	14c76 <__sfvwrite_r+0x26a>
   14c4a:	6961      	ldr	r1, [r4, #20]
   14c4c:	42a9      	cmp	r1, r5
   14c4e:	d812      	bhi.n	14c76 <__sfvwrite_r+0x26a>
   14c50:	4b2e      	ldr	r3, [pc, #184]	; (14d0c <__sfvwrite_r+0x300>)
   14c52:	6aa7      	ldr	r7, [r4, #40]	; 0x28
   14c54:	429d      	cmp	r5, r3
   14c56:	bf94      	ite	ls
   14c58:	462b      	movls	r3, r5
   14c5a:	f06f 4300 	mvnhi.w	r3, #2147483648	; 0x80000000
   14c5e:	464a      	mov	r2, r9
   14c60:	fb93 f3f1 	sdiv	r3, r3, r1
   14c64:	4650      	mov	r0, sl
   14c66:	fb01 f303 	mul.w	r3, r1, r3
   14c6a:	6a21      	ldr	r1, [r4, #32]
   14c6c:	47b8      	blx	r7
   14c6e:	1e07      	subs	r7, r0, #0
   14c70:	ddc8      	ble.n	14c04 <__sfvwrite_r+0x1f8>
   14c72:	1bed      	subs	r5, r5, r7
   14c74:	e76d      	b.n	14b52 <__sfvwrite_r+0x146>
   14c76:	42af      	cmp	r7, r5
   14c78:	bf28      	it	cs
   14c7a:	462f      	movcs	r7, r5
   14c7c:	463a      	mov	r2, r7
   14c7e:	4649      	mov	r1, r9
   14c80:	f000 f8c6 	bl	14e10 <memmove>
   14c84:	68a3      	ldr	r3, [r4, #8]
   14c86:	6822      	ldr	r2, [r4, #0]
   14c88:	1bdb      	subs	r3, r3, r7
   14c8a:	443a      	add	r2, r7
   14c8c:	60a3      	str	r3, [r4, #8]
   14c8e:	6022      	str	r2, [r4, #0]
   14c90:	2b00      	cmp	r3, #0
   14c92:	d1ee      	bne.n	14c72 <__sfvwrite_r+0x266>
   14c94:	4621      	mov	r1, r4
   14c96:	4650      	mov	r0, sl
   14c98:	f7fe fe76 	bl	13988 <_fflush_r>
   14c9c:	2800      	cmp	r0, #0
   14c9e:	d0e8      	beq.n	14c72 <__sfvwrite_r+0x266>
   14ca0:	e7b0      	b.n	14c04 <__sfvwrite_r+0x1f8>
   14ca2:	462f      	mov	r7, r5
   14ca4:	46ab      	mov	fp, r5
   14ca6:	e748      	b.n	14b3a <__sfvwrite_r+0x12e>
   14ca8:	4621      	mov	r1, r4
   14caa:	4650      	mov	r0, sl
   14cac:	f7fe fe6c 	bl	13988 <_fflush_r>
   14cb0:	2800      	cmp	r0, #0
   14cb2:	d08e      	beq.n	14bd2 <__sfvwrite_r+0x1c6>
   14cb4:	e7a6      	b.n	14c04 <__sfvwrite_r+0x1f8>
   14cb6:	461a      	mov	r2, r3
   14cb8:	4631      	mov	r1, r6
   14cba:	9301      	str	r3, [sp, #4]
   14cbc:	f000 f8a8 	bl	14e10 <memmove>
   14cc0:	9b01      	ldr	r3, [sp, #4]
   14cc2:	68a1      	ldr	r1, [r4, #8]
   14cc4:	6822      	ldr	r2, [r4, #0]
   14cc6:	1ac9      	subs	r1, r1, r3
   14cc8:	441a      	add	r2, r3
   14cca:	60a1      	str	r1, [r4, #8]
   14ccc:	6022      	str	r2, [r4, #0]
   14cce:	461d      	mov	r5, r3
   14cd0:	e77b      	b.n	14bca <__sfvwrite_r+0x1be>
   14cd2:	4650      	mov	r0, sl
   14cd4:	f000 f904 	bl	14ee0 <_realloc_r>
   14cd8:	4603      	mov	r3, r0
   14cda:	2800      	cmp	r0, #0
   14cdc:	f47f af23 	bne.w	14b26 <__sfvwrite_r+0x11a>
   14ce0:	6921      	ldr	r1, [r4, #16]
   14ce2:	4650      	mov	r0, sl
   14ce4:	f7fd ff36 	bl	12b54 <_free_r>
   14ce8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   14cec:	220c      	movs	r2, #12
   14cee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   14cf2:	f8ca 2000 	str.w	r2, [sl]
   14cf6:	e787      	b.n	14c08 <__sfvwrite_r+0x1fc>
   14cf8:	230c      	movs	r3, #12
   14cfa:	f8ca 3000 	str.w	r3, [sl]
   14cfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   14d02:	e781      	b.n	14c08 <__sfvwrite_r+0x1fc>
   14d04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   14d08:	e76c      	b.n	14be4 <__sfvwrite_r+0x1d8>
   14d0a:	bf00      	nop
   14d0c:	7ffffffe 	.word	0x7ffffffe
   14d10:	7ffffc00 	.word	0x7ffffc00

00014d14 <_isatty_r>:
   14d14:	b538      	push	{r3, r4, r5, lr}
   14d16:	4c07      	ldr	r4, [pc, #28]	; (14d34 <_isatty_r+0x20>)
   14d18:	2300      	movs	r3, #0
   14d1a:	4605      	mov	r5, r0
   14d1c:	4608      	mov	r0, r1
   14d1e:	6023      	str	r3, [r4, #0]
   14d20:	f7f6 fdfc 	bl	b91c <_isatty>
   14d24:	1c43      	adds	r3, r0, #1
   14d26:	d000      	beq.n	14d2a <_isatty_r+0x16>
   14d28:	bd38      	pop	{r3, r4, r5, pc}
   14d2a:	6823      	ldr	r3, [r4, #0]
   14d2c:	2b00      	cmp	r3, #0
   14d2e:	d0fb      	beq.n	14d28 <_isatty_r+0x14>
   14d30:	602b      	str	r3, [r5, #0]
   14d32:	bd38      	pop	{r3, r4, r5, pc}
   14d34:	20014f64 	.word	0x20014f64

00014d38 <_lseek_r>:
   14d38:	b570      	push	{r4, r5, r6, lr}
   14d3a:	460d      	mov	r5, r1
   14d3c:	4c08      	ldr	r4, [pc, #32]	; (14d60 <_lseek_r+0x28>)
   14d3e:	4611      	mov	r1, r2
   14d40:	4606      	mov	r6, r0
   14d42:	461a      	mov	r2, r3
   14d44:	4628      	mov	r0, r5
   14d46:	2300      	movs	r3, #0
   14d48:	6023      	str	r3, [r4, #0]
   14d4a:	f7f6 fde9 	bl	b920 <_lseek>
   14d4e:	1c43      	adds	r3, r0, #1
   14d50:	d000      	beq.n	14d54 <_lseek_r+0x1c>
   14d52:	bd70      	pop	{r4, r5, r6, pc}
   14d54:	6823      	ldr	r3, [r4, #0]
   14d56:	2b00      	cmp	r3, #0
   14d58:	d0fb      	beq.n	14d52 <_lseek_r+0x1a>
   14d5a:	6033      	str	r3, [r6, #0]
   14d5c:	bd70      	pop	{r4, r5, r6, pc}
   14d5e:	bf00      	nop
   14d60:	20014f64 	.word	0x20014f64
	...

00014d70 <memchr>:
   14d70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   14d74:	2a10      	cmp	r2, #16
   14d76:	db2b      	blt.n	14dd0 <memchr+0x60>
   14d78:	f010 0f07 	tst.w	r0, #7
   14d7c:	d008      	beq.n	14d90 <memchr+0x20>
   14d7e:	f810 3b01 	ldrb.w	r3, [r0], #1
   14d82:	3a01      	subs	r2, #1
   14d84:	428b      	cmp	r3, r1
   14d86:	d02d      	beq.n	14de4 <memchr+0x74>
   14d88:	f010 0f07 	tst.w	r0, #7
   14d8c:	b342      	cbz	r2, 14de0 <memchr+0x70>
   14d8e:	d1f6      	bne.n	14d7e <memchr+0xe>
   14d90:	b4f0      	push	{r4, r5, r6, r7}
   14d92:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
   14d96:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   14d9a:	f022 0407 	bic.w	r4, r2, #7
   14d9e:	f07f 0700 	mvns.w	r7, #0
   14da2:	2300      	movs	r3, #0
   14da4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
   14da8:	3c08      	subs	r4, #8
   14daa:	ea85 0501 	eor.w	r5, r5, r1
   14dae:	ea86 0601 	eor.w	r6, r6, r1
   14db2:	fa85 f547 	uadd8	r5, r5, r7
   14db6:	faa3 f587 	sel	r5, r3, r7
   14dba:	fa86 f647 	uadd8	r6, r6, r7
   14dbe:	faa5 f687 	sel	r6, r5, r7
   14dc2:	b98e      	cbnz	r6, 14de8 <memchr+0x78>
   14dc4:	d1ee      	bne.n	14da4 <memchr+0x34>
   14dc6:	bcf0      	pop	{r4, r5, r6, r7}
   14dc8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   14dcc:	f002 0207 	and.w	r2, r2, #7
   14dd0:	b132      	cbz	r2, 14de0 <memchr+0x70>
   14dd2:	f810 3b01 	ldrb.w	r3, [r0], #1
   14dd6:	3a01      	subs	r2, #1
   14dd8:	ea83 0301 	eor.w	r3, r3, r1
   14ddc:	b113      	cbz	r3, 14de4 <memchr+0x74>
   14dde:	d1f8      	bne.n	14dd2 <memchr+0x62>
   14de0:	2000      	movs	r0, #0
   14de2:	4770      	bx	lr
   14de4:	3801      	subs	r0, #1
   14de6:	4770      	bx	lr
   14de8:	2d00      	cmp	r5, #0
   14dea:	bf06      	itte	eq
   14dec:	4635      	moveq	r5, r6
   14dee:	3803      	subeq	r0, #3
   14df0:	3807      	subne	r0, #7
   14df2:	f015 0f01 	tst.w	r5, #1
   14df6:	d107      	bne.n	14e08 <memchr+0x98>
   14df8:	3001      	adds	r0, #1
   14dfa:	f415 7f80 	tst.w	r5, #256	; 0x100
   14dfe:	bf02      	ittt	eq
   14e00:	3001      	addeq	r0, #1
   14e02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
   14e06:	3001      	addeq	r0, #1
   14e08:	bcf0      	pop	{r4, r5, r6, r7}
   14e0a:	3801      	subs	r0, #1
   14e0c:	4770      	bx	lr
   14e0e:	bf00      	nop

00014e10 <memmove>:
   14e10:	4288      	cmp	r0, r1
   14e12:	b4f0      	push	{r4, r5, r6, r7}
   14e14:	d90d      	bls.n	14e32 <memmove+0x22>
   14e16:	188b      	adds	r3, r1, r2
   14e18:	4283      	cmp	r3, r0
   14e1a:	d90a      	bls.n	14e32 <memmove+0x22>
   14e1c:	1884      	adds	r4, r0, r2
   14e1e:	b132      	cbz	r2, 14e2e <memmove+0x1e>
   14e20:	4622      	mov	r2, r4
   14e22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   14e26:	f802 4d01 	strb.w	r4, [r2, #-1]!
   14e2a:	4299      	cmp	r1, r3
   14e2c:	d1f9      	bne.n	14e22 <memmove+0x12>
   14e2e:	bcf0      	pop	{r4, r5, r6, r7}
   14e30:	4770      	bx	lr
   14e32:	2a0f      	cmp	r2, #15
   14e34:	d80e      	bhi.n	14e54 <memmove+0x44>
   14e36:	4603      	mov	r3, r0
   14e38:	1e54      	subs	r4, r2, #1
   14e3a:	2a00      	cmp	r2, #0
   14e3c:	d0f7      	beq.n	14e2e <memmove+0x1e>
   14e3e:	3401      	adds	r4, #1
   14e40:	440c      	add	r4, r1
   14e42:	3b01      	subs	r3, #1
   14e44:	f811 2b01 	ldrb.w	r2, [r1], #1
   14e48:	f803 2f01 	strb.w	r2, [r3, #1]!
   14e4c:	42a1      	cmp	r1, r4
   14e4e:	d1f9      	bne.n	14e44 <memmove+0x34>
   14e50:	bcf0      	pop	{r4, r5, r6, r7}
   14e52:	4770      	bx	lr
   14e54:	ea40 0301 	orr.w	r3, r0, r1
   14e58:	079b      	lsls	r3, r3, #30
   14e5a:	d13b      	bne.n	14ed4 <memmove+0xc4>
   14e5c:	f1a2 0710 	sub.w	r7, r2, #16
   14e60:	093f      	lsrs	r7, r7, #4
   14e62:	f101 0620 	add.w	r6, r1, #32
   14e66:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   14e6a:	f101 0310 	add.w	r3, r1, #16
   14e6e:	f100 0410 	add.w	r4, r0, #16
   14e72:	f853 5c10 	ldr.w	r5, [r3, #-16]
   14e76:	f844 5c10 	str.w	r5, [r4, #-16]
   14e7a:	f853 5c0c 	ldr.w	r5, [r3, #-12]
   14e7e:	f844 5c0c 	str.w	r5, [r4, #-12]
   14e82:	f853 5c08 	ldr.w	r5, [r3, #-8]
   14e86:	f844 5c08 	str.w	r5, [r4, #-8]
   14e8a:	f853 5c04 	ldr.w	r5, [r3, #-4]
   14e8e:	f844 5c04 	str.w	r5, [r4, #-4]
   14e92:	3310      	adds	r3, #16
   14e94:	42b3      	cmp	r3, r6
   14e96:	f104 0410 	add.w	r4, r4, #16
   14e9a:	d1ea      	bne.n	14e72 <memmove+0x62>
   14e9c:	1c7b      	adds	r3, r7, #1
   14e9e:	011b      	lsls	r3, r3, #4
   14ea0:	f012 0f0c 	tst.w	r2, #12
   14ea4:	4419      	add	r1, r3
   14ea6:	f002 050f 	and.w	r5, r2, #15
   14eaa:	4403      	add	r3, r0
   14eac:	d015      	beq.n	14eda <memmove+0xca>
   14eae:	3d04      	subs	r5, #4
   14eb0:	08ad      	lsrs	r5, r5, #2
   14eb2:	eb03 0c85 	add.w	ip, r3, r5, lsl #2
   14eb6:	1f1c      	subs	r4, r3, #4
   14eb8:	460e      	mov	r6, r1
   14eba:	f856 7b04 	ldr.w	r7, [r6], #4
   14ebe:	f844 7f04 	str.w	r7, [r4, #4]!
   14ec2:	4564      	cmp	r4, ip
   14ec4:	d1f9      	bne.n	14eba <memmove+0xaa>
   14ec6:	3501      	adds	r5, #1
   14ec8:	00ad      	lsls	r5, r5, #2
   14eca:	442b      	add	r3, r5
   14ecc:	4429      	add	r1, r5
   14ece:	f002 0203 	and.w	r2, r2, #3
   14ed2:	e7b1      	b.n	14e38 <memmove+0x28>
   14ed4:	1e54      	subs	r4, r2, #1
   14ed6:	4603      	mov	r3, r0
   14ed8:	e7b1      	b.n	14e3e <memmove+0x2e>
   14eda:	462a      	mov	r2, r5
   14edc:	e7ac      	b.n	14e38 <memmove+0x28>
   14ede:	bf00      	nop

00014ee0 <_realloc_r>:
   14ee0:	b309      	cbz	r1, 14f26 <_realloc_r+0x46>
   14ee2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   14ee4:	4614      	mov	r4, r2
   14ee6:	b1ca      	cbz	r2, 14f1c <_realloc_r+0x3c>
   14ee8:	4606      	mov	r6, r0
   14eea:	460d      	mov	r5, r1
   14eec:	f000 f834 	bl	14f58 <_malloc_usable_size_r>
   14ef0:	42a0      	cmp	r0, r4
   14ef2:	d302      	bcc.n	14efa <_realloc_r+0x1a>
   14ef4:	462f      	mov	r7, r5
   14ef6:	4638      	mov	r0, r7
   14ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14efa:	4621      	mov	r1, r4
   14efc:	4630      	mov	r0, r6
   14efe:	f7fd fe7f 	bl	12c00 <_malloc_r>
   14f02:	4607      	mov	r7, r0
   14f04:	2800      	cmp	r0, #0
   14f06:	d0f6      	beq.n	14ef6 <_realloc_r+0x16>
   14f08:	4622      	mov	r2, r4
   14f0a:	4629      	mov	r1, r5
   14f0c:	f7fd fd38 	bl	12980 <memcpy>
   14f10:	4630      	mov	r0, r6
   14f12:	4629      	mov	r1, r5
   14f14:	f7fd fe1e 	bl	12b54 <_free_r>
   14f18:	4638      	mov	r0, r7
   14f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14f1c:	4627      	mov	r7, r4
   14f1e:	f7fd fe19 	bl	12b54 <_free_r>
   14f22:	4638      	mov	r0, r7
   14f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   14f26:	4611      	mov	r1, r2
   14f28:	f7fd be6a 	b.w	12c00 <_malloc_r>

00014f2c <_read_r>:
   14f2c:	b570      	push	{r4, r5, r6, lr}
   14f2e:	460d      	mov	r5, r1
   14f30:	4c08      	ldr	r4, [pc, #32]	; (14f54 <_read_r+0x28>)
   14f32:	4611      	mov	r1, r2
   14f34:	4606      	mov	r6, r0
   14f36:	461a      	mov	r2, r3
   14f38:	4628      	mov	r0, r5
   14f3a:	2300      	movs	r3, #0
   14f3c:	6023      	str	r3, [r4, #0]
   14f3e:	f7f7 ff5b 	bl	cdf8 <_read>
   14f42:	1c43      	adds	r3, r0, #1
   14f44:	d000      	beq.n	14f48 <_read_r+0x1c>
   14f46:	bd70      	pop	{r4, r5, r6, pc}
   14f48:	6823      	ldr	r3, [r4, #0]
   14f4a:	2b00      	cmp	r3, #0
   14f4c:	d0fb      	beq.n	14f46 <_read_r+0x1a>
   14f4e:	6033      	str	r3, [r6, #0]
   14f50:	bd70      	pop	{r4, r5, r6, pc}
   14f52:	bf00      	nop
   14f54:	20014f64 	.word	0x20014f64

00014f58 <_malloc_usable_size_r>:
   14f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
   14f5c:	1f18      	subs	r0, r3, #4
   14f5e:	2b00      	cmp	r3, #0
   14f60:	bfbc      	itt	lt
   14f62:	580b      	ldrlt	r3, [r1, r0]
   14f64:	18c0      	addlt	r0, r0, r3
   14f66:	4770      	bx	lr
   14f68:	6d617246 	.word	0x6d617246
   14f6c:	74532065 	.word	0x74532065
   14f70:	20747261 	.word	0x20747261
   14f74:	7366664f 	.word	0x7366664f
   14f78:	7b007465 	.word	0x7b007465
   14f7c:	70797422 	.word	0x70797422
   14f80:	223a2265 	.word	0x223a2265
   14f84:	4e524157 	.word	0x4e524157
   14f88:	22474e49 	.word	0x22474e49
   14f8c:	6422202c 	.word	0x6422202c
   14f90:	22617461 	.word	0x22617461
   14f94:	225b203a 	.word	0x225b203a
   14f98:	5d227325 	.word	0x5d227325
   14f9c:	000a0d7d 	.word	0x000a0d7d
   14fa0:	6e6e6f43 	.word	0x6e6e6f43
   14fa4:	00746365 	.word	0x00746365
   14fa8:	7974227b 	.word	0x7974227b
   14fac:	3a226570 	.word	0x3a226570
   14fb0:	41572220 	.word	0x41572220
   14fb4:	4e494e52 	.word	0x4e494e52
   14fb8:	202c2247 	.word	0x202c2247
   14fbc:	74616422 	.word	0x74616422
   14fc0:	203a2261 	.word	0x203a2261
   14fc4:	6e55225b 	.word	0x6e55225b
   14fc8:	776f6e6b 	.word	0x776f6e6b
   14fcc:	73654d20 	.word	0x73654d20
   14fd0:	65676173 	.word	0x65676173
   14fd4:	70795420 	.word	0x70795420
   14fd8:	7d5d2265 	.word	0x7d5d2265
   14fdc:	227b000d 	.word	0x227b000d
   14fe0:	65707974 	.word	0x65707974
   14fe4:	22203a22 	.word	0x22203a22
   14fe8:	4e524157 	.word	0x4e524157
   14fec:	22474e49 	.word	0x22474e49
   14ff0:	6422202c 	.word	0x6422202c
   14ff4:	22617461 	.word	0x22617461
   14ff8:	225b203a 	.word	0x225b203a
   14ffc:	61766e49 	.word	0x61766e49
   15000:	2064696c 	.word	0x2064696c
   15004:	63656843 	.word	0x63656843
   15008:	6d75736b 	.word	0x6d75736b
   1500c:	0d7d5d22 	.word	0x0d7d5d22
   15010:	6d695400 	.word	0x6d695400
   15014:	74756f65 	.word	0x74756f65
   15018:	73694420 	.word	0x73694420
   1501c:	6e6e6f63 	.word	0x6e6e6f63
   15020:	20746365 	.word	0x20746365
   15024:	65522026 	.word	0x65522026
   15028:	20746573 	.word	0x20746573
   1502c:	65636552 	.word	0x65636552
   15030:	72657669 	.word	0x72657669
   15034:	6d695400 	.word	0x6d695400
   15038:	74756f65 	.word	0x74756f65
   1503c:	52202620 	.word	0x52202620
   15040:	74657365 	.word	0x74657365
   15044:	63655220 	.word	0x63655220
   15048:	65766965 	.word	0x65766965
   1504c:	63250072 	.word	0x63250072
   15050:	63256325 	.word	0x63256325
   15054:	30256325 	.word	0x30256325
   15058:	30257832 	.word	0x30257832
   1505c:	30257832 	.word	0x30257832
   15060:	63257832 	.word	0x63257832
   15064:	000a3030 	.word	0x000a3030
   15068:	30256325 	.word	0x30256325
   1506c:	2e5f7833 	.word	0x2e5f7833
   15070:	2e2e2e2e 	.word	0x2e2e2e2e
   15074:	2e2e2e2e 	.word	0x2e2e2e2e
   15078:	2e2e2e2e 	.word	0x2e2e2e2e
   1507c:	2e2e2e2e 	.word	0x2e2e2e2e
   15080:	2e2e2e2e 	.word	0x2e2e2e2e
   15084:	2e2e2e2e 	.word	0x2e2e2e2e
   15088:	2e2e2e2e 	.word	0x2e2e2e2e
   1508c:	252e2e2e 	.word	0x252e2e2e
   15090:	63250063 	.word	0x63250063
   15094:	78333025 	.word	0x78333025
   15098:	2e2e2e5f 	.word	0x2e2e2e5f
   1509c:	2e2e2e2e 	.word	0x2e2e2e2e
   150a0:	0063252e 	.word	0x0063252e
   150a4:	30256325 	.word	0x30256325
   150a8:	2e5f7833 	.word	0x2e5f7833
   150ac:	0063252e 	.word	0x0063252e
   150b0:	30256325 	.word	0x30256325
   150b4:	2e5f7833 	.word	0x2e5f7833
   150b8:	2e2e2e2e 	.word	0x2e2e2e2e
   150bc:	0063252e 	.word	0x0063252e
   150c0:	7974227b 	.word	0x7974227b
   150c4:	3a226570 	.word	0x3a226570
   150c8:	43574822 	.word	0x43574822
   150cc:	2c224746 	.word	0x2c224746
   150d0:	61642220 	.word	0x61642220
   150d4:	3a226174 	.word	0x3a226174
   150d8:	64252220 	.word	0x64252220
   150dc:	0a0d7d22 	.word	0x0a0d7d22
   150e0:	204f4e00 	.word	0x204f4e00
   150e4:	52455355 	.word	0x52455355
   150e8:	574f5220 	.word	0x574f5220
   150ec:	45484320 	.word	0x45484320
   150f0:	00214b43 	.word	0x00214b43
   150f4:	55206f4e 	.word	0x55206f4e
   150f8:	2074696e 	.word	0x2074696e
   150fc:	74736554 	.word	0x74736554
   15100:	206f4e00 	.word	0x206f4e00
   15104:	64726148 	.word	0x64726148
   15108:	65726177 	.word	0x65726177
   1510c:	73655420 	.word	0x73655420
   15110:	65520074 	.word	0x65520074
   15114:	6e696461 	.word	0x6e696461
   15118:	73552067 	.word	0x73552067
   1511c:	52207265 	.word	0x52207265
   15120:	7b00776f 	.word	0x7b00776f
   15124:	70797422 	.word	0x70797422
   15128:	223a2265 	.word	0x223a2265
   1512c:	22474f4c 	.word	0x22474f4c
   15130:	6422202c 	.word	0x6422202c
   15134:	22617461 	.word	0x22617461
   15138:	225b203a 	.word	0x225b203a
   1513c:	5d227325 	.word	0x5d227325
   15140:	000a0d7d 	.word	0x000a0d7d
   15144:	69726556 	.word	0x69726556
   15148:	6e697966 	.word	0x6e697966
   1514c:	73552067 	.word	0x73552067
   15150:	52207265 	.word	0x52207265
   15154:	5500776f 	.word	0x5500776f
   15158:	74616470 	.word	0x74616470
   1515c:	20676e69 	.word	0x20676e69
   15160:	72657355 	.word	0x72657355
   15164:	776f5220 	.word	0x776f5220
   15168:	73795300 	.word	0x73795300
   1516c:	206d6574 	.word	0x206d6574
   15170:	65736552 	.word	0x65736552
   15174:	6e550074 	.word	0x6e550074
   15178:	6e616863 	.word	0x6e616863
   1517c:	20646567 	.word	0x20646567
   15180:	72657355 	.word	0x72657355
   15184:	776f5220 	.word	0x776f5220
   15188:	00          	.byte	0x00
   15189:	45          	.byte	0x45
   1518a:	5252      	.short	0x5252
   1518c:	6920524f 	.word	0x6920524f
   15190:	7865206e 	.word	0x7865206e
   15194:	6c5f7270 	.word	0x6c5f7270
   15198:	6c657665 	.word	0x6c657665
   1519c:	2928335f 	.word	0x2928335f
   151a0:	73626100 	.word	0x73626100
   151a4:	78697300 	.word	0x78697300
   151a8:	64646100 	.word	0x64646100
   151ac:	69727000 	.word	0x69727000
   151b0:	6900746e 	.word	0x6900746e
   151b4:	75460066 	.word	0x75460066
   151b8:	6974636e 	.word	0x6974636e
   151bc:	22206e6f 	.word	0x22206e6f
   151c0:	20227325 	.word	0x20227325
   151c4:	20746f6e 	.word	0x20746f6e
   151c8:	6e756f66 	.word	0x6e756f66
   151cc:	000a2164 	.word	0x000a2164
   151d0:	29642528 	.word	0x29642528
   151d4:	32302500 	.word	0x32302500
   151d8:	0078      	.short	0x0078
   151da:	3002      	.short	0x3002
   151dc:	7b653035 	.word	0x7b653035
   151e0:	305a2870 	.word	0x305a2870
   151e4:	30307d29 	.word	0x30307d29
   151e8:	30306330 	.word	0x30306330
   151ec:	30020003 	.word	0x30020003
   151f0:	7b653035 	.word	0x7b653035
   151f4:	305a2870 	.word	0x305a2870
   151f8:	30307d29 	.word	0x30307d29
   151fc:	707b3830 	.word	0x707b3830
   15200:	29345a28 	.word	0x29345a28
   15204:	3002037d 	.word	0x3002037d
   15208:	7b653033 	.word	0x7b653033
   1520c:	355a2870 	.word	0x355a2870
   15210:	00037d29 	.word	0x00037d29
   15214:	30353002 	.word	0x30353002
   15218:	28707b65 	.word	0x28707b65
   1521c:	7d29305a 	.word	0x7d29305a
   15220:	39303030 	.word	0x39303030
   15224:	5a28707b 	.word	0x5a28707b
   15228:	037d2934 	.word	0x037d2934
   1522c:	35300200 	.word	0x35300200
   15230:	707b6530 	.word	0x707b6530
   15234:	29305a28 	.word	0x29305a28
   15238:	3030307d 	.word	0x3030307d
   1523c:	28707b61 	.word	0x28707b61
   15240:	7d29345a 	.word	0x7d29345a
   15244:	33300203 	.word	0x33300203
   15248:	707b6530 	.word	0x707b6530
   1524c:	29305a28 	.word	0x29305a28
   15250:	0200037d 	.word	0x0200037d
   15254:	65303530 	.word	0x65303530
   15258:	5a28707b 	.word	0x5a28707b
   1525c:	307d2930 	.word	0x307d2930
   15260:	7b623030 	.word	0x7b623030
   15264:	345a2870 	.word	0x345a2870
   15268:	02037d29 	.word	0x02037d29
   1526c:	66303330 	.word	0x66303330
   15270:	5a28707b 	.word	0x5a28707b
   15274:	037d2930 	.word	0x037d2930
   15278:	20495500 	.word	0x20495500
   1527c:	65776f50 	.word	0x65776f50
   15280:	6e452072 	.word	0x6e452072
   15284:	656c6261 	.word	0x656c6261
   15288:	696e4900 	.word	0x696e4900
   1528c:	6f4d2074 	.word	0x6f4d2074
   15290:	656c7564 	.word	0x656c7564
   15294:	4f50203a 	.word	0x4f50203a
   15298:	49003631 	.word	0x49003631
   1529c:	2074696e 	.word	0x2074696e
   152a0:	75646f4d 	.word	0x75646f4d
   152a4:	203a656c 	.word	0x203a656c
   152a8:	36315542 	.word	0x36315542
   152ac:	696e4900 	.word	0x696e4900
   152b0:	6f4d2074 	.word	0x6f4d2074
   152b4:	656c7564 	.word	0x656c7564
   152b8:	4250203a 	.word	0x4250203a
   152bc:	49003446 	.word	0x49003446
   152c0:	2074696e 	.word	0x2074696e
   152c4:	75646f4d 	.word	0x75646f4d
   152c8:	203a656c 	.word	0x203a656c
   152cc:	36314e45 	.word	0x36314e45
   152d0:	696e4900 	.word	0x696e4900
   152d4:	6f4d2074 	.word	0x6f4d2074
   152d8:	656c7564 	.word	0x656c7564
   152dc:	6e55203a 	.word	0x6e55203a
   152e0:	776f6e6b 	.word	0x776f6e6b
   152e4:	6f4d206e 	.word	0x6f4d206e
   152e8:	656c7564 	.word	0x656c7564
   152ec:	43574800 	.word	0x43574800
   152f0:	4d204746 	.word	0x4d204746
   152f4:	616d7369 	.word	0x616d7369
   152f8:	00686374 	.word	0x00686374
   152fc:	0f0e0d0c 	.word	0x0f0e0d0c
   15300:	0b0a0908 	.word	0x0b0a0908
   15304:	07060504 	.word	0x07060504
   15308:	03020100 	.word	0x03020100
   1530c:	0f0e0d0c 	.word	0x0f0e0d0c
   15310:	0b0a0908 	.word	0x0b0a0908
   15314:	07060504 	.word	0x07060504
   15318:	03020100 	.word	0x03020100
   1531c:	0f0e0d0c 	.word	0x0f0e0d0c
   15320:	0b0a0908 	.word	0x0b0a0908
   15324:	07060504 	.word	0x07060504
   15328:	03020100 	.word	0x03020100
   1532c:	0f0e0d0c 	.word	0x0f0e0d0c
   15330:	0b0a0908 	.word	0x0b0a0908
   15334:	07060504 	.word	0x07060504
   15338:	03020100 	.word	0x03020100
   1533c:	63256325 	.word	0x63256325
   15340:	2e2e2e2e 	.word	0x2e2e2e2e
   15344:	2e2e2e2e 	.word	0x2e2e2e2e
   15348:	2e2e2e2e 	.word	0x2e2e2e2e
   1534c:	6325      	.short	0x6325
   1534e:	00          	.byte	0x00
   1534f:	25          	.byte	0x25
   15350:	33302563 	.word	0x33302563
   15354:	63256578 	.word	0x63256578
   15358:	00          	.byte	0x00
   15359:	25          	.byte	0x25
   1535a:	2563      	.short	0x2563
   1535c:	5f783330 	.word	0x5f783330
   15360:	2e2e2e2e 	.word	0x2e2e2e2e
   15364:	25006325 	.word	0x25006325
   15368:	33302563 	.word	0x33302563
   1536c:	23006578 	.word	0x23006578
   15370:	23200020 	.word	0x23200020
   15374:	38302500 	.word	0x38302500
   15378:	72670078 	.word	0x72670078
   1537c:	735f6469 	.word	0x735f6469
   15380:	3a3a7379 	.word	0x3a3a7379
   15384:	63656863 	.word	0x63656863
   15388:	6d75736b 	.word	0x6d75736b
   1538c:	65684300 	.word	0x65684300
   15390:	75736b63 	.word	0x75736b63
   15394:	6552206d 	.word	0x6552206d
   15398:	432f6461 	.word	0x432f6461
   1539c:	75636c61 	.word	0x75636c61
   153a0:	6574616c 	.word	0x6574616c
   153a4:	63617000 	.word	0x63617000
   153a8:	7b74656b 	.word	0x7b74656b
   153ac:	202c6425 	.word	0x202c6425
   153b0:	202c6425 	.word	0x202c6425
   153b4:	202c6425 	.word	0x202c6425
   153b8:	202c6425 	.word	0x202c6425
   153bc:	202c6425 	.word	0x202c6425
   153c0:	202c6425 	.word	0x202c6425
   153c4:	202c6425 	.word	0x202c6425
   153c8:	207d6425 	.word	0x207d6425
   153cc:	64616552 	.word	0x64616552
   153d0:	6425203a 	.word	0x6425203a
   153d4:	6143202c 	.word	0x6143202c
   153d8:	6c75636c 	.word	0x6c75636c
   153dc:	3a657461 	.word	0x3a657461
   153e0:	00642520 	.word	0x00642520
   153e4:	63656843 	.word	0x63656843
   153e8:	6d75736b 	.word	0x6d75736b
   153ec:	69725720 	.word	0x69725720
   153f0:	432f6574 	.word	0x432f6574
   153f4:	75636c61 	.word	0x75636c61
   153f8:	6574616c 	.word	0x6574616c
   153fc:	65684300 	.word	0x65684300
   15400:	75736b63 	.word	0x75736b63
   15404:	764f206d 	.word	0x764f206d
   15408:	72777265 	.word	0x72777265
   1540c:	00657469 	.word	0x00657469
   15410:	61726150 	.word	0x61726150
   15414:	72706170 	.word	0x72706170
   15418:	73616b69 	.word	0x73616b69
   1541c:	00          	.byte	0x00
   1541d:	25          	.byte	0x25
   1541e:	2563      	.short	0x2563
   15420:	5f783330 	.word	0x5f783330
   15424:	2e2e2e2e 	.word	0x2e2e2e2e
   15428:	02002e2e 	.word	0x02002e2e
   1542c:	65313430 	.word	0x65313430
   15430:	5428707b 	.word	0x5428707b
   15434:	307d2930 	.word	0x307d2930
   15438:	28707b31 	.word	0x28707b31
   1543c:	7d29315a 	.word	0x7d29315a
   15440:	5a28707b 	.word	0x5a28707b
   15444:	7b7d2932 	.word	0x7b7d2932
   15448:	335a2870 	.word	0x335a2870
   1544c:	00037d29 	.word	0x00037d29
   15450:	30303002 	.word	0x30303002
   15454:	39303065 	.word	0x39303065
   15458:	28707b30 	.word	0x28707b30
   1545c:	7d293054 	.word	0x7d293054
   15460:	5428707b 	.word	0x5428707b
   15464:	037d2932 	.word	0x037d2932
   15468:	30343002 	.word	0x30343002
   1546c:	28707b65 	.word	0x28707b65
   15470:	7d293054 	.word	0x7d293054
   15474:	707b3130 	.word	0x707b3130
   15478:	29325428 	.word	0x29325428
   1547c:	0200037d 	.word	0x0200037d
   15480:	65303030 	.word	0x65303030
   15484:	30383030 	.word	0x30383030
   15488:	5428707b 	.word	0x5428707b
   1548c:	7b7d2930 	.word	0x7b7d2930
   15490:	32542870 	.word	0x32542870
   15494:	02037d29 	.word	0x02037d29
   15498:	65303430 	.word	0x65303430
   1549c:	5428707b 	.word	0x5428707b
   154a0:	307d2930 	.word	0x307d2930
   154a4:	28707b31 	.word	0x28707b31
   154a8:	7d293254 	.word	0x7d293254
   154ac:	30020003 	.word	0x30020003
   154b0:	30653030 	.word	0x30653030
   154b4:	7b306230 	.word	0x7b306230
   154b8:	30542870 	.word	0x30542870
   154bc:	707b7d29 	.word	0x707b7d29
   154c0:	29325428 	.word	0x29325428
   154c4:	3002037d 	.word	0x3002037d
   154c8:	7b653034 	.word	0x7b653034
   154cc:	30542870 	.word	0x30542870
   154d0:	31307d29 	.word	0x31307d29
   154d4:	5428707b 	.word	0x5428707b
   154d8:	037d2932 	.word	0x037d2932
   154dc:	34300200 	.word	0x34300200
   154e0:	707b6531 	.word	0x707b6531
   154e4:	29305428 	.word	0x29305428
   154e8:	7b31307d 	.word	0x7b31307d
   154ec:	315a2870 	.word	0x315a2870
   154f0:	707b7d29 	.word	0x707b7d29
   154f4:	29325a28 	.word	0x29325a28
   154f8:	28707b7d 	.word	0x28707b7d
   154fc:	7d29335a 	.word	0x7d29335a
   15500:	34300203 	.word	0x34300203
   15504:	707b6531 	.word	0x707b6531
   15508:	29305428 	.word	0x29305428
   1550c:	7b32307d 	.word	0x7b32307d
   15510:	315a2870 	.word	0x315a2870
   15514:	707b7d29 	.word	0x707b7d29
   15518:	29325a28 	.word	0x29325a28
   1551c:	28707b7d 	.word	0x28707b7d
   15520:	7d29335a 	.word	0x7d29335a
   15524:	30020003 	.word	0x30020003
   15528:	30653030 	.word	0x30653030
   1552c:	7b306230 	.word	0x7b306230
   15530:	30542870 	.word	0x30542870
   15534:	707b7d29 	.word	0x707b7d29
   15538:	29385428 	.word	0x29385428
   1553c:	4923037d 	.word	0x4923037d
   15540:	305a7b46 	.word	0x305a7b46
   15544:	7d333d3d 	.word	0x7d333d3d
   15548:	02485423 	.word	0x02485423
   1554c:	65313430 	.word	0x65313430
   15550:	5428707b 	.word	0x5428707b
   15554:	307d2930 	.word	0x307d2930
   15558:	28707b31 	.word	0x28707b31
   1555c:	7d293854 	.word	0x7d293854
   15560:	5a28707b 	.word	0x5a28707b
   15564:	7b7d2932 	.word	0x7b7d2932
   15568:	32312870 	.word	0x32312870
   1556c:	38542d38 	.word	0x38542d38
   15570:	23037d29 	.word	0x23037d29
   15574:	45234c45 	.word	0x45234c45
   15578:	3430024e 	.word	0x3430024e
   1557c:	707b6530 	.word	0x707b6530
   15580:	29305428 	.word	0x29305428
   15584:	7b31307d 	.word	0x7b31307d
   15588:	38542870 	.word	0x38542870
   1558c:	00037d29 	.word	0x00037d29
   15590:	30303002 	.word	0x30303002
   15594:	62303065 	.word	0x62303065
   15598:	28707b30 	.word	0x28707b30
   1559c:	7d293054 	.word	0x7d293054
   155a0:	5428707b 	.word	0x5428707b
   155a4:	037d2938 	.word	0x037d2938
   155a8:	30343002 	.word	0x30343002
   155ac:	28707b65 	.word	0x28707b65
   155b0:	7d293054 	.word	0x7d293054
   155b4:	707b3130 	.word	0x707b3130
   155b8:	29385428 	.word	0x29385428
   155bc:	0200037d 	.word	0x0200037d
   155c0:	65303030 	.word	0x65303030
   155c4:	30393030 	.word	0x30393030
   155c8:	5428707b 	.word	0x5428707b
   155cc:	7b7d2930 	.word	0x7b7d2930
   155d0:	32542870 	.word	0x32542870
   155d4:	02037d29 	.word	0x02037d29
   155d8:	65303430 	.word	0x65303430
   155dc:	5428707b 	.word	0x5428707b
   155e0:	307d2930 	.word	0x307d2930
   155e4:	28707b32 	.word	0x28707b32
   155e8:	7d293254 	.word	0x7d293254
   155ec:	30020003 	.word	0x30020003
   155f0:	30653030 	.word	0x30653030
   155f4:	7b303830 	.word	0x7b303830
   155f8:	30542870 	.word	0x30542870
   155fc:	707b7d29 	.word	0x707b7d29
   15600:	29325428 	.word	0x29325428
   15604:	3002037d 	.word	0x3002037d
   15608:	7b653034 	.word	0x7b653034
   1560c:	30542870 	.word	0x30542870
   15610:	32307d29 	.word	0x32307d29
   15614:	5428707b 	.word	0x5428707b
   15618:	037d2932 	.word	0x037d2932
   1561c:	67655200 	.word	0x67655200
   15620:	65747369 	.word	0x65747369
   15624:	63412072 	.word	0x63412072
   15628:	6e6f6974 	.word	0x6e6f6974
   1562c:	65764500 	.word	0x65764500
   15630:	4e20746e 	.word	0x4e20746e
   15634:	4620746f 	.word	0x4620746f
   15638:	646e756f 	.word	0x646e756f
   1563c:	73452000 	.word	0x73452000
   15640:	65706163 	.word	0x65706163
   15644:	68432064 	.word	0x68432064
   15648:	46207261 	.word	0x46207261
   1564c:	646e756f 	.word	0x646e756f
   15650:	30020020 	.word	0x30020020
   15654:	7b653035 	.word	0x7b653035
   15658:	305a2870 	.word	0x305a2870
   1565c:	707b7d29 	.word	0x707b7d29
   15660:	29305428 	.word	0x29305428
   15664:	3030307d 	.word	0x3030307d
   15668:	02000330 	.word	0x02000330
   1566c:	65303530 	.word	0x65303530
   15670:	5a28707b 	.word	0x5a28707b
   15674:	7b7d2930 	.word	0x7b7d2930
   15678:	30542870 	.word	0x30542870
   1567c:	34307d29 	.word	0x34307d29
   15680:	5428707b 	.word	0x5428707b
   15684:	037d2932 	.word	0x037d2932
   15688:	35300200 	.word	0x35300200
   1568c:	707b6530 	.word	0x707b6530
   15690:	29305a28 	.word	0x29305a28
   15694:	28707b7d 	.word	0x28707b7d
   15698:	7d293054 	.word	0x7d293054
   1569c:	707b3530 	.word	0x707b3530
   156a0:	29325428 	.word	0x29325428
   156a4:	0200037d 	.word	0x0200037d
   156a8:	65303530 	.word	0x65303530
   156ac:	5a28707b 	.word	0x5a28707b
   156b0:	7b7d2930 	.word	0x7b7d2930
   156b4:	30542870 	.word	0x30542870
   156b8:	31307d29 	.word	0x31307d29
   156bc:	5428707b 	.word	0x5428707b
   156c0:	037d2932 	.word	0x037d2932
   156c4:	35300200 	.word	0x35300200
   156c8:	707b6530 	.word	0x707b6530
   156cc:	29305a28 	.word	0x29305a28
   156d0:	28707b7d 	.word	0x28707b7d
   156d4:	7d293054 	.word	0x7d293054
   156d8:	707b3130 	.word	0x707b3130
   156dc:	29355428 	.word	0x29355428
   156e0:	0200037d 	.word	0x0200037d
   156e4:	65303530 	.word	0x65303530
   156e8:	5a28707b 	.word	0x5a28707b
   156ec:	7b7d2930 	.word	0x7b7d2930
   156f0:	30542870 	.word	0x30542870
   156f4:	64307d29 	.word	0x64307d29
   156f8:	5428707b 	.word	0x5428707b
   156fc:	037d2935 	.word	0x037d2935
   15700:	46492300 	.word	0x46492300
   15704:	000d2020 	.word	0x000d2020
   15708:	45485423 	.word	0x45485423
   1570c:	0d20204e 	.word	0x0d20204e
   15710:	696b7300 	.word	0x696b7300
   15714:	000d2070 	.word	0x000d2070
   15718:	746e7953 	.word	0x746e7953
   1571c:	45207861 	.word	0x45207861
   15720:	726f7272 	.word	0x726f7272
   15724:	6e000d21 	.word	0x6e000d21
   15728:	6b73206f 	.word	0x6b73206f
   1572c:	000d7069 	.word	0x000d7069
   15730:	534c4523 	.word	0x534c4523
   15734:	0d202045 	.word	0x0d202045
   15738:	4e452300 	.word	0x4e452300
   1573c:	20464944 	.word	0x20464944
   15740:	00000d20 	.word	0x00000d20
   15744:	200010dc 	.word	0x200010dc
   15748:	200117fc 	.word	0x200117fc
   1574c:	2000b860 	.word	0x2000b860
   15750:	20008260 	.word	0x20008260
   15754:	682f2e2e 	.word	0x682f2e2e
   15758:	732f6c61 	.word	0x732f6c61
   1575c:	682f6372 	.word	0x682f6372
   15760:	695f6c61 	.word	0x695f6c61
   15764:	00632e6f 	.word	0x00632e6f
   15768:	682f2e2e 	.word	0x682f2e2e
   1576c:	732f6c61 	.word	0x732f6c61
   15770:	682f6372 	.word	0x682f6372
   15774:	695f6c61 	.word	0x695f6c61
   15778:	6d5f6332 	.word	0x6d5f6332
   1577c:	7973615f 	.word	0x7973615f
   15780:	632e636e 	.word	0x632e636e
   15784:	00          	.byte	0x00
   15785:	2e          	.byte	0x2e
   15786:	2f2e      	.short	0x2f2e
   15788:	2f6c7068 	.word	0x2f6c7068
   1578c:	2f746477 	.word	0x2f746477
   15790:	5f6c7068 	.word	0x5f6c7068
   15794:	2e746477 	.word	0x2e746477
   15798:	0063      	.short	0x0063
   1579a:	2e2e      	.short	0x2e2e
   1579c:	6c61682f 	.word	0x6c61682f
   157a0:	6372732f 	.word	0x6372732f
   157a4:	6c61682f 	.word	0x6c61682f
   157a8:	6970735f 	.word	0x6970735f
   157ac:	645f6d5f 	.word	0x645f6d5f
   157b0:	632e616d 	.word	0x632e616d
   157b4:	00000000 	.word	0x00000000

000157b8 <user_mux_confs>:
	...
   157e4:	04030201 04030201 00000000 00000000     ................
	...

000157fc <channel_confs>:
   157fc:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

0001583c <interrupt_cfg>:
   1583c:	00000002 00000002 00000002 00000002     ................
	...
   158bc:	682f2e2e 712f6c70 2f697073 5f6c7068     ../hpl/qspi/hpl_
   158cc:	69707371 2e00632e 70682f2e 766e2f6c     qspi.c.../hpl/nv
   158dc:	7274636d 70682f6c 766e5f6c 7274636d     mctrl/hpl_nvmctr
   158ec:	00632e6c 682f2e2e 732f6c61 682f6372     l.c.../hal/src/h
   158fc:	745f6c61 72656d69 0000632e              al_timer.c..

00015908 <_usb_ep_cfgs>:
   15908:	20000c08 00000000 00000040 00000000     ... ....@.......
	...
   15920:	20000c00 00000000 00000008 20000bc0     ... ........... 
   15930:	20000bb8 00080040 00000000 00000000     ... @...........
	...
   15948:	20000b78 00400000                       x.. ..@.

00015950 <mouse_report_desc>:
   15950:	02090105 010901a1 090500a1 03290119     ..............).
   15960:	01250015 03950175 05750281 01810195     ..%.u.....u.....
   15970:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
   15980:	c0c00681                                ....

00015984 <_cfgs>:
   15984:	00200600 08068000 00200400 08068000     .. ....... .....
   15994:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
   159b4:	00200b00 14000003 00200a00 08000002     .. ....... .....
   159c4:	00201300 14000003 00000000 00000000     .. .............
	...
   15a74:	00005400 1c000000 00005300 0c000000     .T.......S......
   15a84:	682f2e2e 732f6c61 682f6372 615f6c61     ../hal/src/hal_a
   15a94:	615f6364 636e7973 2e00632e 61682f2e     dc_async.c.../ha
   15aa4:	72732f6c 61682f63 61725f6c 735f646e     l/src/hal_rand_s
   15ab4:	2e636e79 2e2e0063 6c70682f 6e72742f     ync.c.../hpl/trn
   15ac4:	70682f67 72745f6c 632e676e               g/hpl_trng.c.

00015ad1 <keyboard_report_desc>:
   15ad1:	06090105 070501a1 e729e019 01250015     ..........)...%.
   15ae1:	08950175 01810281 65290019 65250015     u.........)e..%e
   15af1:	06950875 08050081 05290119 01250015     u.........)...%.
   15b01:	05950175 03950291 2ec00191 61682f2e     u............/ha
   15b11:	72732f6c 61682f63 73755f6c 5f747261     l/src/hal_usart_
   15b21:	636e7973 2e00632e 61682f2e 72732f6c     sync.c.../hal/sr
   15b31:	61682f63 6c665f6c 2e687361 2e2e0063     c/hal_flash.c...
   15b41:	6c61682f 6372732f 6c61682f 6970735f     /hal/src/hal_spi
   15b51:	615f6d5f 636e7973 2e00632e 61682f2e     _m_async.c.../ha
   15b61:	72732f6c 61682f63 72635f6c 79735f63     l/src/hal_crc_sy
   15b71:	632e636e                                 nc.c.

00015b76 <CSWTCH.37>:
   15b76:	010101ed                                 .......

00015b7d <CSWTCH.40>:
   15b7d:	010100ed 53f00201 74726174 696e4920     .......Start Ini
   15b8d:	6c616974 64657a69 31354400 696e4920     tialized.D51 Ini
   15b9d:	6f430074 736f706d 20657469 69766544     t.Composite Devi
   15bad:	49206563 6974696e 7a696c61 47006465     ce Initialized.G
   15bbd:	20646972 75646f4d 4920656c 6974696e     rid Module Initi
   15bcd:	7a696c61 45006465 7265746e 20676e69     alized.Entering 
   15bdd:	6e69614d 6f6f4c20 6f430070 736f706d     Main Loop.Compos
   15bed:	20657469 69766544 43206563 656e6e6f     ite Device Conne
   15bfd:	64657463 44494d00 25203a49 20783230     cted.MIDI: %02x 
   15c0d:	78323025 32302520 30252078 000a7832     %02x %02x %02x..
   15c1d:	682f2e2e 752f6c61 736c6974 6372732f     ../hal/utils/src
   15c2d:	6974752f 6c5f736c 2e747369 2e2e0063     /utils_list.c...
   15c3d:	6c70682f 6374722f 6c70682f 6374725f     /hpl/rtc/hpl_rtc
   15c4d:	2e00632e 61682f2e 6e692f6c 64756c63     .c.../hal/includ
   15c5d:	61682f65 64775f6c 00682e74 682f2e2e     e/hal_wdt.h.../h
   15c6d:	732f6c61 682f6372 755f6c61 74726173     al/src/hal_usart
   15c7d:	7973615f 632e636e 2f2e2e00 2f6c7068     _async.c.../hpl/
   15c8d:	63726573 682f6d6f 735f6c70 6f637265     sercom/hpl_serco
   15c9d:	00632e6d 00000000 00400030 00400034     m.c.....0.@.4.@.
   15cad:	00410120 00410140 00430000 00430004      .A.@.A...C...C.
   15cbd:	00430008                                 ..C...C

00015cc4 <sercomspi_regs>:
   15cc4:	3020000c 00020000 00000000 01ff0005     .. 0............
   15cd4:	20000c03 00000000 00000000 ff000600     ... ............
   15ce4:	00000701                                ....

00015ce8 <_i2cms>:
   15ce8:	00000005 00200014 00000100 0000e6e5     ...... .........
   15cf8:	00d70000 02dc6c00                       .....l..

00015d00 <_usarts>:
   15d00:	00000000 40100004 00030000 00700002     .......@......p.
   15d10:	0000aaaa 00000000 00000001 40100004     ...............@
   15d20:	00030000 00700002 0000aaaa 00000000     ......p.........
   15d30:	00000002 40100004 00030000 00700002     .......@......p.
   15d40:	00005555 00000000 00000004 40100004     UU.............@
   15d50:	00030000 00700002 0000aaaa 00000000     ......p.........
   15d60:	00000006 40100004 00030000 00700002     .......@......p.
   15d70:	0000aaaa 00000000 682f2e2e 752f6c61     ........../hal/u
   15d80:	736c6974 6372732f 6974752f 725f736c     tils/src/utils_r
   15d90:	62676e69 65666675 00632e72 682f2e2e     ingbuffer.c.../h
   15da0:	732f6c61 682f6372 715f6c61 5f697073     al/src/hal_qspi_
   15db0:	2e616d64 2e2e0063 6c70682f 6364612f     dma.c.../hpl/adc
   15dc0:	6c70682f 6364615f 0000632e              /hpl_adc.c..

00015dcc <_adcs>:
   15dcc:	01000000 0003000c 00041807 00000000     ................
   15ddc:	0014080b 00010000 000c0100 18040003     ................
   15dec:	00000004 080b0000 00000014 752f2e2e     ............../u
   15dfc:	642f6273 63697665 73752f65 2e636462     sb/device/usbdc.
   15e0c:	2e2e0063 6c70682f 2f63742f 5f6c7068     c.../hpl/tc/hpl_
   15e1c:	632e6374 00000000 40003800 40003c00     tc.c.....8.@.<.@
   15e2c:	4101a000 4101c000 42001400 42001800     ...A...A...B...B
   15e3c:	43001400 43001800                       ...C...C

00015e44 <_tcs>:
   15e44:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
   15e54:	00000000 006c0001 00000308 00000021     ......l.....!...
   15e64:	00003a98 00000000 006d0002 00000308     .:........m.....
   15e74:	00000021 00003a98 00000000 006e0003     !....:........n.
   15e84:	00000308 00000021 00003a98 00000000     ....!....:......

00015e94 <_global_impure_ptr>:
   15e94:	2000054c                                L.. 

00015e98 <__sf_fake_stderr>:
	...

00015eb8 <__sf_fake_stdout>:
	...

00015ed8 <__sf_fake_stdin>:
	...
   15ef8:	2b302d23 00000020 004c6c68 45676665     #-0+ ...hlL.efgE
   15f08:	00004746 33323130 37363534 42413938     FG..0123456789AB
   15f18:	46454443 00000000 33323130 37363534     CDEF....01234567
   15f28:	62613938 66656463 00000000              89abcdef....

00015f34 <_init>:
   15f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15f36:	bf00      	nop
   15f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
   15f3a:	bc08      	pop	{r3}
   15f3c:	469e      	mov	lr, r3
   15f3e:	4770      	bx	lr

00015f40 <__frame_dummy_init_array_entry>:
   15f40:	42cd 0000                                   .B..

00015f44 <_fini>:
   15f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   15f46:	bf00      	nop
   15f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
   15f4a:	bc08      	pop	{r3}
   15f4c:	469e      	mov	lr, r3
   15f4e:	4770      	bx	lr

00015f50 <__do_global_dtors_aux_fini_array_entry>:
   15f50:	42a5 0000                                   .B..
