{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698507319963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698507319986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 20:35:19 2023 " "Processing started: Sat Oct 28 20:35:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698507319986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698507319986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698507319986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698507321375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698507321375 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "HEX0 part4.sv(10) " "Verilog HDL Declaration error at part4.sv(10): identifier \"HEX0\" is already declared in the present scope" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 10 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1698507350039 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "HEX1 part4.sv(11) " "Verilog HDL Declaration error at part4.sv(11): identifier \"HEX1\" is already declared in the present scope" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 11 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1698507350039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 part4.sv(8) " "Verilog HDL Declaration information at part4.sv(8): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698507350040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 part4.sv(15) " "Verilog HDL Declaration information at part4.sv(15): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698507350040 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "part4 part4.sv(1) " "Ignored design unit \"part4\" at part4.sv(1) due to previous errors" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1698507350040 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "b2d_7seg part4.sv(36) " "Ignored design unit \"b2d_7seg\" at part4.sv(36) due to previous errors" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 36 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1698507350041 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "b2d_7seg part4.sv(49) " "Ignored design unit \"b2d_7seg\" at part4.sv(49) due to previous errors" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 49 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1698507350042 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "comparator part4.sv(67) " "Ignored design unit \"comparator\" at part4.sv(67) due to previous errors" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 67 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1698507350042 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "comparator9 part4.sv(74) " "Ignored design unit \"comparator9\" at part4.sv(74) due to previous errors" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 74 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1698507350042 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "circuitA part4.sv(81) " "Ignored design unit \"circuitA\" at part4.sv(81) due to previous errors" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 81 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1698507350043 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "circuitB part4.sv(91) " "Ignored design unit \"circuitB\" at part4.sv(91) due to previous errors" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 91 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1698507350043 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux_4bit_2to1 part4.sv(101) " "Ignored design unit \"mux_4bit_2to1\" at part4.sv(101) due to previous errors" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 101 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1698507350043 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fulladder part4.sv(109) " "Ignored design unit \"fulladder\" at part4.sv(109) due to previous errors" {  } { { "part4.sv" "" { Text "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/part4.sv" 109 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1698507350043 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/output_files/part4.map.smsg " "Generated suppressed messages file C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/Lab2_number_display/part4/output_files/part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698507350116 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698507350277 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 28 20:35:50 2023 " "Processing ended: Sat Oct 28 20:35:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698507350277 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698507350277 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698507350277 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698507350277 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698507351122 ""}
