#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 28 03:44:51 2018
# Process ID: 22280
# Log file: D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/vivado.log
# Journal file: D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 756.156 ; gain = 180.645
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regWriteData
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteAddress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regWriteAddress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/nextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/nextCondition.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nextCondition
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/Jext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/Dtrigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dtrigger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/dataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dataB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dataA
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/QQ/QQ file/501352226/FileRecv/CPU_sim/CPU_sim.srcs/sim_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto f9fb956b47b94625abe743352af7fcde --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.insROM
Compiling module xil_defaultlib.Dtrigger
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.DR
Compiling module xil_defaultlib.nextCondition
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.Jext
Compiling module xil_defaultlib.regWriteAddress
Compiling module xil_defaultlib.regWriteData
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ALU_dataA
Compiling module xil_defaultlib.ALU_dataB
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.dataRAM
Compiling module xil_defaultlib.nextPC
Compiling module xil_defaultlib.CPU_top
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 28 03:45:12 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 28 03:45:12 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 761.586 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROE
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 766.629 ; gain = 5.043
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
run 2000 ns
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28392A
set_property PROGRAM.FILE {D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.runs/impl_1/imptop.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Sophomore/ECOP-2018/ECOP-17343155-03/CPU_imp/CPU_imp.runs/impl_1/imptop.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 28 03:56:00 2018...
