
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023695                       # Number of seconds simulated
sim_ticks                                 23694942000                       # Number of ticks simulated
final_tick                                23694942000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196214                       # Simulator instruction rate (inst/s)
host_op_rate                                   218687                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              464926486                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658956                       # Number of bytes of host memory used
host_seconds                                    50.97                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11145386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst        28870656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          695296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29565952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     28870656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      28870656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       187136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          187136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           451104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            10864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              461968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2924                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2924                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst         1218431174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           29343646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1247774820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst    1218431174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1218431174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7897719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7897719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7897719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst        1218431174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          29343646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1255672540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      461968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2924                       # Number of write requests accepted
system.mem_ctrls.readBursts                    461968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2924                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               29464704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  101248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  126528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29565952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               187136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1582                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   922                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           95                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            128928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             75515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            119299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            19297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23694639000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                461968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2924                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  426822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        71000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.769803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.682654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.368772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15775     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17600     24.79%     47.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9571     13.48%     60.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4318      6.08%     66.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2956      4.16%     70.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1909      2.69%     73.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1673      2.36%     75.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2468      3.48%     79.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14730     20.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        71000                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    3727.008130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   3401.240930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1423.058341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             1      0.81%      0.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.81%      1.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.81%      2.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      3.25%      5.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            6      4.88%     10.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            8      6.50%     17.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            8      6.50%     23.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      1.63%     25.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            3      2.44%     27.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            6      4.88%     32.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           18     14.63%     47.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839           20     16.26%     63.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            8      6.50%     69.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            6      4.88%     74.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            2      1.63%     76.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            5      4.07%     80.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            3      2.44%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            6      4.88%     87.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      1.63%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            3      2.44%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      1.63%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.81%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            2      1.63%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            3      2.44%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            2      1.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           123                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.073171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.068465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.408330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              119     96.75%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      2.44%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           123                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   2332936750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10965174250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2301930000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5067.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23817.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1243.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1247.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   389636                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1723                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.06                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      50968.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                413955360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                225868500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2990215800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                7704720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1547548080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          16054776180                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            133154250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            21373222890                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            902.059019                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    131232750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     791180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   22772042250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                122804640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 67006500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               600724800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5106240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1547548080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          14304132045                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1668807000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            18316129305                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            773.034077                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   2689697750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     791180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   20212954750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2276076                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1637426                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            114690                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1065748                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  971530                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.159449                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  248073                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              15943                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                         47389885                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           12248368                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12734233                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2276076                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1219603                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2898970                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  233124                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           365                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1906547                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 68983                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           15264475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.935492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.280661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12525902     82.06%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   294332      1.93%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   302736      1.98%     85.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   263080      1.72%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   274536      1.80%     89.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   241485      1.58%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   234810      1.54%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   144425      0.95%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   983169      6.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15264475                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048029                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.268712                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 11845142                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                731895                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2424450                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                154394                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 108594                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               376475                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7995                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               13921493                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21803                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 108594                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 11936705                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  238890                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         186277                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2485613                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                308396                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               13681067                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 284333                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1871                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    381                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            17601557                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              63247133                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         17768353                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                42                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14080277                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3521188                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10351                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5202                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    600336                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1695790                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1241615                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             66593                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           269951                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13200157                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9833                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12123691                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4998                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2064556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      6029027                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      15264475                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.794242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.432221                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10117951     66.28%     66.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2012018     13.18%     79.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1333507      8.74%     88.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              713633      4.68%     92.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              545060      3.57%     96.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              270586      1.77%     98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              171808      1.13%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               59554      0.39%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               40358      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15264475                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37702     36.35%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     36.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29812     28.74%     65.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 36201     34.90%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9174848     75.68%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                81529      0.67%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           6119      0.05%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1689755     13.94%     90.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1171437      9.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12123691                       # Type of FU issued
system.cpu.iq.rate                           0.255829                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      103715                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008555                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           39620507                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          15274971                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11900240                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 74                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12227373                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      33                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            76683                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       215736                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          880                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          505                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       123216                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        56572                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 108594                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  223397                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 11486                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13210011                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             49221                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1695790                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1241615                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5693                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    392                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10905                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            505                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          71752                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        43642                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               115394                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12012546                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1654382                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            111143                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            21                       # number of nop insts executed
system.cpu.iew.exec_refs                      2814510                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1921644                       # Number of branches executed
system.cpu.iew.exec_stores                    1160128                       # Number of stores executed
system.cpu.iew.exec_rate                     0.253483                       # Inst execution rate
system.cpu.iew.wb_sent                       11912790                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11900266                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7089603                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15531529                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.251114                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.456465                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2064619                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            9798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            106722                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14946846                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.745668                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.558465                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10230692     68.45%     68.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2326493     15.57%     84.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1029154      6.89%     90.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       382084      2.56%     93.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       324908      2.17%     95.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       188225      1.26%     96.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       140218      0.94%     97.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        68308      0.46%     98.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       256764      1.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14946846                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               11145386                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2598448                       # Number of memory references committed
system.cpu.commit.loads                       1480052                       # Number of loads committed
system.cpu.commit.membars                        4140                       # Number of memory barriers committed
system.cpu.commit.branches                    1804548                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843381                       # Number of committed integer instructions.
system.cpu.commit.function_calls               210314                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8467076     75.97%     75.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           73743      0.66%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         6119      0.05%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1480052     13.28%     89.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1118396     10.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11145386                       # Class of committed instruction
system.cpu.commit.bw_lim_events                256764                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27898196                       # The number of ROB reads
system.cpu.rob.rob_writes                    26736705                       # The number of ROB writes
system.cpu.timesIdled                          430570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        32125410                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11145386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.738988                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.738988                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.211016                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.211016                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14440300                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7843661                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       10                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  40842734                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7072349                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2904970                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9767                       # number of misc regfile writes
system.cpu.dcache.tags.replacements             10736                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.971227                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2523896                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.317378                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          35918750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.971227                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10182860                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10182860                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1448034                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1448034                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1067147                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1067147                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4138                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4138                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4139                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4139                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2515181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2515181                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2515181                       # number of overall hits
system.cpu.dcache.overall_hits::total         2515181                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        11215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11215                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8323                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        19538                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19538                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        19538                       # number of overall misses
system.cpu.dcache.overall_misses::total         19538                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    624415719                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    624415719                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    345943587                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    345943587                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       200250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    970359306                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    970359306                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    970359306                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    970359306                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1459249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1459249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2534719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2534719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2534719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2534719                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007685                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007685                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007739                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000724                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000724                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007708                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007708                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007708                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007708                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55676.836291                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55676.836291                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41564.770756                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41564.770756                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49665.232163                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49665.232163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49665.232163                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49665.232163                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          514                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.235294                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2924                       # number of writebacks
system.cpu.dcache.writebacks::total              2924                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2763                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2763                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         5816                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5816                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         8579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8579                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         8579                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8579                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         8452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8452                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2507                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2507                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        10959                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10959                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        10959                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10959                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    482285500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    482285500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    101715592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101715592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    584001092                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    584001092                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    584001092                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    584001092                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004324                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004324                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004324                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57061.701372                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57061.701372                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40572.633426                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40572.633426                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53289.633361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53289.633361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53289.633361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53289.633361                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            451043                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.973513                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1435746                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            451104                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.182738                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle           8861250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.973513                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999586                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4264291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4264291                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1435746                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1435746                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1435746                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1435746                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1435746                       # number of overall hits
system.cpu.icache.overall_hits::total         1435746                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       470800                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        470800                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       470800                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         470800                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       470800                       # number of overall misses
system.cpu.icache.overall_misses::total        470800                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  23531625496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  23531625496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  23531625496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  23531625496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  23531625496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  23531625496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1906546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1906546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1906546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1906546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1906546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1906546                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.246939                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.246939                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.246939                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.246939                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.246939                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.246939                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49982.212184                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49982.212184                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49982.212184                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49982.212184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49982.212184                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49982.212184                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1504                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.648649                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        19601                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19601                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        19601                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19601                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        19601                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19601                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       451199                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       451199                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       451199                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       451199                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       451199                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       451199                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  21684842247                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  21684842247                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  21684842247                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  21684842247                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  21684842247                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  21684842247                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.236658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.236658                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.236658                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.236658                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.236658                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.236658                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48060.483838                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48060.483838                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48060.483838                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48060.483838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48060.483838                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48060.483838                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              459651                       # Transaction distribution
system.membus.trans_dist::ReadResp             459651                       # Transaction distribution
system.membus.trans_dist::Writeback              2924                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               95                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              95                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2412                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2412                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       902303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        24842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 927145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28870656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       882432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29753088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               95                       # Total snoops (count)
system.membus.snoop_fanout::samples            465082                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  465082    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              465082                       # Request fanout histogram
system.membus.reqLayer0.occupancy           238389000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1231006250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28677405                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
