/* Verilog netlist generated by SCUBA Diamond Version 3.7.0.96.1 */
/* Module Version: 6.5 */
/* C:\Program Files\LSCC\diamond\3.7\ispfpga\bin\nt\scuba.exe -w -n RAM -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type bram -wp 10 -rp 0011 -rdata_width 18 -data_width 18 -num_rows 4096 -outdata REGISTERED -cascade -1 -resetmode SYNC -sync_reset -mem_init0  */
/* Wed Mar 15 10:01:12 2017 */


`timescale 1 ns / 1 ps
module RAM (WrAddress, RdAddress, Data, WE, RdClock, RdClockEn, Reset, 
    WrClock, WrClockEn, Q)/* synthesis NGD_DRC_MASK=1 */;
    input wire [11:0] WrAddress;
    input wire [11:0] RdAddress;
    input wire [17:0] Data;
    input wire WE;
    input wire RdClock;
    input wire RdClockEn;
    input wire Reset;
    input wire WrClock;
    input wire WrClockEn;
    output wire [17:0] Q;

    wire scuba_vhi;
    wire raddr10_ff;
    wire scuba_vlo;
    wire raddr11_ff;
    wire mdout1_3_0;
    wire mdout1_2_0;
    wire mdout1_1_0;
    wire mdout1_0_0;
    wire mdout1_3_1;
    wire mdout1_2_1;
    wire mdout1_1_1;
    wire mdout1_0_1;
    wire mdout1_3_2;
    wire mdout1_2_2;
    wire mdout1_1_2;
    wire mdout1_0_2;
    wire mdout1_3_3;
    wire mdout1_2_3;
    wire mdout1_1_3;
    wire mdout1_0_3;
    wire mdout1_3_4;
    wire mdout1_2_4;
    wire mdout1_1_4;
    wire mdout1_0_4;
    wire mdout1_3_5;
    wire mdout1_2_5;
    wire mdout1_1_5;
    wire mdout1_0_5;
    wire mdout1_3_6;
    wire mdout1_2_6;
    wire mdout1_1_6;
    wire mdout1_0_6;
    wire mdout1_3_7;
    wire mdout1_2_7;
    wire mdout1_1_7;
    wire mdout1_0_7;
    wire mdout1_3_8;
    wire mdout1_2_8;
    wire mdout1_1_8;
    wire mdout1_0_8;
    wire mdout1_3_9;
    wire mdout1_2_9;
    wire mdout1_1_9;
    wire mdout1_0_9;
    wire mdout1_3_10;
    wire mdout1_2_10;
    wire mdout1_1_10;
    wire mdout1_0_10;
    wire mdout1_3_11;
    wire mdout1_2_11;
    wire mdout1_1_11;
    wire mdout1_0_11;
    wire mdout1_3_12;
    wire mdout1_2_12;
    wire mdout1_1_12;
    wire mdout1_0_12;
    wire mdout1_3_13;
    wire mdout1_2_13;
    wire mdout1_1_13;
    wire mdout1_0_13;
    wire mdout1_3_14;
    wire mdout1_2_14;
    wire mdout1_1_14;
    wire mdout1_0_14;
    wire mdout1_3_15;
    wire mdout1_2_15;
    wire mdout1_1_15;
    wire mdout1_0_15;
    wire mdout1_3_16;
    wire mdout1_2_16;
    wire mdout1_1_16;
    wire mdout1_0_16;
    wire raddr11_ff2;
    wire raddr10_ff2;
    wire mdout1_3_17;
    wire mdout1_2_17;
    wire mdout1_1_17;
    wire mdout1_0_17;

    defparam RAM_0_0_7.INIT_DATA = "STATIC" ;
    defparam RAM_0_0_7.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam RAM_0_0_7.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_0_7.CSDECODE_B = "0b000" ;
    defparam RAM_0_0_7.CSDECODE_A = "0b000" ;
    defparam RAM_0_0_7.WRITEMODE_B = "NORMAL" ;
    defparam RAM_0_0_7.WRITEMODE_A = "NORMAL" ;
    defparam RAM_0_0_7.GSR = "ENABLED" ;
    defparam RAM_0_0_7.RESETMODE = "SYNC" ;
    defparam RAM_0_0_7.REGMODE_B = "OUTREG" ;
    defparam RAM_0_0_7.REGMODE_A = "OUTREG" ;
    defparam RAM_0_0_7.DATA_WIDTH_B = 9 ;
    defparam RAM_0_0_7.DATA_WIDTH_A = 9 ;
    DP8KC RAM_0_0_7 (.DIA8(Data[8]), .DIA7(Data[7]), .DIA6(Data[6]), .DIA5(Data[5]), 
        .DIA4(Data[4]), .DIA3(Data[3]), .DIA2(Data[2]), .DIA1(Data[1]), 
        .DIA0(Data[0]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), .ADA10(WrAddress[7]), 
        .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), 
        .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), .ADA3(WrAddress[0]), .ADA2(scuba_vlo), 
        .ADA1(scuba_vlo), .ADA0(scuba_vhi), .CEA(WrClockEn), .OCEA(WrClockEn), 
        .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), .CSA1(WrAddress[11]), 
        .CSA0(WrAddress[10]), .RSTA(Reset), .DIB8(scuba_vlo), .DIB7(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), .DIB3(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), .ADB12(RdAddress[9]), 
        .ADB11(RdAddress[8]), .ADB10(RdAddress[7]), .ADB9(RdAddress[6]), 
        .ADB8(RdAddress[5]), .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), .ADB5(RdAddress[2]), 
        .ADB4(RdAddress[1]), .ADB3(RdAddress[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), 
        .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), .CLKB(RdClock), 
        .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(RdAddress[11]), .CSB0(RdAddress[10]), 
        .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), .DOA4(), .DOA3(), 
        .DOA2(), .DOA1(), .DOA0(), .DOB8(mdout1_0_8), .DOB7(mdout1_0_7), 
        .DOB6(mdout1_0_6), .DOB5(mdout1_0_5), .DOB4(mdout1_0_4), .DOB3(mdout1_0_3), 
        .DOB2(mdout1_0_2), .DOB1(mdout1_0_1), .DOB0(mdout1_0_0))
             /* synthesis MEM_LPC_FILE="RAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

    defparam RAM_0_1_6.INIT_DATA = "STATIC" ;
    defparam RAM_0_1_6.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam RAM_0_1_6.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_0_1_6.CSDECODE_B = "0b000" ;
    defparam RAM_0_1_6.CSDECODE_A = "0b000" ;
    defparam RAM_0_1_6.WRITEMODE_B = "NORMAL" ;
    defparam RAM_0_1_6.WRITEMODE_A = "NORMAL" ;
    defparam RAM_0_1_6.GSR = "ENABLED" ;
    defparam RAM_0_1_6.RESETMODE = "SYNC" ;
    defparam RAM_0_1_6.REGMODE_B = "OUTREG" ;
    defparam RAM_0_1_6.REGMODE_A = "OUTREG" ;
    defparam RAM_0_1_6.DATA_WIDTH_B = 9 ;
    defparam RAM_0_1_6.DATA_WIDTH_A = 9 ;
    DP8KC RAM_0_1_6 (.DIA8(Data[17]), .DIA7(Data[16]), .DIA6(Data[15]), 
        .DIA5(Data[14]), .DIA4(Data[13]), .DIA3(Data[12]), .DIA2(Data[11]), 
        .DIA1(Data[10]), .DIA0(Data[9]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), 
        .ADA10(WrAddress[7]), .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), 
        .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), 
        .ADA3(WrAddress[0]), .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vhi), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(WrAddress[11]), .CSA0(WrAddress[10]), .RSTA(Reset), .DIB8(scuba_vlo), 
        .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), 
        .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), 
        .ADB12(RdAddress[9]), .ADB11(RdAddress[8]), .ADB10(RdAddress[7]), 
        .ADB9(RdAddress[6]), .ADB8(RdAddress[5]), .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), 
        .ADB5(RdAddress[2]), .ADB4(RdAddress[1]), .ADB3(RdAddress[0]), .ADB2(scuba_vlo), 
        .ADB1(scuba_vlo), .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), 
        .CLKB(RdClock), .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(RdAddress[11]), 
        .CSB0(RdAddress[10]), .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), 
        .DOA4(), .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB8(mdout1_0_17), 
        .DOB7(mdout1_0_16), .DOB6(mdout1_0_15), .DOB5(mdout1_0_14), .DOB4(mdout1_0_13), 
        .DOB3(mdout1_0_12), .DOB2(mdout1_0_11), .DOB1(mdout1_0_10), .DOB0(mdout1_0_9))
             /* synthesis MEM_LPC_FILE="RAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

    defparam RAM_1_0_5.INIT_DATA = "STATIC" ;
    defparam RAM_1_0_5.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam RAM_1_0_5.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_0_5.CSDECODE_B = "0b001" ;
    defparam RAM_1_0_5.CSDECODE_A = "0b001" ;
    defparam RAM_1_0_5.WRITEMODE_B = "NORMAL" ;
    defparam RAM_1_0_5.WRITEMODE_A = "NORMAL" ;
    defparam RAM_1_0_5.GSR = "ENABLED" ;
    defparam RAM_1_0_5.RESETMODE = "SYNC" ;
    defparam RAM_1_0_5.REGMODE_B = "OUTREG" ;
    defparam RAM_1_0_5.REGMODE_A = "OUTREG" ;
    defparam RAM_1_0_5.DATA_WIDTH_B = 9 ;
    defparam RAM_1_0_5.DATA_WIDTH_A = 9 ;
    DP8KC RAM_1_0_5 (.DIA8(Data[8]), .DIA7(Data[7]), .DIA6(Data[6]), .DIA5(Data[5]), 
        .DIA4(Data[4]), .DIA3(Data[3]), .DIA2(Data[2]), .DIA1(Data[1]), 
        .DIA0(Data[0]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), .ADA10(WrAddress[7]), 
        .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), 
        .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), .ADA3(WrAddress[0]), .ADA2(scuba_vlo), 
        .ADA1(scuba_vlo), .ADA0(scuba_vhi), .CEA(WrClockEn), .OCEA(WrClockEn), 
        .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), .CSA1(WrAddress[11]), 
        .CSA0(WrAddress[10]), .RSTA(Reset), .DIB8(scuba_vlo), .DIB7(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), .DIB3(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), .ADB12(RdAddress[9]), 
        .ADB11(RdAddress[8]), .ADB10(RdAddress[7]), .ADB9(RdAddress[6]), 
        .ADB8(RdAddress[5]), .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), .ADB5(RdAddress[2]), 
        .ADB4(RdAddress[1]), .ADB3(RdAddress[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), 
        .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), .CLKB(RdClock), 
        .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(RdAddress[11]), .CSB0(RdAddress[10]), 
        .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), .DOA4(), .DOA3(), 
        .DOA2(), .DOA1(), .DOA0(), .DOB8(mdout1_1_8), .DOB7(mdout1_1_7), 
        .DOB6(mdout1_1_6), .DOB5(mdout1_1_5), .DOB4(mdout1_1_4), .DOB3(mdout1_1_3), 
        .DOB2(mdout1_1_2), .DOB1(mdout1_1_1), .DOB0(mdout1_1_0))
             /* synthesis MEM_LPC_FILE="RAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

    defparam RAM_1_1_4.INIT_DATA = "STATIC" ;
    defparam RAM_1_1_4.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam RAM_1_1_4.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_1_1_4.CSDECODE_B = "0b001" ;
    defparam RAM_1_1_4.CSDECODE_A = "0b001" ;
    defparam RAM_1_1_4.WRITEMODE_B = "NORMAL" ;
    defparam RAM_1_1_4.WRITEMODE_A = "NORMAL" ;
    defparam RAM_1_1_4.GSR = "ENABLED" ;
    defparam RAM_1_1_4.RESETMODE = "SYNC" ;
    defparam RAM_1_1_4.REGMODE_B = "OUTREG" ;
    defparam RAM_1_1_4.REGMODE_A = "OUTREG" ;
    defparam RAM_1_1_4.DATA_WIDTH_B = 9 ;
    defparam RAM_1_1_4.DATA_WIDTH_A = 9 ;
    DP8KC RAM_1_1_4 (.DIA8(Data[17]), .DIA7(Data[16]), .DIA6(Data[15]), 
        .DIA5(Data[14]), .DIA4(Data[13]), .DIA3(Data[12]), .DIA2(Data[11]), 
        .DIA1(Data[10]), .DIA0(Data[9]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), 
        .ADA10(WrAddress[7]), .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), 
        .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), 
        .ADA3(WrAddress[0]), .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vhi), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(WrAddress[11]), .CSA0(WrAddress[10]), .RSTA(Reset), .DIB8(scuba_vlo), 
        .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), 
        .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), 
        .ADB12(RdAddress[9]), .ADB11(RdAddress[8]), .ADB10(RdAddress[7]), 
        .ADB9(RdAddress[6]), .ADB8(RdAddress[5]), .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), 
        .ADB5(RdAddress[2]), .ADB4(RdAddress[1]), .ADB3(RdAddress[0]), .ADB2(scuba_vlo), 
        .ADB1(scuba_vlo), .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), 
        .CLKB(RdClock), .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(RdAddress[11]), 
        .CSB0(RdAddress[10]), .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), 
        .DOA4(), .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB8(mdout1_1_17), 
        .DOB7(mdout1_1_16), .DOB6(mdout1_1_15), .DOB5(mdout1_1_14), .DOB4(mdout1_1_13), 
        .DOB3(mdout1_1_12), .DOB2(mdout1_1_11), .DOB1(mdout1_1_10), .DOB0(mdout1_1_9))
             /* synthesis MEM_LPC_FILE="RAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

    defparam RAM_2_0_3.INIT_DATA = "STATIC" ;
    defparam RAM_2_0_3.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam RAM_2_0_3.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_0_3.CSDECODE_B = "0b010" ;
    defparam RAM_2_0_3.CSDECODE_A = "0b010" ;
    defparam RAM_2_0_3.WRITEMODE_B = "NORMAL" ;
    defparam RAM_2_0_3.WRITEMODE_A = "NORMAL" ;
    defparam RAM_2_0_3.GSR = "ENABLED" ;
    defparam RAM_2_0_3.RESETMODE = "SYNC" ;
    defparam RAM_2_0_3.REGMODE_B = "OUTREG" ;
    defparam RAM_2_0_3.REGMODE_A = "OUTREG" ;
    defparam RAM_2_0_3.DATA_WIDTH_B = 9 ;
    defparam RAM_2_0_3.DATA_WIDTH_A = 9 ;
    DP8KC RAM_2_0_3 (.DIA8(Data[8]), .DIA7(Data[7]), .DIA6(Data[6]), .DIA5(Data[5]), 
        .DIA4(Data[4]), .DIA3(Data[3]), .DIA2(Data[2]), .DIA1(Data[1]), 
        .DIA0(Data[0]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), .ADA10(WrAddress[7]), 
        .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), 
        .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), .ADA3(WrAddress[0]), .ADA2(scuba_vlo), 
        .ADA1(scuba_vlo), .ADA0(scuba_vhi), .CEA(WrClockEn), .OCEA(WrClockEn), 
        .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), .CSA1(WrAddress[11]), 
        .CSA0(WrAddress[10]), .RSTA(Reset), .DIB8(scuba_vlo), .DIB7(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), .DIB3(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), .ADB12(RdAddress[9]), 
        .ADB11(RdAddress[8]), .ADB10(RdAddress[7]), .ADB9(RdAddress[6]), 
        .ADB8(RdAddress[5]), .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), .ADB5(RdAddress[2]), 
        .ADB4(RdAddress[1]), .ADB3(RdAddress[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), 
        .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), .CLKB(RdClock), 
        .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(RdAddress[11]), .CSB0(RdAddress[10]), 
        .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), .DOA4(), .DOA3(), 
        .DOA2(), .DOA1(), .DOA0(), .DOB8(mdout1_2_8), .DOB7(mdout1_2_7), 
        .DOB6(mdout1_2_6), .DOB5(mdout1_2_5), .DOB4(mdout1_2_4), .DOB3(mdout1_2_3), 
        .DOB2(mdout1_2_2), .DOB1(mdout1_2_1), .DOB0(mdout1_2_0))
             /* synthesis MEM_LPC_FILE="RAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

    defparam RAM_2_1_2.INIT_DATA = "STATIC" ;
    defparam RAM_2_1_2.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam RAM_2_1_2.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_2_1_2.CSDECODE_B = "0b010" ;
    defparam RAM_2_1_2.CSDECODE_A = "0b010" ;
    defparam RAM_2_1_2.WRITEMODE_B = "NORMAL" ;
    defparam RAM_2_1_2.WRITEMODE_A = "NORMAL" ;
    defparam RAM_2_1_2.GSR = "ENABLED" ;
    defparam RAM_2_1_2.RESETMODE = "SYNC" ;
    defparam RAM_2_1_2.REGMODE_B = "OUTREG" ;
    defparam RAM_2_1_2.REGMODE_A = "OUTREG" ;
    defparam RAM_2_1_2.DATA_WIDTH_B = 9 ;
    defparam RAM_2_1_2.DATA_WIDTH_A = 9 ;
    DP8KC RAM_2_1_2 (.DIA8(Data[17]), .DIA7(Data[16]), .DIA6(Data[15]), 
        .DIA5(Data[14]), .DIA4(Data[13]), .DIA3(Data[12]), .DIA2(Data[11]), 
        .DIA1(Data[10]), .DIA0(Data[9]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), 
        .ADA10(WrAddress[7]), .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), 
        .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), 
        .ADA3(WrAddress[0]), .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vhi), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(WrAddress[11]), .CSA0(WrAddress[10]), .RSTA(Reset), .DIB8(scuba_vlo), 
        .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), 
        .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), 
        .ADB12(RdAddress[9]), .ADB11(RdAddress[8]), .ADB10(RdAddress[7]), 
        .ADB9(RdAddress[6]), .ADB8(RdAddress[5]), .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), 
        .ADB5(RdAddress[2]), .ADB4(RdAddress[1]), .ADB3(RdAddress[0]), .ADB2(scuba_vlo), 
        .ADB1(scuba_vlo), .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), 
        .CLKB(RdClock), .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(RdAddress[11]), 
        .CSB0(RdAddress[10]), .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), 
        .DOA4(), .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB8(mdout1_2_17), 
        .DOB7(mdout1_2_16), .DOB6(mdout1_2_15), .DOB5(mdout1_2_14), .DOB4(mdout1_2_13), 
        .DOB3(mdout1_2_12), .DOB2(mdout1_2_11), .DOB1(mdout1_2_10), .DOB0(mdout1_2_9))
             /* synthesis MEM_LPC_FILE="RAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

    defparam RAM_3_0_1.INIT_DATA = "STATIC" ;
    defparam RAM_3_0_1.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam RAM_3_0_1.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_0_1.CSDECODE_B = "0b011" ;
    defparam RAM_3_0_1.CSDECODE_A = "0b011" ;
    defparam RAM_3_0_1.WRITEMODE_B = "NORMAL" ;
    defparam RAM_3_0_1.WRITEMODE_A = "NORMAL" ;
    defparam RAM_3_0_1.GSR = "ENABLED" ;
    defparam RAM_3_0_1.RESETMODE = "SYNC" ;
    defparam RAM_3_0_1.REGMODE_B = "OUTREG" ;
    defparam RAM_3_0_1.REGMODE_A = "OUTREG" ;
    defparam RAM_3_0_1.DATA_WIDTH_B = 9 ;
    defparam RAM_3_0_1.DATA_WIDTH_A = 9 ;
    DP8KC RAM_3_0_1 (.DIA8(Data[8]), .DIA7(Data[7]), .DIA6(Data[6]), .DIA5(Data[5]), 
        .DIA4(Data[4]), .DIA3(Data[3]), .DIA2(Data[2]), .DIA1(Data[1]), 
        .DIA0(Data[0]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), .ADA10(WrAddress[7]), 
        .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), 
        .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), .ADA3(WrAddress[0]), .ADA2(scuba_vlo), 
        .ADA1(scuba_vlo), .ADA0(scuba_vhi), .CEA(WrClockEn), .OCEA(WrClockEn), 
        .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), .CSA1(WrAddress[11]), 
        .CSA0(WrAddress[10]), .RSTA(Reset), .DIB8(scuba_vlo), .DIB7(scuba_vlo), 
        .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), .DIB3(scuba_vlo), 
        .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), .ADB12(RdAddress[9]), 
        .ADB11(RdAddress[8]), .ADB10(RdAddress[7]), .ADB9(RdAddress[6]), 
        .ADB8(RdAddress[5]), .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), .ADB5(RdAddress[2]), 
        .ADB4(RdAddress[1]), .ADB3(RdAddress[0]), .ADB2(scuba_vlo), .ADB1(scuba_vlo), 
        .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), .CLKB(RdClock), 
        .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(RdAddress[11]), .CSB0(RdAddress[10]), 
        .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), .DOA4(), .DOA3(), 
        .DOA2(), .DOA1(), .DOA0(), .DOB8(mdout1_3_8), .DOB7(mdout1_3_7), 
        .DOB6(mdout1_3_6), .DOB5(mdout1_3_5), .DOB4(mdout1_3_4), .DOB3(mdout1_3_3), 
        .DOB2(mdout1_3_2), .DOB1(mdout1_3_1), .DOB0(mdout1_3_0))
             /* synthesis MEM_LPC_FILE="RAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    defparam RAM_3_1_0.INIT_DATA = "STATIC" ;
    defparam RAM_3_1_0.ASYNC_RESET_RELEASE = "SYNC" ;
    defparam RAM_3_1_0.INITVAL_1F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_1E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_1D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_1C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_1B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_1A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_19 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_18 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_17 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_16 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_15 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_14 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_13 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_12 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_11 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_10 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_0F = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_0E = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_0D = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_0C = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_0B = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_0A = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_09 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_08 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_07 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_06 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_05 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_04 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_03 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_02 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_01 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.INITVAL_00 = "0x00000000000000000000000000000000000000000000000000000000000000000000000000000000" ;
    defparam RAM_3_1_0.CSDECODE_B = "0b011" ;
    defparam RAM_3_1_0.CSDECODE_A = "0b011" ;
    defparam RAM_3_1_0.WRITEMODE_B = "NORMAL" ;
    defparam RAM_3_1_0.WRITEMODE_A = "NORMAL" ;
    defparam RAM_3_1_0.GSR = "ENABLED" ;
    defparam RAM_3_1_0.RESETMODE = "SYNC" ;
    defparam RAM_3_1_0.REGMODE_B = "OUTREG" ;
    defparam RAM_3_1_0.REGMODE_A = "OUTREG" ;
    defparam RAM_3_1_0.DATA_WIDTH_B = 9 ;
    defparam RAM_3_1_0.DATA_WIDTH_A = 9 ;
    DP8KC RAM_3_1_0 (.DIA8(Data[17]), .DIA7(Data[16]), .DIA6(Data[15]), 
        .DIA5(Data[14]), .DIA4(Data[13]), .DIA3(Data[12]), .DIA2(Data[11]), 
        .DIA1(Data[10]), .DIA0(Data[9]), .ADA12(WrAddress[9]), .ADA11(WrAddress[8]), 
        .ADA10(WrAddress[7]), .ADA9(WrAddress[6]), .ADA8(WrAddress[5]), 
        .ADA7(WrAddress[4]), .ADA6(WrAddress[3]), .ADA5(WrAddress[2]), .ADA4(WrAddress[1]), 
        .ADA3(WrAddress[0]), .ADA2(scuba_vlo), .ADA1(scuba_vlo), .ADA0(scuba_vhi), 
        .CEA(WrClockEn), .OCEA(WrClockEn), .CLKA(WrClock), .WEA(WE), .CSA2(scuba_vlo), 
        .CSA1(WrAddress[11]), .CSA0(WrAddress[10]), .RSTA(Reset), .DIB8(scuba_vlo), 
        .DIB7(scuba_vlo), .DIB6(scuba_vlo), .DIB5(scuba_vlo), .DIB4(scuba_vlo), 
        .DIB3(scuba_vlo), .DIB2(scuba_vlo), .DIB1(scuba_vlo), .DIB0(scuba_vlo), 
        .ADB12(RdAddress[9]), .ADB11(RdAddress[8]), .ADB10(RdAddress[7]), 
        .ADB9(RdAddress[6]), .ADB8(RdAddress[5]), .ADB7(RdAddress[4]), .ADB6(RdAddress[3]), 
        .ADB5(RdAddress[2]), .ADB4(RdAddress[1]), .ADB3(RdAddress[0]), .ADB2(scuba_vlo), 
        .ADB1(scuba_vlo), .ADB0(scuba_vlo), .CEB(RdClockEn), .OCEB(RdClockEn), 
        .CLKB(RdClock), .WEB(scuba_vlo), .CSB2(scuba_vlo), .CSB1(RdAddress[11]), 
        .CSB0(RdAddress[10]), .RSTB(Reset), .DOA8(), .DOA7(), .DOA6(), .DOA5(), 
        .DOA4(), .DOA3(), .DOA2(), .DOA1(), .DOA0(), .DOB8(mdout1_3_17), 
        .DOB7(mdout1_3_16), .DOB6(mdout1_3_15), .DOB5(mdout1_3_14), .DOB4(mdout1_3_13), 
        .DOB3(mdout1_3_12), .DOB2(mdout1_3_11), .DOB1(mdout1_3_10), .DOB0(mdout1_3_9))
             /* synthesis MEM_LPC_FILE="RAM.lpc" */
             /* synthesis MEM_INIT_FILE="INIT_ALL_0s" */;

    FD1P3DX FF_3 (.D(RdAddress[10]), .SP(RdClockEn), .CK(RdClock), .CD(scuba_vlo), 
        .Q(raddr10_ff))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_2 (.D(RdAddress[11]), .SP(RdClockEn), .CK(RdClock), .CD(scuba_vlo), 
        .Q(raddr11_ff))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_1 (.D(raddr10_ff), .SP(RdClockEn), .CK(RdClock), .CD(scuba_vlo), 
        .Q(raddr10_ff2))
             /* synthesis GSR="ENABLED" */;

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    FD1P3DX FF_0 (.D(raddr11_ff), .SP(RdClockEn), .CK(RdClock), .CD(scuba_vlo), 
        .Q(raddr11_ff2))
             /* synthesis GSR="ENABLED" */;

    MUX41 mux_17 (.D0(mdout1_0_0), .D1(mdout1_1_0), .D2(mdout1_2_0), .D3(mdout1_3_0), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[0]));

    MUX41 mux_16 (.D0(mdout1_0_1), .D1(mdout1_1_1), .D2(mdout1_2_1), .D3(mdout1_3_1), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[1]));

    MUX41 mux_15 (.D0(mdout1_0_2), .D1(mdout1_1_2), .D2(mdout1_2_2), .D3(mdout1_3_2), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[2]));

    MUX41 mux_14 (.D0(mdout1_0_3), .D1(mdout1_1_3), .D2(mdout1_2_3), .D3(mdout1_3_3), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[3]));

    MUX41 mux_13 (.D0(mdout1_0_4), .D1(mdout1_1_4), .D2(mdout1_2_4), .D3(mdout1_3_4), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[4]));

    MUX41 mux_12 (.D0(mdout1_0_5), .D1(mdout1_1_5), .D2(mdout1_2_5), .D3(mdout1_3_5), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[5]));

    MUX41 mux_11 (.D0(mdout1_0_6), .D1(mdout1_1_6), .D2(mdout1_2_6), .D3(mdout1_3_6), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[6]));

    MUX41 mux_10 (.D0(mdout1_0_7), .D1(mdout1_1_7), .D2(mdout1_2_7), .D3(mdout1_3_7), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[7]));

    MUX41 mux_9 (.D0(mdout1_0_8), .D1(mdout1_1_8), .D2(mdout1_2_8), .D3(mdout1_3_8), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[8]));

    MUX41 mux_8 (.D0(mdout1_0_9), .D1(mdout1_1_9), .D2(mdout1_2_9), .D3(mdout1_3_9), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[9]));

    MUX41 mux_7 (.D0(mdout1_0_10), .D1(mdout1_1_10), .D2(mdout1_2_10), .D3(mdout1_3_10), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[10]));

    MUX41 mux_6 (.D0(mdout1_0_11), .D1(mdout1_1_11), .D2(mdout1_2_11), .D3(mdout1_3_11), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[11]));

    MUX41 mux_5 (.D0(mdout1_0_12), .D1(mdout1_1_12), .D2(mdout1_2_12), .D3(mdout1_3_12), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[12]));

    MUX41 mux_4 (.D0(mdout1_0_13), .D1(mdout1_1_13), .D2(mdout1_2_13), .D3(mdout1_3_13), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[13]));

    MUX41 mux_3 (.D0(mdout1_0_14), .D1(mdout1_1_14), .D2(mdout1_2_14), .D3(mdout1_3_14), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[14]));

    MUX41 mux_2 (.D0(mdout1_0_15), .D1(mdout1_1_15), .D2(mdout1_2_15), .D3(mdout1_3_15), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[15]));

    MUX41 mux_1 (.D0(mdout1_0_16), .D1(mdout1_1_16), .D2(mdout1_2_16), .D3(mdout1_3_16), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[16]));

    MUX41 mux_0 (.D0(mdout1_0_17), .D1(mdout1_1_17), .D2(mdout1_2_17), .D3(mdout1_3_17), 
        .SD1(raddr10_ff2), .SD2(raddr11_ff2), .Z(Q[17]));



    // exemplar begin
    // exemplar attribute RAM_0_0_7 MEM_LPC_FILE RAM.lpc
    // exemplar attribute RAM_0_0_7 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute RAM_0_1_6 MEM_LPC_FILE RAM.lpc
    // exemplar attribute RAM_0_1_6 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute RAM_1_0_5 MEM_LPC_FILE RAM.lpc
    // exemplar attribute RAM_1_0_5 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute RAM_1_1_4 MEM_LPC_FILE RAM.lpc
    // exemplar attribute RAM_1_1_4 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute RAM_2_0_3 MEM_LPC_FILE RAM.lpc
    // exemplar attribute RAM_2_0_3 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute RAM_2_1_2 MEM_LPC_FILE RAM.lpc
    // exemplar attribute RAM_2_1_2 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute RAM_3_0_1 MEM_LPC_FILE RAM.lpc
    // exemplar attribute RAM_3_0_1 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute RAM_3_1_0 MEM_LPC_FILE RAM.lpc
    // exemplar attribute RAM_3_1_0 MEM_INIT_FILE INIT_ALL_0s
    // exemplar attribute FF_3 GSR ENABLED
    // exemplar attribute FF_2 GSR ENABLED
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar end

endmodule
