INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Serrano/Documents/Vivado/Homework_PBL1/Homework_PBL1.srcs/sources_1/new/Homework_PBL1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Homework_PBL3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus Serrano/Documents/Vivado/Homework_PBL1/Homework_PBL1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
