{:input (genetic.representation/genetic-representation "examples/57205.9E2DD7DF.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\$0_54 , \\$1_58 , \\$2_62 , \\$3_66 , \\$4_70 , \\$5_74 , \\$6_78 , \\$7_82 , \\$8_86 , \\$9_90 , \\$10_94 , \\$11_98 , \\$12_102 , \\$13_106 , \\$14_110 , \\$15_114 , \\$59_55_95_75_99_91_111_103_107_115_83_16_79_87_67_71_63 , \\$17_53 , \\$18_57 , \\$19_61 , \\$20_65 \n, \\$21_69 , \\$22_73 , \\$23_77 , \\$24_81 , \\$25_85 , \\$26_89 , \\$27_93 , \\$28_97 , \\$29_101 , \\$30_105 , \\$31_109 , \\$32_113 );\n  wire _000_;\n  wire _001_;\n  wire _002_;\n  wire _003_;\n  wire _004_;\n  wire _005_;\n  wire _006_;\n  wire _007_;\n  wire _008_;\n  wire _009_;\n  wire _010_;\n  wire _011_;\n  wire _012_;\n  wire _013_;\n  wire _014_;\n  wire _015_;\n  wire _016_;\n  wire _017_;\n  wire _018_;\n  wire _019_;\n  wire _020_;\n  wire _021_;\n  wire _022_;\n  wire _023_;\n  wire _024_;\n  wire _025_;\n  wire _026_;\n  wire _027_;\n  wire _028_;\n  wire _029_;\n  wire _030_;\n  wire _031_;\n  wire _032_;\n  wire _033_;\n  wire _034_;\n  wire _035_;\n  wire _036_;\n  wire _037_;\n  wire _038_;\n  wire _039_;\n  wire _040_;\n  wire _041_;\n  wire _042_;\n  wire _043_;\n  wire _044_;\n  wire _045_;\n  wire _046_;\n  wire _047_;\n  wire _048_;\n  wire _049_;\n  wire _050_;\n  wire _051_;\n  wire _052_;\n  wire _053_;\n  wire _054_;\n  wire _055_;\n  wire _056_;\n  wire _057_;\n  wire _058_;\n  wire _059_;\n  wire _060_;\n  wire _061_;\n  wire _062_;\n  wire _063_;\n  wire _064_;\n  wire _065_;\n  wire _066_;\n  wire _067_;\n  wire _068_;\n  wire _069_;\n  wire _070_;\n  wire _071_;\n  wire _072_;\n  wire _073_;\n  wire _074_;\n  wire _075_;\n  wire _076_;\n  wire _077_;\n  wire _078_;\n  wire _079_;\n  wire _080_;\n  wire _081_;\n  wire _082_;\n  wire _083_;\n  wire _084_;\n  wire _085_;\n  wire _086_;\n  wire _087_;\n  wire _088_;\n  wire _089_;\n  wire _090_;\n  wire _091_;\n  wire _092_;\n  wire _093_;\n  wire _094_;\n  wire _095_;\n  wire _096_;\n  wire _097_;\n  wire _098_;\n  wire _099_;\n  input \\$0_54 ;\n  wire \\$0_54 ;\n  input \\$10_94 ;\n  wire \\$10_94 ;\n  input \\$11_98 ;\n  wire \\$11_98 ;\n  input \\$12_102 ;\n  wire \\$12_102 ;\n  input \\$13_106 ;\n  wire \\$13_106 ;\n  input \\$14_110 ;\n  wire \\$14_110 ;\n  input \\$15_114 ;\n  wire \\$15_114 ;\n  output \\$17_53 ;\n  wire \\$17_53 ;\n  output \\$18_57 ;\n  wire \\$18_57 ;\n  output \\$19_61 ;\n  wire \\$19_61 ;\n  input \\$1_58 ;\n  wire \\$1_58 ;\n  output \\$20_65 ;\n  wire \\$20_65 ;\n  output \\$21_69 ;\n  wire \\$21_69 ;\n  output \\$22_73 ;\n  wire \\$22_73 ;\n  output \\$23_77 ;\n  wire \\$23_77 ;\n  output \\$24_81 ;\n  wire \\$24_81 ;\n  output \\$25_85 ;\n  wire \\$25_85 ;\n  output \\$26_89 ;\n  wire \\$26_89 ;\n  output \\$27_93 ;\n  wire \\$27_93 ;\n  output \\$28_97 ;\n  wire \\$28_97 ;\n  output \\$29_101 ;\n  wire \\$29_101 ;\n  input \\$2_62 ;\n  wire \\$2_62 ;\n  output \\$30_105 ;\n  wire \\$30_105 ;\n  output \\$31_109 ;\n  wire \\$31_109 ;\n  output \\$32_113 ;\n  wire \\$32_113 ;\n  input \\$3_66 ;\n  wire \\$3_66 ;\n  input \\$4_70 ;\n  wire \\$4_70 ;\n  input \\$59_55_95_75_99_91_111_103_107_115_83_16_79_87_67_71_63 ;\n  wire \\$59_55_95_75_99_91_111_103_107_115_83_16_79_87_67_71_63 ;\n  input \\$5_74 ;\n  wire \\$5_74 ;\n  input \\$6_78 ;\n  wire \\$6_78 ;\n  input \\$7_82 ;\n  wire \\$7_82 ;\n  input \\$8_86 ;\n  wire \\$8_86 ;\n  input \\$9_90 ;\n  wire \\$9_90 ;\n  wire \\:missing_edge ;\n  assign _032_ = 4'h8 >> { _034_, _033_ };\n  assign _060_ = 4'h8 >> { _062_, _061_ };\n  assign _063_ = 4'h8 >> { _065_, _064_ };\n  assign _066_ = 4'h8 >> { _068_, _067_ };\n  assign _069_ = 4'h8 >> { _071_, _070_ };\n  assign _072_ = 4'h8 >> { _074_, _073_ };\n  assign _076_ = 4'h8 >> { _078_, _077_ };\n  assign _079_ = 4'h8 >> { _081_, _080_ };\n  assign _035_ = 4'h8 >> { _037_, _036_ };\n  assign _038_ = 4'h8 >> { _040_, _039_ };\n  assign _041_ = 4'h8 >> { _043_, _042_ };\n  assign _045_ = 4'h8 >> { _047_, _046_ };\n  assign _048_ = 4'h8 >> { _050_, _049_ };\n  assign _051_ = 4'h8 >> { _053_, _052_ };\n  assign _054_ = 4'h8 >> { _056_, _055_ };\n  assign _057_ = 4'h8 >> { _059_, _058_ };\n  assign _029_ = 1'h0;\n  assign _030_ = 1'h1;\n  assign _031_ = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign _056_ = _084_;\n  assign _055_ = _010_;\n  assign _028_ = _005_;\n  assign _005_ = _054_;\n  assign _053_ = _084_;\n  assign _052_ = _009_;\n  assign _027_ = _003_;\n  assign _003_ = _051_;\n  assign _050_ = _084_;\n  assign _049_ = _008_;\n  assign _026_ = _002_;\n  assign _002_ = _048_;\n  assign _047_ = _084_;\n  assign _046_ = _007_;\n  assign _024_ = _001_;\n  assign _001_ = _045_;\n  assign _043_ = _084_;\n  assign _042_ = _006_;\n  assign _023_ = _098_;\n  assign _098_ = _041_;\n  assign _040_ = _084_;\n  assign _039_ = _004_;\n  assign _022_ = _097_;\n  assign _097_ = _038_;\n  assign _081_ = _084_;\n  assign _080_ = _099_;\n  assign _021_ = _095_;\n  assign _095_ = _079_;\n  assign _078_ = _084_;\n  assign _077_ = _096_;\n  assign _020_ = _094_;\n  assign _094_ = _076_;\n  assign _074_ = _084_;\n  assign _073_ = _092_;\n  assign _019_ = _093_;\n  assign _093_ = _072_;\n  assign _071_ = _084_;\n  assign _070_ = _089_;\n  assign _018_ = _091_;\n  assign _091_ = _069_;\n  assign _068_ = _084_;\n  assign _067_ = _085_;\n  assign _017_ = _090_;\n  assign _090_ = _066_;\n  assign _065_ = _084_;\n  assign _064_ = _075_;\n  assign _016_ = _088_;\n  assign _088_ = _063_;\n  assign _062_ = _084_;\n  assign _061_ = _044_;\n  assign _015_ = _087_;\n  assign _087_ = _060_;\n  assign _059_ = _084_;\n  assign _058_ = _025_;\n  assign _013_ = _086_;\n  assign _086_ = _057_;\n  assign _037_ = _084_;\n  assign _036_ = _014_;\n  assign _012_ = _083_;\n  assign _083_ = _035_;\n  assign _034_ = _084_;\n  assign _033_ = _000_;\n  assign _011_ = _082_;\n  assign _082_ = _032_;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/3521207C.v:3.1-256.10\" *)\nmodule postsynth(\\$0_54 , \\$1_58 , \\$2_62 , \\$3_66 , \\$4_70 , \\$5_74 , \\$6_78 , \\$7_82 , \\$8_86 , \\$9_90 , \\$10_94 , \\$11_98 , \\$12_102 , \\$13_106 , \\$14_110 , \\$15_114 , \\$59_55_95_75_99_91_111_103_107_115_83_16_79_87_67_71_63 , \\$17_53 , \\$18_57 , \\$19_61 , \\$20_65 \n, \\$21_69 , \\$22_73 , \\$23_77 , \\$24_81 , \\$25_85 , \\$26_89 , \\$27_93 , \\$28_97 , \\$29_101 , \\$30_105 , \\$31_109 , \\$32_113 );\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:105.9-105.15\" *)\n  input \\$0_54 ;\n  wire \\$0_54 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:107.9-107.16\" *)\n  input \\$10_94 ;\n  wire \\$10_94 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:109.9-109.16\" *)\n  input \\$11_98 ;\n  wire \\$11_98 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:111.9-111.17\" *)\n  input \\$12_102 ;\n  wire \\$12_102 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:113.9-113.17\" *)\n  input \\$13_106 ;\n  wire \\$13_106 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:115.9-115.17\" *)\n  input \\$14_110 ;\n  wire \\$14_110 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:117.9-117.17\" *)\n  input \\$15_114 ;\n  wire \\$15_114 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:119.10-119.17\" *)\n  output \\$17_53 ;\n  wire \\$17_53 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:121.10-121.17\" *)\n  output \\$18_57 ;\n  wire \\$18_57 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:123.10-123.17\" *)\n  output \\$19_61 ;\n  wire \\$19_61 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:125.9-125.15\" *)\n  input \\$1_58 ;\n  wire \\$1_58 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:127.10-127.17\" *)\n  output \\$20_65 ;\n  wire \\$20_65 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:129.10-129.17\" *)\n  output \\$21_69 ;\n  wire \\$21_69 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:131.10-131.17\" *)\n  output \\$22_73 ;\n  wire \\$22_73 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:133.10-133.17\" *)\n  output \\$23_77 ;\n  wire \\$23_77 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:135.10-135.17\" *)\n  output \\$24_81 ;\n  wire \\$24_81 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:137.10-137.17\" *)\n  output \\$25_85 ;\n  wire \\$25_85 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:139.10-139.17\" *)\n  output \\$26_89 ;\n  wire \\$26_89 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:141.10-141.17\" *)\n  output \\$27_93 ;\n  wire \\$27_93 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:143.10-143.17\" *)\n  output \\$28_97 ;\n  wire \\$28_97 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:145.10-145.18\" *)\n  output \\$29_101 ;\n  wire \\$29_101 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:147.9-147.15\" *)\n  input \\$2_62 ;\n  wire \\$2_62 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:149.10-149.18\" *)\n  output \\$30_105 ;\n  wire \\$30_105 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:151.10-151.18\" *)\n  output \\$31_109 ;\n  wire \\$31_109 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:153.10-153.18\" *)\n  output \\$32_113 ;\n  wire \\$32_113 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:155.9-155.15\" *)\n  input \\$3_66 ;\n  wire \\$3_66 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:157.9-157.15\" *)\n  input \\$4_70 ;\n  wire \\$4_70 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:159.9-159.65\" *)\n  input \\$59_55_95_75_99_91_111_103_107_115_83_16_79_87_67_71_63 ;\n  wire \\$59_55_95_75_99_91_111_103_107_115_83_16_79_87_67_71_63 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:161.9-161.15\" *)\n  input \\$5_74 ;\n  wire \\$5_74 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:163.9-163.15\" *)\n  input \\$6_78 ;\n  wire \\$6_78 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:165.9-165.15\" *)\n  input \\$7_82 ;\n  wire \\$7_82 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:167.9-167.15\" *)\n  input \\$8_86 ;\n  wire \\$8_86 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:169.9-169.15\" *)\n  input \\$9_90 ;\n  wire \\$9_90 ;\n  (* src = \"/tmp/fuzzmount745B5940/3521207C.v:171.8-171.22\" *)\n  wire \\:missing_edge ;\n  assign \\$17_53  = 1'hx;\n  assign \\$18_57  = 1'hx;\n  assign \\$19_61  = 1'hx;\n  assign \\$20_65  = 1'hx;\n  assign \\$21_69  = 1'hx;\n  assign \\$22_73  = 1'hx;\n  assign \\$23_77  = 1'hx;\n  assign \\$24_81  = 1'hx;\n  assign \\$25_85  = 1'hx;\n  assign \\$26_89  = 1'hx;\n  assign \\$27_93  = 1'hx;\n  assign \\$28_97  = 1'hx;\n  assign \\$29_101  = 1'hx;\n  assign \\$30_105  = 1'hx;\n  assign \\$31_109  = 1'hx;\n  assign \\$32_113  = 1'hx;\n  assign \\:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 16, :out "SBY 23:08:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09/src/top.v'.\nSBY 23:08:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] Copy '/tmp/fuzzmount745B5940/3521207C.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09/src/3521207C.v'.\nSBY 23:08:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] Copy '/tmp/fuzzmount745B5940/3521207C.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09/src/3521207C.post.v'.\nSBY 23:08:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] engine_0: abc pdr\nSBY 23:08:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:08:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] base: ERROR: Command syntax error: Missing or unsupported mode parameter.\nSBY 23:08:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] base: > read -format /tmp/fuzzmount745B5940/top.v\nSBY 23:08:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] base: >      ^\nSBY 23:08:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] base: finished (returncode=1)\nSBY 23:08:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] base: task failed. ERROR.\nSBY 23:08:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:08:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:08:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09'.\nSBY 23:08:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpgy6gag09] DONE (ERROR, rc=16)\n", :err ""}}}