<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p23" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_23{left:110px;bottom:1129px;letter-spacing:-0.21px;word-spacing:1.47px;}
#t2_23{left:817px;bottom:1129px;}
#t3_23{left:177px;bottom:1083px;word-spacing:3.07px;}
#t4_23{left:152px;bottom:1065px;letter-spacing:-0.04px;word-spacing:2.67px;}
#t5_23{left:152px;bottom:1046px;letter-spacing:-0.04px;word-spacing:1.73px;}
#t6_23{left:152px;bottom:1028px;letter-spacing:-0.07px;word-spacing:3.42px;}
#t7_23{left:152px;bottom:1010px;letter-spacing:-0.02px;word-spacing:1.87px;}
#t8_23{left:177px;bottom:992px;letter-spacing:0.04px;word-spacing:3.78px;}
#t9_23{left:152px;bottom:973px;letter-spacing:-0.03px;word-spacing:3.25px;}
#ta_23{left:152px;bottom:955px;letter-spacing:0.03px;word-spacing:2.44px;}
#tb_23{left:152px;bottom:937px;letter-spacing:-0.03px;word-spacing:0.43px;}
#tc_23{left:152px;bottom:919px;letter-spacing:0.04px;word-spacing:2.73px;}
#td_23{left:152px;bottom:900px;letter-spacing:0.03px;word-spacing:2.29px;}
#te_23{left:152px;bottom:882px;letter-spacing:-0.04px;word-spacing:1.55px;}
#tf_23{left:152px;bottom:864px;letter-spacing:0.03px;word-spacing:1.78px;}
#tg_23{left:177px;bottom:845px;letter-spacing:-0.02px;word-spacing:1.21px;}
#th_23{left:528px;bottom:845px;letter-spacing:0.12px;}
#ti_23{left:565px;bottom:845px;letter-spacing:-0.04px;word-spacing:1.24px;}
#tj_23{left:152px;bottom:827px;letter-spacing:0.02px;word-spacing:2.01px;}
#tk_23{left:152px;bottom:809px;letter-spacing:-0.04px;word-spacing:1.69px;}
#tl_23{left:152px;bottom:791px;letter-spacing:0.1px;word-spacing:1.64px;}
#tm_23{left:177px;bottom:772px;letter-spacing:-0.01px;word-spacing:1.78px;}
#tn_23{left:152px;bottom:754px;letter-spacing:-0.06px;word-spacing:2.97px;}
#to_23{left:152px;bottom:736px;letter-spacing:0.02px;word-spacing:2.54px;}
#tp_23{left:152px;bottom:718px;letter-spacing:-0.02px;word-spacing:2.39px;}
#tq_23{left:152px;bottom:699px;letter-spacing:-0.05px;word-spacing:2.18px;}
#tr_23{left:152px;bottom:681px;letter-spacing:0.03px;word-spacing:2.94px;}
#ts_23{left:152px;bottom:663px;letter-spacing:0.06px;word-spacing:2.88px;}
#tt_23{left:152px;bottom:645px;letter-spacing:0.03px;word-spacing:3.17px;}
#tu_23{left:152px;bottom:626px;letter-spacing:0.06px;word-spacing:2.41px;}
#tv_23{left:152px;bottom:608px;letter-spacing:0.03px;word-spacing:2.1px;}
#tw_23{left:152px;bottom:590px;letter-spacing:0.04px;word-spacing:2.4px;}
#tx_23{left:152px;bottom:571px;letter-spacing:0.04px;word-spacing:2.56px;}
#ty_23{left:152px;bottom:553px;letter-spacing:0.03px;word-spacing:0.81px;}
#tz_23{left:152px;bottom:535px;letter-spacing:-0.05px;word-spacing:2.22px;}
#t10_23{left:152px;bottom:517px;letter-spacing:-0.09px;word-spacing:2.01px;}
#t11_23{left:177px;bottom:498px;letter-spacing:0.01px;word-spacing:3.33px;}
#t12_23{left:152px;bottom:480px;letter-spacing:-0.07px;word-spacing:1.99px;}
#t13_23{left:110px;bottom:444px;letter-spacing:-0.15px;word-spacing:0.22px;}
#t14_23{left:110px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.08px;}
#t15_23{left:110px;bottom:402px;letter-spacing:-0.15px;word-spacing:0.5px;}
#t16_23{left:110px;bottom:381px;letter-spacing:-0.14px;}
#t17_23{left:197px;bottom:381px;letter-spacing:-0.28px;}
#t18_23{left:259px;bottom:381px;}
#t19_23{left:271px;bottom:381px;letter-spacing:-0.39px;}
#t1a_23{left:329px;bottom:381px;letter-spacing:-0.16px;word-spacing:3.3px;}
#t1b_23{left:375px;bottom:381px;letter-spacing:-0.17px;}
#t1c_23{left:426px;bottom:381px;}
#t1d_23{left:443px;bottom:381px;letter-spacing:-0.2px;word-spacing:3px;}
#t1e_23{left:110px;bottom:361px;letter-spacing:-0.15px;word-spacing:2.21px;}
#t1f_23{left:110px;bottom:340px;letter-spacing:-0.18px;word-spacing:3.48px;}
#t1g_23{left:658px;bottom:340px;letter-spacing:-0.35px;word-spacing:3.79px;}
#t1h_23{left:792px;bottom:340px;letter-spacing:-0.17px;}
#t1i_23{left:110px;bottom:319px;letter-spacing:-0.28px;}
#t1j_23{left:178px;bottom:319px;letter-spacing:-0.17px;word-spacing:2.09px;}
#t1k_23{left:110px;bottom:299px;letter-spacing:-0.18px;word-spacing:3.65px;}
#t1l_23{left:110px;bottom:278px;letter-spacing:-0.23px;word-spacing:1.65px;}
#t1m_23{left:321px;bottom:278px;letter-spacing:-0.23px;}
#t1n_23{left:440px;bottom:278px;letter-spacing:-0.13px;word-spacing:0.93px;}
#t1o_23{left:110px;bottom:257px;letter-spacing:-0.14px;word-spacing:0.64px;}
#t1p_23{left:559px;bottom:257px;letter-spacing:-0.16px;}
#t1q_23{left:587px;bottom:257px;letter-spacing:-0.15px;word-spacing:2.98px;}
#t1r_23{left:110px;bottom:237px;letter-spacing:-0.18px;word-spacing:2.18px;}
#t1s_23{left:110px;bottom:216px;letter-spacing:-0.16px;word-spacing:0.51px;}
#t1t_23{left:247px;bottom:216px;letter-spacing:-0.17px;}
#t1u_23{left:269px;bottom:216px;letter-spacing:-0.22px;word-spacing:0.65px;}
#t1v_23{left:110px;bottom:195px;letter-spacing:-0.17px;word-spacing:3.81px;}
#t1w_23{left:110px;bottom:174px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t1x_23{left:241px;bottom:174px;letter-spacing:-0.17px;}
#t1y_23{left:257px;bottom:174px;}
#t1z_23{left:110px;bottom:139px;letter-spacing:-0.2px;word-spacing:1.11px;}
#t20_23{left:110px;bottom:118px;letter-spacing:-0.16px;word-spacing:3.27px;}

.s1_23{font-size:17px;font-family:CMSL10_27d;color:#000;}
.s2_23{font-size:17px;font-family:CMR10_270;color:#000;}
.s3_23{font-size:15px;font-family:CMTI10_27t;color:#000;}
.s4_23{font-size:15px;font-family:CMTT10_27z;color:#000;}
.s5_23{font-size:17px;font-family:CMTI10_27t;color:#000;}
.s6_23{font-size:17px;font-family:CMR10_270;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts23" type="text/css" >

@font-face {
	font-family: CMR10_270;
	src: url("fonts/CMR10_270.woff") format("woff");
}

@font-face {
	font-family: CMSL10_27d;
	src: url("fonts/CMSL10_27d.woff") format("woff");
}

@font-face {
	font-family: CMTI10_27t;
	src: url("fonts/CMTI10_27t.woff") format("woff");
}

@font-face {
	font-family: CMTT10_27z;
	src: url("fonts/CMTT10_27z.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg23Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg23" style="-webkit-user-select: none;"><object width="935" height="1210" data="23/23.svg" type="image/svg+xml" id="pdf23" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_23" class="t s1_23">Volume I: RISC-V Unprivileged ISA V20191213 </span><span id="t2_23" class="t s2_23">5 </span>
<span id="t3_23" class="t s3_23">The main advantage of explicitly separating base ISAs is that each base ISA can be opti- </span>
<span id="t4_23" class="t s3_23">mized for its needs without requiring to support all the operations needed for other base ISAs. </span>
<span id="t5_23" class="t s3_23">For example, RV64I can omit instructions and CSRs that are only needed to cope with the nar- </span>
<span id="t6_23" class="t s3_23">rower registers in RV32I. The RV32I variants can use encoding space otherwise reserved for </span>
<span id="t7_23" class="t s3_23">instructions only required by wider address-space variants. </span>
<span id="t8_23" class="t s3_23">The main disadvantage of not treating the design as a single ISA is that it complicates </span>
<span id="t9_23" class="t s3_23">the hardware needed to emulate one base ISA on another (e.g., RV32I on RV64I). However, </span>
<span id="ta_23" class="t s3_23" data-mappings='[[2,"ff"]]'>diﬀerences in addressing and illegal instruction traps generally mean some mode switch would </span>
<span id="tb_23" class="t s3_23" data-mappings='[[93,"ff"]]'>be required in hardware in any case even with full superset instruction encodings, and the diﬀerent </span>
<span id="tc_23" class="t s3_23">RISC-V base ISAs are similar enough that supporting multiple versions is relatively low cost. </span>
<span id="td_23" class="t s3_23">Although some have proposed that the strict superset design would allow legacy 32-bit libraries </span>
<span id="te_23" class="t s3_23">to be linked with 64-bit code, this is impractical in practice, even with compatible encodings, due </span>
<span id="tf_23" class="t s3_23" data-mappings='[[9,"ff"]]'>to the diﬀerences in software calling conventions and system-call interfaces. </span>
<span id="tg_23" class="t s3_23" data-mappings='[[44,"fi"]]'>The RISC-V privileged architecture provides ﬁelds in </span><span id="th_23" class="t s4_23">misa </span><span id="ti_23" class="t s3_23">to control the unprivileged ISA at </span>
<span id="tj_23" class="t s3_23" data-mappings='[[34,"ff"]]'>each level to support emulating diﬀerent base ISAs on the same hardware. We note that newer </span>
<span id="tk_23" class="t s3_23">SPARC and MIPS ISA revisions have deprecated support for running 32-bit code unchanged on </span>
<span id="tl_23" class="t s3_23">64-bit systems. </span>
<span id="tm_23" class="t s3_23" data-mappings='[[39,"ff"]]'>A related question is why there is a diﬀerent encoding for 32-bit adds in RV32I (ADD) and </span>
<span id="tn_23" class="t s3_23">RV64I (ADDW)? The ADDW opcode could be used for 32-bit adds in RV32I and ADDD for </span>
<span id="to_23" class="t s3_23">64-bit adds in RV64I, instead of the existing design which uses the same opcode ADD for 32- </span>
<span id="tp_23" class="t s3_23" data-mappings='[[52,"ff"]]'>bit adds in RV32I and 64-bit adds in RV64I with a diﬀerent opcode ADDW for 32-bit adds in </span>
<span id="tq_23" class="t s3_23">RV64I. This would also be more consistent with the use of the same LW opcode for 32-bit load </span>
<span id="tr_23" class="t s3_23" data-mappings='[[34,"fi"]]'>in both RV32I and RV64I. The very ﬁrst versions of RISC-V ISA did have a variant of this </span>
<span id="ts_23" class="t s3_23">alternate design, but the RISC-V design was changed to the current choice in January 2011. </span>
<span id="tt_23" class="t s3_23">Our focus was on supporting 32-bit integers in the 64-bit ISA not on providing compatibility </span>
<span id="tu_23" class="t s3_23">with the 32-bit ISA, and the motivation was to remove the asymmetry that arose from having </span>
<span id="tv_23" class="t s3_23" data-mappings='[[37,"ffi"]]'>not all opcodes in RV32I have a *W suﬃx (e.g., ADDW, but AND not ANDW). In hindsight, </span>
<span id="tw_23" class="t s3_23" data-mappings='[[31,"fi"]]'>this was perhaps not well-justiﬁed and a consequence of designing both ISAs at the same time </span>
<span id="tx_23" class="t s3_23">as opposed to adding one later to sit on top of another, and also from a belief we had to fold </span>
<span id="ty_23" class="t s3_23">platform requirements into the ISA spec which would imply that all the RV32I instructions would </span>
<span id="tz_23" class="t s3_23">have been required in RV64I. It is too late to change the encoding now, but this is also of little </span>
<span id="t10_23" class="t s3_23">practical consequence for the reasons stated above. </span>
<span id="t11_23" class="t s3_23">It has been noted we could enable the *W variants as an extension to RV32I systems to </span>
<span id="t12_23" class="t s3_23">provide a common encoding across RV64I and a future RV32 variant. </span>
<span id="t13_23" class="t s2_23">RISC-V has been designed to support extensive customization and specialization. Each base integer </span>
<span id="t14_23" class="t s2_23">ISA can be extended with one or more optional instruction-set extensions, and we divide each RISC- </span>
<span id="t15_23" class="t s2_23">V instruction-set encoding space (and related encoding spaces such as the CSRs) into three disjoint </span>
<span id="t16_23" class="t s2_23">categories: </span><span id="t17_23" class="t s5_23">standard</span><span id="t18_23" class="t s2_23">, </span><span id="t19_23" class="t s5_23">reserved</span><span id="t1a_23" class="t s2_23">, and </span><span id="t1b_23" class="t s5_23">custom</span><span id="t1c_23" class="t s2_23">. </span><span id="t1d_23" class="t s2_23" data-mappings='[[25,"fi"]]'>Standard encodings are deﬁned by the Foundation, </span>
<span id="t1e_23" class="t s2_23" data-mappings='[[17,"fl"]]'>and shall not conﬂict with other standard extensions for the same base ISA. Reserved encodings </span>
<span id="t1f_23" class="t s2_23" data-mappings='[[20,"fi"]]'>are currently not deﬁned but are saved for future standard extensions. </span><span id="t1g_23" class="t s2_23">We use the term </span><span id="t1h_23" class="t s5_23">non- </span>
<span id="t1i_23" class="t s5_23">standard </span><span id="t1j_23" class="t s2_23" data-mappings='[[39,"fi"]]'>to describe an extension that is not deﬁned by the Foundation. Custom encodings shall </span>
<span id="t1k_23" class="t s2_23" data-mappings='[[77,"fi"]]'>never be used for standard extensions and are made available for vendor-speciﬁc non-standard </span>
<span id="t1l_23" class="t s2_23">extensions. We use the term </span><span id="t1m_23" class="t s5_23">non-conforming </span><span id="t1n_23" class="t s2_23">to describe a non-standard extension that uses either </span>
<span id="t1o_23" class="t s2_23">a standard or a reserved encoding (i.e., custom extensions are </span><span id="t1p_23" class="t s5_23">not </span><span id="t1q_23" class="t s2_23">non-conforming). Instruction-set </span>
<span id="t1r_23" class="t s2_23" data-mappings='[[59,"ff"]]'>extensions are generally shared but may provide slightly diﬀerent functionality depending on the </span>
<span id="t1s_23" class="t s2_23">base ISA. Chapter </span><span id="t1t_23" class="t s6_23">26 </span><span id="t1u_23" class="t s2_23">describes various ways of extending the RISC-V ISA. We have also developed </span>
<span id="t1v_23" class="t s2_23">a naming convention for RISC-V base instructions and instruction-set extensions, described in </span>
<span id="t1w_23" class="t s2_23">detail in Chapter </span><span id="t1x_23" class="t s6_23">27</span><span id="t1y_23" class="t s2_23">. </span>
<span id="t1z_23" class="t s2_23" data-mappings='[[81,"fi"]]'>To support more general software development, a set of standard extensions are deﬁned to provide </span>
<span id="t20_23" class="t s2_23" data-mappings='[[76,"fl"]]'>integer multiply/divide, atomic operations, and single and double-precision ﬂoating-point arith- </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
