// Seed: 3024329596
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  uwire id_3,
    output tri1  id_4,
    output tri1  id_5,
    input  wand  id_6
);
  assign id_5 = 1;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1,
    input  tri0 id_2,
    output wand id_3,
    inout  wire id_4,
    input  wor  id_5,
    output wire id_6
);
  always @(1) id_0 = 1;
  module_0(
      id_4, id_4, id_6, id_2, id_3, id_0, id_1
  );
endmodule
