{
  "name": "core_arch::x86::avx512fp16::_mm256_reduce_min_ph",
  "safe": false,
  "callees": {
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    },
    "core_arch::x86::avx512fp16::_mm_min_ph": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compare packed half-precision (16-bit) floating-point elements in a and b, and store packed minimum\n values in dst. Does not follow the IEEE Standard for Floating-Point Arithmetic (IEEE 754) minimum value\n when inputs are NaN or signed-zero values.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_min_ph)\n",
      "adt": {
        "core_arch::x86::__m128h": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::_mm_reduce_min_ph": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Reduce the packed half-precision (16-bit) floating-point elements in a by minimum. Returns the\n minimum of all elements in a.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm_reduce_min_ph)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256h": [
      "Plain"
    ],
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512fp16::_mm256_reduce_min_ph"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:11244:1: 11250:2",
  "src": "pub fn _mm256_reduce_min_ph(a: __m256h) -> f16 {\n    unsafe {\n        let p = simd_shuffle!(a, a, [0, 1, 2, 3, 4, 5, 6, 7]);\n        let q = simd_shuffle!(a, a, [8, 9, 10, 11, 12, 13, 14, 15]);\n        _mm_reduce_min_ph(_mm_min_ph(p, q))\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm256_reduce_min_ph(_1: core_arch::x86::__m256h) -> f16 {\n    let mut _0: f16;\n    let  _2: core_arch::x86::__m128h;\n    let  _3: core_arch::x86::__m128h;\n    let mut _4: core_arch::x86::__m128h;\n    debug a => _1;\n    debug p => _2;\n    debug q => _3;\n    bb0: {\n        _2 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m256h, core_arch::macros::SimdShuffleIdx<8>, core_arch::x86::__m128h>(_1, _1, core_arch::x86::avx512fp16::_mm256_reduce_min_ph::{constant#0}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::x86::__m256h, core_arch::macros::SimdShuffleIdx<8>, core_arch::x86::__m128h>(_1, _1, core_arch::x86::avx512fp16::_mm256_reduce_min_ph::{constant#1}) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_4);\n        _4 = core_arch::x86::avx512fp16::_mm_min_ph(_2, _3) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _0 = core_arch::x86::avx512fp16::_mm_reduce_min_ph(move _4) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Reduce the packed half-precision (16-bit) floating-point elements in a by minimum. Returns the\n minimum of all elements in a.\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm256_reduce_min_ph)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}