// Seed: 3444875841
module module_0 (
    id_1
);
  input wire id_1;
  logic id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd13
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout reg id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout tri0 id_8;
  output wire _id_7;
  output wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  module_0 modCall_1 (id_8);
  output wire id_1;
  assign id_8 = (id_10);
  wire id_17;
  assign id_8 = 1;
  always_latch id_12 = id_17;
  logic [-1 : id_7  -  1] id_18 = -1;
  assign id_6 = id_4[-1];
endmodule
