// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
// Date        : Sun Feb 14 15:47:13 2021
// Host        : LAPTOP-1OO1BSR3 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_pool_0_0_sim_netlist.v
// Design      : design_1_pool_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_pool_0_0,pool,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "pool,Vivado 2021.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_local_block,
    s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY);
  output ap_local_block;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [6:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [6:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [63:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [63:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem_RREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "49'b0000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "49'b0000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state11 = "49'b0000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "49'b0000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "49'b0000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "49'b0000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "49'b0000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "49'b0000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "49'b0000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "49'b0000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "49'b0000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "49'b0000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "49'b0000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "49'b0000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "49'b0000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "49'b0000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "49'b0000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "49'b0000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "49'b0000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "49'b0000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "49'b0000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "49'b0000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "49'b0000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "49'b0000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "49'b0000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "49'b0000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "49'b0000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "49'b0000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "49'b0000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "49'b0000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "49'b0000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "49'b0000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "49'b0000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "49'b0000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "49'b0000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "49'b0000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "49'b0000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "49'b0000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "49'b0000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "49'b0000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "49'b0001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "49'b0010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "49'b0100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "49'b1000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "49'b0000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state6 = "49'b0000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state7 = "49'b0000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state8 = "49'b0000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state9 = "49'b0000000000000000000000000000000000000000100000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR({\^m_axi_gmem_ARADDR ,NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_ARBURST(NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_ARCACHE(NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN({NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem_ARLEN }),
        .m_axi_gmem_ARLOCK(NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_ARPROT(NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_ARQOS(NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_ARSIZE(NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR({\^m_axi_gmem_AWADDR ,NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem_AWBURST(NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem_AWCACHE(NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN({NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem_AWLEN }),
        .m_axi_gmem_AWLOCK(NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem_AWPROT(NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem_AWQOS(NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem_AWSIZE(NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP({1'b0,1'b0}),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "7" *) 
(* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "49'b0000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "49'b0000000000000000000000000000000000000001000000000" *) 
(* ap_ST_fsm_state11 = "49'b0000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "49'b0000000000000000000000000000000000000100000000000" *) (* ap_ST_fsm_state13 = "49'b0000000000000000000000000000000000001000000000000" *) 
(* ap_ST_fsm_state14 = "49'b0000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "49'b0000000000000000000000000000000000100000000000000" *) (* ap_ST_fsm_state16 = "49'b0000000000000000000000000000000001000000000000000" *) 
(* ap_ST_fsm_state17 = "49'b0000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "49'b0000000000000000000000000000000100000000000000000" *) (* ap_ST_fsm_state19 = "49'b0000000000000000000000000000001000000000000000000" *) 
(* ap_ST_fsm_state2 = "49'b0000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "49'b0000000000000000000000000000010000000000000000000" *) (* ap_ST_fsm_state21 = "49'b0000000000000000000000000000100000000000000000000" *) 
(* ap_ST_fsm_state22 = "49'b0000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "49'b0000000000000000000000000010000000000000000000000" *) (* ap_ST_fsm_state24 = "49'b0000000000000000000000000100000000000000000000000" *) 
(* ap_ST_fsm_state25 = "49'b0000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "49'b0000000000000000000000010000000000000000000000000" *) (* ap_ST_fsm_state27 = "49'b0000000000000000000000100000000000000000000000000" *) 
(* ap_ST_fsm_state28 = "49'b0000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "49'b0000000000000000000010000000000000000000000000000" *) (* ap_ST_fsm_state3 = "49'b0000000000000000000000000000000000000000000000100" *) 
(* ap_ST_fsm_state30 = "49'b0000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "49'b0000000000000000001000000000000000000000000000000" *) (* ap_ST_fsm_state32 = "49'b0000000000000000010000000000000000000000000000000" *) 
(* ap_ST_fsm_state33 = "49'b0000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "49'b0000000000000001000000000000000000000000000000000" *) (* ap_ST_fsm_state35 = "49'b0000000000000010000000000000000000000000000000000" *) 
(* ap_ST_fsm_state36 = "49'b0000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "49'b0000000000001000000000000000000000000000000000000" *) (* ap_ST_fsm_state38 = "49'b0000000000010000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state39 = "49'b0000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "49'b0000000000000000000000000000000000000000000001000" *) (* ap_ST_fsm_state40 = "49'b0000000001000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state41 = "49'b0000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "49'b0000000100000000000000000000000000000000000000000" *) (* ap_ST_fsm_state43 = "49'b0000001000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state44 = "49'b0000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "49'b0000100000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state46 = "49'b0001000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state47 = "49'b0010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "49'b0100000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state49 = "49'b1000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state5 = "49'b0000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state6 = "49'b0000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state7 = "49'b0000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state8 = "49'b0000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state9 = "49'b0000000000000000000000000000000000000000100000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [63:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [63:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [6:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [6:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [10:0]add_ln1072_fu_420_p2;
  wire [10:0]add_ln1072_reg_782;
  wire \add_ln1072_reg_782[10]_i_2_n_0 ;
  wire \add_ln1072_reg_782[10]_i_3_n_0 ;
  wire \add_ln1072_reg_782[10]_i_4_n_0 ;
  wire \add_ln1072_reg_782[3]_i_2_n_0 ;
  wire \add_ln1072_reg_782[3]_i_3_n_0 ;
  wire \add_ln1072_reg_782[3]_i_4_n_0 ;
  wire \add_ln1072_reg_782[3]_i_5_n_0 ;
  wire \add_ln1072_reg_782[7]_i_2_n_0 ;
  wire \add_ln1072_reg_782[7]_i_3_n_0 ;
  wire \add_ln1072_reg_782[7]_i_4_n_0 ;
  wire \add_ln1072_reg_782[7]_i_5_n_0 ;
  wire \add_ln1072_reg_782[7]_i_6_n_0 ;
  wire \add_ln1072_reg_782_reg[10]_i_1_n_2 ;
  wire \add_ln1072_reg_782_reg[10]_i_1_n_3 ;
  wire \add_ln1072_reg_782_reg[3]_i_1_n_0 ;
  wire \add_ln1072_reg_782_reg[3]_i_1_n_1 ;
  wire \add_ln1072_reg_782_reg[3]_i_1_n_2 ;
  wire \add_ln1072_reg_782_reg[3]_i_1_n_3 ;
  wire \add_ln1072_reg_782_reg[7]_i_1_n_0 ;
  wire \add_ln1072_reg_782_reg[7]_i_1_n_1 ;
  wire \add_ln1072_reg_782_reg[7]_i_1_n_2 ;
  wire \add_ln1072_reg_782_reg[7]_i_1_n_3 ;
  wire [5:0]addr_V_1_reg_231;
  wire addr_V_1_reg_2310;
  wire addr_V_6_reg_825;
  wire \addr_V_6_reg_825[3]_i_2_n_0 ;
  wire \addr_V_6_reg_825[3]_i_3_n_0 ;
  wire \addr_V_6_reg_825[3]_i_4_n_0 ;
  wire \addr_V_6_reg_825[3]_i_5_n_0 ;
  wire \addr_V_6_reg_825[5]_i_18_n_0 ;
  wire \addr_V_6_reg_825[5]_i_19_n_0 ;
  wire \addr_V_6_reg_825[5]_i_20_n_0 ;
  wire \addr_V_6_reg_825[5]_i_21_n_0 ;
  wire \addr_V_6_reg_825[5]_i_22_n_0 ;
  wire \addr_V_6_reg_825[5]_i_28_n_0 ;
  wire \addr_V_6_reg_825[5]_i_29_n_0 ;
  wire \addr_V_6_reg_825[5]_i_30_n_0 ;
  wire \addr_V_6_reg_825[5]_i_31_n_0 ;
  wire \addr_V_6_reg_825[5]_i_5_n_0 ;
  wire \addr_V_6_reg_825[5]_i_6_n_0 ;
  wire \addr_V_6_reg_825_reg[3]_i_1_n_0 ;
  wire \addr_V_6_reg_825_reg[3]_i_1_n_1 ;
  wire \addr_V_6_reg_825_reg[3]_i_1_n_2 ;
  wire \addr_V_6_reg_825_reg[3]_i_1_n_3 ;
  wire \addr_V_6_reg_825_reg[3]_i_1_n_4 ;
  wire \addr_V_6_reg_825_reg[3]_i_1_n_5 ;
  wire \addr_V_6_reg_825_reg[3]_i_1_n_6 ;
  wire \addr_V_6_reg_825_reg[3]_i_1_n_7 ;
  wire \addr_V_6_reg_825_reg[5]_i_17_n_0 ;
  wire \addr_V_6_reg_825_reg[5]_i_17_n_1 ;
  wire \addr_V_6_reg_825_reg[5]_i_17_n_2 ;
  wire \addr_V_6_reg_825_reg[5]_i_17_n_3 ;
  wire \addr_V_6_reg_825_reg[5]_i_23_n_3 ;
  wire \addr_V_6_reg_825_reg[5]_i_2_n_3 ;
  wire \addr_V_6_reg_825_reg[5]_i_2_n_6 ;
  wire \addr_V_6_reg_825_reg[5]_i_2_n_7 ;
  wire \addr_V_6_reg_825_reg[5]_i_9_n_0 ;
  wire \addr_V_6_reg_825_reg[5]_i_9_n_1 ;
  wire \addr_V_6_reg_825_reg[5]_i_9_n_2 ;
  wire \addr_V_6_reg_825_reg[5]_i_9_n_3 ;
  wire \addr_V_6_reg_825_reg_n_0_[0] ;
  wire \addr_V_6_reg_825_reg_n_0_[1] ;
  wire \addr_V_6_reg_825_reg_n_0_[2] ;
  wire \addr_V_6_reg_825_reg_n_0_[3] ;
  wire \addr_V_6_reg_825_reg_n_0_[4] ;
  wire \addr_V_6_reg_825_reg_n_0_[5] ;
  wire [5:0]addr_V_7_fu_570_p3;
  wire [5:0]addr_V_7_reg_831;
  wire [5:0]addr_V_8_reg_243;
  wire \ap_CS_fsm[13]_i_2_n_0 ;
  wire \ap_CS_fsm[13]_i_3_n_0 ;
  wire \ap_CS_fsm[17]_i_10_n_0 ;
  wire \ap_CS_fsm[17]_i_11_n_0 ;
  wire \ap_CS_fsm[17]_i_12_n_0 ;
  wire \ap_CS_fsm[17]_i_13_n_0 ;
  wire \ap_CS_fsm[17]_i_14_n_0 ;
  wire \ap_CS_fsm[17]_i_15_n_0 ;
  wire \ap_CS_fsm[17]_i_4_n_0 ;
  wire \ap_CS_fsm[17]_i_5_n_0 ;
  wire \ap_CS_fsm[17]_i_6_n_0 ;
  wire \ap_CS_fsm[17]_i_7_n_0 ;
  wire \ap_CS_fsm[17]_i_8_n_0 ;
  wire \ap_CS_fsm[17]_i_9_n_0 ;
  wire \ap_CS_fsm[1]_i_10_n_0 ;
  wire \ap_CS_fsm[1]_i_11_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_4_n_0 ;
  wire \ap_CS_fsm[1]_i_5_n_0 ;
  wire \ap_CS_fsm[1]_i_6_n_0 ;
  wire \ap_CS_fsm[1]_i_7_n_0 ;
  wire \ap_CS_fsm[1]_i_8_n_0 ;
  wire \ap_CS_fsm[1]_i_9_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[17]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[17]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[17]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[17]_i_3_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[36] ;
  wire \ap_CS_fsm_reg_n_0_[37] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state13;
  wire ap_CS_fsm_state16;
  wire ap_CS_fsm_state17;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state19;
  wire ap_CS_fsm_state20;
  wire ap_CS_fsm_state21;
  wire ap_CS_fsm_state43;
  wire ap_CS_fsm_state44;
  wire ap_CS_fsm_state49;
  wire [48:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]bound_reg_777;
  wire cmp_i8301296_fu_392_p2;
  wire cmp_i8301296_reg_768;
  wire \cmp_i_i793_reg_744[0]_i_1_n_0 ;
  wire \cmp_i_i793_reg_744_reg_n_0_[0] ;
  wire \cmp_i_i_reg_759[0]_i_1_n_0 ;
  wire \cmp_i_i_reg_759_reg_n_0_[0] ;
  wire control_s_axi_U_n_152;
  wire control_s_axi_U_n_153;
  wire control_s_axi_U_n_160;
  wire control_s_axi_U_n_161;
  wire [11:0]conv3_i829_reg_729;
  wire done0;
  wire first_itr_reg_205;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire [17:0]gmem_RDATA;
  wire gmem_RREADY;
  wire gmem_RVALID;
  wire [61:0]gmem_addr_reg_810;
  wire \gmem_addr_reg_810[18]_i_2_n_0 ;
  wire \gmem_addr_reg_810[18]_i_3_n_0 ;
  wire \gmem_addr_reg_810[18]_i_4_n_0 ;
  wire \gmem_addr_reg_810[18]_i_5_n_0 ;
  wire \gmem_addr_reg_810[22]_i_2_n_0 ;
  wire \gmem_addr_reg_810[22]_i_3_n_0 ;
  wire \gmem_addr_reg_810[22]_i_4_n_0 ;
  wire \gmem_addr_reg_810[22]_i_5_n_0 ;
  wire \gmem_addr_reg_810[26]_i_2_n_0 ;
  wire \gmem_addr_reg_810[26]_i_3_n_0 ;
  wire \gmem_addr_reg_810[26]_i_4_n_0 ;
  wire \gmem_addr_reg_810[26]_i_5_n_0 ;
  wire \gmem_addr_reg_810[30]_i_2_n_0 ;
  wire \gmem_addr_reg_810[30]_i_3_n_0 ;
  wire \gmem_addr_reg_810[30]_i_4_n_0 ;
  wire \gmem_addr_reg_810[30]_i_5_n_0 ;
  wire \gmem_addr_reg_810[34]_i_2_n_0 ;
  wire \gmem_addr_reg_810[34]_i_3_n_0 ;
  wire \gmem_addr_reg_810[34]_i_4_n_0 ;
  wire \gmem_addr_reg_810[34]_i_5_n_0 ;
  wire \gmem_addr_reg_810[38]_i_2_n_0 ;
  wire \gmem_addr_reg_810[38]_i_3_n_0 ;
  wire \gmem_addr_reg_810[38]_i_4_n_0 ;
  wire \gmem_addr_reg_810[38]_i_5_n_0 ;
  wire \gmem_addr_reg_810[42]_i_2_n_0 ;
  wire \gmem_addr_reg_810[42]_i_3_n_0 ;
  wire \gmem_addr_reg_810[42]_i_4_n_0 ;
  wire \gmem_addr_reg_810[42]_i_5_n_0 ;
  wire \gmem_addr_reg_810[46]_i_2_n_0 ;
  wire \gmem_addr_reg_810[46]_i_3_n_0 ;
  wire \gmem_addr_reg_810[46]_i_4_n_0 ;
  wire \gmem_addr_reg_810[46]_i_5_n_0 ;
  wire \gmem_addr_reg_810[50]_i_2_n_0 ;
  wire \gmem_addr_reg_810[50]_i_3_n_0 ;
  wire \gmem_addr_reg_810[50]_i_4_n_0 ;
  wire \gmem_addr_reg_810[50]_i_5_n_0 ;
  wire \gmem_addr_reg_810[54]_i_2_n_0 ;
  wire \gmem_addr_reg_810[54]_i_3_n_0 ;
  wire \gmem_addr_reg_810[54]_i_4_n_0 ;
  wire \gmem_addr_reg_810[54]_i_5_n_0 ;
  wire \gmem_addr_reg_810[58]_i_2_n_0 ;
  wire \gmem_addr_reg_810[58]_i_3_n_0 ;
  wire \gmem_addr_reg_810[58]_i_4_n_0 ;
  wire \gmem_addr_reg_810[58]_i_5_n_0 ;
  wire \gmem_addr_reg_810[61]_i_2_n_0 ;
  wire \gmem_addr_reg_810[61]_i_3_n_0 ;
  wire \gmem_addr_reg_810[61]_i_4_n_0 ;
  wire gmem_m_axi_U_n_10;
  wire gmem_m_axi_U_n_11;
  wire gmem_m_axi_U_n_12;
  wire grp_fu_284_ap_start;
  wire [5:0]grp_fu_284_p2;
  wire [5:0]grp_fu_294_p2;
  wire grp_fu_585_ap_start;
  wire grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg;
  wire [61:0]grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_m_axi_gmem_ARADDR;
  wire grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_92;
  wire grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_93;
  wire grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_94;
  wire [17:0]grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_p_out;
  wire [5:0]i_V_1_fu_502_p2;
  wire [5:0]i_V_1_reg_819;
  wire i_V_1_reg_8190;
  wire [5:0]i_V_reg_219;
  wire icmp_ln1072_1_fu_497_p2;
  wire icmp_ln1072_2_fu_597_p2;
  wire \icmp_ln1072_2_reg_850[0]_i_10_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_11_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_12_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_13_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_14_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_15_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_1_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_4_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_5_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_6_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_7_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_8_n_0 ;
  wire \icmp_ln1072_2_reg_850[0]_i_9_n_0 ;
  wire \icmp_ln1072_2_reg_850_reg[0]_i_2_n_3 ;
  wire \icmp_ln1072_2_reg_850_reg[0]_i_3_n_0 ;
  wire \icmp_ln1072_2_reg_850_reg[0]_i_3_n_1 ;
  wire \icmp_ln1072_2_reg_850_reg[0]_i_3_n_2 ;
  wire \icmp_ln1072_2_reg_850_reg[0]_i_3_n_3 ;
  wire \icmp_ln1072_2_reg_850_reg_n_0_[0] ;
  wire [5:0]inchannels;
  wire [5:0]inchannels_read_reg_667;
  wire interrupt;
  wire [7:0]kh_read_reg_648;
  wire [7:0]kw_read_reg_639;
  wire [4:0]m_V_2_fu_434_p2;
  wire [4:0]m_V_2_reg_790;
  wire [4:0]m_V_fu_134;
  wire [63:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [63:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [5:0]mat_h;
  wire [5:0]mat_h_read_reg_662;
  wire [63:1]mat_in;
  wire [63:1]mat_in_read_reg_677;
  wire [63:1]mat_out;
  wire [63:1]mat_out_read_reg_672;
  wire [5:0]mat_w;
  wire [5:0]mat_w_cast_reg_749;
  wire [5:0]mat_w_read_reg_655;
  wire [1:0]mode;
  wire [1:0]mode_read_reg_632;
  wire mul_5ns_6s_11_1_1_U19_n_0;
  wire mul_5ns_6s_11_1_1_U19_n_1;
  wire mul_5ns_6s_11_1_1_U19_n_10;
  wire mul_5ns_6s_11_1_1_U19_n_2;
  wire mul_5ns_6s_11_1_1_U19_n_3;
  wire mul_5ns_6s_11_1_1_U19_n_4;
  wire mul_5ns_6s_11_1_1_U19_n_5;
  wire mul_5ns_6s_11_1_1_U19_n_6;
  wire mul_5ns_6s_11_1_1_U19_n_7;
  wire mul_5ns_6s_11_1_1_U19_n_8;
  wire mul_5ns_6s_11_1_1_U19_n_9;
  wire mul_6s_6s_12_1_1_U16_n_0;
  wire mul_6s_6s_12_1_1_U16_n_1;
  wire mul_6s_6s_12_1_1_U16_n_10;
  wire mul_6s_6s_12_1_1_U16_n_11;
  wire mul_6s_6s_12_1_1_U16_n_2;
  wire mul_6s_6s_12_1_1_U16_n_3;
  wire mul_6s_6s_12_1_1_U16_n_4;
  wire mul_6s_6s_12_1_1_U16_n_5;
  wire mul_6s_6s_12_1_1_U16_n_6;
  wire mul_6s_6s_12_1_1_U16_n_7;
  wire mul_6s_6s_12_1_1_U16_n_8;
  wire mul_6s_6s_12_1_1_U16_n_9;
  wire mul_8s_8s_16_1_1_U17_n_0;
  wire mul_8s_8s_16_1_1_U17_n_1;
  wire mul_8s_8s_16_1_1_U17_n_10;
  wire mul_8s_8s_16_1_1_U17_n_11;
  wire mul_8s_8s_16_1_1_U17_n_12;
  wire mul_8s_8s_16_1_1_U17_n_13;
  wire mul_8s_8s_16_1_1_U17_n_14;
  wire mul_8s_8s_16_1_1_U17_n_15;
  wire mul_8s_8s_16_1_1_U17_n_2;
  wire mul_8s_8s_16_1_1_U17_n_3;
  wire mul_8s_8s_16_1_1_U17_n_4;
  wire mul_8s_8s_16_1_1_U17_n_5;
  wire mul_8s_8s_16_1_1_U17_n_6;
  wire mul_8s_8s_16_1_1_U17_n_7;
  wire mul_8s_8s_16_1_1_U17_n_8;
  wire mul_8s_8s_16_1_1_U17_n_9;
  wire \mul_i_i_cast_reg_734_reg_n_0_[1] ;
  wire \mul_i_i_cast_reg_734_reg_n_0_[2] ;
  wire \mul_i_i_cast_reg_734_reg_n_0_[3] ;
  wire \mul_i_i_cast_reg_734_reg_n_0_[4] ;
  wire \mul_i_i_cast_reg_734_reg_n_0_[5] ;
  wire \mul_i_i_cast_reg_734_reg_n_0_[6] ;
  wire \mul_i_i_cast_reg_734_reg_n_0_[7] ;
  wire \mul_i_i_cast_reg_734_reg_n_0_[8] ;
  wire [15:0]mul_ln28_reg_805;
  wire mul_mul_11s_6s_16_4_1_U22_n_0;
  wire mul_mul_11s_6s_16_4_1_U22_n_1;
  wire mul_mul_11s_6s_16_4_1_U22_n_10;
  wire mul_mul_11s_6s_16_4_1_U22_n_11;
  wire mul_mul_11s_6s_16_4_1_U22_n_12;
  wire mul_mul_11s_6s_16_4_1_U22_n_13;
  wire mul_mul_11s_6s_16_4_1_U22_n_14;
  wire mul_mul_11s_6s_16_4_1_U22_n_15;
  wire mul_mul_11s_6s_16_4_1_U22_n_2;
  wire mul_mul_11s_6s_16_4_1_U22_n_3;
  wire mul_mul_11s_6s_16_4_1_U22_n_4;
  wire mul_mul_11s_6s_16_4_1_U22_n_5;
  wire mul_mul_11s_6s_16_4_1_U22_n_6;
  wire mul_mul_11s_6s_16_4_1_U22_n_7;
  wire mul_mul_11s_6s_16_4_1_U22_n_8;
  wire mul_mul_11s_6s_16_4_1_U22_n_9;
  wire [5:0]num_w_cast_reg_718;
  wire [17:0]p_1_in;
  wire p_4_in;
  wire [17:0]p_lcssa2_lcssa6_reg_255;
  wire \p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ;
  wire [10:0]phi_mul_fu_130;
  wire [8:1]ret_fu_526_p2;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire sdiv_19ns_16s_18_23_seq_1_U20_n_0;
  wire sdiv_7s_8s_6_11_seq_1_U14_n_1;
  wire [5:0]sdiv_ln1558_1_reg_713;
  wire [5:0]sdiv_ln1558_reg_708;
  wire [15:0]sext_ln1558_2_reg_772;
  wire [61:0]sext_ln28_fu_483_p1;
  wire start0;
  wire [5:0]trunc_ln885_1_fu_304_p0;
  wire [5:0]trunc_ln885_fu_300_p0;
  wire [3:2]\NLW_add_ln1072_reg_782_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln1072_reg_782_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_V_6_reg_825_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_addr_V_6_reg_825_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_addr_V_6_reg_825_reg[5]_i_23_CO_UNCONNECTED ;
  wire [3:0]\NLW_addr_V_6_reg_825_reg[5]_i_23_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[17]_i_3_O_UNCONNECTED ;
  wire NLW_bound_reg_777_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_bound_reg_777_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_bound_reg_777_reg_OVERFLOW_UNCONNECTED;
  wire NLW_bound_reg_777_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_bound_reg_777_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_bound_reg_777_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_bound_reg_777_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_bound_reg_777_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_bound_reg_777_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_bound_reg_777_reg_P_UNCONNECTED;
  wire [47:0]NLW_bound_reg_777_reg_PCOUT_UNCONNECTED;
  wire [3:2]\NLW_icmp_ln1072_2_reg_850_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1072_2_reg_850_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_icmp_ln1072_2_reg_850_reg[0]_i_3_O_UNCONNECTED ;

  assign ap_local_block = \<const0> ;
  assign m_axi_gmem_ARADDR[63:2] = \^m_axi_gmem_ARADDR [63:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const0> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[63:2] = \^m_axi_gmem_AWADDR [63:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const0> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1072_reg_782[10]_i_2 
       (.I0(phi_mul_fu_130[9]),
        .I1(phi_mul_fu_130[10]),
        .O(\add_ln1072_reg_782[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1072_reg_782[10]_i_3 
       (.I0(phi_mul_fu_130[8]),
        .I1(phi_mul_fu_130[9]),
        .O(\add_ln1072_reg_782[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1072_reg_782[10]_i_4 
       (.I0(phi_mul_fu_130[7]),
        .I1(phi_mul_fu_130[8]),
        .O(\add_ln1072_reg_782[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1072_reg_782[3]_i_2 
       (.I0(phi_mul_fu_130[3]),
        .I1(mat_w_cast_reg_749[3]),
        .O(\add_ln1072_reg_782[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1072_reg_782[3]_i_3 
       (.I0(phi_mul_fu_130[2]),
        .I1(mat_w_cast_reg_749[2]),
        .O(\add_ln1072_reg_782[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1072_reg_782[3]_i_4 
       (.I0(phi_mul_fu_130[1]),
        .I1(mat_w_cast_reg_749[1]),
        .O(\add_ln1072_reg_782[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1072_reg_782[3]_i_5 
       (.I0(phi_mul_fu_130[0]),
        .I1(mat_w_cast_reg_749[0]),
        .O(\add_ln1072_reg_782[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1072_reg_782[7]_i_2 
       (.I0(mat_w_cast_reg_749[5]),
        .O(\add_ln1072_reg_782[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln1072_reg_782[7]_i_3 
       (.I0(phi_mul_fu_130[6]),
        .I1(phi_mul_fu_130[7]),
        .O(\add_ln1072_reg_782[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1072_reg_782[7]_i_4 
       (.I0(mat_w_cast_reg_749[5]),
        .I1(phi_mul_fu_130[6]),
        .O(\add_ln1072_reg_782[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1072_reg_782[7]_i_5 
       (.I0(mat_w_cast_reg_749[5]),
        .I1(phi_mul_fu_130[5]),
        .O(\add_ln1072_reg_782[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1072_reg_782[7]_i_6 
       (.I0(phi_mul_fu_130[4]),
        .I1(mat_w_cast_reg_749[4]),
        .O(\add_ln1072_reg_782[7]_i_6_n_0 ));
  FDRE \add_ln1072_reg_782_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[0]),
        .Q(add_ln1072_reg_782[0]),
        .R(1'b0));
  FDRE \add_ln1072_reg_782_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[10]),
        .Q(add_ln1072_reg_782[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1072_reg_782_reg[10]_i_1 
       (.CI(\add_ln1072_reg_782_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln1072_reg_782_reg[10]_i_1_CO_UNCONNECTED [3:2],\add_ln1072_reg_782_reg[10]_i_1_n_2 ,\add_ln1072_reg_782_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,phi_mul_fu_130[8:7]}),
        .O({\NLW_add_ln1072_reg_782_reg[10]_i_1_O_UNCONNECTED [3],add_ln1072_fu_420_p2[10:8]}),
        .S({1'b0,\add_ln1072_reg_782[10]_i_2_n_0 ,\add_ln1072_reg_782[10]_i_3_n_0 ,\add_ln1072_reg_782[10]_i_4_n_0 }));
  FDRE \add_ln1072_reg_782_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[1]),
        .Q(add_ln1072_reg_782[1]),
        .R(1'b0));
  FDRE \add_ln1072_reg_782_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[2]),
        .Q(add_ln1072_reg_782[2]),
        .R(1'b0));
  FDRE \add_ln1072_reg_782_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[3]),
        .Q(add_ln1072_reg_782[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1072_reg_782_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln1072_reg_782_reg[3]_i_1_n_0 ,\add_ln1072_reg_782_reg[3]_i_1_n_1 ,\add_ln1072_reg_782_reg[3]_i_1_n_2 ,\add_ln1072_reg_782_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(phi_mul_fu_130[3:0]),
        .O(add_ln1072_fu_420_p2[3:0]),
        .S({\add_ln1072_reg_782[3]_i_2_n_0 ,\add_ln1072_reg_782[3]_i_3_n_0 ,\add_ln1072_reg_782[3]_i_4_n_0 ,\add_ln1072_reg_782[3]_i_5_n_0 }));
  FDRE \add_ln1072_reg_782_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[4]),
        .Q(add_ln1072_reg_782[4]),
        .R(1'b0));
  FDRE \add_ln1072_reg_782_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[5]),
        .Q(add_ln1072_reg_782[5]),
        .R(1'b0));
  FDRE \add_ln1072_reg_782_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[6]),
        .Q(add_ln1072_reg_782[6]),
        .R(1'b0));
  FDRE \add_ln1072_reg_782_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[7]),
        .Q(add_ln1072_reg_782[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln1072_reg_782_reg[7]_i_1 
       (.CI(\add_ln1072_reg_782_reg[3]_i_1_n_0 ),
        .CO({\add_ln1072_reg_782_reg[7]_i_1_n_0 ,\add_ln1072_reg_782_reg[7]_i_1_n_1 ,\add_ln1072_reg_782_reg[7]_i_1_n_2 ,\add_ln1072_reg_782_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({phi_mul_fu_130[6],\add_ln1072_reg_782[7]_i_2_n_0 ,mat_w_cast_reg_749[5],phi_mul_fu_130[4]}),
        .O(add_ln1072_fu_420_p2[7:4]),
        .S({\add_ln1072_reg_782[7]_i_3_n_0 ,\add_ln1072_reg_782[7]_i_4_n_0 ,\add_ln1072_reg_782[7]_i_5_n_0 ,\add_ln1072_reg_782[7]_i_6_n_0 }));
  FDRE \add_ln1072_reg_782_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[8]),
        .Q(add_ln1072_reg_782[8]),
        .R(1'b0));
  FDRE \add_ln1072_reg_782_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(add_ln1072_fu_420_p2[9]),
        .Q(add_ln1072_reg_782[9]),
        .R(1'b0));
  FDRE \addr_V_1_reg_231_reg[0] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(addr_V_7_reg_831[0]),
        .Q(addr_V_1_reg_231[0]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_1_reg_231_reg[1] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(addr_V_7_reg_831[1]),
        .Q(addr_V_1_reg_231[1]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_1_reg_231_reg[2] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(addr_V_7_reg_831[2]),
        .Q(addr_V_1_reg_231[2]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_1_reg_231_reg[3] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(addr_V_7_reg_831[3]),
        .Q(addr_V_1_reg_231[3]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_1_reg_231_reg[4] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(addr_V_7_reg_831[4]),
        .Q(addr_V_1_reg_231[4]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_1_reg_231_reg[5] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(addr_V_7_reg_831[5]),
        .Q(addr_V_1_reg_231[5]),
        .R(addr_V_1_reg_2310));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_V_6_reg_825[3]_i_2 
       (.I0(kw_read_reg_639[3]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_93),
        .I2(addr_V_8_reg_243[3]),
        .O(\addr_V_6_reg_825[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_V_6_reg_825[3]_i_3 
       (.I0(kw_read_reg_639[2]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_93),
        .I2(addr_V_8_reg_243[2]),
        .O(\addr_V_6_reg_825[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_V_6_reg_825[3]_i_4 
       (.I0(kw_read_reg_639[1]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_93),
        .I2(addr_V_8_reg_243[1]),
        .O(\addr_V_6_reg_825[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_V_6_reg_825[3]_i_5 
       (.I0(kw_read_reg_639[0]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_93),
        .I2(addr_V_8_reg_243[0]),
        .O(\addr_V_6_reg_825[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \addr_V_6_reg_825[5]_i_1 
       (.I0(ap_CS_fsm_state18),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_93),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_92),
        .O(addr_V_6_reg_825));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_V_6_reg_825[5]_i_18 
       (.I0(addr_V_8_reg_243[5]),
        .O(\addr_V_6_reg_825[5]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_19 
       (.I0(\mul_i_i_cast_reg_734_reg_n_0_[7] ),
        .I1(\mul_i_i_cast_reg_734_reg_n_0_[8] ),
        .O(\addr_V_6_reg_825[5]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_20 
       (.I0(\mul_i_i_cast_reg_734_reg_n_0_[6] ),
        .I1(\mul_i_i_cast_reg_734_reg_n_0_[7] ),
        .O(\addr_V_6_reg_825[5]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_V_6_reg_825[5]_i_21 
       (.I0(addr_V_8_reg_243[5]),
        .I1(\mul_i_i_cast_reg_734_reg_n_0_[6] ),
        .O(\addr_V_6_reg_825[5]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_V_6_reg_825[5]_i_22 
       (.I0(addr_V_8_reg_243[5]),
        .I1(\mul_i_i_cast_reg_734_reg_n_0_[5] ),
        .O(\addr_V_6_reg_825[5]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_V_6_reg_825[5]_i_28 
       (.I0(\mul_i_i_cast_reg_734_reg_n_0_[4] ),
        .I1(addr_V_8_reg_243[4]),
        .O(\addr_V_6_reg_825[5]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_V_6_reg_825[5]_i_29 
       (.I0(\mul_i_i_cast_reg_734_reg_n_0_[3] ),
        .I1(addr_V_8_reg_243[3]),
        .O(\addr_V_6_reg_825[5]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_V_6_reg_825[5]_i_30 
       (.I0(\mul_i_i_cast_reg_734_reg_n_0_[2] ),
        .I1(addr_V_8_reg_243[2]),
        .O(\addr_V_6_reg_825[5]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \addr_V_6_reg_825[5]_i_31 
       (.I0(\mul_i_i_cast_reg_734_reg_n_0_[1] ),
        .I1(addr_V_8_reg_243[1]),
        .O(\addr_V_6_reg_825[5]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_V_6_reg_825[5]_i_5 
       (.I0(kw_read_reg_639[5]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_93),
        .I2(addr_V_8_reg_243[5]),
        .O(\addr_V_6_reg_825[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \addr_V_6_reg_825[5]_i_6 
       (.I0(kw_read_reg_639[4]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_93),
        .I2(addr_V_8_reg_243[4]),
        .O(\addr_V_6_reg_825[5]_i_6_n_0 ));
  FDRE \addr_V_6_reg_825_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\addr_V_6_reg_825_reg[3]_i_1_n_7 ),
        .Q(\addr_V_6_reg_825_reg_n_0_[0] ),
        .R(addr_V_6_reg_825));
  FDRE \addr_V_6_reg_825_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\addr_V_6_reg_825_reg[3]_i_1_n_6 ),
        .Q(\addr_V_6_reg_825_reg_n_0_[1] ),
        .R(addr_V_6_reg_825));
  FDRE \addr_V_6_reg_825_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\addr_V_6_reg_825_reg[3]_i_1_n_5 ),
        .Q(\addr_V_6_reg_825_reg_n_0_[2] ),
        .R(addr_V_6_reg_825));
  FDRE \addr_V_6_reg_825_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\addr_V_6_reg_825_reg[3]_i_1_n_4 ),
        .Q(\addr_V_6_reg_825_reg_n_0_[3] ),
        .R(addr_V_6_reg_825));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_V_6_reg_825_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\addr_V_6_reg_825_reg[3]_i_1_n_0 ,\addr_V_6_reg_825_reg[3]_i_1_n_1 ,\addr_V_6_reg_825_reg[3]_i_1_n_2 ,\addr_V_6_reg_825_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(addr_V_8_reg_243[3:0]),
        .O({\addr_V_6_reg_825_reg[3]_i_1_n_4 ,\addr_V_6_reg_825_reg[3]_i_1_n_5 ,\addr_V_6_reg_825_reg[3]_i_1_n_6 ,\addr_V_6_reg_825_reg[3]_i_1_n_7 }),
        .S({\addr_V_6_reg_825[3]_i_2_n_0 ,\addr_V_6_reg_825[3]_i_3_n_0 ,\addr_V_6_reg_825[3]_i_4_n_0 ,\addr_V_6_reg_825[3]_i_5_n_0 }));
  FDRE \addr_V_6_reg_825_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\addr_V_6_reg_825_reg[5]_i_2_n_7 ),
        .Q(\addr_V_6_reg_825_reg_n_0_[4] ),
        .R(addr_V_6_reg_825));
  FDRE \addr_V_6_reg_825_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(\addr_V_6_reg_825_reg[5]_i_2_n_6 ),
        .Q(\addr_V_6_reg_825_reg_n_0_[5] ),
        .R(addr_V_6_reg_825));
  CARRY4 \addr_V_6_reg_825_reg[5]_i_17 
       (.CI(1'b0),
        .CO({\addr_V_6_reg_825_reg[5]_i_17_n_0 ,\addr_V_6_reg_825_reg[5]_i_17_n_1 ,\addr_V_6_reg_825_reg[5]_i_17_n_2 ,\addr_V_6_reg_825_reg[5]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\mul_i_i_cast_reg_734_reg_n_0_[4] ,\mul_i_i_cast_reg_734_reg_n_0_[3] ,\mul_i_i_cast_reg_734_reg_n_0_[2] ,\mul_i_i_cast_reg_734_reg_n_0_[1] }),
        .O(ret_fu_526_p2[4:1]),
        .S({\addr_V_6_reg_825[5]_i_28_n_0 ,\addr_V_6_reg_825[5]_i_29_n_0 ,\addr_V_6_reg_825[5]_i_30_n_0 ,\addr_V_6_reg_825[5]_i_31_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \addr_V_6_reg_825_reg[5]_i_2 
       (.CI(\addr_V_6_reg_825_reg[3]_i_1_n_0 ),
        .CO({\NLW_addr_V_6_reg_825_reg[5]_i_2_CO_UNCONNECTED [3:1],\addr_V_6_reg_825_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,addr_V_8_reg_243[4]}),
        .O({\NLW_addr_V_6_reg_825_reg[5]_i_2_O_UNCONNECTED [3:2],\addr_V_6_reg_825_reg[5]_i_2_n_6 ,\addr_V_6_reg_825_reg[5]_i_2_n_7 }),
        .S({1'b0,1'b0,\addr_V_6_reg_825[5]_i_5_n_0 ,\addr_V_6_reg_825[5]_i_6_n_0 }));
  CARRY4 \addr_V_6_reg_825_reg[5]_i_23 
       (.CI(\addr_V_6_reg_825_reg[5]_i_9_n_0 ),
        .CO({\NLW_addr_V_6_reg_825_reg[5]_i_23_CO_UNCONNECTED [3:1],\addr_V_6_reg_825_reg[5]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_addr_V_6_reg_825_reg[5]_i_23_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \addr_V_6_reg_825_reg[5]_i_9 
       (.CI(\addr_V_6_reg_825_reg[5]_i_17_n_0 ),
        .CO({\addr_V_6_reg_825_reg[5]_i_9_n_0 ,\addr_V_6_reg_825_reg[5]_i_9_n_1 ,\addr_V_6_reg_825_reg[5]_i_9_n_2 ,\addr_V_6_reg_825_reg[5]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\mul_i_i_cast_reg_734_reg_n_0_[7] ,\mul_i_i_cast_reg_734_reg_n_0_[6] ,\addr_V_6_reg_825[5]_i_18_n_0 ,addr_V_8_reg_243[5]}),
        .O(ret_fu_526_p2[8:5]),
        .S({\addr_V_6_reg_825[5]_i_19_n_0 ,\addr_V_6_reg_825[5]_i_20_n_0 ,\addr_V_6_reg_825[5]_i_21_n_0 ,\addr_V_6_reg_825[5]_i_22_n_0 }));
  FDRE \addr_V_7_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(addr_V_7_fu_570_p3[0]),
        .Q(addr_V_7_reg_831[0]),
        .R(1'b0));
  FDRE \addr_V_7_reg_831_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(addr_V_7_fu_570_p3[1]),
        .Q(addr_V_7_reg_831[1]),
        .R(1'b0));
  FDRE \addr_V_7_reg_831_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(addr_V_7_fu_570_p3[2]),
        .Q(addr_V_7_reg_831[2]),
        .R(1'b0));
  FDRE \addr_V_7_reg_831_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(addr_V_7_fu_570_p3[3]),
        .Q(addr_V_7_reg_831[3]),
        .R(1'b0));
  FDRE \addr_V_7_reg_831_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(addr_V_7_fu_570_p3[4]),
        .Q(addr_V_7_reg_831[4]),
        .R(1'b0));
  FDRE \addr_V_7_reg_831_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state18),
        .D(addr_V_7_fu_570_p3[5]),
        .Q(addr_V_7_reg_831[5]),
        .R(1'b0));
  FDRE \addr_V_8_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\addr_V_6_reg_825_reg_n_0_[0] ),
        .Q(addr_V_8_reg_243[0]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_8_reg_243_reg[1] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\addr_V_6_reg_825_reg_n_0_[1] ),
        .Q(addr_V_8_reg_243[1]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_8_reg_243_reg[2] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\addr_V_6_reg_825_reg_n_0_[2] ),
        .Q(addr_V_8_reg_243[2]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_8_reg_243_reg[3] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\addr_V_6_reg_825_reg_n_0_[3] ),
        .Q(addr_V_8_reg_243[3]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_8_reg_243_reg[4] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\addr_V_6_reg_825_reg_n_0_[4] ),
        .Q(addr_V_8_reg_243[4]),
        .R(addr_V_1_reg_2310));
  FDRE \addr_V_8_reg_243_reg[5] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\addr_V_6_reg_825_reg_n_0_[5] ),
        .Q(addr_V_8_reg_243[5]),
        .R(addr_V_1_reg_2310));
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(icmp_ln1072_1_fu_497_p2),
        .I2(cmp_i8301296_reg_768),
        .I3(ap_CS_fsm_state12),
        .O(ap_NS_fsm[12]));
  LUT5 #(
    .INIT(32'h0000B200)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm[13]_i_2_n_0 ),
        .I1(m_V_fu_134[4]),
        .I2(inchannels_read_reg_667[4]),
        .I3(ap_CS_fsm_state13),
        .I4(inchannels_read_reg_667[5]),
        .O(ap_NS_fsm[13]));
  LUT3 #(
    .INIT(8'h8E)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(\ap_CS_fsm[13]_i_3_n_0 ),
        .I1(inchannels_read_reg_667[3]),
        .I2(m_V_fu_134[3]),
        .O(\ap_CS_fsm[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h40F40000FFFF40F4)) 
    \ap_CS_fsm[13]_i_3 
       (.I0(m_V_fu_134[0]),
        .I1(inchannels_read_reg_667[0]),
        .I2(inchannels_read_reg_667[1]),
        .I3(m_V_fu_134[1]),
        .I4(inchannels_read_reg_667[2]),
        .I5(m_V_fu_134[2]),
        .O(\ap_CS_fsm[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2B0A)) 
    \ap_CS_fsm[17]_i_10 
       (.I0(conv3_i829_reg_729[3]),
        .I1(i_V_reg_219[2]),
        .I2(i_V_reg_219[3]),
        .I3(conv3_i829_reg_729[2]),
        .O(\ap_CS_fsm[17]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2B0A)) 
    \ap_CS_fsm[17]_i_11 
       (.I0(conv3_i829_reg_729[1]),
        .I1(i_V_reg_219[0]),
        .I2(i_V_reg_219[1]),
        .I3(conv3_i829_reg_729[0]),
        .O(\ap_CS_fsm[17]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_CS_fsm[17]_i_12 
       (.I0(i_V_reg_219[5]),
        .I1(conv3_i829_reg_729[6]),
        .I2(conv3_i829_reg_729[7]),
        .O(\ap_CS_fsm[17]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[17]_i_13 
       (.I0(conv3_i829_reg_729[5]),
        .I1(i_V_reg_219[5]),
        .I2(conv3_i829_reg_729[4]),
        .I3(i_V_reg_219[4]),
        .O(\ap_CS_fsm[17]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[17]_i_14 
       (.I0(conv3_i829_reg_729[3]),
        .I1(i_V_reg_219[3]),
        .I2(conv3_i829_reg_729[2]),
        .I3(i_V_reg_219[2]),
        .O(\ap_CS_fsm[17]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h8421)) 
    \ap_CS_fsm[17]_i_15 
       (.I0(conv3_i829_reg_729[1]),
        .I1(conv3_i829_reg_729[0]),
        .I2(i_V_reg_219[1]),
        .I3(i_V_reg_219[0]),
        .O(\ap_CS_fsm[17]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \ap_CS_fsm[17]_i_4 
       (.I0(conv3_i829_reg_729[10]),
        .I1(i_V_reg_219[5]),
        .I2(conv3_i829_reg_729[11]),
        .O(\ap_CS_fsm[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \ap_CS_fsm[17]_i_5 
       (.I0(conv3_i829_reg_729[9]),
        .I1(conv3_i829_reg_729[8]),
        .I2(i_V_reg_219[5]),
        .O(\ap_CS_fsm[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_CS_fsm[17]_i_6 
       (.I0(conv3_i829_reg_729[11]),
        .I1(i_V_reg_219[5]),
        .I2(conv3_i829_reg_729[10]),
        .O(\ap_CS_fsm[17]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \ap_CS_fsm[17]_i_7 
       (.I0(i_V_reg_219[5]),
        .I1(conv3_i829_reg_729[8]),
        .I2(conv3_i829_reg_729[9]),
        .O(\ap_CS_fsm[17]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \ap_CS_fsm[17]_i_8 
       (.I0(conv3_i829_reg_729[7]),
        .I1(conv3_i829_reg_729[6]),
        .I2(i_V_reg_219[5]),
        .O(\ap_CS_fsm[17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2B0A)) 
    \ap_CS_fsm[17]_i_9 
       (.I0(conv3_i829_reg_729[5]),
        .I1(i_V_reg_219[4]),
        .I2(i_V_reg_219[5]),
        .I3(conv3_i829_reg_729[4]),
        .O(\ap_CS_fsm[17]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_10 
       (.I0(ap_CS_fsm_state19),
        .I1(ap_CS_fsm_state20),
        .O(\ap_CS_fsm[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_CS_fsm[1]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[2] ),
        .I1(\ap_CS_fsm_reg_n_0_[3] ),
        .I2(ap_CS_fsm_state1),
        .I3(\ap_CS_fsm_reg_n_0_[1] ),
        .I4(\ap_CS_fsm_reg_n_0_[5] ),
        .I5(\ap_CS_fsm_reg_n_0_[4] ),
        .O(\ap_CS_fsm[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(\ap_CS_fsm_reg_n_0_[40] ),
        .I1(\ap_CS_fsm_reg_n_0_[41] ),
        .I2(\ap_CS_fsm_reg_n_0_[38] ),
        .I3(\ap_CS_fsm_reg_n_0_[39] ),
        .I4(ap_CS_fsm_state44),
        .I5(ap_CS_fsm_state43),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_4 
       (.I0(\ap_CS_fsm_reg_n_0_[34] ),
        .I1(\ap_CS_fsm_reg_n_0_[35] ),
        .I2(\ap_CS_fsm_reg_n_0_[32] ),
        .I3(\ap_CS_fsm_reg_n_0_[33] ),
        .I4(\ap_CS_fsm_reg_n_0_[37] ),
        .I5(\ap_CS_fsm_reg_n_0_[36] ),
        .O(\ap_CS_fsm[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \ap_CS_fsm[1]_i_5 
       (.I0(\ap_CS_fsm[1]_i_6_n_0 ),
        .I1(\ap_CS_fsm[1]_i_7_n_0 ),
        .I2(\ap_CS_fsm[1]_i_8_n_0 ),
        .I3(\ap_CS_fsm[1]_i_9_n_0 ),
        .I4(\ap_CS_fsm[1]_i_10_n_0 ),
        .I5(\ap_CS_fsm[1]_i_11_n_0 ),
        .O(\ap_CS_fsm[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[14] ),
        .I1(ap_CS_fsm_state16),
        .I2(ap_CS_fsm_state13),
        .I3(\ap_CS_fsm_reg_n_0_[13] ),
        .I4(ap_CS_fsm_state18),
        .I5(ap_CS_fsm_state17),
        .O(\ap_CS_fsm[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_7 
       (.I0(\ap_CS_fsm_reg_n_0_[8] ),
        .I1(\ap_CS_fsm_reg_n_0_[9] ),
        .I2(\ap_CS_fsm_reg_n_0_[6] ),
        .I3(\ap_CS_fsm_reg_n_0_[7] ),
        .I4(ap_CS_fsm_state12),
        .I5(ap_CS_fsm_state11),
        .O(\ap_CS_fsm[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[28] ),
        .I1(\ap_CS_fsm_reg_n_0_[29] ),
        .I2(\ap_CS_fsm_reg_n_0_[26] ),
        .I3(\ap_CS_fsm_reg_n_0_[27] ),
        .I4(\ap_CS_fsm_reg_n_0_[31] ),
        .I5(\ap_CS_fsm_reg_n_0_[30] ),
        .O(\ap_CS_fsm[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_9 
       (.I0(\ap_CS_fsm_reg_n_0_[22] ),
        .I1(\ap_CS_fsm_reg_n_0_[23] ),
        .I2(ap_CS_fsm_state21),
        .I3(\ap_CS_fsm_reg_n_0_[21] ),
        .I4(\ap_CS_fsm_reg_n_0_[25] ),
        .I5(\ap_CS_fsm_reg_n_0_[24] ),
        .O(\ap_CS_fsm[1]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[42]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[41] ),
        .I1(ap_CS_fsm_state21),
        .I2(\cmp_i_i_reg_759_reg_n_0_[0] ),
        .O(ap_NS_fsm[42]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state11),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_state13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(ap_CS_fsm_state16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_state17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[17]_i_2 
       (.CI(\ap_CS_fsm_reg[17]_i_3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[17]_i_2_CO_UNCONNECTED [3:2],icmp_ln1072_1_fu_497_p2,\ap_CS_fsm_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ap_CS_fsm[17]_i_4_n_0 ,\ap_CS_fsm[17]_i_5_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[17]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[17]_i_6_n_0 ,\ap_CS_fsm[17]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[17]_i_3 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[17]_i_3_n_0 ,\ap_CS_fsm_reg[17]_i_3_n_1 ,\ap_CS_fsm_reg[17]_i_3_n_2 ,\ap_CS_fsm_reg[17]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[17]_i_8_n_0 ,\ap_CS_fsm[17]_i_9_n_0 ,\ap_CS_fsm[17]_i_10_n_0 ,\ap_CS_fsm[17]_i_11_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[17]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[17]_i_12_n_0 ,\ap_CS_fsm[17]_i_13_n_0 ,\ap_CS_fsm[17]_i_14_n_0 ,\ap_CS_fsm[17]_i_15_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_state19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[19]),
        .Q(ap_CS_fsm_state20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[20]),
        .Q(ap_CS_fsm_state21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_585_ap_start),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[35] ),
        .Q(\ap_CS_fsm_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[36] ),
        .Q(\ap_CS_fsm_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[37] ),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[42]),
        .Q(ap_CS_fsm_state43),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[43]),
        .Q(ap_CS_fsm_state44),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[44]),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[44] ),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[48]),
        .Q(ap_CS_fsm_state49),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    bound_reg_777_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,control_s_axi_U_n_152,control_s_axi_U_n_153,trunc_ln885_fu_300_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_bound_reg_777_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,control_s_axi_U_n_160,control_s_axi_U_n_161,trunc_ln885_1_fu_304_p0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_bound_reg_777_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_bound_reg_777_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_bound_reg_777_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_CS_fsm_state1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_CS_fsm_state1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_CS_fsm_state12),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_bound_reg_777_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_bound_reg_777_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_bound_reg_777_reg_P_UNCONNECTED[47:16],bound_reg_777}),
        .PATTERNBDETECT(NLW_bound_reg_777_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_bound_reg_777_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_bound_reg_777_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_bound_reg_777_reg_UNDERFLOW_UNCONNECTED));
  FDRE \cmp_i8301296_reg_768_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(cmp_i8301296_fu_392_p2),
        .Q(cmp_i8301296_reg_768),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h4F40)) 
    \cmp_i_i793_reg_744[0]_i_1 
       (.I0(mode_read_reg_632[0]),
        .I1(mode_read_reg_632[1]),
        .I2(ap_CS_fsm_state12),
        .I3(\cmp_i_i793_reg_744_reg_n_0_[0] ),
        .O(\cmp_i_i793_reg_744[0]_i_1_n_0 ));
  FDRE \cmp_i_i793_reg_744_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i793_reg_744[0]_i_1_n_0 ),
        .Q(\cmp_i_i793_reg_744_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \cmp_i_i_reg_759[0]_i_1 
       (.I0(mode_read_reg_632[0]),
        .I1(mode_read_reg_632[1]),
        .I2(ap_CS_fsm_state12),
        .I3(\cmp_i_i_reg_759_reg_n_0_[0] ),
        .O(\cmp_i_i_reg_759[0]_i_1_n_0 ));
  FDRE \cmp_i_i_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp_i_i_reg_759[0]_i_1_n_0 ),
        .Q(\cmp_i_i_reg_759_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_control_s_axi control_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .Q({ap_CS_fsm_state49,\ap_CS_fsm_reg_n_0_[47] ,\ap_CS_fsm_reg_n_0_[46] ,\ap_CS_fsm_reg_n_0_[45] ,\ap_CS_fsm_reg_n_0_[44] ,ap_CS_fsm_state13,ap_CS_fsm_state1}),
        .SR(grp_fu_284_ap_start),
        .\ap_CS_fsm_reg[0] (m_V_fu_134),
        .\ap_CS_fsm_reg[0]_0 (inchannels_read_reg_667),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm[1]_i_3_n_0 ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_4_n_0 ),
        .\ap_CS_fsm_reg[1]_1 (\ap_CS_fsm[1]_i_5_n_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .inchannels(inchannels),
        .\int_mode_reg[1]_0 (mode),
        .interrupt(interrupt),
        .kh({control_s_axi_U_n_152,control_s_axi_U_n_153,trunc_ln885_fu_300_p0}),
        .kw({control_s_axi_U_n_160,control_s_axi_U_n_161,trunc_ln885_1_fu_304_p0}),
        .mat_h(mat_h),
        .mat_in(mat_in),
        .mat_out(mat_out),
        .mat_w(mat_w),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  FDSE \first_itr_reg_205_reg[0] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(1'b0),
        .Q(first_itr_reg_205),
        .S(addr_V_1_reg_2310));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_reg_810[18]_i_2 
       (.I0(mat_out_read_reg_672[17]),
        .O(\gmem_addr_reg_810[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[18]_i_3 
       (.I0(mat_out_read_reg_672[19]),
        .I1(mat_out_read_reg_672[20]),
        .O(\gmem_addr_reg_810[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[18]_i_4 
       (.I0(mat_out_read_reg_672[18]),
        .I1(mat_out_read_reg_672[19]),
        .O(\gmem_addr_reg_810[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[18]_i_5 
       (.I0(mat_out_read_reg_672[17]),
        .I1(mat_out_read_reg_672[18]),
        .O(\gmem_addr_reg_810[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[22]_i_2 
       (.I0(mat_out_read_reg_672[23]),
        .I1(mat_out_read_reg_672[24]),
        .O(\gmem_addr_reg_810[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[22]_i_3 
       (.I0(mat_out_read_reg_672[22]),
        .I1(mat_out_read_reg_672[23]),
        .O(\gmem_addr_reg_810[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[22]_i_4 
       (.I0(mat_out_read_reg_672[21]),
        .I1(mat_out_read_reg_672[22]),
        .O(\gmem_addr_reg_810[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[22]_i_5 
       (.I0(mat_out_read_reg_672[20]),
        .I1(mat_out_read_reg_672[21]),
        .O(\gmem_addr_reg_810[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[26]_i_2 
       (.I0(mat_out_read_reg_672[27]),
        .I1(mat_out_read_reg_672[28]),
        .O(\gmem_addr_reg_810[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[26]_i_3 
       (.I0(mat_out_read_reg_672[26]),
        .I1(mat_out_read_reg_672[27]),
        .O(\gmem_addr_reg_810[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[26]_i_4 
       (.I0(mat_out_read_reg_672[25]),
        .I1(mat_out_read_reg_672[26]),
        .O(\gmem_addr_reg_810[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[26]_i_5 
       (.I0(mat_out_read_reg_672[24]),
        .I1(mat_out_read_reg_672[25]),
        .O(\gmem_addr_reg_810[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[30]_i_2 
       (.I0(mat_out_read_reg_672[31]),
        .I1(mat_out_read_reg_672[32]),
        .O(\gmem_addr_reg_810[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[30]_i_3 
       (.I0(mat_out_read_reg_672[30]),
        .I1(mat_out_read_reg_672[31]),
        .O(\gmem_addr_reg_810[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[30]_i_4 
       (.I0(mat_out_read_reg_672[29]),
        .I1(mat_out_read_reg_672[30]),
        .O(\gmem_addr_reg_810[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[30]_i_5 
       (.I0(mat_out_read_reg_672[28]),
        .I1(mat_out_read_reg_672[29]),
        .O(\gmem_addr_reg_810[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[34]_i_2 
       (.I0(mat_out_read_reg_672[35]),
        .I1(mat_out_read_reg_672[36]),
        .O(\gmem_addr_reg_810[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[34]_i_3 
       (.I0(mat_out_read_reg_672[34]),
        .I1(mat_out_read_reg_672[35]),
        .O(\gmem_addr_reg_810[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[34]_i_4 
       (.I0(mat_out_read_reg_672[33]),
        .I1(mat_out_read_reg_672[34]),
        .O(\gmem_addr_reg_810[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[34]_i_5 
       (.I0(mat_out_read_reg_672[32]),
        .I1(mat_out_read_reg_672[33]),
        .O(\gmem_addr_reg_810[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[38]_i_2 
       (.I0(mat_out_read_reg_672[39]),
        .I1(mat_out_read_reg_672[40]),
        .O(\gmem_addr_reg_810[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[38]_i_3 
       (.I0(mat_out_read_reg_672[38]),
        .I1(mat_out_read_reg_672[39]),
        .O(\gmem_addr_reg_810[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[38]_i_4 
       (.I0(mat_out_read_reg_672[37]),
        .I1(mat_out_read_reg_672[38]),
        .O(\gmem_addr_reg_810[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[38]_i_5 
       (.I0(mat_out_read_reg_672[36]),
        .I1(mat_out_read_reg_672[37]),
        .O(\gmem_addr_reg_810[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[42]_i_2 
       (.I0(mat_out_read_reg_672[43]),
        .I1(mat_out_read_reg_672[44]),
        .O(\gmem_addr_reg_810[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[42]_i_3 
       (.I0(mat_out_read_reg_672[42]),
        .I1(mat_out_read_reg_672[43]),
        .O(\gmem_addr_reg_810[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[42]_i_4 
       (.I0(mat_out_read_reg_672[41]),
        .I1(mat_out_read_reg_672[42]),
        .O(\gmem_addr_reg_810[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[42]_i_5 
       (.I0(mat_out_read_reg_672[40]),
        .I1(mat_out_read_reg_672[41]),
        .O(\gmem_addr_reg_810[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[46]_i_2 
       (.I0(mat_out_read_reg_672[47]),
        .I1(mat_out_read_reg_672[48]),
        .O(\gmem_addr_reg_810[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[46]_i_3 
       (.I0(mat_out_read_reg_672[46]),
        .I1(mat_out_read_reg_672[47]),
        .O(\gmem_addr_reg_810[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[46]_i_4 
       (.I0(mat_out_read_reg_672[45]),
        .I1(mat_out_read_reg_672[46]),
        .O(\gmem_addr_reg_810[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[46]_i_5 
       (.I0(mat_out_read_reg_672[44]),
        .I1(mat_out_read_reg_672[45]),
        .O(\gmem_addr_reg_810[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[50]_i_2 
       (.I0(mat_out_read_reg_672[51]),
        .I1(mat_out_read_reg_672[52]),
        .O(\gmem_addr_reg_810[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[50]_i_3 
       (.I0(mat_out_read_reg_672[50]),
        .I1(mat_out_read_reg_672[51]),
        .O(\gmem_addr_reg_810[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[50]_i_4 
       (.I0(mat_out_read_reg_672[49]),
        .I1(mat_out_read_reg_672[50]),
        .O(\gmem_addr_reg_810[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[50]_i_5 
       (.I0(mat_out_read_reg_672[48]),
        .I1(mat_out_read_reg_672[49]),
        .O(\gmem_addr_reg_810[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[54]_i_2 
       (.I0(mat_out_read_reg_672[55]),
        .I1(mat_out_read_reg_672[56]),
        .O(\gmem_addr_reg_810[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[54]_i_3 
       (.I0(mat_out_read_reg_672[54]),
        .I1(mat_out_read_reg_672[55]),
        .O(\gmem_addr_reg_810[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[54]_i_4 
       (.I0(mat_out_read_reg_672[53]),
        .I1(mat_out_read_reg_672[54]),
        .O(\gmem_addr_reg_810[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[54]_i_5 
       (.I0(mat_out_read_reg_672[52]),
        .I1(mat_out_read_reg_672[53]),
        .O(\gmem_addr_reg_810[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[58]_i_2 
       (.I0(mat_out_read_reg_672[59]),
        .I1(mat_out_read_reg_672[60]),
        .O(\gmem_addr_reg_810[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[58]_i_3 
       (.I0(mat_out_read_reg_672[58]),
        .I1(mat_out_read_reg_672[59]),
        .O(\gmem_addr_reg_810[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[58]_i_4 
       (.I0(mat_out_read_reg_672[57]),
        .I1(mat_out_read_reg_672[58]),
        .O(\gmem_addr_reg_810[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[58]_i_5 
       (.I0(mat_out_read_reg_672[56]),
        .I1(mat_out_read_reg_672[57]),
        .O(\gmem_addr_reg_810[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[61]_i_2 
       (.I0(mat_out_read_reg_672[62]),
        .I1(mat_out_read_reg_672[63]),
        .O(\gmem_addr_reg_810[61]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[61]_i_3 
       (.I0(mat_out_read_reg_672[61]),
        .I1(mat_out_read_reg_672[62]),
        .O(\gmem_addr_reg_810[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_810[61]_i_4 
       (.I0(mat_out_read_reg_672[60]),
        .I1(mat_out_read_reg_672[61]),
        .O(\gmem_addr_reg_810[61]_i_4_n_0 ));
  FDRE \gmem_addr_reg_810_reg[0] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[0]),
        .Q(gmem_addr_reg_810[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[10] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[10]),
        .Q(gmem_addr_reg_810[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[11] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[11]),
        .Q(gmem_addr_reg_810[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[12] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[12]),
        .Q(gmem_addr_reg_810[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[13] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[13]),
        .Q(gmem_addr_reg_810[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[14] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[14]),
        .Q(gmem_addr_reg_810[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[15] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[15]),
        .Q(gmem_addr_reg_810[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[16] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[16]),
        .Q(gmem_addr_reg_810[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[17] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[17]),
        .Q(gmem_addr_reg_810[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[18] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[18]),
        .Q(gmem_addr_reg_810[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[19] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[19]),
        .Q(gmem_addr_reg_810[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[1] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[1]),
        .Q(gmem_addr_reg_810[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[20] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[20]),
        .Q(gmem_addr_reg_810[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[21] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[21]),
        .Q(gmem_addr_reg_810[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[22] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[22]),
        .Q(gmem_addr_reg_810[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[23] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[23]),
        .Q(gmem_addr_reg_810[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[24] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[24]),
        .Q(gmem_addr_reg_810[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[25] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[25]),
        .Q(gmem_addr_reg_810[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[26] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[26]),
        .Q(gmem_addr_reg_810[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[27] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[27]),
        .Q(gmem_addr_reg_810[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[28] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[28]),
        .Q(gmem_addr_reg_810[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[29] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[29]),
        .Q(gmem_addr_reg_810[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[2] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[2]),
        .Q(gmem_addr_reg_810[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[30] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[30]),
        .Q(gmem_addr_reg_810[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[31] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[31]),
        .Q(gmem_addr_reg_810[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[32] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[32]),
        .Q(gmem_addr_reg_810[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[33] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[33]),
        .Q(gmem_addr_reg_810[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[34] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[34]),
        .Q(gmem_addr_reg_810[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[35] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[35]),
        .Q(gmem_addr_reg_810[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[36] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[36]),
        .Q(gmem_addr_reg_810[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[37] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[37]),
        .Q(gmem_addr_reg_810[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[38] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[38]),
        .Q(gmem_addr_reg_810[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[39] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[39]),
        .Q(gmem_addr_reg_810[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[3] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[3]),
        .Q(gmem_addr_reg_810[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[40] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[40]),
        .Q(gmem_addr_reg_810[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[41] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[41]),
        .Q(gmem_addr_reg_810[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[42] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[42]),
        .Q(gmem_addr_reg_810[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[43] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[43]),
        .Q(gmem_addr_reg_810[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[44] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[44]),
        .Q(gmem_addr_reg_810[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[45] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[45]),
        .Q(gmem_addr_reg_810[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[46] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[46]),
        .Q(gmem_addr_reg_810[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[47] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[47]),
        .Q(gmem_addr_reg_810[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[48] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[48]),
        .Q(gmem_addr_reg_810[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[49] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[49]),
        .Q(gmem_addr_reg_810[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[4] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[4]),
        .Q(gmem_addr_reg_810[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[50] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[50]),
        .Q(gmem_addr_reg_810[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[51] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[51]),
        .Q(gmem_addr_reg_810[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[52] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[52]),
        .Q(gmem_addr_reg_810[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[53] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[53]),
        .Q(gmem_addr_reg_810[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[54] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[54]),
        .Q(gmem_addr_reg_810[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[55] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[55]),
        .Q(gmem_addr_reg_810[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[56] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[56]),
        .Q(gmem_addr_reg_810[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[57] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[57]),
        .Q(gmem_addr_reg_810[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[58] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[58]),
        .Q(gmem_addr_reg_810[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[59] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[59]),
        .Q(gmem_addr_reg_810[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[5] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[5]),
        .Q(gmem_addr_reg_810[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[60] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[60]),
        .Q(gmem_addr_reg_810[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[61] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[61]),
        .Q(gmem_addr_reg_810[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[6] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[6]),
        .Q(gmem_addr_reg_810[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[7] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[7]),
        .Q(gmem_addr_reg_810[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[8] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[8]),
        .Q(gmem_addr_reg_810[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_810_reg[9] 
       (.C(ap_clk),
        .CE(addr_V_1_reg_2310),
        .D(sext_ln28_fu_483_p1[9]),
        .Q(gmem_addr_reg_810[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi gmem_m_axi_U
       (.ARLEN(\^m_axi_gmem_ARLEN ),
        .AWLEN(\^m_axi_gmem_AWLEN ),
        .CO(icmp_ln1072_1_fu_497_p2),
        .D({ap_NS_fsm[48],ap_NS_fsm[44:43],ap_NS_fsm[18:16]}),
        .E(p_4_in),
        .I_RDATA(gmem_RDATA),
        .I_RVALID(gmem_RVALID),
        .Q(mode_read_reg_632),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp_i8301296_reg_768(cmp_i8301296_reg_768),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\data_p2_reg[61] (gmem_addr_reg_810),
        .\data_p2_reg[61]_0 (grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_m_axi_gmem_ARADDR),
        .\data_p2_reg[95] (conv3_i829_reg_729),
        .empty_n_reg({ap_CS_fsm_state49,\ap_CS_fsm_reg_n_0_[47] ,ap_CS_fsm_state44,ap_CS_fsm_state43,ap_CS_fsm_state18,ap_CS_fsm_state17,ap_CS_fsm_state16}),
        .empty_n_reg_0(\icmp_ln1072_2_reg_850_reg_n_0_[0] ),
        .first_itr_reg_205(first_itr_reg_205),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_ARVALID(gmem_ARVALID),
        .gmem_RREADY(gmem_RREADY),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .\q_tmp_reg[17] (p_lcssa2_lcssa6_reg_255),
        .s_ready_t_reg(gmem_m_axi_U_n_10),
        .s_ready_t_reg_0(gmem_m_axi_U_n_11),
        .s_ready_t_reg_1(gmem_m_axi_U_n_12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4 grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264
       (.A(addr_V_7_fu_570_p3),
        .CO(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_92),
        .D(ap_NS_fsm[20:19]),
        .E(gmem_m_axi_U_n_11),
        .I_RVALID(gmem_RVALID),
        .P(bound_reg_777),
        .Q({ap_CS_fsm_state20,ap_CS_fsm_state19,ap_CS_fsm_state18,ap_CS_fsm_state1}),
        .\addr_V_6_reg_825_reg[0] (i_V_reg_219),
        .\addr_V_6_reg_825_reg[5]_i_12 (addr_V_8_reg_243[0]),
        .\addr_V_6_reg_825_reg[5]_i_4 (\addr_V_6_reg_825_reg[5]_i_23_n_3 ),
        .\addr_V_6_reg_825_reg[5]_i_7 (mat_w_cast_reg_749),
        .\ap_CS_fsm_reg[18] (grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_94),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[0] (mode_read_reg_632),
        .\empty_fu_108_reg[17]_0 (grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_p_out),
        .\empty_fu_108_reg[17]_1 (\cmp_i_i793_reg_744_reg_n_0_[0] ),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_ARVALID(gmem_ARVALID),
        .gmem_RREADY(gmem_RREADY),
        .\gmem_addr_2_reg_623_reg[61]_0 (grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_m_axi_gmem_ARADDR),
        .\gmem_addr_2_reg_623_reg[61]_1 (mat_in_read_reg_677),
        .grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .\i_V_reg_219_reg[4] (grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_93),
        .kh_read_reg_648(kh_read_reg_648[5:0]),
        .kw_read_reg_639(kw_read_reg_639),
        .mat_w(mat_w),
        .\mul_i749_cast_reg_590_reg[15]_0 (mul_ln28_reg_805),
        .p_reg_reg(addr_V_1_reg_231),
        .ret_fu_526_p2(ret_fu_526_p2),
        .\sext_ln44_cast_reg_585_reg[6]_0 ({\addr_V_6_reg_825_reg_n_0_[5] ,\addr_V_6_reg_825_reg_n_0_[4] ,\addr_V_6_reg_825_reg_n_0_[3] ,\addr_V_6_reg_825_reg_n_0_[2] ,\addr_V_6_reg_825_reg_n_0_[1] ,\addr_V_6_reg_825_reg_n_0_[0] }),
        .\trunc_ln1080_1_reg_641_reg[0]_0 (gmem_m_axi_U_n_10),
        .\trunc_ln1080_reg_647_reg[17]_0 (gmem_RDATA),
        .\trunc_ln885_reg_653_reg[0]_0 (gmem_m_axi_U_n_12));
  FDRE #(
    .INIT(1'b0)) 
    grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_n_94),
        .Q(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_1_reg_819[0]_i_1 
       (.I0(i_V_reg_219[0]),
        .O(i_V_1_fu_502_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_1_reg_819[1]_i_1 
       (.I0(i_V_reg_219[0]),
        .I1(i_V_reg_219[1]),
        .O(i_V_1_fu_502_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_1_reg_819[2]_i_1 
       (.I0(i_V_reg_219[1]),
        .I1(i_V_reg_219[0]),
        .I2(i_V_reg_219[2]),
        .O(i_V_1_fu_502_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_1_reg_819[3]_i_1 
       (.I0(i_V_reg_219[2]),
        .I1(i_V_reg_219[0]),
        .I2(i_V_reg_219[1]),
        .I3(i_V_reg_219[3]),
        .O(i_V_1_fu_502_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_1_reg_819[4]_i_1 
       (.I0(i_V_reg_219[3]),
        .I1(i_V_reg_219[1]),
        .I2(i_V_reg_219[0]),
        .I3(i_V_reg_219[2]),
        .I4(i_V_reg_219[4]),
        .O(i_V_1_fu_502_p2[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_1_reg_819[5]_i_1 
       (.I0(ap_CS_fsm_state17),
        .I1(cmp_i8301296_reg_768),
        .O(i_V_1_reg_8190));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_1_reg_819[5]_i_2 
       (.I0(i_V_reg_219[4]),
        .I1(i_V_reg_219[2]),
        .I2(i_V_reg_219[0]),
        .I3(i_V_reg_219[1]),
        .I4(i_V_reg_219[3]),
        .I5(i_V_reg_219[5]),
        .O(i_V_1_fu_502_p2[5]));
  FDRE \i_V_1_reg_819_reg[0] 
       (.C(ap_clk),
        .CE(i_V_1_reg_8190),
        .D(i_V_1_fu_502_p2[0]),
        .Q(i_V_1_reg_819[0]),
        .R(1'b0));
  FDRE \i_V_1_reg_819_reg[1] 
       (.C(ap_clk),
        .CE(i_V_1_reg_8190),
        .D(i_V_1_fu_502_p2[1]),
        .Q(i_V_1_reg_819[1]),
        .R(1'b0));
  FDRE \i_V_1_reg_819_reg[2] 
       (.C(ap_clk),
        .CE(i_V_1_reg_8190),
        .D(i_V_1_fu_502_p2[2]),
        .Q(i_V_1_reg_819[2]),
        .R(1'b0));
  FDRE \i_V_1_reg_819_reg[3] 
       (.C(ap_clk),
        .CE(i_V_1_reg_8190),
        .D(i_V_1_fu_502_p2[3]),
        .Q(i_V_1_reg_819[3]),
        .R(1'b0));
  FDRE \i_V_1_reg_819_reg[4] 
       (.C(ap_clk),
        .CE(i_V_1_reg_8190),
        .D(i_V_1_fu_502_p2[4]),
        .Q(i_V_1_reg_819[4]),
        .R(1'b0));
  FDRE \i_V_1_reg_819_reg[5] 
       (.C(ap_clk),
        .CE(i_V_1_reg_8190),
        .D(i_V_1_fu_502_p2[5]),
        .Q(i_V_1_reg_819[5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \i_V_reg_219[5]_i_1 
       (.I0(ap_CS_fsm_state16),
        .I1(cmp_i8301296_reg_768),
        .O(addr_V_1_reg_2310));
  FDRE \i_V_reg_219_reg[0] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(i_V_1_reg_819[0]),
        .Q(i_V_reg_219[0]),
        .R(addr_V_1_reg_2310));
  FDRE \i_V_reg_219_reg[1] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(i_V_1_reg_819[1]),
        .Q(i_V_reg_219[1]),
        .R(addr_V_1_reg_2310));
  FDRE \i_V_reg_219_reg[2] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(i_V_1_reg_819[2]),
        .Q(i_V_reg_219[2]),
        .R(addr_V_1_reg_2310));
  FDRE \i_V_reg_219_reg[3] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(i_V_1_reg_819[3]),
        .Q(i_V_reg_219[3]),
        .R(addr_V_1_reg_2310));
  FDRE \i_V_reg_219_reg[4] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(i_V_1_reg_819[4]),
        .Q(i_V_reg_219[4]),
        .R(addr_V_1_reg_2310));
  FDRE \i_V_reg_219_reg[5] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(i_V_1_reg_819[5]),
        .Q(i_V_reg_219[5]),
        .R(addr_V_1_reg_2310));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1072_2_reg_850[0]_i_1 
       (.I0(icmp_ln1072_2_fu_597_p2),
        .I1(ap_CS_fsm_state43),
        .I2(\icmp_ln1072_2_reg_850_reg_n_0_[0] ),
        .O(\icmp_ln1072_2_reg_850[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1072_2_reg_850[0]_i_10 
       (.I0(conv3_i829_reg_729[3]),
        .I1(i_V_1_reg_819[3]),
        .I2(conv3_i829_reg_729[2]),
        .I3(i_V_1_reg_819[2]),
        .O(\icmp_ln1072_2_reg_850[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1072_2_reg_850[0]_i_11 
       (.I0(conv3_i829_reg_729[1]),
        .I1(i_V_1_reg_819[1]),
        .I2(conv3_i829_reg_729[0]),
        .I3(i_V_1_reg_819[0]),
        .O(\icmp_ln1072_2_reg_850[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln1072_2_reg_850[0]_i_12 
       (.I0(i_V_1_reg_819[5]),
        .I1(conv3_i829_reg_729[6]),
        .I2(conv3_i829_reg_729[7]),
        .O(\icmp_ln1072_2_reg_850[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1072_2_reg_850[0]_i_13 
       (.I0(i_V_1_reg_819[5]),
        .I1(conv3_i829_reg_729[5]),
        .I2(i_V_1_reg_819[4]),
        .I3(conv3_i829_reg_729[4]),
        .O(\icmp_ln1072_2_reg_850[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1072_2_reg_850[0]_i_14 
       (.I0(i_V_1_reg_819[3]),
        .I1(conv3_i829_reg_729[3]),
        .I2(i_V_1_reg_819[2]),
        .I3(conv3_i829_reg_729[2]),
        .O(\icmp_ln1072_2_reg_850[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1072_2_reg_850[0]_i_15 
       (.I0(i_V_1_reg_819[1]),
        .I1(conv3_i829_reg_729[1]),
        .I2(i_V_1_reg_819[0]),
        .I3(conv3_i829_reg_729[0]),
        .O(\icmp_ln1072_2_reg_850[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \icmp_ln1072_2_reg_850[0]_i_4 
       (.I0(conv3_i829_reg_729[10]),
        .I1(i_V_1_reg_819[5]),
        .I2(conv3_i829_reg_729[11]),
        .O(\icmp_ln1072_2_reg_850[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \icmp_ln1072_2_reg_850[0]_i_5 
       (.I0(conv3_i829_reg_729[9]),
        .I1(conv3_i829_reg_729[8]),
        .I2(i_V_1_reg_819[5]),
        .O(\icmp_ln1072_2_reg_850[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln1072_2_reg_850[0]_i_6 
       (.I0(conv3_i829_reg_729[11]),
        .I1(i_V_1_reg_819[5]),
        .I2(conv3_i829_reg_729[10]),
        .O(\icmp_ln1072_2_reg_850[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h81)) 
    \icmp_ln1072_2_reg_850[0]_i_7 
       (.I0(i_V_1_reg_819[5]),
        .I1(conv3_i829_reg_729[8]),
        .I2(conv3_i829_reg_729[9]),
        .O(\icmp_ln1072_2_reg_850[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \icmp_ln1072_2_reg_850[0]_i_8 
       (.I0(conv3_i829_reg_729[7]),
        .I1(conv3_i829_reg_729[6]),
        .I2(i_V_1_reg_819[5]),
        .O(\icmp_ln1072_2_reg_850[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1072_2_reg_850[0]_i_9 
       (.I0(conv3_i829_reg_729[5]),
        .I1(i_V_1_reg_819[5]),
        .I2(conv3_i829_reg_729[4]),
        .I3(i_V_1_reg_819[4]),
        .O(\icmp_ln1072_2_reg_850[0]_i_9_n_0 ));
  FDRE \icmp_ln1072_2_reg_850_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1072_2_reg_850[0]_i_1_n_0 ),
        .Q(\icmp_ln1072_2_reg_850_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1072_2_reg_850_reg[0]_i_2 
       (.CI(\icmp_ln1072_2_reg_850_reg[0]_i_3_n_0 ),
        .CO({\NLW_icmp_ln1072_2_reg_850_reg[0]_i_2_CO_UNCONNECTED [3:2],icmp_ln1072_2_fu_597_p2,\icmp_ln1072_2_reg_850_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\icmp_ln1072_2_reg_850[0]_i_4_n_0 ,\icmp_ln1072_2_reg_850[0]_i_5_n_0 }),
        .O(\NLW_icmp_ln1072_2_reg_850_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\icmp_ln1072_2_reg_850[0]_i_6_n_0 ,\icmp_ln1072_2_reg_850[0]_i_7_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \icmp_ln1072_2_reg_850_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\icmp_ln1072_2_reg_850_reg[0]_i_3_n_0 ,\icmp_ln1072_2_reg_850_reg[0]_i_3_n_1 ,\icmp_ln1072_2_reg_850_reg[0]_i_3_n_2 ,\icmp_ln1072_2_reg_850_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\icmp_ln1072_2_reg_850[0]_i_8_n_0 ,\icmp_ln1072_2_reg_850[0]_i_9_n_0 ,\icmp_ln1072_2_reg_850[0]_i_10_n_0 ,\icmp_ln1072_2_reg_850[0]_i_11_n_0 }),
        .O(\NLW_icmp_ln1072_2_reg_850_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\icmp_ln1072_2_reg_850[0]_i_12_n_0 ,\icmp_ln1072_2_reg_850[0]_i_13_n_0 ,\icmp_ln1072_2_reg_850[0]_i_14_n_0 ,\icmp_ln1072_2_reg_850[0]_i_15_n_0 }));
  FDRE \inchannels_read_reg_667_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inchannels[0]),
        .Q(inchannels_read_reg_667[0]),
        .R(1'b0));
  FDRE \inchannels_read_reg_667_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inchannels[1]),
        .Q(inchannels_read_reg_667[1]),
        .R(1'b0));
  FDRE \inchannels_read_reg_667_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inchannels[2]),
        .Q(inchannels_read_reg_667[2]),
        .R(1'b0));
  FDRE \inchannels_read_reg_667_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inchannels[3]),
        .Q(inchannels_read_reg_667[3]),
        .R(1'b0));
  FDRE \inchannels_read_reg_667_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inchannels[4]),
        .Q(inchannels_read_reg_667[4]),
        .R(1'b0));
  FDRE \inchannels_read_reg_667_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(inchannels[5]),
        .Q(inchannels_read_reg_667[5]),
        .R(1'b0));
  FDRE \kh_read_reg_648_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_fu_300_p0[0]),
        .Q(kh_read_reg_648[0]),
        .R(1'b0));
  FDRE \kh_read_reg_648_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_fu_300_p0[1]),
        .Q(kh_read_reg_648[1]),
        .R(1'b0));
  FDRE \kh_read_reg_648_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_fu_300_p0[2]),
        .Q(kh_read_reg_648[2]),
        .R(1'b0));
  FDRE \kh_read_reg_648_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_fu_300_p0[3]),
        .Q(kh_read_reg_648[3]),
        .R(1'b0));
  FDRE \kh_read_reg_648_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_fu_300_p0[4]),
        .Q(kh_read_reg_648[4]),
        .R(1'b0));
  FDRE \kh_read_reg_648_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_fu_300_p0[5]),
        .Q(kh_read_reg_648[5]),
        .R(1'b0));
  FDRE \kh_read_reg_648_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_153),
        .Q(kh_read_reg_648[6]),
        .R(1'b0));
  FDRE \kh_read_reg_648_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_152),
        .Q(kh_read_reg_648[7]),
        .R(1'b0));
  FDRE \kw_read_reg_639_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_1_fu_304_p0[0]),
        .Q(kw_read_reg_639[0]),
        .R(1'b0));
  FDRE \kw_read_reg_639_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_1_fu_304_p0[1]),
        .Q(kw_read_reg_639[1]),
        .R(1'b0));
  FDRE \kw_read_reg_639_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_1_fu_304_p0[2]),
        .Q(kw_read_reg_639[2]),
        .R(1'b0));
  FDRE \kw_read_reg_639_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_1_fu_304_p0[3]),
        .Q(kw_read_reg_639[3]),
        .R(1'b0));
  FDRE \kw_read_reg_639_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_1_fu_304_p0[4]),
        .Q(kw_read_reg_639[4]),
        .R(1'b0));
  FDRE \kw_read_reg_639_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(trunc_ln885_1_fu_304_p0[5]),
        .Q(kw_read_reg_639[5]),
        .R(1'b0));
  FDRE \kw_read_reg_639_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_161),
        .Q(kw_read_reg_639[6]),
        .R(1'b0));
  FDRE \kw_read_reg_639_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(control_s_axi_U_n_160),
        .Q(kw_read_reg_639[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \m_V_2_reg_790[0]_i_1 
       (.I0(m_V_fu_134[0]),
        .O(m_V_2_fu_434_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \m_V_2_reg_790[1]_i_1 
       (.I0(m_V_fu_134[0]),
        .I1(m_V_fu_134[1]),
        .O(m_V_2_fu_434_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \m_V_2_reg_790[2]_i_1 
       (.I0(m_V_fu_134[1]),
        .I1(m_V_fu_134[0]),
        .I2(m_V_fu_134[2]),
        .O(m_V_2_fu_434_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \m_V_2_reg_790[3]_i_1 
       (.I0(m_V_fu_134[2]),
        .I1(m_V_fu_134[0]),
        .I2(m_V_fu_134[1]),
        .I3(m_V_fu_134[3]),
        .O(m_V_2_fu_434_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \m_V_2_reg_790[4]_i_1 
       (.I0(m_V_fu_134[3]),
        .I1(m_V_fu_134[1]),
        .I2(m_V_fu_134[0]),
        .I3(m_V_fu_134[2]),
        .I4(m_V_fu_134[4]),
        .O(m_V_2_fu_434_p2[4]));
  FDRE \m_V_2_reg_790_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m_V_2_fu_434_p2[0]),
        .Q(m_V_2_reg_790[0]),
        .R(1'b0));
  FDRE \m_V_2_reg_790_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m_V_2_fu_434_p2[1]),
        .Q(m_V_2_reg_790[1]),
        .R(1'b0));
  FDRE \m_V_2_reg_790_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m_V_2_fu_434_p2[2]),
        .Q(m_V_2_reg_790[2]),
        .R(1'b0));
  FDRE \m_V_2_reg_790_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m_V_2_fu_434_p2[3]),
        .Q(m_V_2_reg_790[3]),
        .R(1'b0));
  FDRE \m_V_2_reg_790_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state13),
        .D(m_V_2_fu_434_p2[4]),
        .Q(m_V_2_reg_790[4]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h70)) 
    \m_V_fu_134[4]_i_2 
       (.I0(cmp_i8301296_reg_768),
        .I1(icmp_ln1072_1_fu_497_p2),
        .I2(ap_CS_fsm_state17),
        .O(ap_NS_fsm13_out));
  FDRE \m_V_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(m_V_2_reg_790[0]),
        .Q(m_V_fu_134[0]),
        .R(grp_fu_284_ap_start));
  FDRE \m_V_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(m_V_2_reg_790[1]),
        .Q(m_V_fu_134[1]),
        .R(grp_fu_284_ap_start));
  FDRE \m_V_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(m_V_2_reg_790[2]),
        .Q(m_V_fu_134[2]),
        .R(grp_fu_284_ap_start));
  FDRE \m_V_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(m_V_2_reg_790[3]),
        .Q(m_V_fu_134[3]),
        .R(grp_fu_284_ap_start));
  FDRE \m_V_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(m_V_2_reg_790[4]),
        .Q(m_V_fu_134[4]),
        .R(grp_fu_284_ap_start));
  FDRE \mat_h_read_reg_662_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_h[0]),
        .Q(mat_h_read_reg_662[0]),
        .R(1'b0));
  FDRE \mat_h_read_reg_662_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_h[1]),
        .Q(mat_h_read_reg_662[1]),
        .R(1'b0));
  FDRE \mat_h_read_reg_662_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_h[2]),
        .Q(mat_h_read_reg_662[2]),
        .R(1'b0));
  FDRE \mat_h_read_reg_662_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_h[3]),
        .Q(mat_h_read_reg_662[3]),
        .R(1'b0));
  FDRE \mat_h_read_reg_662_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_h[4]),
        .Q(mat_h_read_reg_662[4]),
        .R(1'b0));
  FDRE \mat_h_read_reg_662_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_h[5]),
        .Q(mat_h_read_reg_662[5]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[10]),
        .Q(mat_in_read_reg_677[10]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[11]),
        .Q(mat_in_read_reg_677[11]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[12]),
        .Q(mat_in_read_reg_677[12]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[13]),
        .Q(mat_in_read_reg_677[13]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[14]),
        .Q(mat_in_read_reg_677[14]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[15]),
        .Q(mat_in_read_reg_677[15]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[16]),
        .Q(mat_in_read_reg_677[16]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[17]),
        .Q(mat_in_read_reg_677[17]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[18]),
        .Q(mat_in_read_reg_677[18]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[19]),
        .Q(mat_in_read_reg_677[19]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[1]),
        .Q(mat_in_read_reg_677[1]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[20]),
        .Q(mat_in_read_reg_677[20]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[21]),
        .Q(mat_in_read_reg_677[21]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[22]),
        .Q(mat_in_read_reg_677[22]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[23]),
        .Q(mat_in_read_reg_677[23]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[24]),
        .Q(mat_in_read_reg_677[24]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[25]),
        .Q(mat_in_read_reg_677[25]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[26]),
        .Q(mat_in_read_reg_677[26]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[27]),
        .Q(mat_in_read_reg_677[27]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[28]),
        .Q(mat_in_read_reg_677[28]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[29]),
        .Q(mat_in_read_reg_677[29]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[2]),
        .Q(mat_in_read_reg_677[2]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[30]),
        .Q(mat_in_read_reg_677[30]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[31]),
        .Q(mat_in_read_reg_677[31]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[32]),
        .Q(mat_in_read_reg_677[32]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[33]),
        .Q(mat_in_read_reg_677[33]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[34]),
        .Q(mat_in_read_reg_677[34]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[35]),
        .Q(mat_in_read_reg_677[35]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[36]),
        .Q(mat_in_read_reg_677[36]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[37]),
        .Q(mat_in_read_reg_677[37]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[38]),
        .Q(mat_in_read_reg_677[38]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[39]),
        .Q(mat_in_read_reg_677[39]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[3]),
        .Q(mat_in_read_reg_677[3]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[40]),
        .Q(mat_in_read_reg_677[40]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[41]),
        .Q(mat_in_read_reg_677[41]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[42]),
        .Q(mat_in_read_reg_677[42]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[43]),
        .Q(mat_in_read_reg_677[43]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[44]),
        .Q(mat_in_read_reg_677[44]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[45]),
        .Q(mat_in_read_reg_677[45]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[46]),
        .Q(mat_in_read_reg_677[46]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[47]),
        .Q(mat_in_read_reg_677[47]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[48]),
        .Q(mat_in_read_reg_677[48]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[49]),
        .Q(mat_in_read_reg_677[49]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[4]),
        .Q(mat_in_read_reg_677[4]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[50]),
        .Q(mat_in_read_reg_677[50]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[51]),
        .Q(mat_in_read_reg_677[51]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[52]),
        .Q(mat_in_read_reg_677[52]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[53]),
        .Q(mat_in_read_reg_677[53]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[54]),
        .Q(mat_in_read_reg_677[54]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[55]),
        .Q(mat_in_read_reg_677[55]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[56]),
        .Q(mat_in_read_reg_677[56]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[57]),
        .Q(mat_in_read_reg_677[57]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[58]),
        .Q(mat_in_read_reg_677[58]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[59]),
        .Q(mat_in_read_reg_677[59]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[5]),
        .Q(mat_in_read_reg_677[5]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[60]),
        .Q(mat_in_read_reg_677[60]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[61]),
        .Q(mat_in_read_reg_677[61]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[62]),
        .Q(mat_in_read_reg_677[62]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[63]),
        .Q(mat_in_read_reg_677[63]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[6]),
        .Q(mat_in_read_reg_677[6]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[7]),
        .Q(mat_in_read_reg_677[7]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[8]),
        .Q(mat_in_read_reg_677[8]),
        .R(1'b0));
  FDRE \mat_in_read_reg_677_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_in[9]),
        .Q(mat_in_read_reg_677[9]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[10]),
        .Q(mat_out_read_reg_672[10]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[11]),
        .Q(mat_out_read_reg_672[11]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[12]),
        .Q(mat_out_read_reg_672[12]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[13]),
        .Q(mat_out_read_reg_672[13]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[14]),
        .Q(mat_out_read_reg_672[14]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[15]),
        .Q(mat_out_read_reg_672[15]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[16]),
        .Q(mat_out_read_reg_672[16]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[17]),
        .Q(mat_out_read_reg_672[17]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[18]),
        .Q(mat_out_read_reg_672[18]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[19]),
        .Q(mat_out_read_reg_672[19]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[1]),
        .Q(mat_out_read_reg_672[1]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[20]),
        .Q(mat_out_read_reg_672[20]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[21]),
        .Q(mat_out_read_reg_672[21]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[22]),
        .Q(mat_out_read_reg_672[22]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[23]),
        .Q(mat_out_read_reg_672[23]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[24]),
        .Q(mat_out_read_reg_672[24]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[25]),
        .Q(mat_out_read_reg_672[25]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[26]),
        .Q(mat_out_read_reg_672[26]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[27]),
        .Q(mat_out_read_reg_672[27]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[28]),
        .Q(mat_out_read_reg_672[28]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[29]),
        .Q(mat_out_read_reg_672[29]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[2]),
        .Q(mat_out_read_reg_672[2]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[30]),
        .Q(mat_out_read_reg_672[30]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[31]),
        .Q(mat_out_read_reg_672[31]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[32]),
        .Q(mat_out_read_reg_672[32]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[33]),
        .Q(mat_out_read_reg_672[33]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[34]),
        .Q(mat_out_read_reg_672[34]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[35]),
        .Q(mat_out_read_reg_672[35]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[36]),
        .Q(mat_out_read_reg_672[36]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[37]),
        .Q(mat_out_read_reg_672[37]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[38]),
        .Q(mat_out_read_reg_672[38]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[39]),
        .Q(mat_out_read_reg_672[39]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[3]),
        .Q(mat_out_read_reg_672[3]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[40]),
        .Q(mat_out_read_reg_672[40]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[41]),
        .Q(mat_out_read_reg_672[41]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[42]),
        .Q(mat_out_read_reg_672[42]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[43]),
        .Q(mat_out_read_reg_672[43]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[44]),
        .Q(mat_out_read_reg_672[44]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[45]),
        .Q(mat_out_read_reg_672[45]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[46]),
        .Q(mat_out_read_reg_672[46]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[47]),
        .Q(mat_out_read_reg_672[47]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[48]),
        .Q(mat_out_read_reg_672[48]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[49]),
        .Q(mat_out_read_reg_672[49]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[4]),
        .Q(mat_out_read_reg_672[4]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[50]),
        .Q(mat_out_read_reg_672[50]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[51]),
        .Q(mat_out_read_reg_672[51]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[52]),
        .Q(mat_out_read_reg_672[52]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[53]),
        .Q(mat_out_read_reg_672[53]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[54]),
        .Q(mat_out_read_reg_672[54]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[55]),
        .Q(mat_out_read_reg_672[55]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[56]),
        .Q(mat_out_read_reg_672[56]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[57]),
        .Q(mat_out_read_reg_672[57]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[58]),
        .Q(mat_out_read_reg_672[58]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[59]),
        .Q(mat_out_read_reg_672[59]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[5]),
        .Q(mat_out_read_reg_672[5]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[60]),
        .Q(mat_out_read_reg_672[60]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[61]),
        .Q(mat_out_read_reg_672[61]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[62]),
        .Q(mat_out_read_reg_672[62]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[63]),
        .Q(mat_out_read_reg_672[63]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[6]),
        .Q(mat_out_read_reg_672[6]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[7]),
        .Q(mat_out_read_reg_672[7]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[8]),
        .Q(mat_out_read_reg_672[8]),
        .R(1'b0));
  FDRE \mat_out_read_reg_672_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_out[9]),
        .Q(mat_out_read_reg_672[9]),
        .R(1'b0));
  FDRE \mat_w_cast3_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mat_w_read_reg_655[0]),
        .Q(mat_w_cast_reg_749[0]),
        .R(1'b0));
  FDRE \mat_w_cast3_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mat_w_read_reg_655[1]),
        .Q(mat_w_cast_reg_749[1]),
        .R(1'b0));
  FDRE \mat_w_cast3_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mat_w_read_reg_655[2]),
        .Q(mat_w_cast_reg_749[2]),
        .R(1'b0));
  FDRE \mat_w_cast3_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mat_w_read_reg_655[3]),
        .Q(mat_w_cast_reg_749[3]),
        .R(1'b0));
  FDRE \mat_w_cast3_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mat_w_read_reg_655[4]),
        .Q(mat_w_cast_reg_749[4]),
        .R(1'b0));
  FDRE \mat_w_cast3_reg_739_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mat_w_read_reg_655[5]),
        .Q(mat_w_cast_reg_749[5]),
        .R(1'b0));
  FDRE \mat_w_read_reg_655_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_w[0]),
        .Q(mat_w_read_reg_655[0]),
        .R(1'b0));
  FDRE \mat_w_read_reg_655_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_w[1]),
        .Q(mat_w_read_reg_655[1]),
        .R(1'b0));
  FDRE \mat_w_read_reg_655_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_w[2]),
        .Q(mat_w_read_reg_655[2]),
        .R(1'b0));
  FDRE \mat_w_read_reg_655_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_w[3]),
        .Q(mat_w_read_reg_655[3]),
        .R(1'b0));
  FDRE \mat_w_read_reg_655_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_w[4]),
        .Q(mat_w_read_reg_655[4]),
        .R(1'b0));
  FDRE \mat_w_read_reg_655_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mat_w[5]),
        .Q(mat_w_read_reg_655[5]),
        .R(1'b0));
  FDRE \mode_read_reg_632_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mode[0]),
        .Q(mode_read_reg_632[0]),
        .R(1'b0));
  FDRE \mode_read_reg_632_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(mode[1]),
        .Q(mode_read_reg_632[1]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_5ns_6s_11_1_1 mul_5ns_6s_11_1_1_U19
       (.A({mul_5ns_6s_11_1_1_U19_n_0,mul_5ns_6s_11_1_1_U19_n_1,mul_5ns_6s_11_1_1_U19_n_2,mul_5ns_6s_11_1_1_U19_n_3,mul_5ns_6s_11_1_1_U19_n_4,mul_5ns_6s_11_1_1_U19_n_5,mul_5ns_6s_11_1_1_U19_n_6,mul_5ns_6s_11_1_1_U19_n_7,mul_5ns_6s_11_1_1_U19_n_8,mul_5ns_6s_11_1_1_U19_n_9,mul_5ns_6s_11_1_1_U19_n_10}),
        .Q(num_w_cast_reg_718),
        .dout__23_carry__0_0(m_V_fu_134));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_6s_6s_12_1_1 mul_6s_6s_12_1_1_U16
       (.D({mul_6s_6s_12_1_1_U16_n_0,mul_6s_6s_12_1_1_U16_n_1,mul_6s_6s_12_1_1_U16_n_2,mul_6s_6s_12_1_1_U16_n_3,mul_6s_6s_12_1_1_U16_n_4,mul_6s_6s_12_1_1_U16_n_5,mul_6s_6s_12_1_1_U16_n_6,mul_6s_6s_12_1_1_U16_n_7,mul_6s_6s_12_1_1_U16_n_8,mul_6s_6s_12_1_1_U16_n_9,mul_6s_6s_12_1_1_U16_n_10,mul_6s_6s_12_1_1_U16_n_11}),
        .Q(sdiv_ln1558_1_reg_713),
        .cmp_i8301296_fu_392_p2(cmp_i8301296_fu_392_p2),
        .dout__24_carry__0_i_7_0(sdiv_ln1558_reg_708));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_8s_8s_16_1_1 mul_8s_8s_16_1_1_U17
       (.D({mul_8s_8s_16_1_1_U17_n_0,mul_8s_8s_16_1_1_U17_n_1,mul_8s_8s_16_1_1_U17_n_2,mul_8s_8s_16_1_1_U17_n_3,mul_8s_8s_16_1_1_U17_n_4,mul_8s_8s_16_1_1_U17_n_5,mul_8s_8s_16_1_1_U17_n_6,mul_8s_8s_16_1_1_U17_n_7,mul_8s_8s_16_1_1_U17_n_8,mul_8s_8s_16_1_1_U17_n_9,mul_8s_8s_16_1_1_U17_n_10,mul_8s_8s_16_1_1_U17_n_11,mul_8s_8s_16_1_1_U17_n_12,mul_8s_8s_16_1_1_U17_n_13,mul_8s_8s_16_1_1_U17_n_14,mul_8s_8s_16_1_1_U17_n_15}),
        .kh_read_reg_648(kh_read_reg_648),
        .kw_read_reg_639(kw_read_reg_639));
  FDRE \mul_i844_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_11),
        .Q(conv3_i829_reg_729[0]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_1),
        .Q(conv3_i829_reg_729[10]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_0),
        .Q(conv3_i829_reg_729[11]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_10),
        .Q(conv3_i829_reg_729[1]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_9),
        .Q(conv3_i829_reg_729[2]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_8),
        .Q(conv3_i829_reg_729[3]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_7),
        .Q(conv3_i829_reg_729[4]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_6),
        .Q(conv3_i829_reg_729[5]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_5),
        .Q(conv3_i829_reg_729[6]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_4),
        .Q(conv3_i829_reg_729[7]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_3),
        .Q(conv3_i829_reg_729[8]),
        .R(1'b0));
  FDRE \mul_i844_reg_723_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_6s_6s_12_1_1_U16_n_2),
        .Q(conv3_i829_reg_729[9]),
        .R(1'b0));
  FDRE \mul_i_i_cast_reg_734_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(kw_read_reg_639[0]),
        .Q(\mul_i_i_cast_reg_734_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \mul_i_i_cast_reg_734_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(kw_read_reg_639[1]),
        .Q(\mul_i_i_cast_reg_734_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \mul_i_i_cast_reg_734_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(kw_read_reg_639[2]),
        .Q(\mul_i_i_cast_reg_734_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \mul_i_i_cast_reg_734_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(kw_read_reg_639[3]),
        .Q(\mul_i_i_cast_reg_734_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \mul_i_i_cast_reg_734_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(kw_read_reg_639[4]),
        .Q(\mul_i_i_cast_reg_734_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \mul_i_i_cast_reg_734_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(kw_read_reg_639[5]),
        .Q(\mul_i_i_cast_reg_734_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \mul_i_i_cast_reg_734_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(kw_read_reg_639[6]),
        .Q(\mul_i_i_cast_reg_734_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \mul_i_i_cast_reg_734_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(kw_read_reg_639[7]),
        .Q(\mul_i_i_cast_reg_734_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_15),
        .Q(mul_ln28_reg_805[0]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_5),
        .Q(mul_ln28_reg_805[10]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_4),
        .Q(mul_ln28_reg_805[11]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_3),
        .Q(mul_ln28_reg_805[12]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_2),
        .Q(mul_ln28_reg_805[13]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_1),
        .Q(mul_ln28_reg_805[14]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_0),
        .Q(mul_ln28_reg_805[15]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_14),
        .Q(mul_ln28_reg_805[1]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_13),
        .Q(mul_ln28_reg_805[2]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_12),
        .Q(mul_ln28_reg_805[3]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_11),
        .Q(mul_ln28_reg_805[4]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_10),
        .Q(mul_ln28_reg_805[5]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_9),
        .Q(mul_ln28_reg_805[6]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_8),
        .Q(mul_ln28_reg_805[7]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_7),
        .Q(mul_ln28_reg_805[8]),
        .R(1'b0));
  FDRE \mul_ln28_reg_805_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state16),
        .D(mul_mul_11s_6s_16_4_1_U22_n_6),
        .Q(mul_ln28_reg_805[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_mul_11s_6s_16_4_1 mul_mul_11s_6s_16_4_1_U21
       (.A({mul_5ns_6s_11_1_1_U19_n_0,mul_5ns_6s_11_1_1_U19_n_1,mul_5ns_6s_11_1_1_U19_n_2,mul_5ns_6s_11_1_1_U19_n_3,mul_5ns_6s_11_1_1_U19_n_4,mul_5ns_6s_11_1_1_U19_n_5,mul_5ns_6s_11_1_1_U19_n_6,mul_5ns_6s_11_1_1_U19_n_7,mul_5ns_6s_11_1_1_U19_n_8,mul_5ns_6s_11_1_1_U19_n_9,mul_5ns_6s_11_1_1_U19_n_10}),
        .D(sext_ln28_fu_483_p1),
        .DI(\gmem_addr_reg_810[18]_i_2_n_0 ),
        .Q(ap_CS_fsm_state12),
        .S({\gmem_addr_reg_810[18]_i_3_n_0 ,\gmem_addr_reg_810[18]_i_4_n_0 ,\gmem_addr_reg_810[18]_i_5_n_0 }),
        .ap_clk(ap_clk),
        .\gmem_addr_reg_810_reg[22] ({\gmem_addr_reg_810[22]_i_2_n_0 ,\gmem_addr_reg_810[22]_i_3_n_0 ,\gmem_addr_reg_810[22]_i_4_n_0 ,\gmem_addr_reg_810[22]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[26] ({\gmem_addr_reg_810[26]_i_2_n_0 ,\gmem_addr_reg_810[26]_i_3_n_0 ,\gmem_addr_reg_810[26]_i_4_n_0 ,\gmem_addr_reg_810[26]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[30] ({\gmem_addr_reg_810[30]_i_2_n_0 ,\gmem_addr_reg_810[30]_i_3_n_0 ,\gmem_addr_reg_810[30]_i_4_n_0 ,\gmem_addr_reg_810[30]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[34] ({\gmem_addr_reg_810[34]_i_2_n_0 ,\gmem_addr_reg_810[34]_i_3_n_0 ,\gmem_addr_reg_810[34]_i_4_n_0 ,\gmem_addr_reg_810[34]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[38] ({\gmem_addr_reg_810[38]_i_2_n_0 ,\gmem_addr_reg_810[38]_i_3_n_0 ,\gmem_addr_reg_810[38]_i_4_n_0 ,\gmem_addr_reg_810[38]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[42] ({\gmem_addr_reg_810[42]_i_2_n_0 ,\gmem_addr_reg_810[42]_i_3_n_0 ,\gmem_addr_reg_810[42]_i_4_n_0 ,\gmem_addr_reg_810[42]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[46] ({\gmem_addr_reg_810[46]_i_2_n_0 ,\gmem_addr_reg_810[46]_i_3_n_0 ,\gmem_addr_reg_810[46]_i_4_n_0 ,\gmem_addr_reg_810[46]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[50] ({\gmem_addr_reg_810[50]_i_2_n_0 ,\gmem_addr_reg_810[50]_i_3_n_0 ,\gmem_addr_reg_810[50]_i_4_n_0 ,\gmem_addr_reg_810[50]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[54] ({\gmem_addr_reg_810[54]_i_2_n_0 ,\gmem_addr_reg_810[54]_i_3_n_0 ,\gmem_addr_reg_810[54]_i_4_n_0 ,\gmem_addr_reg_810[54]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[58] ({\gmem_addr_reg_810[58]_i_2_n_0 ,\gmem_addr_reg_810[58]_i_3_n_0 ,\gmem_addr_reg_810[58]_i_4_n_0 ,\gmem_addr_reg_810[58]_i_5_n_0 }),
        .\gmem_addr_reg_810_reg[61] (mat_out_read_reg_672[61:1]),
        .\gmem_addr_reg_810_reg[61]_0 ({\gmem_addr_reg_810[61]_i_2_n_0 ,\gmem_addr_reg_810[61]_i_3_n_0 ,\gmem_addr_reg_810[61]_i_4_n_0 }),
        .p_reg_reg(sdiv_ln1558_reg_708));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_mul_11s_6s_16_4_1_0 mul_mul_11s_6s_16_4_1_U22
       (.D({mul_mul_11s_6s_16_4_1_U22_n_0,mul_mul_11s_6s_16_4_1_U22_n_1,mul_mul_11s_6s_16_4_1_U22_n_2,mul_mul_11s_6s_16_4_1_U22_n_3,mul_mul_11s_6s_16_4_1_U22_n_4,mul_mul_11s_6s_16_4_1_U22_n_5,mul_mul_11s_6s_16_4_1_U22_n_6,mul_mul_11s_6s_16_4_1_U22_n_7,mul_mul_11s_6s_16_4_1_U22_n_8,mul_mul_11s_6s_16_4_1_U22_n_9,mul_mul_11s_6s_16_4_1_U22_n_10,mul_mul_11s_6s_16_4_1_U22_n_11,mul_mul_11s_6s_16_4_1_U22_n_12,mul_mul_11s_6s_16_4_1_U22_n_13,mul_mul_11s_6s_16_4_1_U22_n_14,mul_mul_11s_6s_16_4_1_U22_n_15}),
        .Q(ap_CS_fsm_state12),
        .ap_clk(ap_clk),
        .p_reg_reg(mat_h_read_reg_662),
        .p_reg_reg_0(phi_mul_fu_130));
  FDRE \num_w_cast_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sdiv_ln1558_1_reg_713[0]),
        .Q(num_w_cast_reg_718[0]),
        .R(1'b0));
  FDRE \num_w_cast_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sdiv_ln1558_1_reg_713[1]),
        .Q(num_w_cast_reg_718[1]),
        .R(1'b0));
  FDRE \num_w_cast_reg_718_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sdiv_ln1558_1_reg_713[2]),
        .Q(num_w_cast_reg_718[2]),
        .R(1'b0));
  FDRE \num_w_cast_reg_718_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sdiv_ln1558_1_reg_713[3]),
        .Q(num_w_cast_reg_718[3]),
        .R(1'b0));
  FDRE \num_w_cast_reg_718_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sdiv_ln1558_1_reg_713[4]),
        .Q(num_w_cast_reg_718[4]),
        .R(1'b0));
  FDRE \num_w_cast_reg_718_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(sdiv_ln1558_1_reg_713[5]),
        .Q(num_w_cast_reg_718[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \p_lcssa2_lcssa6_reg_255[17]_i_1 
       (.I0(ap_CS_fsm_state43),
        .I1(ap_CS_fsm_state21),
        .I2(\cmp_i_i_reg_759_reg_n_0_[0] ),
        .O(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[0] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(p_lcssa2_lcssa6_reg_255[0]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[10] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(p_lcssa2_lcssa6_reg_255[10]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[11] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(p_lcssa2_lcssa6_reg_255[11]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[12] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(p_lcssa2_lcssa6_reg_255[12]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[13] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(p_lcssa2_lcssa6_reg_255[13]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[14] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(p_lcssa2_lcssa6_reg_255[14]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[15] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_lcssa2_lcssa6_reg_255[15]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[16] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(p_lcssa2_lcssa6_reg_255[16]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[17] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(p_lcssa2_lcssa6_reg_255[17]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[1] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(p_lcssa2_lcssa6_reg_255[1]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[2] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(p_lcssa2_lcssa6_reg_255[2]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[3] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(p_lcssa2_lcssa6_reg_255[3]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[4] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(p_lcssa2_lcssa6_reg_255[4]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[5] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(p_lcssa2_lcssa6_reg_255[5]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[6] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(p_lcssa2_lcssa6_reg_255[6]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[7] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(p_lcssa2_lcssa6_reg_255[7]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[8] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(p_lcssa2_lcssa6_reg_255[8]),
        .R(1'b0));
  FDRE \p_lcssa2_lcssa6_reg_255_reg[9] 
       (.C(ap_clk),
        .CE(\p_lcssa2_lcssa6_reg_255[17]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(p_lcssa2_lcssa6_reg_255[9]),
        .R(1'b0));
  FDRE \phi_mul_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[0]),
        .Q(phi_mul_fu_130[0]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[10]),
        .Q(phi_mul_fu_130[10]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[1]),
        .Q(phi_mul_fu_130[1]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[2]),
        .Q(phi_mul_fu_130[2]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[3]),
        .Q(phi_mul_fu_130[3]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[4]),
        .Q(phi_mul_fu_130[4]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[5]),
        .Q(phi_mul_fu_130[5]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[6]),
        .Q(phi_mul_fu_130[6]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[7]),
        .Q(phi_mul_fu_130[7]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[8]),
        .Q(phi_mul_fu_130[8]),
        .R(grp_fu_284_ap_start));
  FDRE \phi_mul_fu_130_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm13_out),
        .D(add_ln1072_reg_782[9]),
        .Q(phi_mul_fu_130[9]),
        .R(grp_fu_284_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_19ns_16s_18_23_seq_1 sdiv_19ns_16s_18_23_seq_1_U20
       (.D(p_1_in),
        .Q(ap_CS_fsm_state21),
        .\ap_CS_fsm_reg[20] (grp_fu_585_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[17]_0 (grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_p_out),
        .\divisor0_reg[15]_0 (sext_ln1558_2_reg_772),
        .\p_lcssa2_lcssa6_reg_255_reg[0] (\cmp_i_i_reg_759_reg_n_0_[0] ),
        .r_stage_reg_r_4(sdiv_19ns_16s_18_23_seq_1_U20_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_7s_8s_6_11_seq_1 sdiv_7s_8s_6_11_seq_1_U14
       (.D(mat_h),
        .E(start0),
        .SR(grp_fu_284_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout(grp_fu_284_p2),
        .kh({control_s_axi_U_n_152,control_s_axi_U_n_153,trunc_ln885_fu_300_p0}),
        .\r_stage_reg[0] (sdiv_7s_8s_6_11_seq_1_U14_n_1),
        .\r_stage_reg[7] (done0),
        .\r_stage_reg[7]_0 (sdiv_19ns_16s_18_23_seq_1_U20_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_7s_8s_6_11_seq_1_1 sdiv_7s_8s_6_11_seq_1_U15
       (.D(mat_w),
        .E(start0),
        .ap_clk(ap_clk),
        .\dividend_tmp_reg[6] (sdiv_7s_8s_6_11_seq_1_U14_n_1),
        .dout(grp_fu_294_p2),
        .kw({control_s_axi_U_n_160,control_s_axi_U_n_161,trunc_ln885_1_fu_304_p0}),
        .\quot_reg[0]_0 (done0));
  FDRE \sdiv_ln1558_1_reg_713_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_294_p2[0]),
        .Q(sdiv_ln1558_1_reg_713[0]),
        .R(1'b0));
  FDRE \sdiv_ln1558_1_reg_713_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_294_p2[1]),
        .Q(sdiv_ln1558_1_reg_713[1]),
        .R(1'b0));
  FDRE \sdiv_ln1558_1_reg_713_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_294_p2[2]),
        .Q(sdiv_ln1558_1_reg_713[2]),
        .R(1'b0));
  FDRE \sdiv_ln1558_1_reg_713_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_294_p2[3]),
        .Q(sdiv_ln1558_1_reg_713[3]),
        .R(1'b0));
  FDRE \sdiv_ln1558_1_reg_713_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_294_p2[4]),
        .Q(sdiv_ln1558_1_reg_713[4]),
        .R(1'b0));
  FDRE \sdiv_ln1558_1_reg_713_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_294_p2[5]),
        .Q(sdiv_ln1558_1_reg_713[5]),
        .R(1'b0));
  FDRE \sdiv_ln1558_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_284_p2[0]),
        .Q(sdiv_ln1558_reg_708[0]),
        .R(1'b0));
  FDRE \sdiv_ln1558_reg_708_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_284_p2[1]),
        .Q(sdiv_ln1558_reg_708[1]),
        .R(1'b0));
  FDRE \sdiv_ln1558_reg_708_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_284_p2[2]),
        .Q(sdiv_ln1558_reg_708[2]),
        .R(1'b0));
  FDRE \sdiv_ln1558_reg_708_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_284_p2[3]),
        .Q(sdiv_ln1558_reg_708[3]),
        .R(1'b0));
  FDRE \sdiv_ln1558_reg_708_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_284_p2[4]),
        .Q(sdiv_ln1558_reg_708[4]),
        .R(1'b0));
  FDRE \sdiv_ln1558_reg_708_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(grp_fu_284_p2[5]),
        .Q(sdiv_ln1558_reg_708[5]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_15),
        .Q(sext_ln1558_2_reg_772[0]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_5),
        .Q(sext_ln1558_2_reg_772[10]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_4),
        .Q(sext_ln1558_2_reg_772[11]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_3),
        .Q(sext_ln1558_2_reg_772[12]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_2),
        .Q(sext_ln1558_2_reg_772[13]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_1),
        .Q(sext_ln1558_2_reg_772[14]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_0),
        .Q(sext_ln1558_2_reg_772[15]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_14),
        .Q(sext_ln1558_2_reg_772[1]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_13),
        .Q(sext_ln1558_2_reg_772[2]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_12),
        .Q(sext_ln1558_2_reg_772[3]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_11),
        .Q(sext_ln1558_2_reg_772[4]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_10),
        .Q(sext_ln1558_2_reg_772[5]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_9),
        .Q(sext_ln1558_2_reg_772[6]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_8),
        .Q(sext_ln1558_2_reg_772[7]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_7),
        .Q(sext_ln1558_2_reg_772[8]),
        .R(1'b0));
  FDRE \sext_ln1558_2_reg_772_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(mul_8s_8s_16_1_1_U17_n_6),
        .Q(sext_ln1558_2_reg_772[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_ama_addmuladd_6s_6s_6s_17s_17_4_1
   (D,
    A,
    CO,
    \i_V_reg_219_reg[4] ,
    Q,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    mat_w,
    p_reg_reg,
    C,
    kh_read_reg_648,
    p_reg_reg_0,
    \addr_V_6_reg_825_reg[0] ,
    ret_fu_526_p2,
    \addr_V_6_reg_825_reg[5]_i_7 ,
    \addr_V_6_reg_825_reg[5]_i_4 ,
    \addr_V_6_reg_825_reg[5]_i_12 );
  output [16:0]D;
  output [5:0]A;
  output [0:0]CO;
  output \i_V_reg_219_reg[4] ;
  input [1:0]Q;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [5:0]mat_w;
  input [5:0]p_reg_reg;
  input [16:0]C;
  input [5:0]kh_read_reg_648;
  input [5:0]p_reg_reg_0;
  input [5:0]\addr_V_6_reg_825_reg[0] ;
  input [7:0]ret_fu_526_p2;
  input [5:0]\addr_V_6_reg_825_reg[5]_i_7 ;
  input [0:0]\addr_V_6_reg_825_reg[5]_i_4 ;
  input [0:0]\addr_V_6_reg_825_reg[5]_i_12 ;

  wire [5:0]A;
  wire [16:0]C;
  wire [0:0]CO;
  wire [16:0]D;
  wire [1:0]Q;
  wire [5:0]\addr_V_6_reg_825_reg[0] ;
  wire [0:0]\addr_V_6_reg_825_reg[5]_i_12 ;
  wire [0:0]\addr_V_6_reg_825_reg[5]_i_4 ;
  wire [5:0]\addr_V_6_reg_825_reg[5]_i_7 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \i_V_reg_219_reg[4] ;
  wire [5:0]kh_read_reg_648;
  wire [5:0]mat_w;
  wire [5:0]p_reg_reg;
  wire [5:0]p_reg_reg_0;
  wire [7:0]ret_fu_526_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0 pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .CO(CO),
        .D(D),
        .Q(Q),
        .\addr_V_6_reg_825_reg[0] (\addr_V_6_reg_825_reg[0] ),
        .\addr_V_6_reg_825_reg[5]_i_12_0 (\addr_V_6_reg_825_reg[5]_i_12 ),
        .\addr_V_6_reg_825_reg[5]_i_4_0 (\addr_V_6_reg_825_reg[5]_i_4 ),
        .\addr_V_6_reg_825_reg[5]_i_7_0 (\addr_V_6_reg_825_reg[5]_i_7 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\i_V_reg_219_reg[4] (\i_V_reg_219_reg[4] ),
        .kh_read_reg_648(kh_read_reg_648),
        .mat_w(mat_w),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .ret_fu_526_p2(ret_fu_526_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_ama_addmuladd_6s_6s_6s_17s_17_4_1_DSP48_0
   (D,
    A,
    CO,
    \i_V_reg_219_reg[4] ,
    Q,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    mat_w,
    p_reg_reg_0,
    C,
    kh_read_reg_648,
    p_reg_reg_1,
    \addr_V_6_reg_825_reg[0] ,
    ret_fu_526_p2,
    \addr_V_6_reg_825_reg[5]_i_7_0 ,
    \addr_V_6_reg_825_reg[5]_i_4_0 ,
    \addr_V_6_reg_825_reg[5]_i_12_0 );
  output [16:0]D;
  output [5:0]A;
  output [0:0]CO;
  output \i_V_reg_219_reg[4] ;
  input [1:0]Q;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [5:0]mat_w;
  input [5:0]p_reg_reg_0;
  input [16:0]C;
  input [5:0]kh_read_reg_648;
  input [5:0]p_reg_reg_1;
  input [5:0]\addr_V_6_reg_825_reg[0] ;
  input [7:0]ret_fu_526_p2;
  input [5:0]\addr_V_6_reg_825_reg[5]_i_7_0 ;
  input [0:0]\addr_V_6_reg_825_reg[5]_i_4_0 ;
  input [0:0]\addr_V_6_reg_825_reg[5]_i_12_0 ;

  wire [5:0]A;
  wire [16:0]C;
  wire [0:0]CO;
  wire [16:0]D;
  wire [1:0]Q;
  wire \addr_V_6_reg_825[5]_i_10_n_0 ;
  wire \addr_V_6_reg_825[5]_i_11_n_0 ;
  wire \addr_V_6_reg_825[5]_i_13_n_0 ;
  wire \addr_V_6_reg_825[5]_i_14_n_0 ;
  wire \addr_V_6_reg_825[5]_i_15_n_0 ;
  wire \addr_V_6_reg_825[5]_i_16_n_0 ;
  wire \addr_V_6_reg_825[5]_i_24_n_0 ;
  wire \addr_V_6_reg_825[5]_i_25_n_0 ;
  wire \addr_V_6_reg_825[5]_i_26_n_0 ;
  wire \addr_V_6_reg_825[5]_i_27_n_0 ;
  wire [5:0]\addr_V_6_reg_825_reg[0] ;
  wire [0:0]\addr_V_6_reg_825_reg[5]_i_12_0 ;
  wire \addr_V_6_reg_825_reg[5]_i_12_n_0 ;
  wire \addr_V_6_reg_825_reg[5]_i_12_n_1 ;
  wire \addr_V_6_reg_825_reg[5]_i_12_n_2 ;
  wire \addr_V_6_reg_825_reg[5]_i_12_n_3 ;
  wire [0:0]\addr_V_6_reg_825_reg[5]_i_4_0 ;
  wire \addr_V_6_reg_825_reg[5]_i_4_n_3 ;
  wire [5:0]\addr_V_6_reg_825_reg[5]_i_7_0 ;
  wire \addr_V_6_reg_825_reg[5]_i_7_n_0 ;
  wire \addr_V_6_reg_825_reg[5]_i_7_n_1 ;
  wire \addr_V_6_reg_825_reg[5]_i_7_n_2 ;
  wire \addr_V_6_reg_825_reg[5]_i_7_n_3 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire \i_V_reg_219_reg[4] ;
  wire [5:0]kh_read_reg_648;
  wire [5:0]mat_w;
  wire [8:8]p_0_in;
  wire [5:0]p_reg_reg_0;
  wire [5:0]p_reg_reg_1;
  wire p_reg_reg_i_15_n_0;
  wire p_reg_reg_i_16_n_0;
  wire p_reg_reg_i_17_n_0;
  wire p_reg_reg_i_18_n_0;
  wire p_reg_reg_i_19_n_0;
  wire p_reg_reg_i_20_n_0;
  wire p_reg_reg_i_7_n_3;
  wire p_reg_reg_i_8_n_0;
  wire p_reg_reg_i_8_n_1;
  wire p_reg_reg_i_8_n_2;
  wire p_reg_reg_i_8_n_3;
  wire [7:0]ret_fu_526_p2;
  wire [3:0]\NLW_addr_V_6_reg_825_reg[5]_i_12_O_UNCONNECTED ;
  wire [3:2]\NLW_addr_V_6_reg_825_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_addr_V_6_reg_825_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_addr_V_6_reg_825_reg[5]_i_7_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_7_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_7_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \addr_V_6_reg_825[5]_i_10 
       (.I0(ret_fu_526_p2[7]),
        .I1(\addr_V_6_reg_825_reg[5]_i_4_0 ),
        .O(\addr_V_6_reg_825[5]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_11 
       (.I0(ret_fu_526_p2[6]),
        .I1(ret_fu_526_p2[7]),
        .O(\addr_V_6_reg_825[5]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_13 
       (.I0(ret_fu_526_p2[5]),
        .I1(ret_fu_526_p2[6]),
        .O(\addr_V_6_reg_825[5]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_14 
       (.I0(ret_fu_526_p2[4]),
        .I1(ret_fu_526_p2[5]),
        .O(\addr_V_6_reg_825[5]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_15 
       (.I0(ret_fu_526_p2[4]),
        .I1(\addr_V_6_reg_825_reg[5]_i_7_0 [5]),
        .O(\addr_V_6_reg_825[5]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_16 
       (.I0(\addr_V_6_reg_825_reg[5]_i_7_0 [4]),
        .I1(ret_fu_526_p2[3]),
        .O(\addr_V_6_reg_825[5]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_24 
       (.I0(\addr_V_6_reg_825_reg[5]_i_7_0 [3]),
        .I1(ret_fu_526_p2[2]),
        .O(\addr_V_6_reg_825[5]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_25 
       (.I0(\addr_V_6_reg_825_reg[5]_i_7_0 [2]),
        .I1(ret_fu_526_p2[1]),
        .O(\addr_V_6_reg_825[5]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_26 
       (.I0(\addr_V_6_reg_825_reg[5]_i_7_0 [1]),
        .I1(ret_fu_526_p2[0]),
        .O(\addr_V_6_reg_825[5]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \addr_V_6_reg_825[5]_i_27 
       (.I0(\addr_V_6_reg_825_reg[5]_i_7_0 [0]),
        .I1(\addr_V_6_reg_825_reg[5]_i_12_0 ),
        .O(\addr_V_6_reg_825[5]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \addr_V_6_reg_825[5]_i_3 
       (.I0(\addr_V_6_reg_825_reg[0] [4]),
        .I1(\addr_V_6_reg_825_reg[0] [5]),
        .I2(\addr_V_6_reg_825_reg[0] [2]),
        .I3(\addr_V_6_reg_825_reg[0] [3]),
        .I4(\addr_V_6_reg_825_reg[0] [1]),
        .I5(\addr_V_6_reg_825_reg[0] [0]),
        .O(\i_V_reg_219_reg[4] ));
  LUT1 #(
    .INIT(2'h1)) 
    \addr_V_6_reg_825[5]_i_8 
       (.I0(ret_fu_526_p2[7]),
        .O(p_0_in));
  CARRY4 \addr_V_6_reg_825_reg[5]_i_12 
       (.CI(1'b0),
        .CO({\addr_V_6_reg_825_reg[5]_i_12_n_0 ,\addr_V_6_reg_825_reg[5]_i_12_n_1 ,\addr_V_6_reg_825_reg[5]_i_12_n_2 ,\addr_V_6_reg_825_reg[5]_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI(\addr_V_6_reg_825_reg[5]_i_7_0 [3:0]),
        .O(\NLW_addr_V_6_reg_825_reg[5]_i_12_O_UNCONNECTED [3:0]),
        .S({\addr_V_6_reg_825[5]_i_24_n_0 ,\addr_V_6_reg_825[5]_i_25_n_0 ,\addr_V_6_reg_825[5]_i_26_n_0 ,\addr_V_6_reg_825[5]_i_27_n_0 }));
  CARRY4 \addr_V_6_reg_825_reg[5]_i_4 
       (.CI(\addr_V_6_reg_825_reg[5]_i_7_n_0 ),
        .CO({\NLW_addr_V_6_reg_825_reg[5]_i_4_CO_UNCONNECTED [3:2],CO,\addr_V_6_reg_825_reg[5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_0_in,ret_fu_526_p2[7]}),
        .O(\NLW_addr_V_6_reg_825_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\addr_V_6_reg_825[5]_i_10_n_0 ,\addr_V_6_reg_825[5]_i_11_n_0 }));
  CARRY4 \addr_V_6_reg_825_reg[5]_i_7 
       (.CI(\addr_V_6_reg_825_reg[5]_i_12_n_0 ),
        .CO({\addr_V_6_reg_825_reg[5]_i_7_n_0 ,\addr_V_6_reg_825_reg[5]_i_7_n_1 ,\addr_V_6_reg_825_reg[5]_i_7_n_2 ,\addr_V_6_reg_825_reg[5]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_fu_526_p2[6:4],\addr_V_6_reg_825_reg[5]_i_7_0 [4]}),
        .O(\NLW_addr_V_6_reg_825_reg[5]_i_7_O_UNCONNECTED [3:0]),
        .S({\addr_V_6_reg_825[5]_i_13_n_0 ,\addr_V_6_reg_825[5]_i_14_n_0 ,\addr_V_6_reg_825[5]_i_15_n_0 ,\addr_V_6_reg_825[5]_i_16_n_0 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("TRUE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A[5],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({mat_w[5],mat_w[5],mat_w[5],mat_w[5],mat_w[5],mat_w[5],mat_w[5],mat_w[5],mat_w[5],mat_w[5],mat_w[5],mat_w[5],mat_w}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C[16],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q[1]),
        .CEAD(ap_block_pp0_stage0_subdone),
        .CEALUMODE(1'b0),
        .CEB1(Q[0]),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDF20)) 
    p_reg_reg_i_15
       (.I0(kh_read_reg_648[5]),
        .I1(CO),
        .I2(\i_V_reg_219_reg[4] ),
        .I3(p_reg_reg_1[5]),
        .O(p_reg_reg_i_15_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    p_reg_reg_i_16
       (.I0(p_reg_reg_1[4]),
        .I1(CO),
        .I2(\i_V_reg_219_reg[4] ),
        .I3(kh_read_reg_648[4]),
        .O(p_reg_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    p_reg_reg_i_17
       (.I0(p_reg_reg_1[3]),
        .I1(CO),
        .I2(\i_V_reg_219_reg[4] ),
        .I3(kh_read_reg_648[3]),
        .O(p_reg_reg_i_17_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    p_reg_reg_i_18
       (.I0(p_reg_reg_1[2]),
        .I1(CO),
        .I2(\i_V_reg_219_reg[4] ),
        .I3(kh_read_reg_648[2]),
        .O(p_reg_reg_i_18_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    p_reg_reg_i_19
       (.I0(p_reg_reg_1[1]),
        .I1(CO),
        .I2(\i_V_reg_219_reg[4] ),
        .I3(kh_read_reg_648[1]),
        .O(p_reg_reg_i_19_n_0));
  LUT4 #(
    .INIT(16'h9AAA)) 
    p_reg_reg_i_20
       (.I0(p_reg_reg_1[0]),
        .I1(CO),
        .I2(\i_V_reg_219_reg[4] ),
        .I3(kh_read_reg_648[0]),
        .O(p_reg_reg_i_20_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_7
       (.CI(p_reg_reg_i_8_n_0),
        .CO({NLW_p_reg_reg_i_7_CO_UNCONNECTED[3:1],p_reg_reg_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_1[4]}),
        .O({NLW_p_reg_reg_i_7_O_UNCONNECTED[3:2],A[5:4]}),
        .S({1'b0,1'b0,p_reg_reg_i_15_n_0,p_reg_reg_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_8
       (.CI(1'b0),
        .CO({p_reg_reg_i_8_n_0,p_reg_reg_i_8_n_1,p_reg_reg_i_8_n_2,p_reg_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI(p_reg_reg_1[3:0]),
        .O(A[3:0]),
        .S({p_reg_reg_i_17_n_0,p_reg_reg_i_18_n_0,p_reg_reg_i_19_n_0,p_reg_reg_i_20_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_control_s_axi
   (SR,
    D,
    \FSM_onehot_rstate_reg[1]_0 ,
    mat_out,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    mat_in,
    inchannels,
    mat_h,
    mat_w,
    kh,
    kw,
    \int_mode_reg[1]_0 ,
    s_axi_control_RDATA,
    interrupt,
    Q,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY);
  output [0:0]SR;
  output [1:0]D;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [62:0]mat_out;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [62:0]mat_in;
  output [5:0]inchannels;
  output [5:0]mat_h;
  output [5:0]mat_w;
  output [7:0]kh;
  output [7:0]kw;
  output [1:0]\int_mode_reg[1]_0 ;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [6:0]Q;
  input [4:0]\ap_CS_fsm_reg[0] ;
  input [5:0]\ap_CS_fsm_reg[0]_0 ;
  input \ap_CS_fsm_reg[1] ;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input [6:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [6:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[0]_i_2_n_0 ;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire [4:0]\ap_CS_fsm_reg[0] ;
  wire [5:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [5:0]inchannels;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start1;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier12_out;
  wire \int_ier[5]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[2] ;
  wire \int_ier_reg_n_0_[3] ;
  wire \int_ier_reg_n_0_[4] ;
  wire [5:0]int_inchannels0;
  wire \int_inchannels[5]_i_1_n_0 ;
  wire int_isr9_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr[5]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[5] ;
  wire [7:0]int_kh0;
  wire \int_kh[7]_i_1_n_0 ;
  wire \int_kh[7]_i_3_n_0 ;
  wire [7:0]int_kw0;
  wire \int_kw[7]_i_1_n_0 ;
  wire [5:0]int_mat_h0;
  wire \int_mat_h[5]_i_1_n_0 ;
  wire \int_mat_in[31]_i_1_n_0 ;
  wire \int_mat_in[63]_i_1_n_0 ;
  wire \int_mat_in[63]_i_3_n_0 ;
  wire [31:0]int_mat_in_reg0;
  wire [31:0]int_mat_in_reg04_out;
  wire \int_mat_in_reg_n_0_[0] ;
  wire \int_mat_out[31]_i_1_n_0 ;
  wire \int_mat_out[63]_i_1_n_0 ;
  wire [31:0]int_mat_out_reg0;
  wire [31:0]int_mat_out_reg01_out;
  wire \int_mat_out_reg_n_0_[0] ;
  wire [5:0]int_mat_w0;
  wire \int_mat_w[5]_i_1_n_0 ;
  wire \int_mode[0]_i_1_n_0 ;
  wire \int_mode[1]_i_1_n_0 ;
  wire \int_mode[1]_i_2_n_0 ;
  wire [1:0]\int_mode_reg[1]_0 ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire interrupt;
  wire [7:0]kh;
  wire [7:0]kw;
  wire [5:0]mat_h;
  wire [62:0]mat_in;
  wire [62:0]mat_out;
  wire [5:0]mat_w;
  wire p_0_in;
  wire p_0_in6_in;
  wire [7:2]p_10_in;
  wire p_1_in1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[6]_i_6_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire [6:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [6:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BVALID),
        .I3(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0F88)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8EFF008E)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm[0]_i_3_n_0 ),
        .I1(\ap_CS_fsm_reg[0] [3]),
        .I2(\ap_CS_fsm_reg[0]_0 [3]),
        .I3(\ap_CS_fsm_reg[0]_0 [4]),
        .I4(\ap_CS_fsm_reg[0] [4]),
        .I5(\ap_CS_fsm_reg[0]_0 [5]),
        .O(\ap_CS_fsm[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBF0B0000FFFFBF0B)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\ap_CS_fsm_reg[0] [0]),
        .I1(\ap_CS_fsm_reg[0]_0 [0]),
        .I2(\ap_CS_fsm_reg[0]_0 [1]),
        .I3(\ap_CS_fsm_reg[0] [1]),
        .I4(\ap_CS_fsm_reg[0] [2]),
        .I5(\ap_CS_fsm_reg[0]_0 [2]),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm[1]_i_2_n_0 ),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[6]),
        .I5(ap_start),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_10_in[7]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_10_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_0),
        .I1(p_10_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_10_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_start_i_2
       (.I0(\ap_CS_fsm[0]_i_2_n_0 ),
        .I1(Q[1]),
        .O(ap_done));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[5]_i_2_n_0 ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(int_ap_start1),
        .I2(p_10_in[7]),
        .O(int_auto_restart_i_1_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_10_in[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(int_gie_i_2_n_0),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    int_gie_i_2
       (.I0(\int_mat_in[63]_i_3_n_0 ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_ier[5]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .O(int_ier12_out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBF)) 
    \int_ier[5]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_ier[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[0]),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[1]),
        .Q(p_0_in6_in),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[2] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[2]),
        .Q(\int_ier_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[3] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[3]),
        .Q(\int_ier_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[4] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[4]),
        .Q(\int_ier_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[5] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_control_WDATA[5]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inchannels[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inchannels[0]),
        .O(int_inchannels0[0]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inchannels[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inchannels[1]),
        .O(int_inchannels0[1]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inchannels[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inchannels[2]),
        .O(int_inchannels0[2]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inchannels[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inchannels[3]),
        .O(int_inchannels0[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inchannels[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inchannels[4]),
        .O(int_inchannels0[4]));
  LUT4 #(
    .INIT(16'h0020)) 
    \int_inchannels[5]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_inchannels[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inchannels[5]_i_2 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(inchannels[5]),
        .O(int_inchannels0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inchannels_reg[0] 
       (.C(ap_clk),
        .CE(\int_inchannels[5]_i_1_n_0 ),
        .D(int_inchannels0[0]),
        .Q(inchannels[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inchannels_reg[1] 
       (.C(ap_clk),
        .CE(\int_inchannels[5]_i_1_n_0 ),
        .D(int_inchannels0[1]),
        .Q(inchannels[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inchannels_reg[2] 
       (.C(ap_clk),
        .CE(\int_inchannels[5]_i_1_n_0 ),
        .D(int_inchannels0[2]),
        .Q(inchannels[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inchannels_reg[3] 
       (.C(ap_clk),
        .CE(\int_inchannels[5]_i_1_n_0 ),
        .D(int_inchannels0[3]),
        .Q(inchannels[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inchannels_reg[4] 
       (.C(ap_clk),
        .CE(\int_inchannels[5]_i_1_n_0 ),
        .D(int_inchannels0[4]),
        .Q(inchannels[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inchannels_reg[5] 
       (.C(ap_clk),
        .CE(\int_inchannels[5]_i_1_n_0 ),
        .D(int_inchannels0[5]),
        .Q(inchannels[5]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr9_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_mat_in[63]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(s_axi_control_WSTRB[0]),
        .O(int_isr9_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr9_out),
        .I2(p_0_in6_in),
        .I3(ap_done),
        .I4(p_1_in1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_isr[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(int_isr9_out),
        .I2(\int_isr_reg_n_0_[5] ),
        .O(\int_isr[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in1_in),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[5]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kh[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kh[0]),
        .O(int_kh0[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kh[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kh[1]),
        .O(int_kh0[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kh[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kh[2]),
        .O(int_kh0[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kh[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kh[3]),
        .O(int_kh0[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kh[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kh[4]),
        .O(int_kh0[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kh[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kh[5]),
        .O(int_kh0[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kh[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kh[6]),
        .O(int_kh0[6]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \int_kh[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_kh[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_kh[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kh[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kh[7]),
        .O(int_kh0[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_kh[7]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(\waddr_reg_n_0_[0] ),
        .O(\int_kh[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_kh_reg[0] 
       (.C(ap_clk),
        .CE(\int_kh[7]_i_1_n_0 ),
        .D(int_kh0[0]),
        .Q(kh[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kh_reg[1] 
       (.C(ap_clk),
        .CE(\int_kh[7]_i_1_n_0 ),
        .D(int_kh0[1]),
        .Q(kh[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kh_reg[2] 
       (.C(ap_clk),
        .CE(\int_kh[7]_i_1_n_0 ),
        .D(int_kh0[2]),
        .Q(kh[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kh_reg[3] 
       (.C(ap_clk),
        .CE(\int_kh[7]_i_1_n_0 ),
        .D(int_kh0[3]),
        .Q(kh[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kh_reg[4] 
       (.C(ap_clk),
        .CE(\int_kh[7]_i_1_n_0 ),
        .D(int_kh0[4]),
        .Q(kh[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kh_reg[5] 
       (.C(ap_clk),
        .CE(\int_kh[7]_i_1_n_0 ),
        .D(int_kh0[5]),
        .Q(kh[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kh_reg[6] 
       (.C(ap_clk),
        .CE(\int_kh[7]_i_1_n_0 ),
        .D(int_kh0[6]),
        .Q(kh[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kh_reg[7] 
       (.C(ap_clk),
        .CE(\int_kh[7]_i_1_n_0 ),
        .D(int_kh0[7]),
        .Q(kh[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kw[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kw[0]),
        .O(int_kw0[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kw[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kw[1]),
        .O(int_kw0[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kw[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kw[2]),
        .O(int_kw0[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kw[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kw[3]),
        .O(int_kw0[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kw[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kw[4]),
        .O(int_kw0[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kw[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kw[5]),
        .O(int_kw0[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kw[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kw[6]),
        .O(int_kw0[6]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \int_kw[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_kh[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_kw[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_kw[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(kw[7]),
        .O(int_kw0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_kw_reg[0] 
       (.C(ap_clk),
        .CE(\int_kw[7]_i_1_n_0 ),
        .D(int_kw0[0]),
        .Q(kw[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kw_reg[1] 
       (.C(ap_clk),
        .CE(\int_kw[7]_i_1_n_0 ),
        .D(int_kw0[1]),
        .Q(kw[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kw_reg[2] 
       (.C(ap_clk),
        .CE(\int_kw[7]_i_1_n_0 ),
        .D(int_kw0[2]),
        .Q(kw[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kw_reg[3] 
       (.C(ap_clk),
        .CE(\int_kw[7]_i_1_n_0 ),
        .D(int_kw0[3]),
        .Q(kw[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kw_reg[4] 
       (.C(ap_clk),
        .CE(\int_kw[7]_i_1_n_0 ),
        .D(int_kw0[4]),
        .Q(kw[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kw_reg[5] 
       (.C(ap_clk),
        .CE(\int_kw[7]_i_1_n_0 ),
        .D(int_kw0[5]),
        .Q(kw[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kw_reg[6] 
       (.C(ap_clk),
        .CE(\int_kw[7]_i_1_n_0 ),
        .D(int_kw0[6]),
        .Q(kw[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_kw_reg[7] 
       (.C(ap_clk),
        .CE(\int_kw[7]_i_1_n_0 ),
        .D(int_kw0[7]),
        .Q(kw[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_h[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_h[0]),
        .O(int_mat_h0[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_h[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_h[1]),
        .O(int_mat_h0[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_h[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_h[2]),
        .O(int_mat_h0[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_h[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_h[3]),
        .O(int_mat_h0[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_h[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_h[4]),
        .O(int_mat_h0[4]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_mat_h[5]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_ier[5]_i_2_n_0 ),
        .O(\int_mat_h[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_h[5]_i_2 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_h[5]),
        .O(int_mat_h0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_h_reg[0] 
       (.C(ap_clk),
        .CE(\int_mat_h[5]_i_1_n_0 ),
        .D(int_mat_h0[0]),
        .Q(mat_h[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_h_reg[1] 
       (.C(ap_clk),
        .CE(\int_mat_h[5]_i_1_n_0 ),
        .D(int_mat_h0[1]),
        .Q(mat_h[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_h_reg[2] 
       (.C(ap_clk),
        .CE(\int_mat_h[5]_i_1_n_0 ),
        .D(int_mat_h0[2]),
        .Q(mat_h[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_h_reg[3] 
       (.C(ap_clk),
        .CE(\int_mat_h[5]_i_1_n_0 ),
        .D(int_mat_h0[3]),
        .Q(mat_h[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_h_reg[4] 
       (.C(ap_clk),
        .CE(\int_mat_h[5]_i_1_n_0 ),
        .D(int_mat_h0[4]),
        .Q(mat_h[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_h_reg[5] 
       (.C(ap_clk),
        .CE(\int_mat_h[5]_i_1_n_0 ),
        .D(int_mat_h0[5]),
        .Q(mat_h[5]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_in_reg_n_0_[0] ),
        .O(int_mat_in_reg04_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[9]),
        .O(int_mat_in_reg04_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[10]),
        .O(int_mat_in_reg04_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[11]),
        .O(int_mat_in_reg04_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[12]),
        .O(int_mat_in_reg04_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[13]),
        .O(int_mat_in_reg04_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[14]),
        .O(int_mat_in_reg04_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[15]),
        .O(int_mat_in_reg04_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[16]),
        .O(int_mat_in_reg04_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[17]),
        .O(int_mat_in_reg04_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[18]),
        .O(int_mat_in_reg04_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[0]),
        .O(int_mat_in_reg04_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[19]),
        .O(int_mat_in_reg04_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[20]),
        .O(int_mat_in_reg04_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[21]),
        .O(int_mat_in_reg04_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[22]),
        .O(int_mat_in_reg04_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[23]),
        .O(int_mat_in_reg04_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[24]),
        .O(int_mat_in_reg04_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[25]),
        .O(int_mat_in_reg04_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[26]),
        .O(int_mat_in_reg04_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[27]),
        .O(int_mat_in_reg04_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[28]),
        .O(int_mat_in_reg04_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[1]),
        .O(int_mat_in_reg04_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[29]),
        .O(int_mat_in_reg04_out[30]));
  LUT4 #(
    .INIT(16'h0004)) 
    \int_mat_in[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ier[5]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(\int_mat_in[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[30]),
        .O(int_mat_in_reg04_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[31]),
        .O(int_mat_in_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[32]),
        .O(int_mat_in_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[33]),
        .O(int_mat_in_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[34]),
        .O(int_mat_in_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[35]),
        .O(int_mat_in_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[36]),
        .O(int_mat_in_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[37]),
        .O(int_mat_in_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[38]),
        .O(int_mat_in_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[2]),
        .O(int_mat_in_reg04_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[39]),
        .O(int_mat_in_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[40]),
        .O(int_mat_in_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[41]),
        .O(int_mat_in_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[42]),
        .O(int_mat_in_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[43]),
        .O(int_mat_in_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[44]),
        .O(int_mat_in_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[45]),
        .O(int_mat_in_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[46]),
        .O(int_mat_in_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[47]),
        .O(int_mat_in_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[48]),
        .O(int_mat_in_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[3]),
        .O(int_mat_in_reg04_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[49]),
        .O(int_mat_in_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[50]),
        .O(int_mat_in_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[51]),
        .O(int_mat_in_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[52]),
        .O(int_mat_in_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[53]),
        .O(int_mat_in_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_in[54]),
        .O(int_mat_in_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[55]),
        .O(int_mat_in_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[56]),
        .O(int_mat_in_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[57]),
        .O(int_mat_in_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[58]),
        .O(int_mat_in_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[4]),
        .O(int_mat_in_reg04_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[59]),
        .O(int_mat_in_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[60]),
        .O(int_mat_in_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[61]),
        .O(int_mat_in_reg0[30]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \int_mat_in[63]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_mat_in[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_mat_in[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_in[62]),
        .O(int_mat_in_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \int_mat_in[63]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\waddr_reg_n_0_[1] ),
        .I3(s_axi_control_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_mat_in[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[5]),
        .O(int_mat_in_reg04_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_in[6]),
        .O(int_mat_in_reg04_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[7]),
        .O(int_mat_in_reg04_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_in[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_in[8]),
        .O(int_mat_in_reg04_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[0] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[0]),
        .Q(\int_mat_in_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[10] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[10]),
        .Q(mat_in[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[11] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[11]),
        .Q(mat_in[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[12] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[12]),
        .Q(mat_in[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[13] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[13]),
        .Q(mat_in[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[14] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[14]),
        .Q(mat_in[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[15] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[15]),
        .Q(mat_in[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[16] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[16]),
        .Q(mat_in[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[17] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[17]),
        .Q(mat_in[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[18] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[18]),
        .Q(mat_in[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[19] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[19]),
        .Q(mat_in[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[1] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[1]),
        .Q(mat_in[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[20] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[20]),
        .Q(mat_in[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[21] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[21]),
        .Q(mat_in[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[22] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[22]),
        .Q(mat_in[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[23] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[23]),
        .Q(mat_in[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[24] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[24]),
        .Q(mat_in[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[25] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[25]),
        .Q(mat_in[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[26] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[26]),
        .Q(mat_in[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[27] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[27]),
        .Q(mat_in[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[28] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[28]),
        .Q(mat_in[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[29] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[29]),
        .Q(mat_in[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[2] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[2]),
        .Q(mat_in[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[30] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[30]),
        .Q(mat_in[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[31] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[31]),
        .Q(mat_in[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[32] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[0]),
        .Q(mat_in[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[33] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[1]),
        .Q(mat_in[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[34] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[2]),
        .Q(mat_in[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[35] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[3]),
        .Q(mat_in[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[36] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[4]),
        .Q(mat_in[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[37] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[5]),
        .Q(mat_in[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[38] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[6]),
        .Q(mat_in[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[39] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[7]),
        .Q(mat_in[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[3] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[3]),
        .Q(mat_in[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[40] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[8]),
        .Q(mat_in[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[41] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[9]),
        .Q(mat_in[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[42] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[10]),
        .Q(mat_in[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[43] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[11]),
        .Q(mat_in[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[44] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[12]),
        .Q(mat_in[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[45] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[13]),
        .Q(mat_in[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[46] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[14]),
        .Q(mat_in[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[47] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[15]),
        .Q(mat_in[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[48] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[16]),
        .Q(mat_in[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[49] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[17]),
        .Q(mat_in[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[4] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[4]),
        .Q(mat_in[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[50] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[18]),
        .Q(mat_in[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[51] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[19]),
        .Q(mat_in[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[52] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[20]),
        .Q(mat_in[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[53] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[21]),
        .Q(mat_in[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[54] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[22]),
        .Q(mat_in[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[55] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[23]),
        .Q(mat_in[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[56] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[24]),
        .Q(mat_in[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[57] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[25]),
        .Q(mat_in[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[58] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[26]),
        .Q(mat_in[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[59] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[27]),
        .Q(mat_in[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[5] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[5]),
        .Q(mat_in[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[60] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[28]),
        .Q(mat_in[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[61] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[29]),
        .Q(mat_in[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[62] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[30]),
        .Q(mat_in[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[63] 
       (.C(ap_clk),
        .CE(\int_mat_in[63]_i_1_n_0 ),
        .D(int_mat_in_reg0[31]),
        .Q(mat_in[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[6] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[6]),
        .Q(mat_in[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[7] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[7]),
        .Q(mat_in[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[8] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[8]),
        .Q(mat_in[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_in_reg[9] 
       (.C(ap_clk),
        .CE(\int_mat_in[31]_i_1_n_0 ),
        .D(int_mat_in_reg04_out[9]),
        .Q(mat_in[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mat_out_reg_n_0_[0] ),
        .O(int_mat_out_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[9]),
        .O(int_mat_out_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[10]),
        .O(int_mat_out_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[11]),
        .O(int_mat_out_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[12]),
        .O(int_mat_out_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[13]),
        .O(int_mat_out_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[14]),
        .O(int_mat_out_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[15]),
        .O(int_mat_out_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[16]),
        .O(int_mat_out_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[17]),
        .O(int_mat_out_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[18]),
        .O(int_mat_out_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[0]),
        .O(int_mat_out_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[19]),
        .O(int_mat_out_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[20]),
        .O(int_mat_out_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[21]),
        .O(int_mat_out_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[22]),
        .O(int_mat_out_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[23]),
        .O(int_mat_out_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[24]),
        .O(int_mat_out_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[25]),
        .O(int_mat_out_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[26]),
        .O(int_mat_out_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[27]),
        .O(int_mat_out_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[28]),
        .O(int_mat_out_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[1]),
        .O(int_mat_out_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[29]),
        .O(int_mat_out_reg01_out[30]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \int_mat_out[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_mat_in[63]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_mat_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[30]),
        .O(int_mat_out_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[31]),
        .O(int_mat_out_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[32]),
        .O(int_mat_out_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[33]),
        .O(int_mat_out_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[34]),
        .O(int_mat_out_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[35]),
        .O(int_mat_out_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[36]),
        .O(int_mat_out_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[37]),
        .O(int_mat_out_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[38]),
        .O(int_mat_out_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[2]),
        .O(int_mat_out_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[39]),
        .O(int_mat_out_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[40]),
        .O(int_mat_out_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[41]),
        .O(int_mat_out_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[42]),
        .O(int_mat_out_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[43]),
        .O(int_mat_out_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[44]),
        .O(int_mat_out_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[45]),
        .O(int_mat_out_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[46]),
        .O(int_mat_out_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[47]),
        .O(int_mat_out_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[48]),
        .O(int_mat_out_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[3]),
        .O(int_mat_out_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[49]),
        .O(int_mat_out_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[50]),
        .O(int_mat_out_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[51]),
        .O(int_mat_out_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[52]),
        .O(int_mat_out_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[53]),
        .O(int_mat_out_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(mat_out[54]),
        .O(int_mat_out_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[55]),
        .O(int_mat_out_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[56]),
        .O(int_mat_out_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[57]),
        .O(int_mat_out_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[58]),
        .O(int_mat_out_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[4]),
        .O(int_mat_out_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[59]),
        .O(int_mat_out_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[60]),
        .O(int_mat_out_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[61]),
        .O(int_mat_out_reg0[30]));
  LUT4 #(
    .INIT(16'h0010)) 
    \int_mat_out[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_mat_out[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(mat_out[62]),
        .O(int_mat_out_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[5]),
        .O(int_mat_out_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_out[6]),
        .O(int_mat_out_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[7]),
        .O(int_mat_out_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_out[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(mat_out[8]),
        .O(int_mat_out_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[0]),
        .Q(\int_mat_out_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[10]),
        .Q(mat_out[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[11]),
        .Q(mat_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[12]),
        .Q(mat_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[13]),
        .Q(mat_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[14]),
        .Q(mat_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[15]),
        .Q(mat_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[16]),
        .Q(mat_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[17]),
        .Q(mat_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[18]),
        .Q(mat_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[19]),
        .Q(mat_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[1]),
        .Q(mat_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[20]),
        .Q(mat_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[21]),
        .Q(mat_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[22]),
        .Q(mat_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[23]),
        .Q(mat_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[24]),
        .Q(mat_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[25]),
        .Q(mat_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[26]),
        .Q(mat_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[27]),
        .Q(mat_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[28]),
        .Q(mat_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[29]),
        .Q(mat_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[2]),
        .Q(mat_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[30]),
        .Q(mat_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[31]),
        .Q(mat_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[32] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[0]),
        .Q(mat_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[33] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[1]),
        .Q(mat_out[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[34] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[2]),
        .Q(mat_out[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[35] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[3]),
        .Q(mat_out[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[36] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[4]),
        .Q(mat_out[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[37] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[5]),
        .Q(mat_out[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[38] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[6]),
        .Q(mat_out[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[39] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[7]),
        .Q(mat_out[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[3]),
        .Q(mat_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[40] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[8]),
        .Q(mat_out[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[41] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[9]),
        .Q(mat_out[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[42] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[10]),
        .Q(mat_out[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[43] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[11]),
        .Q(mat_out[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[44] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[12]),
        .Q(mat_out[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[45] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[13]),
        .Q(mat_out[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[46] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[14]),
        .Q(mat_out[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[47] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[15]),
        .Q(mat_out[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[48] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[16]),
        .Q(mat_out[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[49] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[17]),
        .Q(mat_out[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[4]),
        .Q(mat_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[50] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[18]),
        .Q(mat_out[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[51] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[19]),
        .Q(mat_out[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[52] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[20]),
        .Q(mat_out[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[53] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[21]),
        .Q(mat_out[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[54] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[22]),
        .Q(mat_out[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[55] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[23]),
        .Q(mat_out[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[56] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[24]),
        .Q(mat_out[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[57] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[25]),
        .Q(mat_out[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[58] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[26]),
        .Q(mat_out[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[59] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[27]),
        .Q(mat_out[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[5]),
        .Q(mat_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[60] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[28]),
        .Q(mat_out[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[61] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[29]),
        .Q(mat_out[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[62] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[30]),
        .Q(mat_out[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[63] 
       (.C(ap_clk),
        .CE(\int_mat_out[63]_i_1_n_0 ),
        .D(int_mat_out_reg0[31]),
        .Q(mat_out[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[6]),
        .Q(mat_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[7]),
        .Q(mat_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[8]),
        .Q(mat_out[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_mat_out[31]_i_1_n_0 ),
        .D(int_mat_out_reg01_out[9]),
        .Q(mat_out[8]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_w[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_w[0]),
        .O(int_mat_w0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_w[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_w[1]),
        .O(int_mat_w0[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_w[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_w[2]),
        .O(int_mat_w0[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_w[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_w[3]),
        .O(int_mat_w0[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_w[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_w[4]),
        .O(int_mat_w0[4]));
  LUT4 #(
    .INIT(16'h2000)) 
    \int_mat_w[5]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_ier[5]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(\int_mat_w[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_mat_w[5]_i_2 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(mat_w[5]),
        .O(int_mat_w0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_w_reg[0] 
       (.C(ap_clk),
        .CE(\int_mat_w[5]_i_1_n_0 ),
        .D(int_mat_w0[0]),
        .Q(mat_w[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_w_reg[1] 
       (.C(ap_clk),
        .CE(\int_mat_w[5]_i_1_n_0 ),
        .D(int_mat_w0[1]),
        .Q(mat_w[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_w_reg[2] 
       (.C(ap_clk),
        .CE(\int_mat_w[5]_i_1_n_0 ),
        .D(int_mat_w0[2]),
        .Q(mat_w[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_w_reg[3] 
       (.C(ap_clk),
        .CE(\int_mat_w[5]_i_1_n_0 ),
        .D(int_mat_w0[3]),
        .Q(mat_w[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_w_reg[4] 
       (.C(ap_clk),
        .CE(\int_mat_w[5]_i_1_n_0 ),
        .D(int_mat_w0[4]),
        .Q(mat_w[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mat_w_reg[5] 
       (.C(ap_clk),
        .CE(\int_mat_w[5]_i_1_n_0 ),
        .D(int_mat_w0[5]),
        .Q(mat_w[5]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBF80)) 
    \int_mode[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mode[1]_i_2_n_0 ),
        .I3(\int_mode_reg[1]_0 [0]),
        .O(\int_mode[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \int_mode[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_mode[1]_i_2_n_0 ),
        .I3(\int_mode_reg[1]_0 [1]),
        .O(\int_mode[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_mode[1]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[6] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\int_kh[7]_i_3_n_0 ),
        .O(\int_mode[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_mode[0]_i_1_n_0 ),
        .Q(\int_mode_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_mode_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_mode[1]_i_1_n_0 ),
        .Q(\int_mode_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_10_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    int_task_ap_done_i_2
       (.I0(\rdata[6]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\rdata[7]_i_5_n_0 ),
        .I4(s_axi_control_ARVALID),
        .I5(\FSM_onehot_rstate_reg[1]_0 ),
        .O(int_task_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hAAA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(p_1_in1_in),
        .I3(\int_isr_reg_n_0_[5] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_V_fu_134[4]_i_1 
       (.I0(Q[0]),
        .I1(ap_start),
        .O(SR));
  LUT6 #(
    .INIT(64'h1000FF0010000000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[0]_i_2_n_0 ),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[0]_i_3_n_0 ),
        .O(rdata[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_2 
       (.I0(\int_mode_reg[1]_0 [0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(kw[0]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(kh[0]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[0]_i_5_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[0]_i_6_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(mat_w[0]),
        .I1(mat_h[0]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(inchannels[0]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(mat_out[31]),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(\int_mat_out_reg_n_0_[0] ),
        .I1(mat_in[31]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_isr_reg_n_0_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(int_gie_reg_n_0),
        .O(\rdata[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_6 
       (.I0(\int_mat_in_reg_n_0_[0] ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(ap_start),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(mat_out[41]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[10]_i_2 
       (.I0(mat_in[9]),
        .I1(mat_in[41]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[9]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(mat_out[42]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[11]_i_2 
       (.I0(mat_in[10]),
        .I1(mat_in[42]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[10]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(mat_out[43]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[12]_i_2 
       (.I0(mat_in[11]),
        .I1(mat_in[43]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[11]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(mat_out[44]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[13]_i_2 
       (.I0(mat_in[12]),
        .I1(mat_in[44]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[12]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(mat_out[45]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[14]_i_2 
       (.I0(mat_in[13]),
        .I1(mat_in[45]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[13]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(mat_out[46]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[15]_i_2 
       (.I0(mat_in[14]),
        .I1(mat_in[46]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[14]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(mat_out[47]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[16]_i_2 
       (.I0(mat_in[15]),
        .I1(mat_in[47]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[15]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(mat_out[48]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[17]_i_2 
       (.I0(mat_in[16]),
        .I1(mat_in[48]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[16]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(mat_out[49]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[18]_i_2 
       (.I0(mat_in[17]),
        .I1(mat_in[49]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[17]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(mat_out[50]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[19]_i_2 
       (.I0(mat_in[18]),
        .I1(mat_in[50]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[18]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0200FF0002000000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[1]_i_3_n_0 ),
        .I4(s_axi_control_ARADDR[6]),
        .I5(\rdata[1]_i_4_n_0 ),
        .O(rdata[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_2 
       (.I0(\int_mode_reg[1]_0 [1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(kw[1]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(kh[1]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_4 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(\rdata[1]_i_6_n_0 ),
        .I3(s_axi_control_ARADDR[2]),
        .I4(\rdata[1]_i_7_n_0 ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_5 
       (.I0(mat_w[1]),
        .I1(mat_h[1]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(inchannels[1]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(mat_out[32]),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_6 
       (.I0(mat_out[0]),
        .I1(mat_in[32]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(p_1_in1_in),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_7 
       (.I0(mat_in[0]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(p_0_in6_in),
        .I3(s_axi_control_ARADDR[3]),
        .I4(int_task_ap_done__0),
        .O(\rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(mat_out[51]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[20]_i_2 
       (.I0(mat_in[19]),
        .I1(mat_in[51]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[19]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(mat_out[52]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[21]_i_2 
       (.I0(mat_in[20]),
        .I1(mat_in[52]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[20]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(mat_out[53]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[22]_i_2 
       (.I0(mat_in[21]),
        .I1(mat_in[53]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[21]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(mat_out[54]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[23]_i_2 
       (.I0(mat_in[22]),
        .I1(mat_in[54]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[22]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(mat_out[55]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[24]_i_2 
       (.I0(mat_in[23]),
        .I1(mat_in[55]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[23]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(mat_out[56]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[25]_i_2 
       (.I0(mat_in[24]),
        .I1(mat_in[56]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[24]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(mat_out[57]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[26]_i_2 
       (.I0(mat_in[25]),
        .I1(mat_in[57]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[25]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(mat_out[58]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[27]_i_2 
       (.I0(mat_in[26]),
        .I1(mat_in[58]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[26]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(mat_out[59]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[28]_i_2 
       (.I0(mat_in[27]),
        .I1(mat_in[59]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[27]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(mat_out[60]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[29]_i_2 
       (.I0(mat_in[28]),
        .I1(mat_in[60]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[28]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08AA0800)) 
    \rdata[2]_i_1 
       (.I0(\rdata[6]_i_4_n_0 ),
        .I1(\rdata[2]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[2]_i_3_n_0 ),
        .I5(\rdata[2]_i_4_n_0 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_2 
       (.I0(mat_w[2]),
        .I1(mat_h[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(inchannels[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(mat_out[33]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[2]_i_3 
       (.I0(mat_in[33]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(mat_out[1]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[2]_i_5_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \rdata[2]_i_4 
       (.I0(\rdata[7]_i_6_n_0 ),
        .I1(kw[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(kh[2]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_5 
       (.I0(mat_in[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_ier_reg_n_0_[2] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(p_10_in[2]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(mat_out[61]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[30]_i_2 
       (.I0(mat_in[29]),
        .I1(mat_in[61]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[29]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARADDR[6]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(mat_out[62]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[31]_i_4 
       (.I0(mat_in[30]),
        .I1(mat_in[62]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[30]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08AA0800)) 
    \rdata[3]_i_1 
       (.I0(\rdata[6]_i_4_n_0 ),
        .I1(\rdata[3]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[3]_i_3_n_0 ),
        .I5(\rdata[3]_i_4_n_0 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_2 
       (.I0(mat_w[3]),
        .I1(mat_h[3]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(inchannels[3]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(mat_out[34]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \rdata[3]_i_3 
       (.I0(mat_in[34]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(mat_out[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[3]_i_5_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \rdata[3]_i_4 
       (.I0(\rdata[7]_i_6_n_0 ),
        .I1(kw[3]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(kh[3]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_5 
       (.I0(mat_in[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(\int_ier_reg_n_0_[3] ),
        .I3(s_axi_control_ARADDR[3]),
        .I4(int_ap_ready__0),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF404F0000)) 
    \rdata[4]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(\rdata[4]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[5]),
        .I3(\rdata[4]_i_3_n_0 ),
        .I4(\rdata[6]_i_4_n_0 ),
        .I5(\rdata[4]_i_4_n_0 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_2 
       (.I0(mat_w[4]),
        .I1(mat_h[4]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(inchannels[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(mat_out[35]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h57F7FFFF57F70000)) 
    \rdata[4]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(mat_in[35]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(mat_out[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata[4]_i_5_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \rdata[4]_i_4 
       (.I0(\rdata[7]_i_6_n_0 ),
        .I1(kw[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(kh[4]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata[4]_i_5 
       (.I0(mat_in[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[4] ),
        .O(\rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08AA0800)) 
    \rdata[5]_i_1 
       (.I0(\rdata[6]_i_4_n_0 ),
        .I1(\rdata[5]_i_2_n_0 ),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(\rdata[5]_i_3_n_0 ),
        .I5(\rdata[5]_i_4_n_0 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_2 
       (.I0(mat_w[5]),
        .I1(mat_h[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(inchannels[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(mat_out[36]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88BBB8888888B888)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_5_n_0 ),
        .I1(s_axi_control_ARADDR[2]),
        .I2(mat_in[4]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(p_0_in),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \rdata[5]_i_4 
       (.I0(\rdata[7]_i_6_n_0 ),
        .I1(kw[5]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(kh[5]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[5]_i_5 
       (.I0(mat_out[4]),
        .I1(mat_in[36]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\int_isr_reg_n_0_[5] ),
        .I4(s_axi_control_ARADDR[3]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \rdata[6]_i_1 
       (.I0(mat_out[37]),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(\rdata[6]_i_3_n_0 ),
        .I3(\rdata[6]_i_4_n_0 ),
        .I4(\rdata[6]_i_5_n_0 ),
        .O(rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_ARADDR[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(s_axi_control_ARADDR[5]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80AA800A80A08000)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_6_n_0 ),
        .I1(mat_out[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(mat_in[37]),
        .I5(mat_in[5]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[6]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[6]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008A80)) 
    \rdata[6]_i_5 
       (.I0(\rdata[7]_i_6_n_0 ),
        .I1(kw[6]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(kh[6]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[1]),
        .O(\rdata[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[6]_i_6 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .O(\rdata[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00101111)) 
    \rdata[7]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(\rdata[7]_i_2_n_0 ),
        .I3(\rdata[7]_i_3_n_0 ),
        .I4(\rdata[7]_i_4_n_0 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hF0FF00DDF00000DD)) 
    \rdata[7]_i_2 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(mat_in[6]),
        .I2(mat_out[6]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(mat_in[38]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF057F0F7)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(p_10_in[7]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(mat_out[38]),
        .I5(s_axi_control_ARADDR[6]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h1DFF)) 
    \rdata[7]_i_4 
       (.I0(kh[7]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(kw[7]),
        .I3(\rdata[7]_i_6_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[7]_i_5 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(\rdata[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \rdata[7]_i_6 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[6]),
        .O(\rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(mat_out[39]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[8]_i_2 
       (.I0(mat_in[7]),
        .I1(mat_in[39]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[7]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000C55550000)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(mat_out[40]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h03F5F3F5)) 
    \rdata[9]_i_2 
       (.I0(mat_in[8]),
        .I1(mat_in[40]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(mat_out[8]),
        .O(\rdata[9]_i_2_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_flow_control_loop_pipe_sequential_init
   (ap_enable_reg_pp0_iter1_reg,
    ap_block_pp0_stage0_11001,
    CO,
    D,
    \j_V_fu_100_reg[4] ,
    select_ln1072_1_fu_301_p3,
    \cmp_i_i793_reg_744_reg[0] ,
    \indvar_flatten_fu_104_reg[15] ,
    ap_loop_exit_ready_pp0_iter12_reg_reg__0,
    \k_V_fu_96_reg[5] ,
    \k_V_fu_96_reg[4] ,
    \k_V_fu_96_reg[3] ,
    \k_V_fu_96_reg[2] ,
    \k_V_fu_96_reg[1] ,
    \k_V_fu_96_reg[0] ,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    E,
    SR,
    ap_enable_reg_pp0_iter12_reg,
    ap_loop_init_int_reg_2,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg,
    Q,
    P,
    kw_read_reg_639,
    \select_ln1072_reg_604_reg[5] ,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    \empty_fu_108_reg[17] ,
    \empty_fu_108_reg[0] ,
    \empty_fu_108_reg[1] ,
    \empty_fu_108_reg[2] ,
    \empty_fu_108_reg[3] ,
    \empty_fu_108_reg[4] ,
    \empty_fu_108_reg[5] ,
    \empty_fu_108_reg[6] ,
    \empty_fu_108_reg[7] ,
    \empty_fu_108_reg[8] ,
    \empty_fu_108_reg[9] ,
    \empty_fu_108_reg[10] ,
    \empty_fu_108_reg[11] ,
    \empty_fu_108_reg[12] ,
    \empty_fu_108_reg[13] ,
    \empty_fu_108_reg[14] ,
    \empty_fu_108_reg[15] ,
    \empty_fu_108_reg[16] ,
    \empty_fu_108_reg[17]_0 ,
    ap_loop_exit_ready_pp0_iter12_reg,
    ap_done_cache_reg_0,
    I_RVALID,
    ap_done_cache_reg_1,
    ap_done_cache_reg_2,
    gmem_ARREADY,
    \ap_CS_fsm_reg[19] ,
    \empty_fu_108_reg[17]_1 );
  output ap_enable_reg_pp0_iter1_reg;
  output ap_block_pp0_stage0_11001;
  output [0:0]CO;
  output [5:0]D;
  output [5:0]\j_V_fu_100_reg[4] ;
  output [4:0]select_ln1072_1_fu_301_p3;
  output [17:0]\cmp_i_i793_reg_744_reg[0] ;
  output [15:0]\indvar_flatten_fu_104_reg[15] ;
  output [1:0]ap_loop_exit_ready_pp0_iter12_reg_reg__0;
  output \k_V_fu_96_reg[5] ;
  output \k_V_fu_96_reg[4] ;
  output \k_V_fu_96_reg[3] ;
  output \k_V_fu_96_reg[2] ;
  output \k_V_fu_96_reg[1] ;
  output \k_V_fu_96_reg[0] ;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output [0:0]E;
  output [0:0]SR;
  output ap_enable_reg_pp0_iter12_reg;
  output ap_loop_init_int_reg_2;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg;
  input [15:0]Q;
  input [15:0]P;
  input [7:0]kw_read_reg_639;
  input [5:0]\select_ln1072_reg_604_reg[5] ;
  input p_reg_reg;
  input p_reg_reg_0;
  input p_reg_reg_1;
  input p_reg_reg_2;
  input p_reg_reg_3;
  input p_reg_reg_4;
  input \empty_fu_108_reg[17] ;
  input \empty_fu_108_reg[0] ;
  input \empty_fu_108_reg[1] ;
  input \empty_fu_108_reg[2] ;
  input \empty_fu_108_reg[3] ;
  input \empty_fu_108_reg[4] ;
  input \empty_fu_108_reg[5] ;
  input \empty_fu_108_reg[6] ;
  input \empty_fu_108_reg[7] ;
  input \empty_fu_108_reg[8] ;
  input \empty_fu_108_reg[9] ;
  input \empty_fu_108_reg[10] ;
  input \empty_fu_108_reg[11] ;
  input \empty_fu_108_reg[12] ;
  input \empty_fu_108_reg[13] ;
  input \empty_fu_108_reg[14] ;
  input \empty_fu_108_reg[15] ;
  input \empty_fu_108_reg[16] ;
  input \empty_fu_108_reg[17]_0 ;
  input ap_loop_exit_ready_pp0_iter12_reg;
  input ap_done_cache_reg_0;
  input I_RVALID;
  input ap_done_cache_reg_1;
  input [1:0]ap_done_cache_reg_2;
  input gmem_ARREADY;
  input [1:0]\ap_CS_fsm_reg[19] ;
  input \empty_fu_108_reg[17]_1 ;

  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire I_RVALID;
  wire [15:0]P;
  wire [15:0]Q;
  wire [0:0]SR;
  wire [1:0]\ap_CS_fsm_reg[19] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_done_cache_reg_0;
  wire ap_done_cache_reg_1;
  wire [1:0]ap_done_cache_reg_2;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter12_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter12_reg_reg__0;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [17:0]\cmp_i_i793_reg_744_reg[0] ;
  wire \empty_fu_108_reg[0] ;
  wire \empty_fu_108_reg[10] ;
  wire \empty_fu_108_reg[11] ;
  wire \empty_fu_108_reg[12] ;
  wire \empty_fu_108_reg[13] ;
  wire \empty_fu_108_reg[14] ;
  wire \empty_fu_108_reg[15] ;
  wire \empty_fu_108_reg[16] ;
  wire \empty_fu_108_reg[17] ;
  wire \empty_fu_108_reg[17]_0 ;
  wire \empty_fu_108_reg[17]_1 ;
  wire \empty_fu_108_reg[1] ;
  wire \empty_fu_108_reg[2] ;
  wire \empty_fu_108_reg[3] ;
  wire \empty_fu_108_reg[4] ;
  wire \empty_fu_108_reg[5] ;
  wire \empty_fu_108_reg[6] ;
  wire \empty_fu_108_reg[7] ;
  wire \empty_fu_108_reg[8] ;
  wire \empty_fu_108_reg[9] ;
  wire gmem_ARREADY;
  wire grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg;
  wire \indvar_flatten_fu_104[12]_i_2_n_0 ;
  wire \indvar_flatten_fu_104[12]_i_3_n_0 ;
  wire \indvar_flatten_fu_104[12]_i_4_n_0 ;
  wire \indvar_flatten_fu_104[12]_i_5_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_10_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_11_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_12_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_13_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_14_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_15_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_16_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_17_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_18_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_19_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_20_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_6_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_7_n_0 ;
  wire \indvar_flatten_fu_104[15]_i_8_n_0 ;
  wire \indvar_flatten_fu_104[4]_i_2_n_0 ;
  wire \indvar_flatten_fu_104[4]_i_3_n_0 ;
  wire \indvar_flatten_fu_104[4]_i_4_n_0 ;
  wire \indvar_flatten_fu_104[4]_i_5_n_0 ;
  wire \indvar_flatten_fu_104[4]_i_6_n_0 ;
  wire \indvar_flatten_fu_104[8]_i_2_n_0 ;
  wire \indvar_flatten_fu_104[8]_i_3_n_0 ;
  wire \indvar_flatten_fu_104[8]_i_4_n_0 ;
  wire \indvar_flatten_fu_104[8]_i_5_n_0 ;
  wire \indvar_flatten_fu_104_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_fu_104_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_fu_104_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_fu_104_reg[12]_i_1_n_3 ;
  wire [15:0]\indvar_flatten_fu_104_reg[15] ;
  wire \indvar_flatten_fu_104_reg[15]_i_3_n_2 ;
  wire \indvar_flatten_fu_104_reg[15]_i_3_n_3 ;
  wire \indvar_flatten_fu_104_reg[15]_i_4_n_3 ;
  wire \indvar_flatten_fu_104_reg[15]_i_9_n_0 ;
  wire \indvar_flatten_fu_104_reg[15]_i_9_n_1 ;
  wire \indvar_flatten_fu_104_reg[15]_i_9_n_2 ;
  wire \indvar_flatten_fu_104_reg[15]_i_9_n_3 ;
  wire \indvar_flatten_fu_104_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_fu_104_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_fu_104_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_fu_104_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_fu_104_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_fu_104_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_fu_104_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_fu_104_reg[8]_i_1_n_3 ;
  wire [5:0]\j_V_fu_100_reg[4] ;
  wire \k_V_fu_96[4]_i_2_n_0 ;
  wire \k_V_fu_96[5]_i_10_n_0 ;
  wire \k_V_fu_96[5]_i_11_n_0 ;
  wire \k_V_fu_96[5]_i_2_n_0 ;
  wire \k_V_fu_96[5]_i_4_n_0 ;
  wire \k_V_fu_96[5]_i_5_n_0 ;
  wire \k_V_fu_96[5]_i_6_n_0 ;
  wire \k_V_fu_96[5]_i_7_n_0 ;
  wire \k_V_fu_96[5]_i_8_n_0 ;
  wire \k_V_fu_96[5]_i_9_n_0 ;
  wire \k_V_fu_96_reg[0] ;
  wire \k_V_fu_96_reg[1] ;
  wire \k_V_fu_96_reg[2] ;
  wire \k_V_fu_96_reg[3] ;
  wire \k_V_fu_96_reg[4] ;
  wire \k_V_fu_96_reg[5] ;
  wire \k_V_fu_96_reg[5]_i_3_n_0 ;
  wire \k_V_fu_96_reg[5]_i_3_n_1 ;
  wire \k_V_fu_96_reg[5]_i_3_n_2 ;
  wire \k_V_fu_96_reg[5]_i_3_n_3 ;
  wire [7:0]kw_read_reg_639;
  wire p_reg_reg;
  wire p_reg_reg_0;
  wire p_reg_reg_1;
  wire p_reg_reg_2;
  wire p_reg_reg_3;
  wire p_reg_reg_4;
  wire p_reg_reg_i_14_n_0;
  wire [4:0]select_ln1072_1_fu_301_p3;
  wire [5:0]\select_ln1072_reg_604_reg[5] ;
  wire [3:2]\NLW_indvar_flatten_fu_104_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_indvar_flatten_fu_104_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_indvar_flatten_fu_104_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_fu_104_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_indvar_flatten_fu_104_reg[15]_i_9_O_UNCONNECTED ;
  wire [3:0]\NLW_k_V_fu_96_reg[5]_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFFB0BB0000)) 
    \ap_CS_fsm[19]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter12_reg),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[19] [1]),
        .I5(\ap_CS_fsm_reg[19] [0]),
        .O(ap_loop_exit_ready_pp0_iter12_reg_reg__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h4F440000)) 
    \ap_CS_fsm[20]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter12_reg),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(ap_done_cache),
        .I4(\ap_CS_fsm_reg[19] [1]),
        .O(ap_loop_exit_ready_pp0_iter12_reg_reg__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter12_reg),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h880088C0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_rst_n),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001),
        .I4(CO),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1
       (.I0(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(ap_loop_exit_ready_pp0_iter12_reg),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[0]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[0] ),
        .O(\cmp_i_i793_reg_744_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[10]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[10] ),
        .O(\cmp_i_i793_reg_744_reg[0] [10]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[11]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[11] ),
        .O(\cmp_i_i793_reg_744_reg[0] [11]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[12]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[12] ),
        .O(\cmp_i_i793_reg_744_reg[0] [12]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[13]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[13] ),
        .O(\cmp_i_i793_reg_744_reg[0] [13]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[14]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[14] ),
        .O(\cmp_i_i793_reg_744_reg[0] [14]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[15]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[15] ),
        .O(\cmp_i_i793_reg_744_reg[0] [15]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[16]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[16] ),
        .O(\cmp_i_i793_reg_744_reg[0] [16]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h00EA)) 
    \empty_fu_108[17]_i_1 
       (.I0(\empty_fu_108_reg[17]_1 ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[17]_i_2 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[17]_0 ),
        .O(\cmp_i_i793_reg_744_reg[0] [17]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[1]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[1] ),
        .O(\cmp_i_i793_reg_744_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[2]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[2] ),
        .O(\cmp_i_i793_reg_744_reg[0] [2]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[3]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[3] ),
        .O(\cmp_i_i793_reg_744_reg[0] [3]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[4]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[4] ),
        .O(\cmp_i_i793_reg_744_reg[0] [4]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[5]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[5] ),
        .O(\cmp_i_i793_reg_744_reg[0] [5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[6]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[6] ),
        .O(\cmp_i_i793_reg_744_reg[0] [6]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[7]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[7] ),
        .O(\cmp_i_i793_reg_744_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[8]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[8] ),
        .O(\cmp_i_i793_reg_744_reg[0] [8]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \empty_fu_108[9]_i_1 
       (.I0(\empty_fu_108_reg[17] ),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(\empty_fu_108_reg[9] ),
        .O(\cmp_i_i793_reg_744_reg[0] [9]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten_fu_104[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\indvar_flatten_fu_104_reg[15] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[12]_i_2 
       (.I0(Q[12]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[12]_i_3 
       (.I0(Q[11]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[12]_i_4 
       (.I0(Q[10]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[12]_i_5 
       (.I0(Q[9]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \indvar_flatten_fu_104[15]_i_1 
       (.I0(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001),
        .O(SR));
  LUT4 #(
    .INIT(16'h6A55)) 
    \indvar_flatten_fu_104[15]_i_10 
       (.I0(P[15]),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(Q[15]),
        .O(\indvar_flatten_fu_104[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    \indvar_flatten_fu_104[15]_i_11 
       (.I0(Q[12]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(P[12]),
        .I4(\indvar_flatten_fu_104[15]_i_16_n_0 ),
        .O(\indvar_flatten_fu_104[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    \indvar_flatten_fu_104[15]_i_12 
       (.I0(Q[9]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(P[9]),
        .I4(\indvar_flatten_fu_104[15]_i_17_n_0 ),
        .O(\indvar_flatten_fu_104[15]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    \indvar_flatten_fu_104[15]_i_13 
       (.I0(Q[6]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(P[6]),
        .I4(\indvar_flatten_fu_104[15]_i_18_n_0 ),
        .O(\indvar_flatten_fu_104[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    \indvar_flatten_fu_104[15]_i_14 
       (.I0(Q[3]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(P[3]),
        .I4(\indvar_flatten_fu_104[15]_i_19_n_0 ),
        .O(\indvar_flatten_fu_104[15]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h2AD50000)) 
    \indvar_flatten_fu_104[15]_i_15 
       (.I0(Q[0]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(P[0]),
        .I4(\indvar_flatten_fu_104[15]_i_20_n_0 ),
        .O(\indvar_flatten_fu_104[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \indvar_flatten_fu_104[15]_i_16 
       (.I0(Q[13]),
        .I1(P[13]),
        .I2(Q[14]),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(P[14]),
        .O(\indvar_flatten_fu_104[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \indvar_flatten_fu_104[15]_i_17 
       (.I0(Q[10]),
        .I1(P[10]),
        .I2(Q[11]),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(P[11]),
        .O(\indvar_flatten_fu_104[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \indvar_flatten_fu_104[15]_i_18 
       (.I0(Q[7]),
        .I1(P[7]),
        .I2(Q[8]),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(P[8]),
        .O(\indvar_flatten_fu_104[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \indvar_flatten_fu_104[15]_i_19 
       (.I0(Q[4]),
        .I1(P[4]),
        .I2(Q[5]),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(P[5]),
        .O(\indvar_flatten_fu_104[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \indvar_flatten_fu_104[15]_i_20 
       (.I0(Q[1]),
        .I1(P[1]),
        .I2(Q[2]),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(P[2]),
        .O(\indvar_flatten_fu_104[15]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0022222200F2F2F2)) 
    \indvar_flatten_fu_104[15]_i_5 
       (.I0(ap_done_cache_reg_0),
        .I1(I_RVALID),
        .I2(ap_done_cache_reg_1),
        .I3(ap_done_cache_reg_2[1]),
        .I4(ap_done_cache_reg_2[0]),
        .I5(gmem_ARREADY),
        .O(ap_block_pp0_stage0_11001));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[15]_i_6 
       (.I0(Q[15]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[15]_i_7 
       (.I0(Q[14]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[15]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[15]_i_8 
       (.I0(Q[13]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[4]_i_2 
       (.I0(Q[0]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[4]_i_3 
       (.I0(Q[4]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[4]_i_4 
       (.I0(Q[3]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[4]_i_5 
       (.I0(Q[2]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[4]_i_6 
       (.I0(Q[1]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[8]_i_2 
       (.I0(Q[8]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[8]_i_3 
       (.I0(Q[7]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[8]_i_4 
       (.I0(Q[6]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \indvar_flatten_fu_104[8]_i_5 
       (.I0(Q[5]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\indvar_flatten_fu_104[8]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_104_reg[12]_i_1 
       (.CI(\indvar_flatten_fu_104_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_104_reg[12]_i_1_n_0 ,\indvar_flatten_fu_104_reg[12]_i_1_n_1 ,\indvar_flatten_fu_104_reg[12]_i_1_n_2 ,\indvar_flatten_fu_104_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\indvar_flatten_fu_104_reg[15] [12:9]),
        .S({\indvar_flatten_fu_104[12]_i_2_n_0 ,\indvar_flatten_fu_104[12]_i_3_n_0 ,\indvar_flatten_fu_104[12]_i_4_n_0 ,\indvar_flatten_fu_104[12]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_104_reg[15]_i_3 
       (.CI(\indvar_flatten_fu_104_reg[12]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_fu_104_reg[15]_i_3_CO_UNCONNECTED [3:2],\indvar_flatten_fu_104_reg[15]_i_3_n_2 ,\indvar_flatten_fu_104_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten_fu_104_reg[15]_i_3_O_UNCONNECTED [3],\indvar_flatten_fu_104_reg[15] [15:13]}),
        .S({1'b0,\indvar_flatten_fu_104[15]_i_6_n_0 ,\indvar_flatten_fu_104[15]_i_7_n_0 ,\indvar_flatten_fu_104[15]_i_8_n_0 }));
  CARRY4 \indvar_flatten_fu_104_reg[15]_i_4 
       (.CI(\indvar_flatten_fu_104_reg[15]_i_9_n_0 ),
        .CO({\NLW_indvar_flatten_fu_104_reg[15]_i_4_CO_UNCONNECTED [3:2],CO,\indvar_flatten_fu_104_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_fu_104_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\indvar_flatten_fu_104[15]_i_10_n_0 ,\indvar_flatten_fu_104[15]_i_11_n_0 }));
  CARRY4 \indvar_flatten_fu_104_reg[15]_i_9 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_104_reg[15]_i_9_n_0 ,\indvar_flatten_fu_104_reg[15]_i_9_n_1 ,\indvar_flatten_fu_104_reg[15]_i_9_n_2 ,\indvar_flatten_fu_104_reg[15]_i_9_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_indvar_flatten_fu_104_reg[15]_i_9_O_UNCONNECTED [3:0]),
        .S({\indvar_flatten_fu_104[15]_i_12_n_0 ,\indvar_flatten_fu_104[15]_i_13_n_0 ,\indvar_flatten_fu_104[15]_i_14_n_0 ,\indvar_flatten_fu_104[15]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_104_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten_fu_104_reg[4]_i_1_n_0 ,\indvar_flatten_fu_104_reg[4]_i_1_n_1 ,\indvar_flatten_fu_104_reg[4]_i_1_n_2 ,\indvar_flatten_fu_104_reg[4]_i_1_n_3 }),
        .CYINIT(\indvar_flatten_fu_104[4]_i_2_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\indvar_flatten_fu_104_reg[15] [4:1]),
        .S({\indvar_flatten_fu_104[4]_i_3_n_0 ,\indvar_flatten_fu_104[4]_i_4_n_0 ,\indvar_flatten_fu_104[4]_i_5_n_0 ,\indvar_flatten_fu_104[4]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten_fu_104_reg[8]_i_1 
       (.CI(\indvar_flatten_fu_104_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_fu_104_reg[8]_i_1_n_0 ,\indvar_flatten_fu_104_reg[8]_i_1_n_1 ,\indvar_flatten_fu_104_reg[8]_i_1_n_2 ,\indvar_flatten_fu_104_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\indvar_flatten_fu_104_reg[15] [8:5]),
        .S({\indvar_flatten_fu_104[8]_i_2_n_0 ,\indvar_flatten_fu_104[8]_i_3_n_0 ,\indvar_flatten_fu_104[8]_i_4_n_0 ,\indvar_flatten_fu_104[8]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \j_V_fu_100[0]_i_1 
       (.I0(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .I1(ap_loop_init_int),
        .I2(p_reg_reg_3),
        .O(ap_loop_init_int_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h0B04)) 
    \j_V_fu_100[1]_i_1 
       (.I0(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .I1(p_reg_reg_3),
        .I2(ap_loop_init_int),
        .I3(p_reg_reg_2),
        .O(select_ln1072_1_fu_301_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'h00BF0040)) 
    \j_V_fu_100[2]_i_1 
       (.I0(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .I1(p_reg_reg_3),
        .I2(p_reg_reg_2),
        .I3(ap_loop_init_int),
        .I4(p_reg_reg_4),
        .O(select_ln1072_1_fu_301_p3[1]));
  LUT6 #(
    .INIT(64'h0000BFFF00004000)) 
    \j_V_fu_100[3]_i_1 
       (.I0(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .I1(p_reg_reg_2),
        .I2(p_reg_reg_3),
        .I3(p_reg_reg_4),
        .I4(ap_loop_init),
        .I5(p_reg_reg_1),
        .O(select_ln1072_1_fu_301_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h4B44)) 
    \j_V_fu_100[4]_i_1 
       (.I0(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .I1(p_reg_reg_i_14_n_0),
        .I2(ap_loop_init_int),
        .I3(p_reg_reg),
        .O(select_ln1072_1_fu_301_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \j_V_fu_100[5]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_init_int),
        .I2(CO),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .O(ap_loop_init_int_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h008C)) 
    \j_V_fu_100[5]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h00BF0040)) 
    \j_V_fu_100[5]_i_3 
       (.I0(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .I1(p_reg_reg_i_14_n_0),
        .I2(p_reg_reg),
        .I3(ap_loop_init_int),
        .I4(p_reg_reg_0),
        .O(select_ln1072_1_fu_301_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \k_V_fu_96[0]_i_1 
       (.I0(\select_ln1072_reg_604_reg[5] [0]),
        .I1(ap_loop_init_int),
        .I2(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0600)) 
    \k_V_fu_96[1]_i_1 
       (.I0(\select_ln1072_reg_604_reg[5] [0]),
        .I1(\select_ln1072_reg_604_reg[5] [1]),
        .I2(ap_loop_init_int),
        .I3(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h00780000)) 
    \k_V_fu_96[2]_i_1 
       (.I0(\select_ln1072_reg_604_reg[5] [0]),
        .I1(\select_ln1072_reg_604_reg[5] [1]),
        .I2(\select_ln1072_reg_604_reg[5] [2]),
        .I3(ap_loop_init_int),
        .I4(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00007F8000000000)) 
    \k_V_fu_96[3]_i_1 
       (.I0(\select_ln1072_reg_604_reg[5] [1]),
        .I1(\select_ln1072_reg_604_reg[5] [0]),
        .I2(\select_ln1072_reg_604_reg[5] [2]),
        .I3(\select_ln1072_reg_604_reg[5] [3]),
        .I4(ap_loop_init),
        .I5(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \k_V_fu_96[3]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .O(ap_loop_init));
  LUT5 #(
    .INIT(32'h00780000)) 
    \k_V_fu_96[4]_i_1 
       (.I0(\k_V_fu_96[4]_i_2_n_0 ),
        .I1(\select_ln1072_reg_604_reg[5] [3]),
        .I2(\select_ln1072_reg_604_reg[5] [4]),
        .I3(ap_loop_init_int),
        .I4(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \k_V_fu_96[4]_i_2 
       (.I0(\select_ln1072_reg_604_reg[5] [2]),
        .I1(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .I2(ap_loop_init_int),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(\select_ln1072_reg_604_reg[5] [0]),
        .I5(\select_ln1072_reg_604_reg[5] [1]),
        .O(\k_V_fu_96[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00780000)) 
    \k_V_fu_96[5]_i_1 
       (.I0(\k_V_fu_96[5]_i_2_n_0 ),
        .I1(\select_ln1072_reg_604_reg[5] [4]),
        .I2(\select_ln1072_reg_604_reg[5] [5]),
        .I3(ap_loop_init_int),
        .I4(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \k_V_fu_96[5]_i_10 
       (.I0(kw_read_reg_639[2]),
        .I1(\select_ln1072_reg_604_reg[5] [2]),
        .I2(kw_read_reg_639[3]),
        .I3(\select_ln1072_reg_604_reg[5] [3]),
        .I4(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\k_V_fu_96[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \k_V_fu_96[5]_i_11 
       (.I0(kw_read_reg_639[0]),
        .I1(\select_ln1072_reg_604_reg[5] [0]),
        .I2(kw_read_reg_639[1]),
        .I3(\select_ln1072_reg_604_reg[5] [1]),
        .I4(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\k_V_fu_96[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \k_V_fu_96[5]_i_2 
       (.I0(\select_ln1072_reg_604_reg[5] [3]),
        .I1(\select_ln1072_reg_604_reg[5] [1]),
        .I2(\select_ln1072_reg_604_reg[5] [0]),
        .I3(ap_loop_init),
        .I4(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .I5(\select_ln1072_reg_604_reg[5] [2]),
        .O(\k_V_fu_96[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h22323232)) 
    \k_V_fu_96[5]_i_4 
       (.I0(kw_read_reg_639[6]),
        .I1(kw_read_reg_639[7]),
        .I2(\select_ln1072_reg_604_reg[5] [5]),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(\k_V_fu_96[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \k_V_fu_96[5]_i_5 
       (.I0(kw_read_reg_639[4]),
        .I1(\select_ln1072_reg_604_reg[5] [4]),
        .I2(\select_ln1072_reg_604_reg[5] [5]),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(kw_read_reg_639[5]),
        .O(\k_V_fu_96[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \k_V_fu_96[5]_i_6 
       (.I0(kw_read_reg_639[2]),
        .I1(\select_ln1072_reg_604_reg[5] [2]),
        .I2(\select_ln1072_reg_604_reg[5] [3]),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(kw_read_reg_639[3]),
        .O(\k_V_fu_96[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    \k_V_fu_96[5]_i_7 
       (.I0(kw_read_reg_639[0]),
        .I1(\select_ln1072_reg_604_reg[5] [0]),
        .I2(\select_ln1072_reg_604_reg[5] [1]),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(kw_read_reg_639[1]),
        .O(\k_V_fu_96[5]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h08885111)) 
    \k_V_fu_96[5]_i_8 
       (.I0(kw_read_reg_639[6]),
        .I1(\select_ln1072_reg_604_reg[5] [5]),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(kw_read_reg_639[7]),
        .O(\k_V_fu_96[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0505900990099009)) 
    \k_V_fu_96[5]_i_9 
       (.I0(kw_read_reg_639[4]),
        .I1(\select_ln1072_reg_604_reg[5] [4]),
        .I2(kw_read_reg_639[5]),
        .I3(\select_ln1072_reg_604_reg[5] [5]),
        .I4(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\k_V_fu_96[5]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_V_fu_96_reg[5]_i_3 
       (.CI(1'b0),
        .CO({\k_V_fu_96_reg[5]_i_3_n_0 ,\k_V_fu_96_reg[5]_i_3_n_1 ,\k_V_fu_96_reg[5]_i_3_n_2 ,\k_V_fu_96_reg[5]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\k_V_fu_96[5]_i_4_n_0 ,\k_V_fu_96[5]_i_5_n_0 ,\k_V_fu_96[5]_i_6_n_0 ,\k_V_fu_96[5]_i_7_n_0 }),
        .O(\NLW_k_V_fu_96_reg[5]_i_3_O_UNCONNECTED [3:0]),
        .S({\k_V_fu_96[5]_i_8_n_0 ,\k_V_fu_96[5]_i_9_n_0 ,\k_V_fu_96[5]_i_10_n_0 ,\k_V_fu_96[5]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'h0FFF000007770888)) 
    p_reg_reg_i_1
       (.I0(p_reg_reg_i_14_n_0),
        .I1(p_reg_reg),
        .I2(ap_loop_init_int),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(p_reg_reg_0),
        .I5(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(\j_V_fu_100_reg[4] [5]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    p_reg_reg_i_14
       (.I0(p_reg_reg_1),
        .I1(p_reg_reg_2),
        .I2(ap_loop_init_int),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(p_reg_reg_3),
        .I5(p_reg_reg_4),
        .O(p_reg_reg_i_14_n_0));
  LUT5 #(
    .INIT(32'h3F0095AA)) 
    p_reg_reg_i_2
       (.I0(p_reg_reg_i_14_n_0),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(p_reg_reg),
        .I4(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(\j_V_fu_100_reg[4] [4]));
  LUT6 #(
    .INIT(64'h00FF0000007F0080)) 
    p_reg_reg_i_3
       (.I0(p_reg_reg_2),
        .I1(p_reg_reg_3),
        .I2(p_reg_reg_4),
        .I3(ap_loop_init),
        .I4(p_reg_reg_1),
        .I5(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(\j_V_fu_100_reg[4] [3]));
  LUT6 #(
    .INIT(64'h0FFF000007770888)) 
    p_reg_reg_i_4
       (.I0(p_reg_reg_3),
        .I1(p_reg_reg_2),
        .I2(ap_loop_init_int),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I4(p_reg_reg_4),
        .I5(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(\j_V_fu_100_reg[4] [2]));
  LUT5 #(
    .INIT(32'h3F00152A)) 
    p_reg_reg_i_5
       (.I0(p_reg_reg_3),
        .I1(ap_loop_init_int),
        .I2(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I3(p_reg_reg_2),
        .I4(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(\j_V_fu_100_reg[4] [1]));
  LUT4 #(
    .INIT(16'h2AD5)) 
    p_reg_reg_i_6
       (.I0(p_reg_reg_3),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(\j_V_fu_100_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \select_ln1072_reg_604[0]_i_1 
       (.I0(\select_ln1072_reg_604_reg[5] [0]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\k_V_fu_96_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \select_ln1072_reg_604[1]_i_1 
       (.I0(\select_ln1072_reg_604_reg[5] [1]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\k_V_fu_96_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \select_ln1072_reg_604[2]_i_1 
       (.I0(\select_ln1072_reg_604_reg[5] [2]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\k_V_fu_96_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \select_ln1072_reg_604[3]_i_1 
       (.I0(\select_ln1072_reg_604_reg[5] [3]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\k_V_fu_96_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \select_ln1072_reg_604[4]_i_1 
       (.I0(\select_ln1072_reg_604_reg[5] [4]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\k_V_fu_96_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \select_ln1072_reg_604[5]_i_1 
       (.I0(CO),
        .I1(ap_block_pp0_stage0_11001),
        .I2(\k_V_fu_96_reg[5]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter12_reg));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \select_ln1072_reg_604[5]_i_3 
       (.I0(\select_ln1072_reg_604_reg[5] [5]),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\k_V_fu_96_reg[5] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi
   (ap_block_pp0_stage0_subdone,
    gmem_ARREADY,
    I_RVALID,
    D,
    E,
    s_ready_t_reg,
    s_ready_t_reg_0,
    s_ready_t_reg_1,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    ap_rst_n_inv,
    m_axi_gmem_AWADDR,
    AWLEN,
    m_axi_gmem_ARADDR,
    ARLEN,
    m_axi_gmem_WLAST,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    full_n_reg,
    I_RDATA,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WVALID,
    full_n_reg_0,
    Q,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter12,
    empty_n_reg,
    empty_n_reg_0,
    CO,
    cmp_i8301296_reg_768,
    first_itr_reg_205,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    ap_clk,
    \q_tmp_reg[17] ,
    \data_p2_reg[95] ,
    \data_p2_reg[61] ,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    \data_p2_reg[61]_0 ,
    gmem_ARVALID,
    gmem_RREADY,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    m_axi_gmem_BVALID);
  output ap_block_pp0_stage0_subdone;
  output gmem_ARREADY;
  output I_RVALID;
  output [5:0]D;
  output [0:0]E;
  output [0:0]s_ready_t_reg;
  output [0:0]s_ready_t_reg_0;
  output [0:0]s_ready_t_reg_1;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output ap_rst_n_inv;
  output [61:0]m_axi_gmem_AWADDR;
  output [3:0]AWLEN;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]ARLEN;
  output m_axi_gmem_WLAST;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output full_n_reg;
  output [17:0]I_RDATA;
  output m_axi_gmem_AWVALID;
  output m_axi_gmem_WVALID;
  output full_n_reg_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter12;
  input [6:0]empty_n_reg;
  input empty_n_reg_0;
  input [0:0]CO;
  input cmp_i8301296_reg_768;
  input first_itr_reg_205;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input ap_clk;
  input [17:0]\q_tmp_reg[17] ;
  input [11:0]\data_p2_reg[95] ;
  input [61:0]\data_p2_reg[61] ;
  input [31:0]m_axi_gmem_RDATA;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RLAST;
  input m_axi_gmem_RVALID;
  input [61:0]\data_p2_reg[61]_0 ;
  input gmem_ARVALID;
  input gmem_RREADY;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input m_axi_gmem_BVALID;

  wire [3:0]ARLEN;
  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [17:0]I_RDATA;
  wire I_RVALID;
  wire [1:0]Q;
  wire WVALID_Dummy;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cmp_i8301296_reg_768;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [61:0]\data_p2_reg[61] ;
  wire [61:0]\data_p2_reg[61]_0 ;
  wire [11:0]\data_p2_reg[95] ;
  wire [6:0]empty_n_reg;
  wire empty_n_reg_0;
  wire first_itr_reg_205;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire gmem_RREADY;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [61:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [17:0]\q_tmp_reg[17] ;
  wire [0:0]s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire wreq_throttle_n_0;
  wire wreq_throttle_n_1;
  wire wreq_throttle_n_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_read bus_read
       (.I_RDATA(I_RDATA),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (ARLEN),
        .\data_p2_reg[61] (\data_p2_reg[61]_0 ),
        .full_n_reg(full_n_reg),
        .gmem_ARVALID(gmem_ARVALID),
        .gmem_RREADY(gmem_RREADY),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .s_ready_t_reg(gmem_ARREADY),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .s_ready_t_reg_2(s_ready_t_reg_1),
        .\state_reg[0] (I_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(CO),
        .D(D),
        .E(E),
        .Q(AWLEN),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_equal_gen.WLAST_Dummy_reg_0 (wreq_throttle_n_3),
        .cmp_i8301296_reg_768(cmp_i8301296_reg_768),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttle_n_0),
        .\data_p2_reg[95] ({\data_p2_reg[95] ,\data_p2_reg[61] }),
        .empty_n_reg(empty_n_reg),
        .empty_n_reg_0(empty_n_reg_0),
        .first_itr_reg_205(first_itr_reg_205),
        .full_n_reg(full_n_reg_0),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_AWVALID_0(wreq_throttle_n_1),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .\q_tmp_reg[17] (\q_tmp_reg[17] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_throttle wreq_throttle
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(AWLEN),
        .SR(ap_rst_n_inv),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .\bus_equal_gen.WVALID_Dummy_reg (wreq_throttle_n_1),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (wreq_throttle_n_3),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREADY_0(wreq_throttle_n_0),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_buffer
   (gmem_WREADY,
    D,
    \bus_equal_gen.len_cnt_reg[6] ,
    p_30_in,
    \bus_equal_gen.len_cnt_reg[6]_0 ,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \dout_buf_reg[35]_0 ,
    ap_clk,
    \q_tmp_reg[17]_0 ,
    SR,
    empty_n_reg_0,
    \ap_CS_fsm_reg[44] ,
    Q,
    \bus_equal_gen.len_cnt_reg[7] ,
    ap_rst_n,
    m_axi_gmem_WLAST,
    \bus_equal_gen.WLAST_Dummy_reg ,
    burst_valid,
    WVALID_Dummy);
  output gmem_WREADY;
  output [1:0]D;
  output [0:0]\bus_equal_gen.len_cnt_reg[6] ;
  output p_30_in;
  output \bus_equal_gen.len_cnt_reg[6]_0 ;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]\dout_buf_reg[35]_0 ;
  input ap_clk;
  input [17:0]\q_tmp_reg[17]_0 ;
  input [0:0]SR;
  input [1:0]empty_n_reg_0;
  input \ap_CS_fsm_reg[44] ;
  input [1:0]Q;
  input \bus_equal_gen.len_cnt_reg[7] ;
  input ap_rst_n;
  input m_axi_gmem_WLAST;
  input \bus_equal_gen.WLAST_Dummy_reg ;
  input burst_valid;
  input WVALID_Dummy;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire \ap_CS_fsm_reg[44] ;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [0:0]\bus_equal_gen.len_cnt_reg[6] ;
  wire \bus_equal_gen.len_cnt_reg[6]_0 ;
  wire \bus_equal_gen.len_cnt_reg[7] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[32]_i_1_n_0 ;
  wire \dout_buf[33]_i_1_n_0 ;
  wire \dout_buf[34]_i_1_n_0 ;
  wire \dout_buf[35]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire [35:0]\dout_buf_reg[35]_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2_n_0;
  wire empty_n_i_3_n_0;
  wire [1:0]empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3__0_n_0;
  wire gmem_WREADY;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4_n_0;
  wire [8:0]mOutPtr;
  wire \mOutPtr0_inferred__0/i__carry__0_n_1 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_2 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_3 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry__0_n_7 ;
  wire \mOutPtr0_inferred__0/i__carry_n_0 ;
  wire \mOutPtr0_inferred__0/i__carry_n_1 ;
  wire \mOutPtr0_inferred__0/i__carry_n_2 ;
  wire \mOutPtr0_inferred__0/i__carry_n_3 ;
  wire \mOutPtr0_inferred__0/i__carry_n_4 ;
  wire \mOutPtr0_inferred__0/i__carry_n_5 ;
  wire \mOutPtr0_inferred__0/i__carry_n_6 ;
  wire \mOutPtr0_inferred__0/i__carry_n_7 ;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1_n_0 ;
  wire m_axi_gmem_WLAST;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_11_n_0;
  wire p_11_in;
  wire p_1_in;
  wire p_30_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:0]q_tmp;
  wire [17:0]\q_tmp_reg[17]_0 ;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1_n_0;
  wire show_ahead1_carry_i_2_n_0;
  wire show_ahead1_carry_i_3_n_0;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [3:3]\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:3]NLW_show_ahead1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[43]_i_1 
       (.I0(gmem_WREADY),
        .I1(empty_n_reg_0[1]),
        .I2(empty_n_reg_0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[44]_i_1 
       (.I0(\ap_CS_fsm_reg[44] ),
        .I1(empty_n_reg_0[1]),
        .I2(gmem_WREADY),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF000000020002)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(p_30_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\bus_equal_gen.len_cnt_reg[7] ),
        .I4(m_axi_gmem_WLAST),
        .I5(\bus_equal_gen.WLAST_Dummy_reg ),
        .O(\bus_equal_gen.len_cnt_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(WVALID_Dummy),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(data_valid),
        .I3(burst_valid),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(\bus_equal_gen.WLAST_Dummy_reg ),
        .O(p_30_in));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(p_30_in),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\bus_equal_gen.len_cnt_reg[7] ),
        .I4(ap_rst_n),
        .O(\bus_equal_gen.len_cnt_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[18]_i_1 
       (.I0(q_buf[18]),
        .I1(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[19]_i_1 
       (.I0(q_buf[19]),
        .I1(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[20]_i_1 
       (.I0(q_buf[20]),
        .I1(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[21]_i_1 
       (.I0(q_buf[21]),
        .I1(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[22]_i_1 
       (.I0(q_buf[22]),
        .I1(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[23]_i_1 
       (.I0(q_buf[23]),
        .I1(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[24]_i_1 
       (.I0(q_buf[24]),
        .I1(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[25]_i_1 
       (.I0(q_buf[25]),
        .I1(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[26]_i_1 
       (.I0(q_buf[26]),
        .I1(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[27]_i_1 
       (.I0(q_buf[27]),
        .I1(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[28]_i_1 
       (.I0(q_buf[28]),
        .I1(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[29]_i_1 
       (.I0(q_buf[29]),
        .I1(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[30]_i_1 
       (.I0(q_buf[30]),
        .I1(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dout_buf[31]_i_1 
       (.I0(q_buf[31]),
        .I1(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h20AA)) 
    \dout_buf[35]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(\bus_equal_gen.WLAST_Dummy_reg ),
        .I2(burst_valid),
        .I3(data_valid),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_0 ),
        .Q(\dout_buf_reg[35]_0 [35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[35]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hDC)) 
    dout_valid_i_1
       (.I0(p_30_in),
        .I1(pop),
        .I2(data_valid),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7F7F7F0F707070)) 
    empty_n_i_1
       (.I0(empty_n_i_2_n_0),
        .I1(empty_n_i_3_n_0),
        .I2(pop),
        .I3(empty_n_reg_0[1]),
        .I4(gmem_WREADY),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_2
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[1]),
        .O(empty_n_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_3
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFD5F5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(gmem_WREADY),
        .I3(empty_n_reg_0[1]),
        .I4(pop),
        .O(full_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFDF)) 
    full_n_i_2__4
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[8]),
        .I2(mOutPtr[4]),
        .I3(full_n_i_3__0_n_0),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    full_n_i_3__0
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[7]),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(gmem_WREADY),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6555)) 
    i__carry__0_i_1__0
       (.I0(mOutPtr[8]),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_WREADY),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h6555)) 
    i__carry__0_i_2__0
       (.I0(mOutPtr[7]),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_WREADY),
        .O(i__carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6555)) 
    i__carry__0_i_3__0
       (.I0(mOutPtr[6]),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_WREADY),
        .O(i__carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6555)) 
    i__carry__0_i_4__0
       (.I0(mOutPtr[5]),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_WREADY),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6555)) 
    i__carry_i_1__0
       (.I0(mOutPtr[4]),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_WREADY),
        .O(i__carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h6555)) 
    i__carry_i_2__0
       (.I0(mOutPtr[3]),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_WREADY),
        .O(i__carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h6555)) 
    i__carry_i_3__0
       (.I0(mOutPtr[2]),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_WREADY),
        .O(i__carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6555)) 
    i__carry_i_4
       (.I0(mOutPtr[1]),
        .I1(pop),
        .I2(empty_n_reg_0[1]),
        .I3(gmem_WREADY),
        .O(i__carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\mOutPtr0_inferred__0/i__carry_n_0 ,\mOutPtr0_inferred__0/i__carry_n_1 ,\mOutPtr0_inferred__0/i__carry_n_2 ,\mOutPtr0_inferred__0/i__carry_n_3 }),
        .CYINIT(mOutPtr[0]),
        .DI(mOutPtr[4:1]),
        .O({\mOutPtr0_inferred__0/i__carry_n_4 ,\mOutPtr0_inferred__0/i__carry_n_5 ,\mOutPtr0_inferred__0/i__carry_n_6 ,\mOutPtr0_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mOutPtr0_inferred__0/i__carry__0 
       (.CI(\mOutPtr0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_mOutPtr0_inferred__0/i__carry__0_CO_UNCONNECTED [3],\mOutPtr0_inferred__0/i__carry__0_n_1 ,\mOutPtr0_inferred__0/i__carry__0_n_2 ,\mOutPtr0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mOutPtr[7:5]}),
        .O({\mOutPtr0_inferred__0/i__carry__0_n_4 ,\mOutPtr0_inferred__0/i__carry__0_n_5 ,\mOutPtr0_inferred__0/i__carry__0_n_6 ,\mOutPtr0_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[8]_i_1 
       (.I0(pop),
        .I1(gmem_WREADY),
        .I2(empty_n_reg_0[1]),
        .O(\mOutPtr[8]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_7 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_6 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_5 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry_n_4 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_7 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_6 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_5 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1_n_0 ),
        .D(\mOutPtr0_inferred__0/i__carry__0_n_4 ),
        .Q(mOutPtr[8]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\q_tmp_reg[17]_0 [15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\q_tmp_reg[17]_0 [17:16]}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(gmem_WREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({p_11_in,p_11_in,p_11_in,p_11_in}));
  LUT4 #(
    .INIT(16'h9AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(raddr[6]),
        .I3(pop),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_10__0
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_10__0_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_11_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(pop),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_9__0
       (.I0(gmem_WREADY),
        .I1(empty_n_reg_0[1]),
        .O(p_11_in));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[17]_0 [9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({NLW_show_ahead1_carry_CO_UNCONNECTED[3],show_ahead1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,show_ahead1_carry_i_1_n_0,show_ahead1_carry_i_2_n_0,show_ahead1_carry_i_3_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[8]),
        .O(show_ahead1_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(show_ahead1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(pop),
        .I3(mOutPtr[0]),
        .O(show_ahead1_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h80)) 
    show_ahead_i_1
       (.I0(show_ahead1),
        .I1(gmem_WREADY),
        .I2(empty_n_reg_0[1]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(empty_n_reg_0[1]),
        .I1(gmem_WREADY),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pool_gmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    next_beat,
    dout_valid_reg_0,
    Q,
    ap_clk,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    SR,
    ap_rst_n,
    dout_valid_reg_1,
    rdata_ack_t);
  output full_n_reg_0;
  output beat_valid;
  output next_beat;
  output dout_valid_reg_0;
  output [18:0]Q;
  input ap_clk;
  input [31:0]m_axi_gmem_RDATA;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RLAST;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input ap_rst_n;
  input dout_valid_reg_1;
  input rdata_ack_t;

  wire [18:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1__0_n_0;
  wire dout_valid_reg_0;
  wire dout_valid_reg_1;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__5_n_0;
  wire full_n_reg_0;
  wire [8:0]mOutPtr;
  wire mOutPtr19_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[5]_i_1_n_0 ;
  wire \mOutPtr[5]_i_2_n_0 ;
  wire \mOutPtr[5]_i_3_n_0 ;
  wire \mOutPtr[6]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire \mOutPtr[8]_i_1__0_n_0 ;
  wire \mOutPtr[8]_i_2_n_0 ;
  wire \mOutPtr[8]_i_3_n_0 ;
  wire \mOutPtr[8]_i_5_n_0 ;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_16;
  wire mem_reg_n_17;
  wire mem_reg_n_18;
  wire mem_reg_n_19;
  wire mem_reg_n_20;
  wire mem_reg_n_21;
  wire mem_reg_n_22;
  wire mem_reg_n_23;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire next_beat;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead1;
  wire show_ahead1_carry_i_1__0_n_0;
  wire show_ahead1_carry_i_2__0_n_0;
  wire show_ahead1_carry_i_3__0_n_0;
  wire show_ahead1_carry_n_2;
  wire show_ahead1_carry_n_3;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1__1_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:3]NLW_show_ahead1_carry_CO_UNCONNECTED;
  wire [3:0]NLW_show_ahead1_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_equal_gen.data_buf[17]_i_1 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .O(next_beat));
  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .O(dout_valid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \dout_buf[34]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(rdata_ack_t),
        .I2(dout_valid_reg_1),
        .I3(beat_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFF7F7F7F0F707070)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(empty_n_i_3__0_n_0),
        .I2(pop),
        .I3(m_axi_gmem_RVALID),
        .I4(full_n_reg_0),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    empty_n_i_2__0
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[6]),
        .I3(mOutPtr[0]),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[1]),
        .O(empty_n_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    empty_n_i_3__0
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFDF55FF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(mOutPtr[8]),
        .I2(full_n_i_2__5_n_0),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem_RVALID),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__5
       (.I0(mOutPtr[7]),
        .I1(\mOutPtr[8]_i_5_n_0 ),
        .I2(mOutPtr[6]),
        .O(full_n_i_2__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \mOutPtr[1]_i_1 
       (.I0(pop),
        .I1(m_axi_gmem_RVALID),
        .I2(full_n_reg_0),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(pop),
        .I4(m_axi_gmem_RVALID),
        .I5(full_n_reg_0),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(pop),
        .I5(push),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_1 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr19_out),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h787878787878784B)) 
    \mOutPtr[5]_i_1 
       (.I0(\mOutPtr[5]_i_2_n_0 ),
        .I1(mOutPtr19_out),
        .I2(mOutPtr[5]),
        .I3(mOutPtr[3]),
        .I4(\mOutPtr[5]_i_3_n_0 ),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[5]_i_2 
       (.I0(mOutPtr[4]),
        .I1(mOutPtr[3]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[1]),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mOutPtr[5]_i_3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[2]),
        .O(\mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h656666666A666666)) 
    \mOutPtr[6]_i_1 
       (.I0(mOutPtr[6]),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(pop),
        .I3(m_axi_gmem_RVALID),
        .I4(full_n_reg_0),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA65AA6A6A6AAA6A6)) 
    \mOutPtr[7]_i_1 
       (.I0(mOutPtr[7]),
        .I1(\mOutPtr[8]_i_3_n_0 ),
        .I2(mOutPtr[6]),
        .I3(pop),
        .I4(push),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \mOutPtr[8]_i_1__0 
       (.I0(beat_valid),
        .I1(dout_valid_reg_1),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_0),
        .I4(full_n_reg_0),
        .I5(m_axi_gmem_RVALID),
        .O(\mOutPtr[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h66AAAA9AAAAAAA9A)) 
    \mOutPtr[8]_i_2 
       (.I0(mOutPtr[8]),
        .I1(mOutPtr[6]),
        .I2(\mOutPtr[8]_i_3_n_0 ),
        .I3(mOutPtr[7]),
        .I4(mOutPtr19_out),
        .I5(\mOutPtr[8]_i_5_n_0 ),
        .O(\mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \mOutPtr[8]_i_3 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[3]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[1]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000800088888888)) 
    \mOutPtr[8]_i_4 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(beat_valid),
        .I3(dout_valid_reg_1),
        .I4(rdata_ack_t),
        .I5(empty_n_reg_n_0),
        .O(mOutPtr19_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mOutPtr[8]_i_5 
       (.I0(mOutPtr[5]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[3]),
        .I5(mOutPtr[4]),
        .O(\mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(mOutPtr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_1_n_0 ),
        .Q(mOutPtr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[5]_i_1_n_0 ),
        .Q(mOutPtr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[6]_i_1_n_0 ),
        .Q(mOutPtr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[7]_i_1_n_0 ),
        .Q(mOutPtr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(\mOutPtr[8]_i_1__0_n_0 ),
        .D(\mOutPtr[8]_i_2_n_0 ),
        .Q(mOutPtr[8]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(m_axi_gmem_RDATA[15:0]),
        .DIBDI(m_axi_gmem_RDATA[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,m_axi_gmem_RLAST}),
        .DOADO(q_buf[15:0]),
        .DOBDO({mem_reg_n_16,mem_reg_n_17,mem_reg_n_18,mem_reg_n_19,mem_reg_n_20,mem_reg_n_21,mem_reg_n_22,mem_reg_n_23,mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,q_buf[17:16]}),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT6 #(
    .INIT(64'h8088888800000000)) 
    mem_reg_i_10
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_0),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(raddr[0]),
        .O(mem_reg_i_10_n_0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(mem_reg_i_9_n_0),
        .I3(raddr[6]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_2__0
       (.I0(raddr[6]),
        .I1(raddr[4]),
        .I2(raddr[2]),
        .I3(mem_reg_i_10_n_0),
        .I4(raddr[3]),
        .I5(raddr[5]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_3__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(mem_reg_i_10_n_0),
        .I3(raddr[2]),
        .I4(raddr[4]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(pop),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(pop),
        .I3(raddr[1]),
        .O(rnext[2]));
  LUT6 #(
    .INIT(64'h6A666666AAAAAAAA)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_0),
        .I2(rdata_ack_t),
        .I3(dout_valid_reg_1),
        .I4(beat_valid),
        .I5(raddr[0]),
        .O(rnext[1]));
  LUT5 #(
    .INIT(32'h5595AAAA)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(beat_valid),
        .I2(dout_valid_reg_1),
        .I3(rdata_ack_t),
        .I4(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(pop),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(mem_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RLAST),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(m_axi_gmem_RDATA[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  CARRY4 show_ahead1_carry
       (.CI(1'b0),
        .CO({NLW_show_ahead1_carry_CO_UNCONNECTED[3],show_ahead1,show_ahead1_carry_n_2,show_ahead1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_show_ahead1_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,show_ahead1_carry_i_1__0_n_0,show_ahead1_carry_i_2__0_n_0,show_ahead1_carry_i_3__0_n_0}));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_1__0
       (.I0(mOutPtr[6]),
        .I1(mOutPtr[7]),
        .I2(mOutPtr[8]),
        .O(show_ahead1_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    show_ahead1_carry_i_2__0
       (.I0(mOutPtr[3]),
        .I1(mOutPtr[4]),
        .I2(mOutPtr[5]),
        .O(show_ahead1_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    show_ahead1_carry_i_3__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .I2(pop),
        .I3(mOutPtr[0]),
        .O(show_ahead1_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    show_ahead_i_1__0
       (.I0(show_ahead1),
        .I1(full_n_reg_0),
        .I2(m_axi_gmem_RVALID),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    \bus_equal_gen.len_cnt_reg[4] ,
    ap_rst_n_0,
    last_sect_buf,
    wreq_handling_reg,
    wreq_handling_reg_0,
    ap_rst_n_1,
    wreq_handling_reg_1,
    next_wreq,
    D,
    \sect_len_buf_reg[7] ,
    in,
    wreq_handling_reg_2,
    \could_multi_bursts.last_sect_buf_reg ,
    SR,
    ap_clk,
    Q,
    E,
    ap_rst_n,
    wreq_handling_reg_3,
    CO,
    fifo_wreq_valid,
    \sect_addr_buf_reg[2] ,
    push,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    wreq_handling_reg_4,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[3]_1 ,
    fifo_resp_ready,
    \could_multi_bursts.awlen_buf[3]_i_2_0 ,
    \could_multi_bursts.awlen_buf[3]_i_2_1 ,
    \could_multi_bursts.last_sect_buf_reg_0 );
  output burst_valid;
  output fifo_burst_ready;
  output \bus_equal_gen.len_cnt_reg[4] ;
  output [0:0]ap_rst_n_0;
  output last_sect_buf;
  output wreq_handling_reg;
  output [0:0]wreq_handling_reg_0;
  output [0:0]ap_rst_n_1;
  output [0:0]wreq_handling_reg_1;
  output next_wreq;
  output [51:0]D;
  output \sect_len_buf_reg[7] ;
  output [3:0]in;
  output wreq_handling_reg_2;
  output \could_multi_bursts.last_sect_buf_reg ;
  input [0:0]SR;
  input ap_clk;
  input [7:0]Q;
  input [0:0]E;
  input ap_rst_n;
  input wreq_handling_reg_3;
  input [0:0]CO;
  input fifo_wreq_valid;
  input [0:0]\sect_addr_buf_reg[2] ;
  input push;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input wreq_handling_reg_4;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input fifo_resp_ready;
  input [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  input [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_0 ;
  wire \bus_equal_gen.len_cnt_reg[4] ;
  wire [9:0]\could_multi_bursts.awlen_buf[3]_i_2_0 ;
  wire [5:0]\could_multi_bursts.awlen_buf[3]_i_2_1 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_0 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__3_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire [3:0]in;
  wire last_sect_buf;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire next_wreq;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [51:0]\sect_cnt_reg[51] ;
  wire \sect_len_buf[9]_i_3_n_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire \sect_len_buf_reg[7] ;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;
  wire [0:0]wreq_handling_reg_1;
  wire wreq_handling_reg_2;
  wire wreq_handling_reg_3;
  wire wreq_handling_reg_4;

  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_3),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg_0));
  LUT5 #(
    .INIT(32'hFFFFEFFE)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(q[3]),
        .I4(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ),
        .O(\bus_equal_gen.len_cnt_reg[4] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(q[0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(q[2]),
        .I4(Q[1]),
        .I5(q[1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [0]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [1]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [2]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [3]),
        .I1(\sect_len_buf_reg[7] ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [7]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [3]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [4]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [8]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [5]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [9]),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_2_0 [4]),
        .I1(\could_multi_bursts.awlen_buf[3]_i_2_1 [0]),
        .I2(\could_multi_bursts.awlen_buf[3]_i_2_1 [1]),
        .I3(\could_multi_bursts.awlen_buf[3]_i_2_0 [5]),
        .I4(\could_multi_bursts.awlen_buf[3]_i_2_1 [2]),
        .I5(\could_multi_bursts.awlen_buf[3]_i_2_0 [6]),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(empty_n_i_1__3_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    empty_n_i_1__3
       (.I0(\bus_equal_gen.len_cnt_reg[4] ),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(E),
        .I4(burst_valid),
        .O(empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__4
       (.I0(wreq_handling_reg_3),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid),
        .O(wreq_handling_reg));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_3),
        .I1(CO),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg_4),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_burst_ready),
        .I2(full_n_i_2__1_n_0),
        .I3(push),
        .I4(empty_n_i_1__3_n_0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__1
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[2] ),
        .I2(empty_n_i_1__3_n_0),
        .I3(data_vld_reg_n_0),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7BFBF08084000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__3_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF708FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_0),
        .I2(empty_n_i_1__3_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_i_1__3_n_0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[2] ),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(last_sect_buf),
        .I1(next_wreq),
        .O(wreq_handling_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00002022AAAAAAAA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_3),
        .I1(\sect_len_buf[9]_i_3_n_0 ),
        .I2(\sect_len_buf_reg[3] ),
        .I3(\sect_len_buf_reg[3]_0 ),
        .I4(\sect_len_buf_reg[7] ),
        .I5(\sect_len_buf_reg[3]_1 ),
        .O(last_sect_buf));
  LUT3 #(
    .INIT(8'h7F)) 
    \sect_len_buf[9]_i_3 
       (.I0(fifo_burst_ready),
        .I1(\sect_len_buf_reg[3]_1 ),
        .I2(fifo_resp_ready),
        .O(\sect_len_buf[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_3),
        .I1(wreq_handling_reg_4),
        .I2(CO),
        .I3(last_sect_buf),
        .O(wreq_handling_reg_2));
endmodule

(* ORIG_REF_NAME = "pool_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    SR,
    rs2f_wreq_ack,
    wreq_handling_reg,
    empty_n_reg_0,
    S,
    \q_reg[92]_0 ,
    \q_reg[74]_0 ,
    \q_reg[70]_0 ,
    \q_reg[66]_0 ,
    \q_reg[78]_0 ,
    \q_reg[82]_0 ,
    \q_reg[86]_0 ,
    \q_reg[90]_0 ,
    \q_reg[93]_0 ,
    \q_reg[0]_0 ,
    ap_clk,
    last_sect_buf,
    CO,
    \align_len_reg[31] ,
    ap_rst_n,
    Q,
    last_sect_carry__3,
    full_n_reg_0,
    \q_reg[94]_0 );
  output fifo_wreq_valid;
  output [0:0]SR;
  output rs2f_wreq_ack;
  output [0:0]wreq_handling_reg;
  output empty_n_reg_0;
  output [1:0]S;
  output [90:0]\q_reg[92]_0 ;
  output [3:0]\q_reg[74]_0 ;
  output [3:0]\q_reg[70]_0 ;
  output [2:0]\q_reg[66]_0 ;
  output [3:0]\q_reg[78]_0 ;
  output [3:0]\q_reg[82]_0 ;
  output [3:0]\q_reg[86]_0 ;
  output [3:0]\q_reg[90]_0 ;
  output [2:0]\q_reg[93]_0 ;
  input \q_reg[0]_0 ;
  input ap_clk;
  input last_sect_buf;
  input [0:0]CO;
  input \align_len_reg[31] ;
  input ap_rst_n;
  input [3:0]Q;
  input [3:0]last_sect_carry__3;
  input [0:0]full_n_reg_0;
  input [73:0]\q_reg[94]_0 ;

  wire [0:0]CO;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_reg_0;
  wire [95:93]fifo_wreq_data;
  wire fifo_wreq_valid;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__2_n_0;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event_i_2_n_0;
  wire invalid_len_event_i_3_n_0;
  wire invalid_len_event_i_4_n_0;
  wire invalid_len_event_i_5_n_0;
  wire invalid_len_event_i_6_n_0;
  wire invalid_len_event_i_7_n_0;
  wire invalid_len_event_i_8_n_0;
  wire invalid_len_event_i_9_n_0;
  wire last_sect_buf;
  wire [3:0]last_sect_carry__3;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][65]_srl5_n_0 ;
  wire \mem_reg[4][66]_srl5_n_0 ;
  wire \mem_reg[4][67]_srl5_n_0 ;
  wire \mem_reg[4][68]_srl5_n_0 ;
  wire \mem_reg[4][69]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][70]_srl5_n_0 ;
  wire \mem_reg[4][71]_srl5_n_0 ;
  wire \mem_reg[4][72]_srl5_n_0 ;
  wire \mem_reg[4][73]_srl5_n_0 ;
  wire \mem_reg[4][74]_srl5_n_0 ;
  wire \mem_reg[4][75]_srl5_n_0 ;
  wire \mem_reg[4][76]_srl5_n_0 ;
  wire \mem_reg[4][77]_srl5_n_0 ;
  wire \mem_reg[4][78]_srl5_n_0 ;
  wire \mem_reg[4][79]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][80]_srl5_n_0 ;
  wire \mem_reg[4][81]_srl5_n_0 ;
  wire \mem_reg[4][82]_srl5_n_0 ;
  wire \mem_reg[4][83]_srl5_n_0 ;
  wire \mem_reg[4][84]_srl5_n_0 ;
  wire \mem_reg[4][85]_srl5_n_0 ;
  wire \mem_reg[4][86]_srl5_n_0 ;
  wire \mem_reg[4][87]_srl5_n_0 ;
  wire \mem_reg[4][88]_srl5_n_0 ;
  wire \mem_reg[4][89]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][90]_srl5_n_0 ;
  wire \mem_reg[4][91]_srl5_n_0 ;
  wire \mem_reg[4][92]_srl5_n_0 ;
  wire \mem_reg[4][93]_srl5_n_0 ;
  wire \mem_reg[4][94]_srl5_n_0 ;
  wire \mem_reg[4][95]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [2:0]\q_reg[66]_0 ;
  wire [3:0]\q_reg[70]_0 ;
  wire [3:0]\q_reg[74]_0 ;
  wire [3:0]\q_reg[78]_0 ;
  wire [3:0]\q_reg[82]_0 ;
  wire [3:0]\q_reg[86]_0 ;
  wire [3:0]\q_reg[90]_0 ;
  wire [90:0]\q_reg[92]_0 ;
  wire [2:0]\q_reg[93]_0 ;
  wire [73:0]\q_reg[94]_0 ;
  wire rs2f_wreq_ack;
  wire [0:0]wreq_handling_reg;

  LUT5 #(
    .INIT(32'h80AAFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(last_sect_buf),
        .I2(CO),
        .I3(\align_len_reg[31] ),
        .I4(ap_rst_n),
        .O(wreq_handling_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__0
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFDF5FFF5FF55FF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(\q_reg[0]_0 ),
        .I3(rs2f_wreq_ack),
        .I4(full_n_reg_0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hBF)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .O(full_n_i_2__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[92]_0 [68]),
        .O(\q_reg[70]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[92]_0 [67]),
        .O(\q_reg[70]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[92]_0 [66]),
        .O(\q_reg[70]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[92]_0 [65]),
        .O(\q_reg[70]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[92]_0 [72]),
        .O(\q_reg[74]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[92]_0 [71]),
        .O(\q_reg[74]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_3
       (.I0(\q_reg[92]_0 [70]),
        .O(\q_reg[74]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_4
       (.I0(\q_reg[92]_0 [69]),
        .O(\q_reg[74]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\q_reg[92]_0 [76]),
        .O(\q_reg[78]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_2
       (.I0(\q_reg[92]_0 [75]),
        .O(\q_reg[78]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_3
       (.I0(\q_reg[92]_0 [74]),
        .O(\q_reg[78]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_4
       (.I0(\q_reg[92]_0 [73]),
        .O(\q_reg[78]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_1
       (.I0(\q_reg[92]_0 [80]),
        .O(\q_reg[82]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_2
       (.I0(\q_reg[92]_0 [79]),
        .O(\q_reg[82]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_3
       (.I0(\q_reg[92]_0 [78]),
        .O(\q_reg[82]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__3_i_4
       (.I0(\q_reg[92]_0 [77]),
        .O(\q_reg[82]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_1
       (.I0(\q_reg[92]_0 [84]),
        .O(\q_reg[86]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_2
       (.I0(\q_reg[92]_0 [83]),
        .O(\q_reg[86]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_3
       (.I0(\q_reg[92]_0 [82]),
        .O(\q_reg[86]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__4_i_4
       (.I0(\q_reg[92]_0 [81]),
        .O(\q_reg[86]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_1
       (.I0(\q_reg[92]_0 [88]),
        .O(\q_reg[90]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_2
       (.I0(\q_reg[92]_0 [87]),
        .O(\q_reg[90]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_3
       (.I0(\q_reg[92]_0 [86]),
        .O(\q_reg[90]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__5_i_4
       (.I0(\q_reg[92]_0 [85]),
        .O(\q_reg[90]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_1
       (.I0(fifo_wreq_data[93]),
        .O(\q_reg[93]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_2
       (.I0(\q_reg[92]_0 [90]),
        .O(\q_reg[93]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__6_i_3
       (.I0(\q_reg[92]_0 [89]),
        .O(\q_reg[93]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[92]_0 [64]),
        .O(\q_reg[66]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[92]_0 [63]),
        .O(\q_reg[66]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[92]_0 [62]),
        .O(\q_reg[66]_0 [0]));
  LUT6 #(
    .INIT(64'h8888888A88888888)) 
    invalid_len_event_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_data[95]),
        .I2(invalid_len_event_i_2_n_0),
        .I3(invalid_len_event_i_3_n_0),
        .I4(invalid_len_event_i_4_n_0),
        .I5(invalid_len_event_i_5_n_0),
        .O(empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_2
       (.I0(\q_reg[92]_0 [72]),
        .I1(\q_reg[92]_0 [71]),
        .I2(\q_reg[92]_0 [70]),
        .I3(\q_reg[92]_0 [73]),
        .I4(invalid_len_event_i_6_n_0),
        .O(invalid_len_event_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_3
       (.I0(\q_reg[92]_0 [65]),
        .I1(\q_reg[92]_0 [62]),
        .I2(\q_reg[92]_0 [64]),
        .I3(\q_reg[92]_0 [63]),
        .I4(invalid_len_event_i_7_n_0),
        .O(invalid_len_event_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    invalid_len_event_i_4
       (.I0(\q_reg[92]_0 [78]),
        .I1(\q_reg[92]_0 [81]),
        .I2(\q_reg[92]_0 [79]),
        .I3(\q_reg[92]_0 [80]),
        .I4(invalid_len_event_i_8_n_0),
        .O(invalid_len_event_i_4_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    invalid_len_event_i_5
       (.I0(\q_reg[92]_0 [88]),
        .I1(\q_reg[92]_0 [89]),
        .I2(\q_reg[92]_0 [86]),
        .I3(\q_reg[92]_0 [87]),
        .I4(invalid_len_event_i_9_n_0),
        .O(invalid_len_event_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_6
       (.I0(\q_reg[92]_0 [75]),
        .I1(\q_reg[92]_0 [74]),
        .I2(\q_reg[92]_0 [77]),
        .I3(\q_reg[92]_0 [76]),
        .O(invalid_len_event_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_7
       (.I0(\q_reg[92]_0 [67]),
        .I1(\q_reg[92]_0 [68]),
        .I2(\q_reg[92]_0 [66]),
        .I3(\q_reg[92]_0 [69]),
        .O(invalid_len_event_i_7_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_8
       (.I0(\q_reg[92]_0 [83]),
        .I1(\q_reg[92]_0 [82]),
        .I2(\q_reg[92]_0 [85]),
        .I3(\q_reg[92]_0 [84]),
        .O(invalid_len_event_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    invalid_len_event_i_9
       (.I0(fifo_wreq_data[93]),
        .I1(\q_reg[92]_0 [90]),
        .I2(fifo_wreq_data[94]),
        .I3(fifo_wreq_data[95]),
        .O(invalid_len_event_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(Q[3]),
        .I1(last_sect_carry__3[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(Q[2]),
        .I1(last_sect_carry__3[2]),
        .I2(last_sect_carry__3[1]),
        .I3(Q[1]),
        .I4(last_sect_carry__3[0]),
        .I5(Q[0]),
        .O(S[0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [62]),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][65]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][65]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [63]),
        .Q(\mem_reg[4][65]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][66]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][66]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [64]),
        .Q(\mem_reg[4][66]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][67]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][67]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [65]),
        .Q(\mem_reg[4][67]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][68]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][68]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [66]),
        .Q(\mem_reg[4][68]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][69]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][69]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [67]),
        .Q(\mem_reg[4][69]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][70]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][70]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [68]),
        .Q(\mem_reg[4][70]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][71]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][71]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [69]),
        .Q(\mem_reg[4][71]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][72]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][72]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [70]),
        .Q(\mem_reg[4][72]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][73]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][73]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [71]),
        .Q(\mem_reg[4][73]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][74]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][74]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [72]),
        .Q(\mem_reg[4][74]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][75]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][75]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][75]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][76]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][76]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][76]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][77]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][77]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][77]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][78]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][78]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][78]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][79]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][79]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][79]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][80]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][80]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][80]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][81]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][81]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][81]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][82]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][82]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][82]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][83]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][83]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][83]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][84]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][84]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][84]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][85]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][85]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][85]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][86]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][86]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][86]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][87]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][87]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][87]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][88]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][88]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][88]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][89]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][89]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][89]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][90]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][90]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][90]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][91]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][91]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][91]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][92]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][92]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][92]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][93]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][93]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][93]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][94]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][94]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][94]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][95]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][95]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [73]),
        .Q(\mem_reg[4][95]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[94]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB777744448880)) 
    \pout[0]_i_1 
       (.I0(\q_reg[0]_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA04FF005FA0FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC8CCCC6CCCCCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\q_reg[0]_0 ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [61]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [62]),
        .R(SR));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][65]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [63]),
        .R(SR));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][66]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [64]),
        .R(SR));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][67]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [65]),
        .R(SR));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][68]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [66]),
        .R(SR));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][69]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [67]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [6]),
        .R(SR));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][70]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [68]),
        .R(SR));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][71]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [69]),
        .R(SR));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][72]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [70]),
        .R(SR));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][73]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [71]),
        .R(SR));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][74]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [72]),
        .R(SR));
  FDRE \q_reg[75] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][75]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [73]),
        .R(SR));
  FDRE \q_reg[76] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][76]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [74]),
        .R(SR));
  FDRE \q_reg[77] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][77]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [75]),
        .R(SR));
  FDRE \q_reg[78] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][78]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [76]),
        .R(SR));
  FDRE \q_reg[79] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][79]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [77]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [7]),
        .R(SR));
  FDRE \q_reg[80] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][80]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [78]),
        .R(SR));
  FDRE \q_reg[81] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][81]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [79]),
        .R(SR));
  FDRE \q_reg[82] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][82]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [80]),
        .R(SR));
  FDRE \q_reg[83] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][83]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [81]),
        .R(SR));
  FDRE \q_reg[84] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][84]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [82]),
        .R(SR));
  FDRE \q_reg[85] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][85]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [83]),
        .R(SR));
  FDRE \q_reg[86] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][86]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [84]),
        .R(SR));
  FDRE \q_reg[87] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][87]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [85]),
        .R(SR));
  FDRE \q_reg[88] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][88]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [86]),
        .R(SR));
  FDRE \q_reg[89] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][89]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [87]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [8]),
        .R(SR));
  FDRE \q_reg[90] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][90]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [88]),
        .R(SR));
  FDRE \q_reg[91] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][91]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [89]),
        .R(SR));
  FDRE \q_reg[92] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][92]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [90]),
        .R(SR));
  FDRE \q_reg[93] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][93]_srl5_n_0 ),
        .Q(fifo_wreq_data[93]),
        .R(SR));
  FDRE \q_reg[94] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][94]_srl5_n_0 ),
        .Q(fifo_wreq_data[94]),
        .R(SR));
  FDRE \q_reg[95] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][95]_srl5_n_0 ),
        .Q(fifo_wreq_data[95]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(\q_reg[0]_0 ),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[92]_0 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pool_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized0_5
   (readRequestFIFONotEmpty,
    rs2f_rreq_ack,
    S,
    empty_n_reg_0,
    \sect_len_buf_reg[7] ,
    \q_reg[64]_0 ,
    \q_reg[64]_1 ,
    invalid_len_event0,
    SR,
    E,
    ap_clk,
    Q,
    last_sect_carry__3,
    ap_rst_n,
    \start_addr_reg[2] ,
    \start_addr_reg[2]_0 ,
    \start_addr_reg[2]_1 ,
    \could_multi_bursts.arlen_buf[3]_i_3_0 ,
    \could_multi_bursts.arlen_buf[3]_i_3_1 ,
    data_vld_reg_0,
    \q_reg[61]_0 );
  output readRequestFIFONotEmpty;
  output rs2f_rreq_ack;
  output [1:0]S;
  output [0:0]empty_n_reg_0;
  output \sect_len_buf_reg[7] ;
  output [0:0]\q_reg[64]_0 ;
  output [62:0]\q_reg[64]_1 ;
  output invalid_len_event0;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input [3:0]Q;
  input [3:0]last_sect_carry__3;
  input ap_rst_n;
  input \start_addr_reg[2] ;
  input [0:0]\start_addr_reg[2]_0 ;
  input \start_addr_reg[2]_1 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  input [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  input [0:0]data_vld_reg_0;
  input [61:0]\q_reg[61]_0 ;

  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_0 ;
  wire [5:0]\could_multi_bursts.arlen_buf[3]_i_3_1 ;
  wire \could_multi_bursts.arlen_buf[3]_i_4_n_0 ;
  wire \could_multi_bursts.arlen_buf[3]_i_5_n_0 ;
  wire data_vld_i_1__3_n_0;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire [0:0]empty_n_reg_0;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3__1_n_0;
  wire full_n_i_4__0_n_0;
  wire invalid_len_event0;
  wire [3:0]last_sect_carry__3;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__0_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [61:0]\q_reg[61]_0 ;
  wire [0:0]\q_reg[64]_0 ;
  wire [62:0]\q_reg[64]_1 ;
  wire readRequestFIFONotEmpty;
  wire rs2f_rreq_ack;
  wire \sect_len_buf_reg[7] ;
  wire \start_addr_reg[2] ;
  wire [0:0]\start_addr_reg[2]_0 ;
  wire \start_addr_reg[2]_1 ;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[64]_1 [62]),
        .O(\q_reg[64]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    \align_len[31]_i_1 
       (.I0(readRequestFIFONotEmpty),
        .I1(\start_addr_reg[2]_1 ),
        .I2(\start_addr_reg[2]_0 ),
        .I3(\start_addr_reg[2] ),
        .O(empty_n_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_4 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [3]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [3]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [5]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [5]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [4]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [4]),
        .O(\could_multi_bursts.arlen_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_5 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_3_0 [0]),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_1 [0]),
        .I2(\could_multi_bursts.arlen_buf[3]_i_3_1 [1]),
        .I3(\could_multi_bursts.arlen_buf[3]_i_3_0 [1]),
        .I4(\could_multi_bursts.arlen_buf[3]_i_3_1 [2]),
        .I5(\could_multi_bursts.arlen_buf[3]_i_3_0 [2]),
        .O(\could_multi_bursts.arlen_buf[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__3
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2__0_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(E),
        .D(data_vld_reg_n_0),
        .Q(readRequestFIFONotEmpty),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__5
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_rreq_ack),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3__1_n_0),
        .I5(full_n_i_4__0_n_0),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(\start_addr_reg[2] ),
        .I2(\start_addr_reg[2]_0 ),
        .I3(\start_addr_reg[2]_1 ),
        .I4(readRequestFIFONotEmpty),
        .O(full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3__1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    full_n_i_4__0
       (.I0(\start_addr_reg[2] ),
        .I1(\start_addr_reg[2]_0 ),
        .I2(\start_addr_reg[2]_1 ),
        .I3(readRequestFIFONotEmpty),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(readRequestFIFONotEmpty),
        .I1(\q_reg[64]_1 [62]),
        .O(invalid_len_event0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(Q[3]),
        .I1(last_sect_carry__3[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(Q[2]),
        .I1(last_sect_carry__3[2]),
        .I2(last_sect_carry__3[0]),
        .I3(Q[0]),
        .I4(last_sect_carry__3[1]),
        .I5(Q[1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(rs2f_rreq_ack),
        .I1(data_vld_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[61]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__0_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5FA0FF00FA04FF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[2]_i_2__0 
       (.I0(readRequestFIFONotEmpty),
        .I1(\start_addr_reg[2]_1 ),
        .I2(\start_addr_reg[2]_0 ),
        .I3(\start_addr_reg[2] ),
        .O(\pout[2]_i_2__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [61]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [62]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[64]_1 [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pool_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    \could_multi_bursts.next_loop ,
    invalid_len_event_reg2_reg,
    push,
    next_resp0,
    push_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_clk,
    SR,
    next_resp,
    in,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    ap_rst_n,
    \could_multi_bursts.sect_handling_reg_0 ,
    fifo_burst_ready,
    \q_reg[1]_0 ,
    \could_multi_bursts.sect_handling_reg_1 ,
    m_axi_gmem_BVALID,
    next_resp_reg,
    \could_multi_bursts.sect_handling_reg_2 );
  output fifo_resp_ready;
  output \could_multi_bursts.next_loop ;
  output invalid_len_event_reg2_reg;
  output push;
  output next_resp0;
  output push_0;
  output \could_multi_bursts.sect_handling_reg ;
  input ap_clk;
  input [0:0]SR;
  input next_resp;
  input [0:0]in;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input ap_rst_n;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input fifo_burst_ready;
  input \q_reg[1]_0 ;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input \could_multi_bursts.sect_handling_reg_2 ;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire \could_multi_bursts.sect_handling_reg_2 ;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__3_n_0;
  wire [0:0]in;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4__0_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h53500000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(in),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I4(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_resp_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_burst_ready),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_2 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__1
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__2_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFD5DDDDDDDDDD)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(fifo_resp_ready),
        .I2(full_n_i_2__3_n_0),
        .I3(\could_multi_bursts.next_loop ),
        .I4(pop0),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    full_n_i_2__3
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[0]),
        .I3(pout_reg[1]),
        .O(full_n_i_2__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\q_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .O(aw2b_awdata));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(in),
        .O(push));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1__0 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg[0]),
        .I4(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hF708AE51)) 
    \pout[2]_i_1 
       (.I0(pout_reg[0]),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pop0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(next_resp_reg),
        .O(push_0));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \pout[3]_i_2 
       (.I0(pout_reg[3]),
        .I1(pout_reg[0]),
        .I2(\pout[3]_i_4__0_n_0 ),
        .I3(pout_reg[1]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \pout[3]_i_4__0 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pool_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized1_4
   (ap_rst_n_0,
    full_n_reg_0,
    E,
    next_rreq,
    ap_rst_n_1,
    full_n_reg_1,
    full_n_reg_2,
    full_n_reg_3,
    full_n_reg_4,
    full_n_reg_5,
    full_n_reg_6,
    \start_addr_buf_reg[2] ,
    \start_addr_buf_reg[3] ,
    \start_addr_buf_reg[4] ,
    \start_addr_buf_reg[5] ,
    \start_addr_buf_reg[6] ,
    \start_addr_buf_reg[7] ,
    \start_addr_buf_reg[8] ,
    \start_addr_buf_reg[9] ,
    \start_addr_buf_reg[10] ,
    \start_addr_buf_reg[11] ,
    full_n_reg_7,
    invalid_len_event_reg2_reg,
    rreq_handling_reg,
    D,
    full_n_reg_8,
    p_21_in,
    rreq_handling_reg_0,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.arlen_buf_reg[0] ,
    rreq_handling_reg_1,
    Q,
    rreq_handling_reg_2,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_len_buf_reg[1] ,
    invalid_len_event_reg2,
    readRequestFIFONotEmpty,
    \sect_cnt_reg[51] ,
    sect_cnt0,
    \sect_cnt_reg[0] ,
    rreq_handling_reg_3,
    next_beat,
    data_vld_reg_0,
    beat_valid,
    empty_n_reg_0,
    rdata_ack_t,
    invalid_len_event);
  output [0:0]ap_rst_n_0;
  output full_n_reg_0;
  output [0:0]E;
  output next_rreq;
  output [0:0]ap_rst_n_1;
  output full_n_reg_1;
  output full_n_reg_2;
  output full_n_reg_3;
  output full_n_reg_4;
  output full_n_reg_5;
  output full_n_reg_6;
  output \start_addr_buf_reg[2] ;
  output \start_addr_buf_reg[3] ;
  output \start_addr_buf_reg[4] ;
  output \start_addr_buf_reg[5] ;
  output \start_addr_buf_reg[6] ;
  output \start_addr_buf_reg[7] ;
  output \start_addr_buf_reg[8] ;
  output \start_addr_buf_reg[9] ;
  output \start_addr_buf_reg[10] ;
  output \start_addr_buf_reg[11] ;
  output full_n_reg_7;
  output invalid_len_event_reg2_reg;
  output [0:0]rreq_handling_reg;
  output [51:0]D;
  output [0:0]full_n_reg_8;
  output p_21_in;
  output rreq_handling_reg_0;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.arlen_buf_reg[0] ;
  input rreq_handling_reg_1;
  input [3:0]Q;
  input [0:0]rreq_handling_reg_2;
  input [9:0]\sect_len_buf_reg[9] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input [1:0]\sect_len_buf_reg[1] ;
  input invalid_len_event_reg2;
  input readRequestFIFONotEmpty;
  input [51:0]\sect_cnt_reg[51] ;
  input [50:0]sect_cnt0;
  input [0:0]\sect_cnt_reg[0] ;
  input rreq_handling_reg_3;
  input next_beat;
  input [0:0]data_vld_reg_0;
  input beat_valid;
  input empty_n_reg_0;
  input rdata_ack_t;
  input invalid_len_event;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.arlen_buf_reg[0] ;
  wire data_vld_i_1__4_n_0;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire fifo_rctl_ready;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__6_n_0;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire full_n_reg_2;
  wire full_n_reg_3;
  wire full_n_reg_4;
  wire full_n_reg_5;
  wire full_n_reg_6;
  wire full_n_reg_7;
  wire [0:0]full_n_reg_8;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_gmem_ARREADY;
  wire next_beat;
  wire next_rreq;
  wire p_21_in;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire \pout[3]_i_3__0_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire [0:0]rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]rreq_handling_reg_2;
  wire rreq_handling_reg_3;
  wire [50:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [51:0]\sect_cnt_reg[51] ;
  wire [1:0]\sect_len_buf_reg[1] ;
  wire [9:0]\sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_buf_reg[10] ;
  wire \start_addr_buf_reg[11] ;
  wire \start_addr_buf_reg[2] ;
  wire \start_addr_buf_reg[3] ;
  wire \start_addr_buf_reg[4] ;
  wire \start_addr_buf_reg[5] ;
  wire \start_addr_buf_reg[6] ;
  wire \start_addr_buf_reg[7] ;
  wire \start_addr_buf_reg[8] ;
  wire \start_addr_buf_reg[9] ;

  LUT6 #(
    .INIT(64'h4040FF4000000000)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem_ARREADY),
        .I5(ap_rst_n),
        .O(invalid_len_event_reg2_reg));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I3(fifo_rctl_ready),
        .O(p_21_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF88080000)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[0]),
        .O(full_n_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF88080000)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[1]),
        .O(full_n_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFFF88080000)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[2]),
        .O(full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .O(full_n_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF88080000)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(Q[3]),
        .O(full_n_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ap_rst_n),
        .I1(full_n_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCC44C4)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_1),
        .O(full_n_reg_7));
  LUT6 #(
    .INIT(64'hBAFAFAFABABABABA)) 
    data_vld_i_1__4
       (.I0(p_21_in),
        .I1(\pout[3]_i_3__0_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(data_vld_reg_0),
        .I4(next_beat),
        .I5(empty_n_reg_n_0),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4FFF)) 
    empty_n_i_1
       (.I0(full_n_reg_0),
        .I1(rreq_handling_reg_2),
        .I2(rreq_handling_reg_1),
        .I3(readRequestFIFONotEmpty),
        .O(rreq_handling_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF22A2AAAA)) 
    empty_n_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(empty_n_reg_0),
        .I3(rdata_ack_t),
        .I4(data_vld_reg_0),
        .I5(data_vld_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hCCCC44C4FFFFFFFF)) 
    empty_n_i_2__1
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I2(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.arlen_buf_reg[0] ),
        .I5(rreq_handling_reg_1),
        .O(full_n_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFD500FFFF)) 
    full_n_i_1__6
       (.I0(empty_n_reg_n_0),
        .I1(next_beat),
        .I2(data_vld_reg_0),
        .I3(data_vld_reg_n_0),
        .I4(ap_rst_n),
        .I5(full_n_i_2__6_n_0),
        .O(full_n_i_1__6_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA8AAAAAAA)) 
    full_n_i_2__6
       (.I0(fifo_rctl_ready),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .I4(pout_reg[0]),
        .I5(\pout[3]_i_4_n_0 ),
        .O(full_n_i_2__6_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    invalid_len_event_reg2_i_1
       (.I0(full_n_reg_0),
        .O(full_n_reg_8));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4_n_0 ),
        .I1(pout_reg[0]),
        .I2(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hA69A)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg[2]),
        .I1(pout_reg[1]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg[0]),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0CCC000051110000)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_0 ),
        .I1(empty_n_reg_n_0),
        .I2(next_beat),
        .I3(data_vld_reg_0),
        .I4(data_vld_reg_n_0),
        .I5(p_21_in),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[3]),
        .I1(pout_reg[2]),
        .I2(pout_reg[1]),
        .I3(pout_reg[0]),
        .I4(\pout[3]_i_4_n_0 ),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[0]),
        .I1(pout_reg[1]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(\pout[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hF777FFFF)) 
    \pout[3]_i_4 
       (.I0(p_21_in),
        .I1(data_vld_reg_n_0),
        .I2(data_vld_reg_0),
        .I3(next_beat),
        .I4(empty_n_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    readRequestFIFONotEmptyReg_i_1
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg_2),
        .I2(full_n_reg_0),
        .I3(rreq_handling_reg_3),
        .I4(readRequestFIFONotEmpty),
        .O(next_rreq));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_1),
        .I1(rreq_handling_reg_3),
        .I2(invalid_len_event),
        .I3(rreq_handling_reg_2),
        .I4(full_n_reg_0),
        .O(rreq_handling_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(\sect_cnt_reg[51] [0]),
        .I1(next_rreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(\sect_cnt_reg[51] [10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(\sect_cnt_reg[51] [11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(\sect_cnt_reg[51] [12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(\sect_cnt_reg[51] [13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(\sect_cnt_reg[51] [14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(\sect_cnt_reg[51] [15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(\sect_cnt_reg[51] [16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(\sect_cnt_reg[51] [17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(\sect_cnt_reg[51] [18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\sect_cnt_reg[51] [19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(\sect_cnt_reg[51] [1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(\sect_cnt_reg[51] [20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(\sect_cnt_reg[51] [21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(\sect_cnt_reg[51] [22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(\sect_cnt_reg[51] [23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(\sect_cnt_reg[51] [24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(\sect_cnt_reg[51] [25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(\sect_cnt_reg[51] [26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(\sect_cnt_reg[51] [27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(\sect_cnt_reg[51] [28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(\sect_cnt_reg[51] [29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(\sect_cnt_reg[51] [2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(\sect_cnt_reg[51] [30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(\sect_cnt_reg[51] [31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(\sect_cnt_reg[51] [32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(\sect_cnt_reg[51] [33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(\sect_cnt_reg[51] [34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(\sect_cnt_reg[51] [35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(\sect_cnt_reg[51] [36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(\sect_cnt_reg[51] [37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(\sect_cnt_reg[51] [38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(\sect_cnt_reg[51] [39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(\sect_cnt_reg[51] [3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(\sect_cnt_reg[51] [40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(\sect_cnt_reg[51] [41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(\sect_cnt_reg[51] [42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(\sect_cnt_reg[51] [43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(\sect_cnt_reg[51] [44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(\sect_cnt_reg[51] [45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(\sect_cnt_reg[51] [46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(\sect_cnt_reg[51] [47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(\sect_cnt_reg[51] [48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(\sect_cnt_reg[51] [49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(\sect_cnt_reg[51] [4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(\sect_cnt_reg[51] [50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_rreq),
        .I1(full_n_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(\sect_cnt_reg[51] [51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(\sect_cnt_reg[51] [5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(\sect_cnt_reg[51] [6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(\sect_cnt_reg[51] [7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(\sect_cnt_reg[51] [8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(\sect_cnt_reg[51] [9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [0]),
        .I4(\sect_len_buf_reg[9]_0 [0]),
        .I5(\sect_len_buf_reg[1] [0]),
        .O(\start_addr_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [1]),
        .I4(\sect_len_buf_reg[9]_0 [1]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [2]),
        .I4(\sect_len_buf_reg[9]_0 [2]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [3]),
        .I4(\sect_len_buf_reg[9]_0 [3]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [4]),
        .I4(\sect_len_buf_reg[9]_0 [4]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [5]),
        .I4(\sect_len_buf_reg[9]_0 [5]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [6]),
        .I4(\sect_len_buf_reg[9]_0 [6]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[8] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [7]),
        .I4(\sect_len_buf_reg[9]_0 [7]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[9] ));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [8]),
        .I4(\sect_len_buf_reg[9]_0 [8]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(full_n_reg_0),
        .O(full_n_reg_1));
  LUT6 #(
    .INIT(64'hF3FFC1CD333F010D)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(full_n_reg_0),
        .I1(CO),
        .I2(rreq_handling_reg_2),
        .I3(\sect_len_buf_reg[9] [9]),
        .I4(\sect_len_buf_reg[9]_0 [9]),
        .I5(\sect_len_buf_reg[1] [1]),
        .O(\start_addr_buf_reg[11] ));
endmodule

(* ORIG_REF_NAME = "pool_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    D,
    E,
    ap_clk,
    SR,
    empty_n_reg_0,
    empty_n_reg_1,
    gmem_WREADY,
    push,
    ap_rst_n);
  output full_n_reg_0;
  output [1:0]D;
  output [0:0]E;
  input ap_clk;
  input [0:0]SR;
  input [3:0]empty_n_reg_0;
  input empty_n_reg_1;
  input gmem_WREADY;
  input push;
  input ap_rst_n;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire [3:0]empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_n_0;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4_n_0;
  wire full_n_reg_0;
  wire gmem_WREADY;
  wire pop0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(empty_n_reg_0[3]),
        .I1(empty_n_reg_n_0),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_0[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFAAAEAEAAAAAEAE)) 
    \ap_CS_fsm[48]_i_1 
       (.I0(empty_n_reg_0[2]),
        .I1(empty_n_reg_0[3]),
        .I2(empty_n_reg_n_0),
        .I3(gmem_WREADY),
        .I4(empty_n_reg_1),
        .I5(empty_n_reg_0[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_2_n_0),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_0[3]),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFBFBFBFBFBFB)) 
    full_n_i_1__4
       (.I0(full_n_i_2_n_0),
        .I1(ap_rst_n),
        .I2(full_n_reg_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(full_n_i_3_n_0),
        .I5(full_n_i_4_n_0),
        .O(full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h2A22)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(empty_n_reg_n_0),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_0[3]),
        .O(full_n_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .O(full_n_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'hA2000000)) 
    full_n_i_4
       (.I0(push),
        .I1(empty_n_reg_0[3]),
        .I2(empty_n_reg_1),
        .I3(empty_n_reg_n_0),
        .I4(data_vld_reg_n_0),
        .O(full_n_i_4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \i_V_reg_219[5]_i_2 
       (.I0(empty_n_reg_1),
        .I1(empty_n_reg_n_0),
        .I2(empty_n_reg_0[3]),
        .O(E));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFDFBFBF20204000)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00BF00)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(\pout[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \pout[2]_i_3 
       (.I0(empty_n_reg_0[3]),
        .I1(empty_n_reg_1),
        .I2(empty_n_reg_n_0),
        .O(pop0));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    ap_block_pp0_stage0_subdone,
    \state_reg[0] ,
    s_ready_t_reg_0,
    s_ready_t_reg_1,
    s_ready_t_reg_2,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    I_RDATA,
    ap_clk,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    SR,
    Q,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter12,
    ap_rst_n,
    m_axi_gmem_ARREADY,
    gmem_ARVALID,
    gmem_RREADY,
    \data_p2_reg[61] );
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output ap_block_pp0_stage0_subdone;
  output [0:0]\state_reg[0] ;
  output [0:0]s_ready_t_reg_0;
  output [0:0]s_ready_t_reg_1;
  output [0:0]s_ready_t_reg_2;
  output [61:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [17:0]I_RDATA;
  input ap_clk;
  input [31:0]m_axi_gmem_RDATA;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RLAST;
  input m_axi_gmem_RVALID;
  input [0:0]SR;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter12;
  input ap_rst_n;
  input m_axi_gmem_ARREADY;
  input gmem_ARVALID;
  input gmem_RREADY;
  input [61:0]\data_p2_reg[61] ;

  wire [17:0]I_RDATA;
  wire [1:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:2]align_len0;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter5;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [9:0]beat_len_buf;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_3;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire \bus_equal_gen.data_buf_reg_n_0_[0] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[10] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[11] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[12] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[13] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[14] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[15] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[16] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[17] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[1] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[2] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[3] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[4] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[5] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[6] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[7] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[8] ;
  wire \bus_equal_gen.data_buf_reg_n_0_[9] ;
  wire \bus_equal_gen.rdata_valid_t_reg_n_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [61:0]\data_p2_reg[61] ;
  wire [34:34]data_pack;
  wire [63:2]end_addr;
  wire \end_addr_buf[13]_i_2_n_0 ;
  wire \end_addr_buf[13]_i_3_n_0 ;
  wire \end_addr_buf[13]_i_4_n_0 ;
  wire \end_addr_buf[13]_i_5_n_0 ;
  wire \end_addr_buf[17]_i_2_n_0 ;
  wire \end_addr_buf[17]_i_3_n_0 ;
  wire \end_addr_buf[17]_i_4_n_0 ;
  wire \end_addr_buf[17]_i_5_n_0 ;
  wire \end_addr_buf[21]_i_2_n_0 ;
  wire \end_addr_buf[21]_i_3_n_0 ;
  wire \end_addr_buf[21]_i_4_n_0 ;
  wire \end_addr_buf[21]_i_5_n_0 ;
  wire \end_addr_buf[25]_i_2_n_0 ;
  wire \end_addr_buf[25]_i_3_n_0 ;
  wire \end_addr_buf[25]_i_4_n_0 ;
  wire \end_addr_buf[25]_i_5_n_0 ;
  wire \end_addr_buf[29]_i_2_n_0 ;
  wire \end_addr_buf[29]_i_3_n_0 ;
  wire \end_addr_buf[29]_i_4_n_0 ;
  wire \end_addr_buf[29]_i_5_n_0 ;
  wire \end_addr_buf[33]_i_2_n_0 ;
  wire \end_addr_buf[33]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_2_n_0 ;
  wire \end_addr_buf[5]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_4_n_0 ;
  wire \end_addr_buf[5]_i_5_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_3_n_0 ;
  wire \end_addr_buf[9]_i_4_n_0 ;
  wire \end_addr_buf[9]_i_5_n_0 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[13]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[17]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[21]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[25]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[29]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[33]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[37]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[41]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[45]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[49]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[53]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[57]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[5]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[61]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[9]_i_1__0_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_rctl_n_0;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_16;
  wire fifo_rctl_n_17;
  wire fifo_rctl_n_18;
  wire fifo_rctl_n_19;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_20;
  wire fifo_rctl_n_21;
  wire fifo_rctl_n_22;
  wire fifo_rctl_n_24;
  wire fifo_rctl_n_25;
  wire fifo_rctl_n_26;
  wire fifo_rctl_n_27;
  wire fifo_rctl_n_28;
  wire fifo_rctl_n_29;
  wire fifo_rctl_n_30;
  wire fifo_rctl_n_31;
  wire fifo_rctl_n_32;
  wire fifo_rctl_n_33;
  wire fifo_rctl_n_34;
  wire fifo_rctl_n_35;
  wire fifo_rctl_n_36;
  wire fifo_rctl_n_37;
  wire fifo_rctl_n_38;
  wire fifo_rctl_n_39;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_40;
  wire fifo_rctl_n_41;
  wire fifo_rctl_n_42;
  wire fifo_rctl_n_43;
  wire fifo_rctl_n_44;
  wire fifo_rctl_n_45;
  wire fifo_rctl_n_46;
  wire fifo_rctl_n_47;
  wire fifo_rctl_n_48;
  wire fifo_rctl_n_49;
  wire fifo_rctl_n_5;
  wire fifo_rctl_n_50;
  wire fifo_rctl_n_51;
  wire fifo_rctl_n_52;
  wire fifo_rctl_n_53;
  wire fifo_rctl_n_54;
  wire fifo_rctl_n_55;
  wire fifo_rctl_n_56;
  wire fifo_rctl_n_57;
  wire fifo_rctl_n_58;
  wire fifo_rctl_n_59;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_60;
  wire fifo_rctl_n_61;
  wire fifo_rctl_n_62;
  wire fifo_rctl_n_63;
  wire fifo_rctl_n_64;
  wire fifo_rctl_n_65;
  wire fifo_rctl_n_66;
  wire fifo_rctl_n_67;
  wire fifo_rctl_n_68;
  wire fifo_rctl_n_69;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_70;
  wire fifo_rctl_n_71;
  wire fifo_rctl_n_72;
  wire fifo_rctl_n_73;
  wire fifo_rctl_n_74;
  wire fifo_rctl_n_75;
  wire fifo_rctl_n_78;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire [64:64]fifo_rreq_data;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_5;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_i_3__0_n_0;
  wire first_sect_carry__1_i_4__0_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1__0_n_0;
  wire first_sect_carry__2_i_2__0_n_0;
  wire first_sect_carry__2_i_3__0_n_0;
  wire first_sect_carry__2_i_4__0_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1__0_n_0;
  wire first_sect_carry__3_i_2__0_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire gmem_ARVALID;
  wire gmem_RREADY;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1__0_n_0;
  wire last_sect_carry__1_i_2__0_n_0;
  wire last_sect_carry__1_i_3__0_n_0;
  wire last_sect_carry__1_i_4__0_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1__0_n_0;
  wire last_sect_carry__2_i_2__0_n_0;
  wire last_sect_carry__2_i_3__0_n_0;
  wire last_sect_carry__2_i_4__0_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire next_beat;
  wire next_rreq;
  wire [51:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [5:0]p_0_in__1;
  wire p_21_in;
  wire p_22_in;
  wire pop0;
  wire [61:0]q;
  wire rdata_ack_t;
  wire readRequestFIFONotEmpty;
  wire readRequestFIFONotEmptyReg_reg_n_0;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [61:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [0:0]s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire [0:0]s_ready_t_reg_2;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [0:0]\state_reg[0] ;
  wire zero_len_event0;
  wire [3:2]NLW_align_len0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_align_len0_carry_O_UNCONNECTED;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({NLW_align_len0_carry_CO_UNCONNECTED[3:2],align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data,1'b0}),
        .O({NLW_align_len0_carry_O_UNCONNECTED[3],align_len0[31],align_len0[2],NLW_align_len0_carry_O_UNCONNECTED[0]}),
        .S({1'b0,1'b1,zero_len_event0,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.Q({data_pack,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9,buff_rdata_n_10,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .dout_valid_reg_0(buff_rdata_n_3),
        .dout_valid_reg_1(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .next_beat(next_beat),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_22),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_12),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_11),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_10),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_9),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_8),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_7),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_6),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_5),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_21),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_20),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_19),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_17),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_16),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_15),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_14),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_beat),
        .D(buff_rdata_n_13),
        .Q(\bus_equal_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_3),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_22),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.araddr_buf[63]_i_3_n_0 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_6),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_7),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_8),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_9),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__1[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_21_in),
        .D(p_0_in__1[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_0));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_21),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_3 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_4 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_5 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_2 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_3 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_4 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_5 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_2 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_3 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_4 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_5 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_2 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_3 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_4 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_5 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[9]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1__0 
       (.CI(\end_addr_buf_reg[9]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[13]_i_1__0_n_0 ,\end_addr_buf_reg[13]_i_1__0_n_1 ,\end_addr_buf_reg[13]_i_1__0_n_2 ,\end_addr_buf_reg[13]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({\end_addr_buf[13]_i_2_n_0 ,\end_addr_buf[13]_i_3_n_0 ,\end_addr_buf[13]_i_4_n_0 ,\end_addr_buf[13]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1__0 
       (.CI(\end_addr_buf_reg[13]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[17]_i_1__0_n_0 ,\end_addr_buf_reg[17]_i_1__0_n_1 ,\end_addr_buf_reg[17]_i_1__0_n_2 ,\end_addr_buf_reg[17]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({\end_addr_buf[17]_i_2_n_0 ,\end_addr_buf[17]_i_3_n_0 ,\end_addr_buf[17]_i_4_n_0 ,\end_addr_buf[17]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1__0 
       (.CI(\end_addr_buf_reg[17]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[21]_i_1__0_n_0 ,\end_addr_buf_reg[21]_i_1__0_n_1 ,\end_addr_buf_reg[21]_i_1__0_n_2 ,\end_addr_buf_reg[21]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({\end_addr_buf[21]_i_2_n_0 ,\end_addr_buf[21]_i_3_n_0 ,\end_addr_buf[21]_i_4_n_0 ,\end_addr_buf[21]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1__0 
       (.CI(\end_addr_buf_reg[21]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[25]_i_1__0_n_0 ,\end_addr_buf_reg[25]_i_1__0_n_1 ,\end_addr_buf_reg[25]_i_1__0_n_2 ,\end_addr_buf_reg[25]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({\end_addr_buf[25]_i_2_n_0 ,\end_addr_buf[25]_i_3_n_0 ,\end_addr_buf[25]_i_4_n_0 ,\end_addr_buf[25]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1__0 
       (.CI(\end_addr_buf_reg[25]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[29]_i_1__0_n_0 ,\end_addr_buf_reg[29]_i_1__0_n_1 ,\end_addr_buf_reg[29]_i_1__0_n_2 ,\end_addr_buf_reg[29]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({\end_addr_buf[29]_i_2_n_0 ,\end_addr_buf[29]_i_3_n_0 ,\end_addr_buf[29]_i_4_n_0 ,\end_addr_buf[29]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[33]_i_1__0 
       (.CI(\end_addr_buf_reg[29]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[33]_i_1__0_n_0 ,\end_addr_buf_reg[33]_i_1__0_n_1 ,\end_addr_buf_reg[33]_i_1__0_n_2 ,\end_addr_buf_reg[33]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] }),
        .O(end_addr[33:30]),
        .S({\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[33]_i_2_n_0 ,\end_addr_buf[33]_i_3_n_0 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[37]_i_1__0 
       (.CI(\end_addr_buf_reg[33]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[37]_i_1__0_n_0 ,\end_addr_buf_reg[37]_i_1__0_n_1 ,\end_addr_buf_reg[37]_i_1__0_n_2 ,\end_addr_buf_reg[37]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[37:34]),
        .S({\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] }));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[41]_i_1__0 
       (.CI(\end_addr_buf_reg[37]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[41]_i_1__0_n_0 ,\end_addr_buf_reg[41]_i_1__0_n_1 ,\end_addr_buf_reg[41]_i_1__0_n_2 ,\end_addr_buf_reg[41]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:38]),
        .S({\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[45]_i_1__0 
       (.CI(\end_addr_buf_reg[41]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[45]_i_1__0_n_0 ,\end_addr_buf_reg[45]_i_1__0_n_1 ,\end_addr_buf_reg[45]_i_1__0_n_2 ,\end_addr_buf_reg[45]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[45:42]),
        .S({\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] }));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[49]_i_1__0 
       (.CI(\end_addr_buf_reg[45]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[49]_i_1__0_n_0 ,\end_addr_buf_reg[49]_i_1__0_n_1 ,\end_addr_buf_reg[49]_i_1__0_n_2 ,\end_addr_buf_reg[49]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:46]),
        .S({\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[53]_i_1__0 
       (.CI(\end_addr_buf_reg[49]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[53]_i_1__0_n_0 ,\end_addr_buf_reg[53]_i_1__0_n_1 ,\end_addr_buf_reg[53]_i_1__0_n_2 ,\end_addr_buf_reg[53]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[53:50]),
        .S({\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] }));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[57]_i_1__0 
       (.CI(\end_addr_buf_reg[53]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[57]_i_1__0_n_0 ,\end_addr_buf_reg[57]_i_1__0_n_1 ,\end_addr_buf_reg[57]_i_1__0_n_2 ,\end_addr_buf_reg[57]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:54]),
        .S({\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[5]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[5]_i_1__0_n_0 ,\end_addr_buf_reg[5]_i_1__0_n_1 ,\end_addr_buf_reg[5]_i_1__0_n_2 ,\end_addr_buf_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O(end_addr[5:2]),
        .S({\end_addr_buf[5]_i_2_n_0 ,\end_addr_buf[5]_i_3_n_0 ,\end_addr_buf[5]_i_4_n_0 ,\end_addr_buf[5]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[61]_i_1__0 
       (.CI(\end_addr_buf_reg[57]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[61]_i_1__0_n_0 ,\end_addr_buf_reg[61]_i_1__0_n_1 ,\end_addr_buf_reg[61]_i_1__0_n_2 ,\end_addr_buf_reg[61]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[61:58]),
        .S({\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] }));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1__0 
       (.CI(\end_addr_buf_reg[61]_i_1__0_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED [3:1],\end_addr_buf_reg[63]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1__0_O_UNCONNECTED [3:2],end_addr[63:62]}),
        .S({1'b0,1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1__0 
       (.CI(\end_addr_buf_reg[5]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[9]_i_1__0_n_0 ,\end_addr_buf_reg[9]_i_1__0_n_1 ,\end_addr_buf_reg[9]_i_1__0_n_2 ,\end_addr_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({\end_addr_buf[9]_i_2_n_0 ,\end_addr_buf[9]_i_3_n_0 ,\end_addr_buf[9]_i_4_n_0 ,\end_addr_buf[9]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized1_4 fifo_rctl
       (.CO(first_sect),
        .D({fifo_rctl_n_24,fifo_rctl_n_25,fifo_rctl_n_26,fifo_rctl_n_27,fifo_rctl_n_28,fifo_rctl_n_29,fifo_rctl_n_30,fifo_rctl_n_31,fifo_rctl_n_32,fifo_rctl_n_33,fifo_rctl_n_34,fifo_rctl_n_35,fifo_rctl_n_36,fifo_rctl_n_37,fifo_rctl_n_38,fifo_rctl_n_39,fifo_rctl_n_40,fifo_rctl_n_41,fifo_rctl_n_42,fifo_rctl_n_43,fifo_rctl_n_44,fifo_rctl_n_45,fifo_rctl_n_46,fifo_rctl_n_47,fifo_rctl_n_48,fifo_rctl_n_49,fifo_rctl_n_50,fifo_rctl_n_51,fifo_rctl_n_52,fifo_rctl_n_53,fifo_rctl_n_54,fifo_rctl_n_55,fifo_rctl_n_56,fifo_rctl_n_57,fifo_rctl_n_58,fifo_rctl_n_59,fifo_rctl_n_60,fifo_rctl_n_61,fifo_rctl_n_62,fifo_rctl_n_63,fifo_rctl_n_64,fifo_rctl_n_65,fifo_rctl_n_66,fifo_rctl_n_67,fifo_rctl_n_68,fifo_rctl_n_69,fifo_rctl_n_70,fifo_rctl_n_71,fifo_rctl_n_72,fifo_rctl_n_73,fifo_rctl_n_74,fifo_rctl_n_75}),
        .E(fifo_rctl_n_2),
        .Q({\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_0),
        .ap_rst_n_1(fifo_rctl_n_4),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.arlen_buf_reg[0] (fifo_rreq_n_5),
        .data_vld_reg_0(data_pack),
        .empty_n_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ),
        .full_n_reg_0(fifo_rctl_n_1),
        .full_n_reg_1(fifo_rctl_n_5),
        .full_n_reg_2(fifo_rctl_n_6),
        .full_n_reg_3(fifo_rctl_n_7),
        .full_n_reg_4(fifo_rctl_n_8),
        .full_n_reg_5(fifo_rctl_n_9),
        .full_n_reg_6(fifo_rctl_n_10),
        .full_n_reg_7(fifo_rctl_n_21),
        .full_n_reg_8(p_22_in),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_rctl_n_22),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_beat(next_beat),
        .next_rreq(next_rreq),
        .p_21_in(p_21_in),
        .rdata_ack_t(rdata_ack_t),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rreq_handling_reg(pop0),
        .rreq_handling_reg_0(fifo_rctl_n_78),
        .rreq_handling_reg_1(rreq_handling_reg_n_0),
        .rreq_handling_reg_2(last_sect),
        .rreq_handling_reg_3(readRequestFIFONotEmptyReg_reg_n_0),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_len_buf_reg[1] ({beat_len_buf[9],beat_len_buf[0]}),
        .\sect_len_buf_reg[9] ({\start_addr_buf_reg_n_0_[11] ,\start_addr_buf_reg_n_0_[10] ,\start_addr_buf_reg_n_0_[9] ,\start_addr_buf_reg_n_0_[8] ,\start_addr_buf_reg_n_0_[7] ,\start_addr_buf_reg_n_0_[6] ,\start_addr_buf_reg_n_0_[5] ,\start_addr_buf_reg_n_0_[4] ,\start_addr_buf_reg_n_0_[3] ,\start_addr_buf_reg_n_0_[2] }),
        .\sect_len_buf_reg[9]_0 ({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[3] ,\end_addr_buf_reg_n_0_[2] }),
        .\start_addr_buf_reg[10] (fifo_rctl_n_19),
        .\start_addr_buf_reg[11] (fifo_rctl_n_20),
        .\start_addr_buf_reg[2] (fifo_rctl_n_11),
        .\start_addr_buf_reg[3] (fifo_rctl_n_12),
        .\start_addr_buf_reg[4] (fifo_rctl_n_13),
        .\start_addr_buf_reg[5] (fifo_rctl_n_14),
        .\start_addr_buf_reg[6] (fifo_rctl_n_15),
        .\start_addr_buf_reg[7] (fifo_rctl_n_16),
        .\start_addr_buf_reg[8] (fifo_rctl_n_17),
        .\start_addr_buf_reg[9] (fifo_rctl_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized0_5 fifo_rreq
       (.E(pop0),
        .Q(p_0_in0_in[51:48]),
        .S({fifo_rreq_n_2,fifo_rreq_n_3}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.arlen_buf[3]_i_3_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] }),
        .\could_multi_bursts.arlen_buf[3]_i_3_1 (\could_multi_bursts.loop_cnt_reg ),
        .data_vld_reg_0(rs2f_rreq_valid),
        .empty_n_reg_0(align_len),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__3({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .\q_reg[61]_0 (rs2f_rreq_data),
        .\q_reg[64]_0 (zero_len_event0),
        .\q_reg[64]_1 ({fifo_rreq_data,q}),
        .readRequestFIFONotEmpty(readRequestFIFONotEmpty),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .\sect_len_buf_reg[7] (fifo_rreq_n_5),
        .\start_addr_reg[2] (fifo_rctl_n_1),
        .\start_addr_reg[2]_0 (last_sect),
        .\start_addr_reg[2]_1 (rreq_handling_reg_n_0));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in[21]),
        .I4(p_0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(p_0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in[19]),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(p_0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in[16]),
        .I4(\sect_cnt_reg_n_0_[15] ),
        .I5(p_0_in[15]),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(p_0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in[13]),
        .I4(\sect_cnt_reg_n_0_[12] ),
        .I5(p_0_in[12]),
        .O(first_sect_carry__0_i_4__0_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0,first_sect_carry__1_i_3__0_n_0,first_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(p_0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in[34]),
        .I4(\sect_cnt_reg_n_0_[33] ),
        .I5(p_0_in[33]),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(p_0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in[31]),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(p_0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in[28]),
        .O(first_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(p_0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in[25]),
        .O(first_sect_carry__1_i_4__0_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_0,first_sect_carry__2_i_2__0_n_0,first_sect_carry__2_i_3__0_n_0,first_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(p_0_in[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .I3(p_0_in[46]),
        .I4(\sect_cnt_reg_n_0_[45] ),
        .I5(p_0_in[45]),
        .O(first_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(p_0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in[43]),
        .I4(\sect_cnt_reg_n_0_[42] ),
        .I5(p_0_in[42]),
        .O(first_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in[41]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in[39]),
        .I4(p_0_in[40]),
        .I5(\sect_cnt_reg_n_0_[40] ),
        .O(first_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[38] ),
        .I1(p_0_in[38]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in[36]),
        .I4(p_0_in[37]),
        .I5(\sect_cnt_reg_n_0_[37] ),
        .O(first_sect_carry__2_i_4__0_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_0,first_sect_carry__3_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(p_0_in[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in[49]),
        .O(first_sect_carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in[9]),
        .I4(p_0_in[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(p_0_in[8]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in[6]),
        .I4(p_0_in[7]),
        .I5(\sect_cnt_reg_n_0_[7] ),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in[5]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in[3]),
        .I4(p_0_in[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(p_0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in[1]),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_22_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[23] ),
        .I1(p_0_in0_in[23]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(p_0_in0_in[22]),
        .I5(\sect_cnt_reg_n_0_[22] ),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in0_in[19]),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(p_0_in0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in0_in[16]),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(p_0_in0_in[14]),
        .I1(\sect_cnt_reg_n_0_[14] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(\sect_cnt_reg_n_0_[13] ),
        .I5(p_0_in0_in[13]),
        .O(last_sect_carry__0_i_4__0_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_0,last_sect_carry__1_i_2__0_n_0,last_sect_carry__1_i_3__0_n_0,last_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in0_in[34]),
        .I4(\sect_cnt_reg_n_0_[33] ),
        .I5(p_0_in0_in[33]),
        .O(last_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in0_in[25]),
        .O(last_sect_carry__1_i_4__0_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_0,last_sect_carry__2_i_2__0_n_0,last_sect_carry__2_i_3__0_n_0,last_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[46] ),
        .I5(p_0_in0_in[46]),
        .O(last_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[43] ),
        .I5(p_0_in0_in[43]),
        .O(last_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in0_in[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in0_in[40]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4__0_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_rreq_n_2,fifo_rreq_n_3}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(p_0_in0_in[9]),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .I3(p_0_in0_in[10]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in0_in[1]),
        .O(last_sect_carry_i_4__0_n_0));
  FDRE readRequestFIFONotEmptyReg_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(readRequestFIFONotEmpty),
        .Q(readRequestFIFONotEmptyReg_reg_n_0),
        .R(SR));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_78),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.I_RDATA(I_RDATA),
        .Q(\state_reg[0] ),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p2_reg[17]_0 ({\bus_equal_gen.data_buf_reg_n_0_[17] ,\bus_equal_gen.data_buf_reg_n_0_[16] ,\bus_equal_gen.data_buf_reg_n_0_[15] ,\bus_equal_gen.data_buf_reg_n_0_[14] ,\bus_equal_gen.data_buf_reg_n_0_[13] ,\bus_equal_gen.data_buf_reg_n_0_[12] ,\bus_equal_gen.data_buf_reg_n_0_[11] ,\bus_equal_gen.data_buf_reg_n_0_[10] ,\bus_equal_gen.data_buf_reg_n_0_[9] ,\bus_equal_gen.data_buf_reg_n_0_[8] ,\bus_equal_gen.data_buf_reg_n_0_[7] ,\bus_equal_gen.data_buf_reg_n_0_[6] ,\bus_equal_gen.data_buf_reg_n_0_[5] ,\bus_equal_gen.data_buf_reg_n_0_[4] ,\bus_equal_gen.data_buf_reg_n_0_[3] ,\bus_equal_gen.data_buf_reg_n_0_[2] ,\bus_equal_gen.data_buf_reg_n_0_[1] ,\bus_equal_gen.data_buf_reg_n_0_[0] }),
        .gmem_RREADY(gmem_RREADY),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_equal_gen.rdata_valid_t_reg_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_reg_slice_6 rs_rreq
       (.Q(Q),
        .SR(SR),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .\data_p1_reg[61]_0 (rs2f_rreq_data),
        .\data_p2_reg[61]_0 (\data_p2_reg[61] ),
        .gmem_ARVALID(gmem_ARVALID),
        .p_reg_reg(\state_reg[0] ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .s_ready_t_reg_2(s_ready_t_reg_1),
        .s_ready_t_reg_3(s_ready_t_reg_2),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_4));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_22_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_4));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_75),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_65),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_64),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_63),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_62),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_61),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_60),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_59),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_58),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_57),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_56),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_74),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_55),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_54),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_53),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_52),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_51),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_50),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_49),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_48),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_47),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_46),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_73),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_45),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_44),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_43),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_42),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_41),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_40),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_39),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_38),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_37),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_36),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_72),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_35),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_34),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_33),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_32),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_31),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_30),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_29),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_28),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_27),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_26),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_71),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_25),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_24),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_70),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_69),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_68),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_67),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_2),
        .D(fifo_rctl_n_66),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_11),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_12),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_13),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_14),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_15),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_16),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_17),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_18),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_19),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rctl_n_5),
        .D(fifo_rctl_n_20),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[8]),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[9]),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[10]),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[11]),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[12]),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[13]),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[14]),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[15]),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[16]),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[17]),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[18]),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[19]),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[20]),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[21]),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[22]),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[23]),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[24]),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[25]),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[26]),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[27]),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[0]),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[28]),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[29]),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[30]),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[31]),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[32]),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[33]),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[34]),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[35]),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[36]),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[37]),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[1]),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[38]),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[39]),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[40]),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[41]),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[42]),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[43]),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[44]),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[45]),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[46]),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[47]),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[2]),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[48]),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[49]),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[50]),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[51]),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[52]),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[53]),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[54]),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[55]),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[56]),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[57]),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[3]),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[58]),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[59]),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[60]),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[61]),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[4]),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[5]),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[6]),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(q[7]),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_reg_slice
   (D,
    Q,
    \data_p1_reg[95]_0 ,
    SR,
    ap_clk,
    CO,
    cmp_i8301296_reg_768,
    first_itr_reg_205,
    s_ready_t_reg_0,
    rs2f_wreq_ack,
    \data_p2_reg[95]_0 );
  output [1:0]D;
  output [0:0]Q;
  output [73:0]\data_p1_reg[95]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [0:0]CO;
  input cmp_i8301296_reg_768;
  input first_itr_reg_205;
  input [1:0]s_ready_t_reg_0;
  input rs2f_wreq_ack;
  input [73:0]\data_p2_reg[95]_0 ;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire cmp_i8301296_reg_768;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[68]_i_1_n_0 ;
  wire \data_p1[69]_i_1_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[70]_i_1_n_0 ;
  wire \data_p1[71]_i_1_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[95]_i_2_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [73:0]\data_p1_reg[95]_0 ;
  wire [95:0]data_p2;
  wire [73:0]\data_p2_reg[95]_0 ;
  wire first_itr_reg_205;
  wire gmem_AWREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__1_n_0;
  wire [1:0]s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT6 #(
    .INIT(64'h000000000080FF00)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(first_itr_reg_205),
        .I1(gmem_AWREADY),
        .I2(s_ready_t_reg_0[1]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_wreq_ack),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h0080FF80007F0080)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(first_itr_reg_205),
        .I1(gmem_AWREADY),
        .I2(s_ready_t_reg_0[1]),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(rs2f_wreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h888888880F000000)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(CO),
        .I1(cmp_i8301296_reg_768),
        .I2(gmem_AWREADY),
        .I3(first_itr_reg_205),
        .I4(s_ready_t_reg_0[1]),
        .I5(s_ready_t_reg_0[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(first_itr_reg_205),
        .I1(gmem_AWREADY),
        .I2(s_ready_t_reg_0[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg[95]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[64]_i_1 
       (.I0(\data_p2_reg[95]_0 [62]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[64]),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg[95]_0 [63]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[65]),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[66]_i_1 
       (.I0(\data_p2_reg[95]_0 [64]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[66]),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[67]_i_1 
       (.I0(\data_p2_reg[95]_0 [65]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[67]),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[68]_i_1 
       (.I0(\data_p2_reg[95]_0 [66]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[68]),
        .O(\data_p1[68]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[69]_i_1 
       (.I0(\data_p2_reg[95]_0 [67]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[69]),
        .O(\data_p1[69]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[70]_i_1 
       (.I0(\data_p2_reg[95]_0 [68]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[70]),
        .O(\data_p1[70]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[71]_i_1 
       (.I0(\data_p2_reg[95]_0 [69]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[71]),
        .O(\data_p1[71]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg[95]_0 [70]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[72]),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg[95]_0 [71]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[73]),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg[95]_0 [72]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[74]),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h4D40404040404040)) 
    \data_p1[95]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(first_itr_reg_205),
        .I4(gmem_AWREADY),
        .I5(s_ready_t_reg_0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[95]_i_2 
       (.I0(\data_p2_reg[95]_0 [73]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[95]),
        .O(\data_p1[95]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\data_p2_reg[95]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[68]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[69]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[70]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[71]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(\data_p1_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[95] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[95]_i_2_n_0 ),
        .Q(\data_p1_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[95]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[95]_i_1 
       (.I0(first_itr_reg_205),
        .I1(gmem_AWREADY),
        .I2(s_ready_t_reg_0[1]),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [62]),
        .Q(data_p2[64]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [63]),
        .Q(data_p2[65]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [64]),
        .Q(data_p2[66]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [65]),
        .Q(data_p2[67]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [66]),
        .Q(data_p2[68]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [67]),
        .Q(data_p2[69]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [68]),
        .Q(data_p2[70]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [69]),
        .Q(data_p2[71]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [70]),
        .Q(data_p2[72]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [71]),
        .Q(data_p2[73]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [72]),
        .Q(data_p2[74]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[95] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [73]),
        .Q(data_p2[95]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[95]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCFFCCCCCCFF4CFF)) 
    s_ready_t_i_1__1
       (.I0(first_itr_reg_205),
        .I1(gmem_AWREADY),
        .I2(s_ready_t_reg_0[1]),
        .I3(state__0[1]),
        .I4(rs2f_wreq_ack),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(gmem_AWREADY),
        .R(SR));
  LUT6 #(
    .INIT(64'hFC4C4C4C4C4C4C4C)) 
    \state[0]_i_1__1 
       (.I0(rs2f_wreq_ack),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0[1]),
        .I4(gmem_AWREADY),
        .I5(first_itr_reg_205),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    \state[1]_i_1__1 
       (.I0(s_ready_t_reg_0[1]),
        .I1(gmem_AWREADY),
        .I2(first_itr_reg_205),
        .I3(state),
        .I4(Q),
        .I5(rs2f_wreq_ack),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "pool_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_reg_slice_6
   (s_ready_t_reg_0,
    ap_block_pp0_stage0_subdone,
    s_ready_t_reg_1,
    s_ready_t_reg_2,
    s_ready_t_reg_3,
    \state_reg[0]_0 ,
    \data_p1_reg[61]_0 ,
    SR,
    ap_clk,
    Q,
    ap_enable_reg_pp0_iter5,
    p_reg_reg,
    ap_enable_reg_pp0_iter12,
    gmem_ARVALID,
    rs2f_rreq_ack,
    \data_p2_reg[61]_0 );
  output s_ready_t_reg_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]s_ready_t_reg_1;
  output [0:0]s_ready_t_reg_2;
  output [0:0]s_ready_t_reg_3;
  output [0:0]\state_reg[0]_0 ;
  output [61:0]\data_p1_reg[61]_0 ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter5;
  input [0:0]p_reg_reg;
  input ap_enable_reg_pp0_iter12;
  input gmem_ARVALID;
  input rs2f_rreq_ack;
  input [61:0]\data_p2_reg[61]_0 ;

  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter5;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_2_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [61:0]\data_p1_reg[61]_0 ;
  wire [61:0]data_p2;
  wire [61:0]\data_p2_reg[61]_0 ;
  wire gmem_ARVALID;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [0:0]p_reg_reg;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire [0:0]s_ready_t_reg_2;
  wire [0:0]s_ready_t_reg_3;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(gmem_ARVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(rs2f_rreq_ack),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(gmem_ARVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(rs2f_rreq_ack),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hEAFFC0C0EAFFEAFF)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(s_ready_t_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(p_reg_reg),
        .I5(ap_enable_reg_pp0_iter12),
        .O(ap_block_pp0_stage0_subdone));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg[61]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg[61]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg[61]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg[61]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg[61]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg[61]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg[61]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg[61]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\data_p2_reg[61]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg[61]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg[61]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg[61]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg[61]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg[61]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg[61]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1 
       (.I0(\data_p2_reg[61]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1 
       (.I0(\data_p2_reg[61]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1 
       (.I0(\data_p2_reg[61]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1 
       (.I0(\data_p2_reg[61]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1 
       (.I0(\data_p2_reg[61]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1 
       (.I0(\data_p2_reg[61]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1 
       (.I0(\data_p2_reg[61]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg[61]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1 
       (.I0(\data_p2_reg[61]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1 
       (.I0(\data_p2_reg[61]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(\data_p2_reg[61]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1 
       (.I0(\data_p2_reg[61]_0 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1 
       (.I0(\data_p2_reg[61]_0 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1 
       (.I0(\data_p2_reg[61]_0 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1 
       (.I0(\data_p2_reg[61]_0 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1 
       (.I0(\data_p2_reg[61]_0 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1 
       (.I0(\data_p2_reg[61]_0 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1 
       (.I0(\data_p2_reg[61]_0 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg[61]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1 
       (.I0(\data_p2_reg[61]_0 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1 
       (.I0(\data_p2_reg[61]_0 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1 
       (.I0(\data_p2_reg[61]_0 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1 
       (.I0(\data_p2_reg[61]_0 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1 
       (.I0(\data_p2_reg[61]_0 [44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1 
       (.I0(\data_p2_reg[61]_0 [45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1 
       (.I0(\data_p2_reg[61]_0 [46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1 
       (.I0(\data_p2_reg[61]_0 [47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1 
       (.I0(\data_p2_reg[61]_0 [48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1 
       (.I0(\data_p2_reg[61]_0 [49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg[61]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1 
       (.I0(\data_p2_reg[61]_0 [50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1 
       (.I0(\data_p2_reg[61]_0 [51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1 
       (.I0(\data_p2_reg[61]_0 [52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1 
       (.I0(\data_p2_reg[61]_0 [53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1 
       (.I0(\data_p2_reg[61]_0 [54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1 
       (.I0(\data_p2_reg[61]_0 [55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1 
       (.I0(\data_p2_reg[61]_0 [56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1 
       (.I0(\data_p2_reg[61]_0 [57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1 
       (.I0(\data_p2_reg[61]_0 [58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1 
       (.I0(\data_p2_reg[61]_0 [59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg[61]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1 
       (.I0(\data_p2_reg[61]_0 [60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[61]_i_1 
       (.I0(state__0[1]),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(gmem_ARVALID),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_2 
       (.I0(\data_p2_reg[61]_0 [61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[61]),
        .O(\data_p1[61]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg[61]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg[61]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg[61]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg[61]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[61]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_2_n_0 ),
        .Q(\data_p1_reg[61]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[61]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[61]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(gmem_ARVALID),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[61]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h080C0000080C080C)) 
    \gmem_addr_1_reg_629[61]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(p_reg_reg),
        .I5(ap_enable_reg_pp0_iter12),
        .O(s_ready_t_reg_2));
  LUT6 #(
    .INIT(64'h2030000020302030)) 
    \gmem_addr_2_reg_623[61]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(p_reg_reg),
        .I5(ap_enable_reg_pp0_iter12),
        .O(s_ready_t_reg_1));
  LUT6 #(
    .INIT(64'h0203000002030203)) 
    \gmem_addr_reg_635[61]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter5),
        .I4(p_reg_reg),
        .I5(ap_enable_reg_pp0_iter12),
        .O(s_ready_t_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1
       (.I0(gmem_ARVALID),
        .I1(state__0[1]),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1 
       (.I0(rs2f_rreq_ack),
        .I1(\state_reg[0]_0 ),
        .I2(state),
        .I3(gmem_ARVALID),
        .I4(s_ready_t_reg_0),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1 
       (.I0(gmem_ARVALID),
        .I1(state),
        .I2(\state_reg[0]_0 ),
        .I3(rs2f_rreq_ack),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "pool_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    Q,
    I_RDATA,
    SR,
    ap_clk,
    gmem_RREADY,
    s_ready_t_reg_0,
    \data_p2_reg[17]_0 );
  output rdata_ack_t;
  output [0:0]Q;
  output [17:0]I_RDATA;
  input [0:0]SR;
  input ap_clk;
  input gmem_RREADY;
  input s_ready_t_reg_0;
  input [17:0]\data_p2_reg[17]_0 ;

  wire [17:0]I_RDATA;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_2_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [17:0]\data_p2_reg[17]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire gmem_RREADY;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h002C)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(gmem_RREADY),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h0CF80308)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(gmem_RREADY),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h4D40)) 
    \data_p1[17]_i_1 
       (.I0(state__0[1]),
        .I1(gmem_RREADY),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_2 
       (.I0(\data_p2_reg[17]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg[17]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(I_RDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(I_RDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(I_RDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(I_RDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(I_RDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(I_RDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(I_RDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(I_RDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_2_n_0 ),
        .Q(I_RDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(I_RDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(I_RDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(I_RDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(I_RDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(I_RDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(I_RDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(I_RDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(I_RDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(I_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[17]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[17]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hFFF73033)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(gmem_RREADY),
        .I3(state__0[0]),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  LUT5 #(
    .INIT(32'hFC4CCC4C)) 
    \state[0]_i_1__0 
       (.I0(gmem_RREADY),
        .I1(Q),
        .I2(state),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(Q),
        .I3(gmem_RREADY),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_throttle
   (m_axi_gmem_AWREADY_0,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem_WVALID,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    AWVALID_Dummy,
    Q,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WREADY,
    WVALID_Dummy,
    SR,
    ap_clk);
  output m_axi_gmem_AWREADY_0;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output m_axi_gmem_WVALID;
  output \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input AWVALID_Dummy;
  input [3:0]Q;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_WREADY;
  input WVALID_Dummy;
  input [0:0]SR;
  input ap_clk;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_7_n_0 ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWREADY_0;
  wire m_axi_gmem_WREADY;
  wire m_axi_gmem_WVALID;
  wire m_axi_gmem_WVALID_INST_0_i_1_n_0;
  wire p_0_out_carry__0_i_1_n_0;
  wire p_0_out_carry__0_i_2_n_0;
  wire p_0_out_carry__0_i_3_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_i_3_n_0;
  wire p_0_out_carry_i_4_n_0;
  wire p_0_out_carry_i_5_n_0;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_i_7_n_0;
  wire p_0_out_carry_i_8_n_0;
  wire p_0_out_carry_i_9_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire \throttl_cnt[0]_i_1_n_0 ;
  wire \throttl_cnt[8]_i_1_n_0 ;
  wire \throttl_cnt[8]_i_2_n_0 ;
  wire [8:0]throttl_cnt_reg;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'h222222222222222A)) 
    \bus_equal_gen.data_buf[31]_i_2 
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WREADY),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .O(\bus_equal_gen.WVALID_Dummy_reg_0 ));
  LUT6 #(
    .INIT(64'h0022000200020002)) 
    \could_multi_bursts.awaddr_buf[63]_i_4 
       (.I0(m_axi_gmem_AWREADY),
        .I1(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[0]),
        .I3(\could_multi_bursts.awaddr_buf[63]_i_7_n_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(WVALID_Dummy),
        .O(m_axi_gmem_AWREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awaddr_buf[63]_i_7 
       (.I0(throttl_cnt_reg[1]),
        .I1(throttl_cnt_reg[6]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF7FFF0)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WREADY),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    m_axi_gmem_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .I2(throttl_cnt_reg[0]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[1]),
        .O(m_axi_gmem_WVALID));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    m_axi_gmem_WVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[8]),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[5]),
        .I5(throttl_cnt_reg[4]),
        .O(m_axi_gmem_WVALID_INST_0_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(A[0]),
        .DI({A[3],p_0_out_carry_i_3_n_0,p_0_out_carry_i_4_n_0,p_0_out_carry_i_5_n_0}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({p_0_out_carry_i_6_n_0,p_0_out_carry_i_7_n_0,p_0_out_carry_i_8_n_0,p_0_out_carry_i_9_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,throttl_cnt_reg[6:4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({p_0_out_carry__0_i_1_n_0,p_0_out_carry__0_i_2_n_0,p_0_out_carry__0_i_3_n_0,p_0_out_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .O(p_0_out_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hF870)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[0]),
        .I3(Q[0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    p_0_out_carry_i_2
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q[3]),
        .I3(throttl_cnt_reg[3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_3
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[3]),
        .I3(Q[3]),
        .O(p_0_out_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_4
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[2]),
        .I3(Q[2]),
        .O(p_0_out_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h070F)) 
    p_0_out_carry_i_5
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(throttl_cnt_reg[1]),
        .I3(Q[1]),
        .O(p_0_out_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hFF80007F)) 
    p_0_out_carry_i_6
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q[3]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_7
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q[2]),
        .I3(throttl_cnt_reg[2]),
        .I4(Q[3]),
        .I5(throttl_cnt_reg[3]),
        .O(p_0_out_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hFF80FF8088F7007F)) 
    p_0_out_carry_i_8
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q[1]),
        .I3(throttl_cnt_reg[1]),
        .I4(Q[2]),
        .I5(throttl_cnt_reg[2]),
        .O(p_0_out_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h88F7)) 
    p_0_out_carry_i_9
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q[1]),
        .I3(throttl_cnt_reg[1]),
        .O(p_0_out_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h087F)) 
    \throttl_cnt[0]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(Q[0]),
        .I3(throttl_cnt_reg[0]),
        .O(\throttl_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \throttl_cnt[8]_i_1 
       (.I0(m_axi_gmem_AWREADY_0),
        .I1(AWVALID_Dummy),
        .I2(\throttl_cnt[8]_i_2_n_0 ),
        .O(\throttl_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[8]_i_2 
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem_WREADY),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[0]),
        .I5(m_axi_gmem_WVALID_INST_0_i_1_n_0),
        .O(\throttl_cnt[8]_i_2_n_0 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(\throttl_cnt[0]_i_1_n_0 ),
        .Q(throttl_cnt_reg[0]),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_7),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_6),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_5),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry_n_4),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_7),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_6),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_5),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\throttl_cnt[8]_i_1_n_0 ),
        .D(p_0_out_carry__0_n_4),
        .Q(throttl_cnt_reg[8]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_write
   (SR,
    full_n_reg,
    AWVALID_Dummy,
    WVALID_Dummy,
    m_axi_gmem_WLAST,
    D,
    E,
    m_axi_gmem_AWADDR,
    Q,
    m_axi_gmem_AWVALID,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    ap_clk,
    \q_tmp_reg[17] ,
    empty_n_reg,
    empty_n_reg_0,
    CO,
    cmp_i8301296_reg_768,
    first_itr_reg_205,
    ap_rst_n,
    \bus_equal_gen.WLAST_Dummy_reg_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    m_axi_gmem_AWVALID_0,
    m_axi_gmem_BVALID,
    \data_p2_reg[95] );
  output [0:0]SR;
  output full_n_reg;
  output AWVALID_Dummy;
  output WVALID_Dummy;
  output m_axi_gmem_WLAST;
  output [5:0]D;
  output [0:0]E;
  output [61:0]m_axi_gmem_AWADDR;
  output [3:0]Q;
  output m_axi_gmem_AWVALID;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  input ap_clk;
  input [17:0]\q_tmp_reg[17] ;
  input [6:0]empty_n_reg;
  input empty_n_reg_0;
  input [0:0]CO;
  input cmp_i8301296_reg_768;
  input first_itr_reg_205;
  input ap_rst_n;
  input \bus_equal_gen.WLAST_Dummy_reg_0 ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input m_axi_gmem_AWVALID_0;
  input m_axi_gmem_BVALID;
  input [73:0]\data_p2_reg[95] ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [5:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [31:2]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_0 ;
  wire \align_len0_inferred__1/i__carry__1_n_1 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry__2_n_0 ;
  wire \align_len0_inferred__1/i__carry__2_n_1 ;
  wire \align_len0_inferred__1/i__carry__2_n_2 ;
  wire \align_len0_inferred__1/i__carry__2_n_3 ;
  wire \align_len0_inferred__1/i__carry__3_n_0 ;
  wire \align_len0_inferred__1/i__carry__3_n_1 ;
  wire \align_len0_inferred__1/i__carry__3_n_2 ;
  wire \align_len0_inferred__1/i__carry__3_n_3 ;
  wire \align_len0_inferred__1/i__carry__4_n_0 ;
  wire \align_len0_inferred__1/i__carry__4_n_1 ;
  wire \align_len0_inferred__1/i__carry__4_n_2 ;
  wire \align_len0_inferred__1/i__carry__4_n_3 ;
  wire \align_len0_inferred__1/i__carry__5_n_0 ;
  wire \align_len0_inferred__1/i__carry__5_n_1 ;
  wire \align_len0_inferred__1/i__carry__5_n_2 ;
  wire \align_len0_inferred__1/i__carry__5_n_3 ;
  wire \align_len0_inferred__1/i__carry__6_n_2 ;
  wire \align_len0_inferred__1/i__carry__6_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[11] ;
  wire \align_len_reg_n_0_[12] ;
  wire \align_len_reg_n_0_[13] ;
  wire \align_len_reg_n_0_[14] ;
  wire \align_len_reg_n_0_[15] ;
  wire \align_len_reg_n_0_[16] ;
  wire \align_len_reg_n_0_[17] ;
  wire \align_len_reg_n_0_[18] ;
  wire \align_len_reg_n_0_[19] ;
  wire \align_len_reg_n_0_[20] ;
  wire \align_len_reg_n_0_[21] ;
  wire \align_len_reg_n_0_[22] ;
  wire \align_len_reg_n_0_[23] ;
  wire \align_len_reg_n_0_[24] ;
  wire \align_len_reg_n_0_[25] ;
  wire \align_len_reg_n_0_[26] ;
  wire \align_len_reg_n_0_[27] ;
  wire \align_len_reg_n_0_[28] ;
  wire \align_len_reg_n_0_[29] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[30] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_3;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_5;
  wire buff_wdata_n_6;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_reg_0 ;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_11 ;
  wire \bus_equal_gen.fifo_burst_n_12 ;
  wire \bus_equal_gen.fifo_burst_n_13 ;
  wire \bus_equal_gen.fifo_burst_n_14 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_2 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_3 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_36 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_41 ;
  wire \bus_equal_gen.fifo_burst_n_42 ;
  wire \bus_equal_gen.fifo_burst_n_43 ;
  wire \bus_equal_gen.fifo_burst_n_44 ;
  wire \bus_equal_gen.fifo_burst_n_45 ;
  wire \bus_equal_gen.fifo_burst_n_46 ;
  wire \bus_equal_gen.fifo_burst_n_47 ;
  wire \bus_equal_gen.fifo_burst_n_48 ;
  wire \bus_equal_gen.fifo_burst_n_49 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.fifo_burst_n_50 ;
  wire \bus_equal_gen.fifo_burst_n_51 ;
  wire \bus_equal_gen.fifo_burst_n_52 ;
  wire \bus_equal_gen.fifo_burst_n_53 ;
  wire \bus_equal_gen.fifo_burst_n_54 ;
  wire \bus_equal_gen.fifo_burst_n_55 ;
  wire \bus_equal_gen.fifo_burst_n_56 ;
  wire \bus_equal_gen.fifo_burst_n_57 ;
  wire \bus_equal_gen.fifo_burst_n_58 ;
  wire \bus_equal_gen.fifo_burst_n_59 ;
  wire \bus_equal_gen.fifo_burst_n_6 ;
  wire \bus_equal_gen.fifo_burst_n_60 ;
  wire \bus_equal_gen.fifo_burst_n_61 ;
  wire \bus_equal_gen.fifo_burst_n_62 ;
  wire \bus_equal_gen.fifo_burst_n_67 ;
  wire \bus_equal_gen.fifo_burst_n_68 ;
  wire \bus_equal_gen.fifo_burst_n_7 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_0 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg ;
  wire cmp_i8301296_reg_768;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[63]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [73:0]\data_p2_reg[95] ;
  wire [6:0]empty_n_reg;
  wire empty_n_reg_0;
  wire [63:2]end_addr;
  wire \end_addr_buf[13]_i_2_n_0 ;
  wire \end_addr_buf[13]_i_3_n_0 ;
  wire \end_addr_buf[13]_i_4_n_0 ;
  wire \end_addr_buf[13]_i_5_n_0 ;
  wire \end_addr_buf[17]_i_2_n_0 ;
  wire \end_addr_buf[17]_i_3_n_0 ;
  wire \end_addr_buf[17]_i_4_n_0 ;
  wire \end_addr_buf[17]_i_5_n_0 ;
  wire \end_addr_buf[21]_i_2_n_0 ;
  wire \end_addr_buf[21]_i_3_n_0 ;
  wire \end_addr_buf[21]_i_4_n_0 ;
  wire \end_addr_buf[21]_i_5_n_0 ;
  wire \end_addr_buf[25]_i_2_n_0 ;
  wire \end_addr_buf[25]_i_3_n_0 ;
  wire \end_addr_buf[25]_i_4_n_0 ;
  wire \end_addr_buf[25]_i_5_n_0 ;
  wire \end_addr_buf[29]_i_2_n_0 ;
  wire \end_addr_buf[29]_i_3_n_0 ;
  wire \end_addr_buf[29]_i_4_n_0 ;
  wire \end_addr_buf[29]_i_5_n_0 ;
  wire \end_addr_buf[33]_i_2_n_0 ;
  wire \end_addr_buf[33]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_2_n_0 ;
  wire \end_addr_buf[5]_i_3_n_0 ;
  wire \end_addr_buf[5]_i_4_n_0 ;
  wire \end_addr_buf[5]_i_5_n_0 ;
  wire \end_addr_buf[9]_i_2_n_0 ;
  wire \end_addr_buf[9]_i_3_n_0 ;
  wire \end_addr_buf[9]_i_4_n_0 ;
  wire \end_addr_buf[9]_i_5_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_0 ;
  wire \end_addr_buf_reg[13]_i_1_n_1 ;
  wire \end_addr_buf_reg[13]_i_1_n_2 ;
  wire \end_addr_buf_reg[13]_i_1_n_3 ;
  wire \end_addr_buf_reg[17]_i_1_n_0 ;
  wire \end_addr_buf_reg[17]_i_1_n_1 ;
  wire \end_addr_buf_reg[17]_i_1_n_2 ;
  wire \end_addr_buf_reg[17]_i_1_n_3 ;
  wire \end_addr_buf_reg[21]_i_1_n_0 ;
  wire \end_addr_buf_reg[21]_i_1_n_1 ;
  wire \end_addr_buf_reg[21]_i_1_n_2 ;
  wire \end_addr_buf_reg[21]_i_1_n_3 ;
  wire \end_addr_buf_reg[25]_i_1_n_0 ;
  wire \end_addr_buf_reg[25]_i_1_n_1 ;
  wire \end_addr_buf_reg[25]_i_1_n_2 ;
  wire \end_addr_buf_reg[25]_i_1_n_3 ;
  wire \end_addr_buf_reg[29]_i_1_n_0 ;
  wire \end_addr_buf_reg[29]_i_1_n_1 ;
  wire \end_addr_buf_reg[29]_i_1_n_2 ;
  wire \end_addr_buf_reg[29]_i_1_n_3 ;
  wire \end_addr_buf_reg[33]_i_1_n_0 ;
  wire \end_addr_buf_reg[33]_i_1_n_1 ;
  wire \end_addr_buf_reg[33]_i_1_n_2 ;
  wire \end_addr_buf_reg[33]_i_1_n_3 ;
  wire \end_addr_buf_reg[37]_i_1_n_0 ;
  wire \end_addr_buf_reg[37]_i_1_n_1 ;
  wire \end_addr_buf_reg[37]_i_1_n_2 ;
  wire \end_addr_buf_reg[37]_i_1_n_3 ;
  wire \end_addr_buf_reg[41]_i_1_n_0 ;
  wire \end_addr_buf_reg[41]_i_1_n_1 ;
  wire \end_addr_buf_reg[41]_i_1_n_2 ;
  wire \end_addr_buf_reg[41]_i_1_n_3 ;
  wire \end_addr_buf_reg[45]_i_1_n_0 ;
  wire \end_addr_buf_reg[45]_i_1_n_1 ;
  wire \end_addr_buf_reg[45]_i_1_n_2 ;
  wire \end_addr_buf_reg[45]_i_1_n_3 ;
  wire \end_addr_buf_reg[49]_i_1_n_0 ;
  wire \end_addr_buf_reg[49]_i_1_n_1 ;
  wire \end_addr_buf_reg[49]_i_1_n_2 ;
  wire \end_addr_buf_reg[49]_i_1_n_3 ;
  wire \end_addr_buf_reg[53]_i_1_n_0 ;
  wire \end_addr_buf_reg[53]_i_1_n_1 ;
  wire \end_addr_buf_reg[53]_i_1_n_2 ;
  wire \end_addr_buf_reg[53]_i_1_n_3 ;
  wire \end_addr_buf_reg[57]_i_1_n_0 ;
  wire \end_addr_buf_reg[57]_i_1_n_1 ;
  wire \end_addr_buf_reg[57]_i_1_n_2 ;
  wire \end_addr_buf_reg[57]_i_1_n_3 ;
  wire \end_addr_buf_reg[5]_i_1_n_0 ;
  wire \end_addr_buf_reg[5]_i_1_n_1 ;
  wire \end_addr_buf_reg[5]_i_1_n_2 ;
  wire \end_addr_buf_reg[5]_i_1_n_3 ;
  wire \end_addr_buf_reg[61]_i_1_n_0 ;
  wire \end_addr_buf_reg[61]_i_1_n_1 ;
  wire \end_addr_buf_reg[61]_i_1_n_2 ;
  wire \end_addr_buf_reg[61]_i_1_n_3 ;
  wire \end_addr_buf_reg[63]_i_1_n_3 ;
  wire \end_addr_buf_reg[9]_i_1_n_0 ;
  wire \end_addr_buf_reg[9]_i_1_n_1 ;
  wire \end_addr_buf_reg[9]_i_1_n_2 ;
  wire \end_addr_buf_reg[9]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_2;
  wire fifo_resp_n_6;
  wire fifo_resp_ready;
  wire [92:64]fifo_wreq_data;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_itr_reg_205;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire gmem_WREADY;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire [61:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_AWVALID_0;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire [3:0]m_axi_gmem_WSTRB;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_30_in;
  wire push;
  wire push_0;
  wire [17:0]\q_tmp_reg[17] ;
  wire rs2f_wreq_ack;
  wire [95:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [63:2]sect_addr;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [3:0]tmp_strb;
  wire wreq_handling_reg_n_0;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data[66:64],1'b0}),
        .O({align_len0__0[4:2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[70:67]),
        .O(align_len0__0[8:5]),
        .S({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__1_n_0 ,\align_len0_inferred__1/i__carry__1_n_1 ,\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[74:71]),
        .O(align_len0__0[12:9]),
        .S({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \align_len0_inferred__1/i__carry__2 
       (.CI(\align_len0_inferred__1/i__carry__1_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__2_n_0 ,\align_len0_inferred__1/i__carry__2_n_1 ,\align_len0_inferred__1/i__carry__2_n_2 ,\align_len0_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[78:75]),
        .O(align_len0__0[16:13]),
        .S({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \align_len0_inferred__1/i__carry__3 
       (.CI(\align_len0_inferred__1/i__carry__2_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__3_n_0 ,\align_len0_inferred__1/i__carry__3_n_1 ,\align_len0_inferred__1/i__carry__3_n_2 ,\align_len0_inferred__1/i__carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[82:79]),
        .O(align_len0__0[20:17]),
        .S({fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \align_len0_inferred__1/i__carry__4 
       (.CI(\align_len0_inferred__1/i__carry__3_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__4_n_0 ,\align_len0_inferred__1/i__carry__4_n_1 ,\align_len0_inferred__1/i__carry__4_n_2 ,\align_len0_inferred__1/i__carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[86:83]),
        .O(align_len0__0[24:21]),
        .S({fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \align_len0_inferred__1/i__carry__5 
       (.CI(\align_len0_inferred__1/i__carry__4_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__5_n_0 ,\align_len0_inferred__1/i__carry__5_n_1 ,\align_len0_inferred__1/i__carry__5_n_2 ,\align_len0_inferred__1/i__carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[90:87]),
        .O(align_len0__0[28:25]),
        .S({fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \align_len0_inferred__1/i__carry__6 
       (.CI(\align_len0_inferred__1/i__carry__5_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__6_n_2 ,\align_len0_inferred__1/i__carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[92:91]}),
        .O({\NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED [3],align_len0__0[31:29]}),
        .S({1'b0,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[11]),
        .Q(\align_len_reg_n_0_[11] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[12]),
        .Q(\align_len_reg_n_0_[12] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[13]),
        .Q(\align_len_reg_n_0_[13] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[14]),
        .Q(\align_len_reg_n_0_[14] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[15]),
        .Q(\align_len_reg_n_0_[15] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[16]),
        .Q(\align_len_reg_n_0_[16] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[17]),
        .Q(\align_len_reg_n_0_[17] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[18]),
        .Q(\align_len_reg_n_0_[18] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[19]),
        .Q(\align_len_reg_n_0_[19] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[20]),
        .Q(\align_len_reg_n_0_[20] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[21]),
        .Q(\align_len_reg_n_0_[21] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[22]),
        .Q(\align_len_reg_n_0_[22] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[23]),
        .Q(\align_len_reg_n_0_[23] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[24]),
        .Q(\align_len_reg_n_0_[24] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[25]),
        .Q(\align_len_reg_n_0_[25] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[26]),
        .Q(\align_len_reg_n_0_[26] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[27]),
        .Q(\align_len_reg_n_0_[27] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[28]),
        .Q(\align_len_reg_n_0_[28] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[29]),
        .Q(\align_len_reg_n_0_[29] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[30]),
        .Q(\align_len_reg_n_0_[30] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_3));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(beat_len_buf[1]),
        .R(SR));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[4] ),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[5] ),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[6] ),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[7] ),
        .Q(beat_len_buf[5]),
        .R(SR));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[8] ),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[9] ),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[10] ),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[11] ),
        .Q(beat_len_buf[9]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_buffer buff_wdata
       (.D(D[4:3]),
        .Q(\bus_equal_gen.len_cnt_reg [7:6]),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .\ap_CS_fsm_reg[44] (empty_n_reg_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.WLAST_Dummy_reg_0 ),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_6),
        .\bus_equal_gen.len_cnt_reg[6] (buff_wdata_n_3),
        .\bus_equal_gen.len_cnt_reg[6]_0 (buff_wdata_n_5),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.fifo_burst_n_2 ),
        .\dout_buf_reg[35]_0 ({tmp_strb,buff_wdata_n_11,buff_wdata_n_12,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42}),
        .empty_n_reg_0(empty_n_reg[4:3]),
        .gmem_WREADY(gmem_WREADY),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .p_30_in(p_30_in),
        .\q_tmp_reg[17]_0 (\q_tmp_reg[17] ));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_5),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_6),
        .Q(WVALID_Dummy),
        .R(SR));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_18),
        .Q(m_axi_gmem_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_17),
        .Q(m_axi_gmem_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_16),
        .Q(m_axi_gmem_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_15),
        .Q(m_axi_gmem_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_14),
        .Q(m_axi_gmem_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_13),
        .Q(m_axi_gmem_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_12),
        .Q(m_axi_gmem_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_11),
        .Q(m_axi_gmem_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem_WDATA[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.CO(last_sect),
        .D({\bus_equal_gen.fifo_burst_n_10 ,\bus_equal_gen.fifo_burst_n_11 ,\bus_equal_gen.fifo_burst_n_12 ,\bus_equal_gen.fifo_burst_n_13 ,\bus_equal_gen.fifo_burst_n_14 ,\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 ,\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 ,\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 ,\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 ,\bus_equal_gen.fifo_burst_n_31 ,\bus_equal_gen.fifo_burst_n_32 ,\bus_equal_gen.fifo_burst_n_33 ,\bus_equal_gen.fifo_burst_n_34 ,\bus_equal_gen.fifo_burst_n_35 ,\bus_equal_gen.fifo_burst_n_36 ,\bus_equal_gen.fifo_burst_n_37 ,\bus_equal_gen.fifo_burst_n_38 ,\bus_equal_gen.fifo_burst_n_39 ,\bus_equal_gen.fifo_burst_n_40 ,\bus_equal_gen.fifo_burst_n_41 ,\bus_equal_gen.fifo_burst_n_42 ,\bus_equal_gen.fifo_burst_n_43 ,\bus_equal_gen.fifo_burst_n_44 ,\bus_equal_gen.fifo_burst_n_45 ,\bus_equal_gen.fifo_burst_n_46 ,\bus_equal_gen.fifo_burst_n_47 ,\bus_equal_gen.fifo_burst_n_48 ,\bus_equal_gen.fifo_burst_n_49 ,\bus_equal_gen.fifo_burst_n_50 ,\bus_equal_gen.fifo_burst_n_51 ,\bus_equal_gen.fifo_burst_n_52 ,\bus_equal_gen.fifo_burst_n_53 ,\bus_equal_gen.fifo_burst_n_54 ,\bus_equal_gen.fifo_burst_n_55 ,\bus_equal_gen.fifo_burst_n_56 ,\bus_equal_gen.fifo_burst_n_57 ,\bus_equal_gen.fifo_burst_n_58 ,\bus_equal_gen.fifo_burst_n_59 ,\bus_equal_gen.fifo_burst_n_60 ,\bus_equal_gen.fifo_burst_n_61 }),
        .E(p_30_in),
        .Q(\bus_equal_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_equal_gen.fifo_burst_n_3 ),
        .ap_rst_n_1(\bus_equal_gen.fifo_burst_n_7 ),
        .burst_valid(burst_valid),
        .\bus_equal_gen.len_cnt_reg[4] (\bus_equal_gen.fifo_burst_n_2 ),
        .\could_multi_bursts.awlen_buf[3]_i_2_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.awlen_buf[3]_i_2_1 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_68 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(awlen_tmp),
        .last_sect_buf(last_sect_buf),
        .next_wreq(next_wreq),
        .push(push_0),
        .\sect_addr_buf_reg[2] (first_sect),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_cnt_reg[51] ({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .\sect_len_buf_reg[3] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\sect_len_buf_reg[3]_0 (AWVALID_Dummy),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_62 ),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_5 ),
        .wreq_handling_reg_0(\bus_equal_gen.fifo_burst_n_6 ),
        .wreq_handling_reg_1(\bus_equal_gen.fifo_burst_n_8 ),
        .wreq_handling_reg_2(\bus_equal_gen.fifo_burst_n_67 ),
        .wreq_handling_reg_3(wreq_handling_reg_n_0),
        .wreq_handling_reg_4(fifo_wreq_valid_buf_reg_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [0]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [2]),
        .I1(\bus_equal_gen.len_cnt_reg [1]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [3]),
        .I1(\bus_equal_gen.len_cnt_reg [0]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [4]),
        .I1(\bus_equal_gen.len_cnt_reg [2]),
        .I2(\bus_equal_gen.len_cnt_reg [1]),
        .I3(\bus_equal_gen.len_cnt_reg [0]),
        .I4(\bus_equal_gen.len_cnt_reg [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_0 ),
        .I2(\bus_equal_gen.len_cnt_reg [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg [5]),
        .I1(\bus_equal_gen.len_cnt_reg [3]),
        .I2(\bus_equal_gen.len_cnt_reg [0]),
        .I3(\bus_equal_gen.len_cnt_reg [1]),
        .I4(\bus_equal_gen.len_cnt_reg [2]),
        .I5(\bus_equal_gen.len_cnt_reg [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_0 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg [0]),
        .R(buff_wdata_n_3));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg [1]),
        .R(buff_wdata_n_3));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg [2]),
        .R(buff_wdata_n_3));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg [3]),
        .R(buff_wdata_n_3));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg [4]),
        .R(buff_wdata_n_3));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg [5]),
        .R(buff_wdata_n_3));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg [6]),
        .R(buff_wdata_n_3));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg [7]),
        .R(buff_wdata_n_3));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(SR));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_30_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(SR));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_2),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(Q[0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_5 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\could_multi_bursts.awaddr_buf[63]_i_5_n_0 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(m_axi_gmem_AWADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem_AWADDR[30:27]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(m_axi_gmem_AWADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(m_axi_gmem_AWADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(m_axi_gmem_AWADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(m_axi_gmem_AWADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem_AWADDR[34:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(m_axi_gmem_AWADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(m_axi_gmem_AWADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(m_axi_gmem_AWADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(m_axi_gmem_AWADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem_AWADDR[38:35]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(m_axi_gmem_AWADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(m_axi_gmem_AWADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(m_axi_gmem_AWADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(m_axi_gmem_AWADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem_AWADDR[42:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(m_axi_gmem_AWADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(m_axi_gmem_AWADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(m_axi_gmem_AWADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(m_axi_gmem_AWADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem_AWADDR[46:43]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(m_axi_gmem_AWADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(m_axi_gmem_AWADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(m_axi_gmem_AWADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(m_axi_gmem_AWADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem_AWADDR[50:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(m_axi_gmem_AWADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(m_axi_gmem_AWADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(m_axi_gmem_AWADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(m_axi_gmem_AWADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem_AWADDR[54:51]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(m_axi_gmem_AWADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(m_axi_gmem_AWADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(m_axi_gmem_AWADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(m_axi_gmem_AWADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem_AWADDR[58:55]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(m_axi_gmem_AWADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(m_axi_gmem_AWADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(m_axi_gmem_AWADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_6 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_6_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_6_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem_AWADDR[61:59]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_68 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_3 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_6),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_2 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[13] ),
        .O(\end_addr_buf[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_3 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[12] ),
        .O(\end_addr_buf[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_4 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[11] ),
        .O(\end_addr_buf[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[13]_i_5 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(\end_addr_buf[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_2 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[17] ),
        .O(\end_addr_buf[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_3 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[16] ),
        .O(\end_addr_buf[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_4 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[15] ),
        .O(\end_addr_buf[17]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[17]_i_5 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[14] ),
        .O(\end_addr_buf[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_2 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[21] ),
        .O(\end_addr_buf[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_3 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[20] ),
        .O(\end_addr_buf[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_4 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[19] ),
        .O(\end_addr_buf[21]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[21]_i_5 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[18] ),
        .O(\end_addr_buf[21]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_2 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[25] ),
        .O(\end_addr_buf[25]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_3 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[24] ),
        .O(\end_addr_buf[25]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_4 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[23] ),
        .O(\end_addr_buf[25]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[25]_i_5 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[22] ),
        .O(\end_addr_buf[25]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_2 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[29] ),
        .O(\end_addr_buf[29]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_3 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[28] ),
        .O(\end_addr_buf[29]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_4 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[27] ),
        .O(\end_addr_buf[29]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[29]_i_5 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[26] ),
        .O(\end_addr_buf[29]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[33]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[33]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[30] ),
        .O(\end_addr_buf[33]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_2 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_3 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(\end_addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_4 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[5]_i_5 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_2 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(\end_addr_buf[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_3 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(\end_addr_buf[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_4 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(\end_addr_buf[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[9]_i_5 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(\end_addr_buf[9]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[13]_i_1 
       (.CI(\end_addr_buf_reg[9]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[13]_i_1_n_0 ,\end_addr_buf_reg[13]_i_1_n_1 ,\end_addr_buf_reg[13]_i_1_n_2 ,\end_addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] ,\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] }),
        .O(end_addr[13:10]),
        .S({\end_addr_buf[13]_i_2_n_0 ,\end_addr_buf[13]_i_3_n_0 ,\end_addr_buf[13]_i_4_n_0 ,\end_addr_buf[13]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[17]_i_1 
       (.CI(\end_addr_buf_reg[13]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[17]_i_1_n_0 ,\end_addr_buf_reg[17]_i_1_n_1 ,\end_addr_buf_reg[17]_i_1_n_2 ,\end_addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] }),
        .O(end_addr[17:14]),
        .S({\end_addr_buf[17]_i_2_n_0 ,\end_addr_buf[17]_i_3_n_0 ,\end_addr_buf[17]_i_4_n_0 ,\end_addr_buf[17]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[21]_i_1 
       (.CI(\end_addr_buf_reg[17]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[21]_i_1_n_0 ,\end_addr_buf_reg[21]_i_1_n_1 ,\end_addr_buf_reg[21]_i_1_n_2 ,\end_addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] }),
        .O(end_addr[21:18]),
        .S({\end_addr_buf[21]_i_2_n_0 ,\end_addr_buf[21]_i_3_n_0 ,\end_addr_buf[21]_i_4_n_0 ,\end_addr_buf[21]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[25]_i_1 
       (.CI(\end_addr_buf_reg[21]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[25]_i_1_n_0 ,\end_addr_buf_reg[25]_i_1_n_1 ,\end_addr_buf_reg[25]_i_1_n_2 ,\end_addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] }),
        .O(end_addr[25:22]),
        .S({\end_addr_buf[25]_i_2_n_0 ,\end_addr_buf[25]_i_3_n_0 ,\end_addr_buf[25]_i_4_n_0 ,\end_addr_buf[25]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[29]_i_1 
       (.CI(\end_addr_buf_reg[25]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[29]_i_1_n_0 ,\end_addr_buf_reg[29]_i_1_n_1 ,\end_addr_buf_reg[29]_i_1_n_2 ,\end_addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] }),
        .O(end_addr[29:26]),
        .S({\end_addr_buf[29]_i_2_n_0 ,\end_addr_buf[29]_i_3_n_0 ,\end_addr_buf[29]_i_4_n_0 ,\end_addr_buf[29]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[33]_i_1 
       (.CI(\end_addr_buf_reg[29]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[33]_i_1_n_0 ,\end_addr_buf_reg[33]_i_1_n_1 ,\end_addr_buf_reg[33]_i_1_n_2 ,\end_addr_buf_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] }),
        .O(end_addr[33:30]),
        .S({\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\end_addr_buf[33]_i_2_n_0 ,\end_addr_buf[33]_i_3_n_0 }));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[37]_i_1 
       (.CI(\end_addr_buf_reg[33]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[37]_i_1_n_0 ,\end_addr_buf_reg[37]_i_1_n_1 ,\end_addr_buf_reg[37]_i_1_n_2 ,\end_addr_buf_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[37:34]),
        .S({\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] }));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[41]_i_1 
       (.CI(\end_addr_buf_reg[37]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[41]_i_1_n_0 ,\end_addr_buf_reg[41]_i_1_n_1 ,\end_addr_buf_reg[41]_i_1_n_2 ,\end_addr_buf_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[41:38]),
        .S({\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] }));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[45]_i_1 
       (.CI(\end_addr_buf_reg[41]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[45]_i_1_n_0 ,\end_addr_buf_reg[45]_i_1_n_1 ,\end_addr_buf_reg[45]_i_1_n_2 ,\end_addr_buf_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[45:42]),
        .S({\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] }));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[49]_i_1 
       (.CI(\end_addr_buf_reg[45]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[49]_i_1_n_0 ,\end_addr_buf_reg[49]_i_1_n_1 ,\end_addr_buf_reg[49]_i_1_n_2 ,\end_addr_buf_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[49:46]),
        .S({\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] }));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[53]_i_1 
       (.CI(\end_addr_buf_reg[49]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[53]_i_1_n_0 ,\end_addr_buf_reg[53]_i_1_n_1 ,\end_addr_buf_reg[53]_i_1_n_2 ,\end_addr_buf_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[53:50]),
        .S({\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] }));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[57]_i_1 
       (.CI(\end_addr_buf_reg[53]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[57]_i_1_n_0 ,\end_addr_buf_reg[57]_i_1_n_1 ,\end_addr_buf_reg[57]_i_1_n_2 ,\end_addr_buf_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[57:54]),
        .S({\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] }));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[5]_i_1_n_0 ,\end_addr_buf_reg[5]_i_1_n_1 ,\end_addr_buf_reg[5]_i_1_n_2 ,\end_addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] ,\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] }),
        .O(end_addr[5:2]),
        .S({\end_addr_buf[5]_i_2_n_0 ,\end_addr_buf[5]_i_3_n_0 ,\end_addr_buf[5]_i_4_n_0 ,\end_addr_buf[5]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[61]_i_1 
       (.CI(\end_addr_buf_reg[57]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[61]_i_1_n_0 ,\end_addr_buf_reg[61]_i_1_n_1 ,\end_addr_buf_reg[61]_i_1_n_2 ,\end_addr_buf_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[61:58]),
        .S({\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] }));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[61]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [3:1],\end_addr_buf_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_end_addr_buf_reg[63]_i_1_O_UNCONNECTED [3:2],end_addr[63:62]}),
        .S({1'b0,1'b0,\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_addr_buf_reg[9]_i_1 
       (.CI(\end_addr_buf_reg[5]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[9]_i_1_n_0 ,\end_addr_buf_reg[9]_i_1_n_1 ,\end_addr_buf_reg[9]_i_1_n_2 ,\end_addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] ,\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] }),
        .O(end_addr[9:6]),
        .S({\end_addr_buf[9]_i_2_n_0 ,\end_addr_buf[9]_i_3_n_0 ,\end_addr_buf[9]_i_4_n_0 ,\end_addr_buf[9]_i_5_n_0 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (AWVALID_Dummy),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_6),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.sect_handling_reg_1 (\bus_equal_gen.fifo_burst_n_62 ),
        .\could_multi_bursts.sect_handling_reg_2 (wreq_handling_reg_n_0),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .in(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(fifo_resp_n_2),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push_0),
        .push_0(push),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({D[5],D[0]}),
        .E(E),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0({empty_n_reg[6:4],empty_n_reg[0]}),
        .empty_n_reg_1(empty_n_reg_0),
        .full_n_reg_0(full_n_reg),
        .gmem_WREADY(gmem_WREADY),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .Q(p_0_in0_in[51:48]),
        .S({fifo_wreq_n_5,fifo_wreq_n_6}),
        .SR(SR),
        .\align_len_reg[31] (wreq_handling_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg_0(fifo_wreq_n_4),
        .fifo_wreq_valid(fifo_wreq_valid),
        .full_n_reg_0(rs2f_wreq_valid),
        .last_sect_buf(last_sect_buf),
        .last_sect_carry__3({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] }),
        .\q_reg[0]_0 (\bus_equal_gen.fifo_burst_n_5 ),
        .\q_reg[66]_0 ({fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108}),
        .\q_reg[70]_0 ({fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105}),
        .\q_reg[74]_0 ({fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101}),
        .\q_reg[78]_0 ({fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112}),
        .\q_reg[82]_0 ({fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116}),
        .\q_reg[86]_0 ({fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120}),
        .\q_reg[90]_0 ({fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124}),
        .\q_reg[92]_0 ({fifo_wreq_data,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97}),
        .\q_reg[93]_0 ({fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127}),
        .\q_reg[94]_0 ({rs2f_wreq_data[95],rs2f_wreq_data[74:64],rs2f_wreq_data[61:0]}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .wreq_handling_reg(fifo_wreq_n_3));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in_0[22]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[19] ),
        .I5(p_0_in_0[19]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .I3(p_0_in_0[16]),
        .I4(\sect_cnt_reg_n_0_[15] ),
        .I5(p_0_in_0[15]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(p_0_in_0[14]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(p_0_in_0[13]),
        .I5(\sect_cnt_reg_n_0_[13] ),
        .O(first_sect_carry__0_i_4_n_0));
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(p_0_in_0[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[34] ),
        .I5(p_0_in_0[34]),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(p_0_in_0[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .I3(p_0_in_0[31]),
        .I4(\sect_cnt_reg_n_0_[30] ),
        .I5(p_0_in_0[30]),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(p_0_in_0[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in_0[28]),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(p_0_in_0[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in_0[25]),
        .O(first_sect_carry__1_i_4_n_0));
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(p_0_in_0[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_0_[46] ),
        .I5(p_0_in_0[46]),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(p_0_in_0[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .I3(p_0_in_0[43]),
        .I4(\sect_cnt_reg_n_0_[42] ),
        .I5(p_0_in_0[42]),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[41] ),
        .I1(p_0_in_0[41]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(p_0_in_0[40]),
        .I5(\sect_cnt_reg_n_0_[40] ),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[38] ),
        .I1(p_0_in_0[38]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(p_0_in_0[37]),
        .I5(\sect_cnt_reg_n_0_[37] ),
        .O(first_sect_carry__2_i_4_n_0));
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(p_0_in_0[50]),
        .I1(\sect_cnt_reg_n_0_[50] ),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[49] ),
        .I5(p_0_in_0[49]),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(p_0_in_0[11]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(p_0_in_0[10]),
        .I5(\sect_cnt_reg_n_0_[10] ),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(p_0_in_0[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .I3(p_0_in_0[8]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in_0[6]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(p_0_in_0[5]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[4]),
        .I5(\sect_cnt_reg_n_0_[4] ),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[1] ),
        .I5(p_0_in_0[1]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_4),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(p_0_in0_in[23]),
        .I1(\sect_cnt_reg_n_0_[23] ),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(\sect_cnt_reg_n_0_[22] ),
        .I5(p_0_in0_in[22]),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(p_0_in0_in[20]),
        .I1(\sect_cnt_reg_n_0_[20] ),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .I3(p_0_in0_in[19]),
        .I4(\sect_cnt_reg_n_0_[18] ),
        .I5(p_0_in0_in[18]),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(p_0_in0_in[17]),
        .I1(\sect_cnt_reg_n_0_[17] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(\sect_cnt_reg_n_0_[16] ),
        .I5(p_0_in0_in[16]),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(p_0_in0_in[12]),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .I3(p_0_in0_in[13]),
        .I4(p_0_in0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(last_sect_carry__0_i_4_n_0));
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(p_0_in0_in[35]),
        .I1(\sect_cnt_reg_n_0_[35] ),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .I3(p_0_in0_in[34]),
        .I4(\sect_cnt_reg_n_0_[33] ),
        .I5(p_0_in0_in[33]),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(p_0_in0_in[32]),
        .I1(\sect_cnt_reg_n_0_[32] ),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(\sect_cnt_reg_n_0_[31] ),
        .I5(p_0_in0_in[31]),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(p_0_in0_in[29]),
        .I1(\sect_cnt_reg_n_0_[29] ),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(\sect_cnt_reg_n_0_[28] ),
        .I5(p_0_in0_in[28]),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(p_0_in0_in[26]),
        .I1(\sect_cnt_reg_n_0_[26] ),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(\sect_cnt_reg_n_0_[25] ),
        .I5(p_0_in0_in[25]),
        .O(last_sect_carry__1_i_4_n_0));
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(p_0_in0_in[47]),
        .I1(\sect_cnt_reg_n_0_[47] ),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(\sect_cnt_reg_n_0_[46] ),
        .I5(p_0_in0_in[46]),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(p_0_in0_in[44]),
        .I1(\sect_cnt_reg_n_0_[44] ),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(\sect_cnt_reg_n_0_[43] ),
        .I5(p_0_in0_in[43]),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[39] ),
        .I1(p_0_in0_in[39]),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .I3(p_0_in0_in[40]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[36] ),
        .I1(p_0_in0_in[36]),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .I3(p_0_in0_in[37]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4_n_0));
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_wreq_n_5,fifo_wreq_n_6}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(p_0_in0_in[7]),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .I3(p_0_in0_in[8]),
        .I4(\sect_cnt_reg_n_0_[6] ),
        .I5(p_0_in0_in[6]),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(p_0_in0_in[2]),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .I3(p_0_in0_in[1]),
        .I4(\sect_cnt_reg_n_0_[0] ),
        .I5(p_0_in0_in[0]),
        .O(last_sect_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem_AWVALID_0),
        .O(m_axi_gmem_AWVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_gmem_m_axi_reg_slice rs_wreq
       (.CO(CO),
        .D(D[2:1]),
        .Q(rs2f_wreq_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .cmp_i8301296_reg_768(cmp_i8301296_reg_768),
        .\data_p1_reg[95]_0 ({rs2f_wreq_data[95],rs2f_wreq_data[74:64],rs2f_wreq_data[61:0]}),
        .\data_p2_reg[95]_0 (\data_p2_reg[95] ),
        .first_itr_reg_205(first_itr_reg_205),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(empty_n_reg[2:1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_61 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_51 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_50 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_49 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_48 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_47 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_60 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_59 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_58 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_14 ),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_13 ),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_12 ),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_57 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_11 ),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_10 ),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_56 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_55 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_54 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_53 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_8 ),
        .D(\bus_equal_gen.fifo_burst_n_52 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[0]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[2] ),
        .I1(\end_addr_buf_reg_n_0_[2] ),
        .I2(beat_len_buf[0]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[1]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[3] ),
        .I1(beat_len_buf[1]),
        .I2(\start_addr_buf_reg_n_0_[3] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF033AAFF)) 
    \sect_len_buf[2]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[4] ),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .I2(beat_len_buf[2]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[3]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[5] ),
        .I1(beat_len_buf[3]),
        .I2(\start_addr_buf_reg_n_0_[5] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[6] ),
        .I1(\end_addr_buf_reg_n_0_[6] ),
        .I2(beat_len_buf[4]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[7] ),
        .I1(\end_addr_buf_reg_n_0_[7] ),
        .I2(beat_len_buf[5]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCC0FAAFF)) 
    \sect_len_buf[6]_i_1 
       (.I0(\end_addr_buf_reg_n_0_[8] ),
        .I1(beat_len_buf[6]),
        .I2(\start_addr_buf_reg_n_0_[8] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_buf_reg_n_0_[9] ),
        .I1(\end_addr_buf_reg_n_0_[9] ),
        .I2(beat_len_buf[7]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA0FCCFF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\end_addr_buf_reg_n_0_[10] ),
        .I2(\start_addr_buf_reg_n_0_[10] ),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF055CCFF)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_buf_reg_n_0_[11] ),
        .I1(\end_addr_buf_reg_n_0_[11] ),
        .I2(beat_len_buf[9]),
        .I3(last_sect),
        .I4(first_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_89),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_88),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_87),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_86),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_85),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_84),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_83),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_82),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_81),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_80),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_79),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_78),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_77),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_76),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_75),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_74),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_73),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_72),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_97),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_68),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_67),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_66),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_65),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_64),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_63),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_62),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_96),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_95),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_94),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_93),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_92),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_91),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(\bus_equal_gen.fifo_burst_n_6 ),
        .D(fifo_wreq_n_90),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_67 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_5ns_6s_11_1_1
   (A,
    Q,
    dout__23_carry__0_0);
  output [10:0]A;
  input [5:0]Q;
  input [4:0]dout__23_carry__0_0;

  wire [10:0]A;
  wire [5:0]Q;
  wire dout__0_carry__0_i_10_n_0;
  wire dout__0_carry__0_i_1_n_0;
  wire dout__0_carry__0_i_2_n_0;
  wire dout__0_carry__0_i_3_n_0;
  wire dout__0_carry__0_i_4_n_0;
  wire dout__0_carry__0_i_5_n_0;
  wire dout__0_carry__0_i_6_n_0;
  wire dout__0_carry__0_i_7_n_0;
  wire dout__0_carry__0_i_8_n_0;
  wire dout__0_carry__0_i_9_n_0;
  wire dout__0_carry__0_n_0;
  wire dout__0_carry__0_n_1;
  wire dout__0_carry__0_n_2;
  wire dout__0_carry__0_n_3;
  wire dout__0_carry__0_n_4;
  wire dout__0_carry__0_n_5;
  wire dout__0_carry__0_n_6;
  wire dout__0_carry__0_n_7;
  wire dout__0_carry_i_1_n_0;
  wire dout__0_carry_i_2_n_0;
  wire dout__0_carry_i_3_n_0;
  wire dout__0_carry_i_4_n_0;
  wire dout__0_carry_i_5_n_0;
  wire dout__0_carry_i_6_n_0;
  wire dout__0_carry_i_7_n_0;
  wire dout__0_carry_n_0;
  wire dout__0_carry_n_1;
  wire dout__0_carry_n_2;
  wire dout__0_carry_n_3;
  wire dout__0_carry_n_4;
  wire [4:0]dout__23_carry__0_0;
  wire dout__23_carry__0_i_1_n_0;
  wire dout__23_carry__0_i_2_n_0;
  wire dout__23_carry__0_i_3_n_0;
  wire dout__23_carry__0_i_4_n_0;
  wire dout__23_carry__0_i_5_n_0;
  wire dout__23_carry__0_i_6_n_0;
  wire dout__23_carry__0_i_7_n_0;
  wire dout__23_carry__0_n_1;
  wire dout__23_carry__0_n_2;
  wire dout__23_carry__0_n_3;
  wire dout__23_carry__0_n_4;
  wire dout__23_carry__0_n_5;
  wire dout__23_carry__0_n_6;
  wire dout__23_carry__0_n_7;
  wire dout__23_carry_i_1_n_0;
  wire dout__23_carry_i_2_n_0;
  wire dout__23_carry_i_3_n_0;
  wire dout__23_carry_i_4_n_0;
  wire dout__23_carry_i_5_n_0;
  wire dout__23_carry_i_6_n_0;
  wire dout__23_carry_i_7_n_0;
  wire dout__23_carry_n_0;
  wire dout__23_carry_n_1;
  wire dout__23_carry_n_2;
  wire dout__23_carry_n_3;
  wire dout__23_carry_n_4;
  wire dout__23_carry_n_5;
  wire dout__23_carry_n_6;
  wire dout__23_carry_n_7;
  wire dout__44_carry__0_i_1_n_0;
  wire dout__44_carry__0_i_2_n_0;
  wire dout__44_carry__0_i_3_n_0;
  wire dout__44_carry__0_i_4_n_0;
  wire dout__44_carry__0_i_5_n_3;
  wire dout__44_carry__0_n_1;
  wire dout__44_carry__0_n_2;
  wire dout__44_carry__0_n_3;
  wire dout__44_carry_i_1_n_0;
  wire dout__44_carry_i_2_n_0;
  wire dout__44_carry_i_3_n_0;
  wire dout__44_carry_i_4_n_0;
  wire dout__44_carry_n_0;
  wire dout__44_carry_n_1;
  wire dout__44_carry_n_2;
  wire dout__44_carry_n_3;
  wire [3:3]NLW_dout__23_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_dout__44_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_dout__44_carry__0_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_dout__44_carry__0_i_5_O_UNCONNECTED;

  CARRY4 dout__0_carry
       (.CI(1'b0),
        .CO({dout__0_carry_n_0,dout__0_carry_n_1,dout__0_carry_n_2,dout__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__0_carry_i_1_n_0,dout__0_carry_i_2_n_0,dout__0_carry_i_3_n_0,1'b0}),
        .O({dout__0_carry_n_4,A[2:0]}),
        .S({dout__0_carry_i_4_n_0,dout__0_carry_i_5_n_0,dout__0_carry_i_6_n_0,dout__0_carry_i_7_n_0}));
  CARRY4 dout__0_carry__0
       (.CI(dout__0_carry_n_0),
        .CO({dout__0_carry__0_n_0,dout__0_carry__0_n_1,dout__0_carry__0_n_2,dout__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout__0_carry__0_i_1_n_0,dout__0_carry__0_i_2_n_0,dout__0_carry__0_i_3_n_0,dout__0_carry__0_i_4_n_0}),
        .O({dout__0_carry__0_n_4,dout__0_carry__0_n_5,dout__0_carry__0_n_6,dout__0_carry__0_n_7}),
        .S({dout__0_carry__0_i_5_n_0,dout__0_carry__0_i_6_n_0,dout__0_carry__0_i_7_n_0,dout__0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__0_carry__0_i_1
       (.I0(dout__23_carry__0_0[1]),
        .I1(Q[5]),
        .I2(dout__23_carry__0_0[2]),
        .I3(Q[4]),
        .O(dout__0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry__0_i_10
       (.I0(Q[4]),
        .I1(dout__23_carry__0_0[0]),
        .O(dout__0_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    dout__0_carry__0_i_2
       (.I0(Q[5]),
        .I1(dout__23_carry__0_0[0]),
        .I2(Q[3]),
        .I3(dout__23_carry__0_0[2]),
        .I4(Q[4]),
        .I5(dout__23_carry__0_0[1]),
        .O(dout__0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    dout__0_carry__0_i_3
       (.I0(Q[4]),
        .I1(dout__23_carry__0_0[0]),
        .I2(Q[3]),
        .I3(dout__23_carry__0_0[2]),
        .I4(Q[2]),
        .I5(dout__23_carry__0_0[1]),
        .O(dout__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    dout__0_carry__0_i_4
       (.I0(Q[2]),
        .I1(dout__23_carry__0_0[1]),
        .I2(dout__23_carry__0_0[0]),
        .I3(Q[3]),
        .I4(dout__23_carry__0_0[2]),
        .I5(Q[1]),
        .O(dout__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F5F)) 
    dout__0_carry__0_i_5
       (.I0(Q[4]),
        .I1(dout__23_carry__0_0[1]),
        .I2(dout__23_carry__0_0[2]),
        .I3(Q[5]),
        .O(dout__0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h43F02FAF205FDF5F)) 
    dout__0_carry__0_i_6
       (.I0(Q[3]),
        .I1(dout__23_carry__0_0[0]),
        .I2(dout__23_carry__0_0[2]),
        .I3(Q[5]),
        .I4(dout__23_carry__0_0[1]),
        .I5(Q[4]),
        .O(dout__0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6996969699666666)) 
    dout__0_carry__0_i_7
       (.I0(dout__0_carry__0_i_3_n_0),
        .I1(dout__0_carry__0_i_9_n_0),
        .I2(dout__23_carry__0_0[1]),
        .I3(Q[5]),
        .I4(dout__23_carry__0_0[0]),
        .I5(Q[4]),
        .O(dout__0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9669696966999999)) 
    dout__0_carry__0_i_8
       (.I0(dout__0_carry__0_i_4_n_0),
        .I1(dout__0_carry__0_i_10_n_0),
        .I2(dout__23_carry__0_0[2]),
        .I3(Q[3]),
        .I4(dout__23_carry__0_0[1]),
        .I5(Q[2]),
        .O(dout__0_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry__0_i_9
       (.I0(Q[3]),
        .I1(dout__23_carry__0_0[2]),
        .O(dout__0_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_1
       (.I0(Q[3]),
        .I1(dout__23_carry__0_0[0]),
        .I2(Q[1]),
        .I3(dout__23_carry__0_0[2]),
        .I4(dout__23_carry__0_0[1]),
        .I5(Q[2]),
        .O(dout__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__0_carry_i_2
       (.I0(dout__23_carry__0_0[1]),
        .I1(Q[1]),
        .I2(dout__23_carry__0_0[2]),
        .I3(Q[0]),
        .O(dout__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__0_carry_i_3
       (.I0(Q[1]),
        .I1(dout__23_carry__0_0[0]),
        .O(dout__0_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    dout__0_carry_i_4
       (.I0(dout__0_carry_i_1_n_0),
        .I1(Q[1]),
        .I2(dout__23_carry__0_0[2]),
        .I3(Q[0]),
        .I4(dout__23_carry__0_0[1]),
        .O(dout__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_5
       (.I0(Q[0]),
        .I1(dout__23_carry__0_0[2]),
        .I2(Q[1]),
        .I3(dout__23_carry__0_0[1]),
        .I4(dout__23_carry__0_0[0]),
        .I5(Q[2]),
        .O(dout__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__0_carry_i_6
       (.I0(dout__23_carry__0_0[0]),
        .I1(Q[1]),
        .I2(dout__23_carry__0_0[1]),
        .I3(Q[0]),
        .O(dout__0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__0_carry_i_7
       (.I0(Q[0]),
        .I1(dout__23_carry__0_0[0]),
        .O(dout__0_carry_i_7_n_0));
  CARRY4 dout__23_carry
       (.CI(1'b0),
        .CO({dout__23_carry_n_0,dout__23_carry_n_1,dout__23_carry_n_2,dout__23_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__23_carry_i_1_n_0,dout__23_carry_i_2_n_0,dout__23_carry_i_3_n_0,1'b0}),
        .O({dout__23_carry_n_4,dout__23_carry_n_5,dout__23_carry_n_6,dout__23_carry_n_7}),
        .S({dout__23_carry_i_4_n_0,dout__23_carry_i_5_n_0,dout__23_carry_i_6_n_0,dout__23_carry_i_7_n_0}));
  CARRY4 dout__23_carry__0
       (.CI(dout__23_carry_n_0),
        .CO({NLW_dout__23_carry__0_CO_UNCONNECTED[3],dout__23_carry__0_n_1,dout__23_carry__0_n_2,dout__23_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__23_carry__0_i_1_n_0,dout__23_carry__0_i_2_n_0,dout__23_carry__0_i_3_n_0}),
        .O({dout__23_carry__0_n_4,dout__23_carry__0_n_5,dout__23_carry__0_n_6,dout__23_carry__0_n_7}),
        .S({dout__23_carry__0_i_4_n_0,dout__23_carry__0_i_5_n_0,dout__23_carry__0_i_6_n_0,dout__23_carry__0_i_7_n_0}));
  LUT4 #(
    .INIT(16'hF777)) 
    dout__23_carry__0_i_1
       (.I0(dout__23_carry__0_0[3]),
        .I1(Q[5]),
        .I2(dout__23_carry__0_0[4]),
        .I3(Q[4]),
        .O(dout__23_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    dout__23_carry__0_i_2
       (.I0(dout__23_carry__0_0[3]),
        .I1(Q[4]),
        .I2(dout__23_carry__0_0[4]),
        .I3(Q[3]),
        .O(dout__23_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    dout__23_carry__0_i_3
       (.I0(dout__23_carry__0_0[4]),
        .I1(Q[2]),
        .I2(dout__23_carry__0_0[3]),
        .I3(Q[3]),
        .O(dout__23_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    dout__23_carry__0_i_4
       (.I0(dout__23_carry__0_0[4]),
        .I1(Q[5]),
        .O(dout__23_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h43FF)) 
    dout__23_carry__0_i_5
       (.I0(Q[4]),
        .I1(dout__23_carry__0_0[3]),
        .I2(dout__23_carry__0_0[4]),
        .I3(Q[5]),
        .O(dout__23_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'hD32C6060)) 
    dout__23_carry__0_i_6
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(dout__23_carry__0_0[4]),
        .I3(Q[5]),
        .I4(dout__23_carry__0_0[3]),
        .O(dout__23_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h2EF3953F)) 
    dout__23_carry__0_i_7
       (.I0(Q[2]),
        .I1(dout__23_carry__0_0[3]),
        .I2(Q[4]),
        .I3(dout__23_carry__0_0[4]),
        .I4(Q[3]),
        .O(dout__23_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    dout__23_carry_i_1
       (.I0(dout__23_carry__0_0[4]),
        .I1(Q[2]),
        .I2(dout__23_carry__0_0[3]),
        .I3(Q[3]),
        .O(dout__23_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    dout__23_carry_i_2
       (.I0(dout__23_carry__0_0[4]),
        .I1(Q[1]),
        .O(dout__23_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__23_carry_i_3
       (.I0(Q[1]),
        .I1(dout__23_carry__0_0[3]),
        .O(dout__23_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h78778777)) 
    dout__23_carry_i_4
       (.I0(Q[3]),
        .I1(dout__23_carry__0_0[3]),
        .I2(Q[2]),
        .I3(dout__23_carry__0_0[4]),
        .I4(Q[1]),
        .O(dout__23_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    dout__23_carry_i_5
       (.I0(dout__23_carry__0_0[4]),
        .I1(Q[1]),
        .I2(dout__23_carry__0_0[3]),
        .I3(Q[2]),
        .O(dout__23_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__23_carry_i_6
       (.I0(dout__23_carry__0_0[3]),
        .I1(Q[1]),
        .I2(dout__23_carry__0_0[4]),
        .I3(Q[0]),
        .O(dout__23_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__23_carry_i_7
       (.I0(Q[0]),
        .I1(dout__23_carry__0_0[3]),
        .O(dout__23_carry_i_7_n_0));
  CARRY4 dout__44_carry
       (.CI(1'b0),
        .CO({dout__44_carry_n_0,dout__44_carry_n_1,dout__44_carry_n_2,dout__44_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__0_carry__0_n_5,dout__0_carry__0_n_6,dout__0_carry__0_n_7,dout__0_carry_n_4}),
        .O(A[6:3]),
        .S({dout__44_carry_i_1_n_0,dout__44_carry_i_2_n_0,dout__44_carry_i_3_n_0,dout__44_carry_i_4_n_0}));
  CARRY4 dout__44_carry__0
       (.CI(dout__44_carry_n_0),
        .CO({NLW_dout__44_carry__0_CO_UNCONNECTED[3],dout__44_carry__0_n_1,dout__44_carry__0_n_2,dout__44_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__23_carry__0_n_5,dout__44_carry__0_i_1_n_0,dout__23_carry_n_4}),
        .O(A[10:7]),
        .S({dout__23_carry__0_n_4,dout__44_carry__0_i_2_n_0,dout__44_carry__0_i_3_n_0,dout__44_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout__44_carry__0_i_1
       (.I0(dout__23_carry__0_n_7),
        .I1(dout__0_carry__0_n_4),
        .O(dout__44_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    dout__44_carry__0_i_2
       (.I0(dout__44_carry__0_i_5_n_3),
        .I1(dout__23_carry__0_n_6),
        .I2(dout__23_carry__0_n_5),
        .O(dout__44_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__44_carry__0_i_3
       (.I0(dout__0_carry__0_n_4),
        .I1(dout__23_carry__0_n_7),
        .I2(dout__23_carry__0_n_6),
        .I3(dout__44_carry__0_i_5_n_3),
        .O(dout__44_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    dout__44_carry__0_i_4
       (.I0(dout__23_carry_n_4),
        .I1(dout__23_carry__0_n_7),
        .I2(dout__0_carry__0_n_4),
        .O(dout__44_carry__0_i_4_n_0));
  CARRY4 dout__44_carry__0_i_5
       (.CI(dout__0_carry__0_n_0),
        .CO({NLW_dout__44_carry__0_i_5_CO_UNCONNECTED[3:1],dout__44_carry__0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_dout__44_carry__0_i_5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    dout__44_carry_i_1
       (.I0(dout__23_carry_n_4),
        .I1(dout__0_carry__0_n_5),
        .O(dout__44_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dout__44_carry_i_2
       (.I0(dout__0_carry__0_n_6),
        .I1(dout__23_carry_n_5),
        .O(dout__44_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dout__44_carry_i_3
       (.I0(dout__0_carry__0_n_7),
        .I1(dout__23_carry_n_6),
        .O(dout__44_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dout__44_carry_i_4
       (.I0(dout__0_carry_n_4),
        .I1(dout__23_carry_n_7),
        .O(dout__44_carry_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_6s_6s_12_1_1
   (D,
    cmp_i8301296_fu_392_p2,
    Q,
    dout__24_carry__0_i_7_0);
  output [11:0]D;
  output [0:0]cmp_i8301296_fu_392_p2;
  input [5:0]Q;
  input [5:0]dout__24_carry__0_i_7_0;

  wire [11:0]D;
  wire [5:0]Q;
  wire [0:0]cmp_i8301296_fu_392_p2;
  wire \cmp_i8301296_reg_768[0]_i_10_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_11_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_12_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_13_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_14_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_3_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_4_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_5_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_6_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_7_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_8_n_0 ;
  wire \cmp_i8301296_reg_768[0]_i_9_n_0 ;
  wire \cmp_i8301296_reg_768_reg[0]_i_1_n_3 ;
  wire \cmp_i8301296_reg_768_reg[0]_i_2_n_0 ;
  wire \cmp_i8301296_reg_768_reg[0]_i_2_n_1 ;
  wire \cmp_i8301296_reg_768_reg[0]_i_2_n_2 ;
  wire \cmp_i8301296_reg_768_reg[0]_i_2_n_3 ;
  wire dout__0_carry__0_i_10__1_n_0;
  wire dout__0_carry__0_i_1__1_n_0;
  wire dout__0_carry__0_i_2__1_n_0;
  wire dout__0_carry__0_i_3__1_n_0;
  wire dout__0_carry__0_i_4__1_n_0;
  wire dout__0_carry__0_i_5__1_n_0;
  wire dout__0_carry__0_i_6__1_n_0;
  wire dout__0_carry__0_i_7__1_n_0;
  wire dout__0_carry__0_i_8__1_n_0;
  wire dout__0_carry__0_i_9__1_n_0;
  wire dout__0_carry__0_n_0;
  wire dout__0_carry__0_n_1;
  wire dout__0_carry__0_n_2;
  wire dout__0_carry__0_n_3;
  wire dout__0_carry__0_n_4;
  wire dout__0_carry__0_n_5;
  wire dout__0_carry__0_n_6;
  wire dout__0_carry__0_n_7;
  wire dout__0_carry_i_1__1_n_0;
  wire dout__0_carry_i_2__1_n_0;
  wire dout__0_carry_i_3__1_n_0;
  wire dout__0_carry_i_4__1_n_0;
  wire dout__0_carry_i_5__1_n_0;
  wire dout__0_carry_i_6__1_n_0;
  wire dout__0_carry_i_7__1_n_0;
  wire dout__0_carry_i_8__0_n_0;
  wire dout__0_carry_n_0;
  wire dout__0_carry_n_1;
  wire dout__0_carry_n_2;
  wire dout__0_carry_n_3;
  wire dout__0_carry_n_4;
  wire dout__24_carry__0_i_10_n_0;
  wire dout__24_carry__0_i_1_n_0;
  wire dout__24_carry__0_i_2_n_0;
  wire dout__24_carry__0_i_3_n_0;
  wire dout__24_carry__0_i_4_n_0;
  wire dout__24_carry__0_i_5_n_0;
  wire dout__24_carry__0_i_6_n_0;
  wire [5:0]dout__24_carry__0_i_7_0;
  wire dout__24_carry__0_i_7_n_0;
  wire dout__24_carry__0_i_8_n_0;
  wire dout__24_carry__0_i_9_n_0;
  wire dout__24_carry__0_n_0;
  wire dout__24_carry__0_n_1;
  wire dout__24_carry__0_n_2;
  wire dout__24_carry__0_n_3;
  wire dout__24_carry__0_n_4;
  wire dout__24_carry__0_n_5;
  wire dout__24_carry__0_n_6;
  wire dout__24_carry__0_n_7;
  wire dout__24_carry__1_n_7;
  wire dout__24_carry_i_1_n_0;
  wire dout__24_carry_i_2_n_0;
  wire dout__24_carry_i_3_n_0;
  wire dout__24_carry_i_4_n_0;
  wire dout__24_carry_i_5_n_0;
  wire dout__24_carry_i_6_n_0;
  wire dout__24_carry_i_7_n_0;
  wire dout__24_carry_i_8_n_0;
  wire dout__24_carry_n_0;
  wire dout__24_carry_n_1;
  wire dout__24_carry_n_2;
  wire dout__24_carry_n_3;
  wire dout__24_carry_n_4;
  wire dout__24_carry_n_5;
  wire dout__24_carry_n_6;
  wire dout__24_carry_n_7;
  wire dout__47_carry__0_i_1_n_0;
  wire dout__47_carry__0_i_2_n_0;
  wire dout__47_carry__0_i_3_n_0;
  wire dout__47_carry__0_i_4_n_0;
  wire dout__47_carry__0_i_5_n_3;
  wire dout__47_carry__0_n_0;
  wire dout__47_carry__0_n_1;
  wire dout__47_carry__0_n_2;
  wire dout__47_carry__0_n_3;
  wire dout__47_carry_i_1_n_0;
  wire dout__47_carry_i_2_n_0;
  wire dout__47_carry_i_3_n_0;
  wire dout__47_carry_i_4_n_0;
  wire dout__47_carry_n_0;
  wire dout__47_carry_n_1;
  wire dout__47_carry_n_2;
  wire dout__47_carry_n_3;
  wire [3:2]\NLW_cmp_i8301296_reg_768_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i8301296_reg_768_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp_i8301296_reg_768_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_dout__24_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_dout__24_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_dout__47_carry__0_i_5_CO_UNCONNECTED;
  wire [3:0]NLW_dout__47_carry__0_i_5_O_UNCONNECTED;
  wire [3:0]NLW_dout__47_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_dout__47_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \cmp_i8301296_reg_768[0]_i_10 
       (.I0(D[0]),
        .I1(D[1]),
        .O(\cmp_i8301296_reg_768[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i8301296_reg_768[0]_i_11 
       (.I0(D[6]),
        .I1(D[7]),
        .O(\cmp_i8301296_reg_768[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i8301296_reg_768[0]_i_12 
       (.I0(D[4]),
        .I1(D[5]),
        .O(\cmp_i8301296_reg_768[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i8301296_reg_768[0]_i_13 
       (.I0(D[2]),
        .I1(D[3]),
        .O(\cmp_i8301296_reg_768[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i8301296_reg_768[0]_i_14 
       (.I0(D[0]),
        .I1(D[1]),
        .O(\cmp_i8301296_reg_768[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp_i8301296_reg_768[0]_i_3 
       (.I0(D[10]),
        .I1(D[11]),
        .O(\cmp_i8301296_reg_768[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp_i8301296_reg_768[0]_i_4 
       (.I0(D[8]),
        .I1(D[9]),
        .O(\cmp_i8301296_reg_768[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i8301296_reg_768[0]_i_5 
       (.I0(D[10]),
        .I1(D[11]),
        .O(\cmp_i8301296_reg_768[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cmp_i8301296_reg_768[0]_i_6 
       (.I0(D[8]),
        .I1(D[9]),
        .O(\cmp_i8301296_reg_768[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp_i8301296_reg_768[0]_i_7 
       (.I0(D[6]),
        .I1(D[7]),
        .O(\cmp_i8301296_reg_768[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp_i8301296_reg_768[0]_i_8 
       (.I0(D[4]),
        .I1(D[5]),
        .O(\cmp_i8301296_reg_768[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \cmp_i8301296_reg_768[0]_i_9 
       (.I0(D[2]),
        .I1(D[3]),
        .O(\cmp_i8301296_reg_768[0]_i_9_n_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i8301296_reg_768_reg[0]_i_1 
       (.CI(\cmp_i8301296_reg_768_reg[0]_i_2_n_0 ),
        .CO({\NLW_cmp_i8301296_reg_768_reg[0]_i_1_CO_UNCONNECTED [3:2],cmp_i8301296_fu_392_p2,\cmp_i8301296_reg_768_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\cmp_i8301296_reg_768[0]_i_3_n_0 ,\cmp_i8301296_reg_768[0]_i_4_n_0 }),
        .O(\NLW_cmp_i8301296_reg_768_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\cmp_i8301296_reg_768[0]_i_5_n_0 ,\cmp_i8301296_reg_768[0]_i_6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp_i8301296_reg_768_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\cmp_i8301296_reg_768_reg[0]_i_2_n_0 ,\cmp_i8301296_reg_768_reg[0]_i_2_n_1 ,\cmp_i8301296_reg_768_reg[0]_i_2_n_2 ,\cmp_i8301296_reg_768_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\cmp_i8301296_reg_768[0]_i_7_n_0 ,\cmp_i8301296_reg_768[0]_i_8_n_0 ,\cmp_i8301296_reg_768[0]_i_9_n_0 ,\cmp_i8301296_reg_768[0]_i_10_n_0 }),
        .O(\NLW_cmp_i8301296_reg_768_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp_i8301296_reg_768[0]_i_11_n_0 ,\cmp_i8301296_reg_768[0]_i_12_n_0 ,\cmp_i8301296_reg_768[0]_i_13_n_0 ,\cmp_i8301296_reg_768[0]_i_14_n_0 }));
  CARRY4 dout__0_carry
       (.CI(1'b0),
        .CO({dout__0_carry_n_0,dout__0_carry_n_1,dout__0_carry_n_2,dout__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__0_carry_i_1__1_n_0,dout__0_carry_i_2__1_n_0,dout__0_carry_i_3__1_n_0,1'b0}),
        .O({dout__0_carry_n_4,D[2:0]}),
        .S({dout__0_carry_i_4__1_n_0,dout__0_carry_i_5__1_n_0,dout__0_carry_i_6__1_n_0,dout__0_carry_i_7__1_n_0}));
  CARRY4 dout__0_carry__0
       (.CI(dout__0_carry_n_0),
        .CO({dout__0_carry__0_n_0,dout__0_carry__0_n_1,dout__0_carry__0_n_2,dout__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout__0_carry__0_i_1__1_n_0,dout__0_carry__0_i_2__1_n_0,dout__0_carry__0_i_3__1_n_0,dout__0_carry__0_i_4__1_n_0}),
        .O({dout__0_carry__0_n_4,dout__0_carry__0_n_5,dout__0_carry__0_n_6,dout__0_carry__0_n_7}),
        .S({dout__0_carry__0_i_5__1_n_0,dout__0_carry__0_i_6__1_n_0,dout__0_carry__0_i_7__1_n_0,dout__0_carry__0_i_8__1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry__0_i_10__1
       (.I0(Q[2]),
        .I1(dout__24_carry__0_i_7_0[2]),
        .O(dout__0_carry__0_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__0_carry__0_i_1__1
       (.I0(dout__24_carry__0_i_7_0[1]),
        .I1(Q[5]),
        .I2(dout__24_carry__0_i_7_0[2]),
        .I3(Q[4]),
        .O(dout__0_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h8000F888F888F888)) 
    dout__0_carry__0_i_2__1
       (.I0(dout__24_carry__0_i_7_0[2]),
        .I1(Q[3]),
        .I2(dout__24_carry__0_i_7_0[1]),
        .I3(Q[4]),
        .I4(dout__24_carry__0_i_7_0[0]),
        .I5(Q[5]),
        .O(dout__0_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    dout__0_carry__0_i_3__1
       (.I0(dout__24_carry__0_i_7_0[2]),
        .I1(Q[2]),
        .I2(dout__24_carry__0_i_7_0[1]),
        .I3(Q[3]),
        .I4(dout__24_carry__0_i_7_0[0]),
        .I5(Q[4]),
        .O(dout__0_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    dout__0_carry__0_i_4__1
       (.I0(dout__24_carry__0_i_7_0[2]),
        .I1(Q[1]),
        .I2(dout__24_carry__0_i_7_0[1]),
        .I3(Q[2]),
        .I4(dout__24_carry__0_i_7_0[0]),
        .I5(Q[3]),
        .O(dout__0_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2F5F)) 
    dout__0_carry__0_i_5__1
       (.I0(Q[4]),
        .I1(dout__24_carry__0_i_7_0[1]),
        .I2(dout__24_carry__0_i_7_0[2]),
        .I3(Q[5]),
        .O(dout__0_carry__0_i_5__1_n_0));
  LUT6 #(
    .INIT(64'h2450F30F4BFFC3FF)) 
    dout__0_carry__0_i_6__1
       (.I0(dout__24_carry__0_i_7_0[0]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(dout__24_carry__0_i_7_0[2]),
        .I4(Q[5]),
        .I5(dout__24_carry__0_i_7_0[1]),
        .O(dout__0_carry__0_i_6__1_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    dout__0_carry__0_i_7__1
       (.I0(dout__0_carry__0_i_3__1_n_0),
        .I1(dout__24_carry__0_i_7_0[1]),
        .I2(Q[4]),
        .I3(dout__0_carry__0_i_9__1_n_0),
        .I4(Q[5]),
        .I5(dout__24_carry__0_i_7_0[0]),
        .O(dout__0_carry__0_i_7__1_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    dout__0_carry__0_i_8__1
       (.I0(dout__0_carry__0_i_4__1_n_0),
        .I1(dout__24_carry__0_i_7_0[1]),
        .I2(Q[3]),
        .I3(dout__0_carry__0_i_10__1_n_0),
        .I4(Q[4]),
        .I5(dout__24_carry__0_i_7_0[0]),
        .O(dout__0_carry__0_i_8__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry__0_i_9__1
       (.I0(Q[3]),
        .I1(dout__24_carry__0_i_7_0[2]),
        .O(dout__0_carry__0_i_9__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_1__1
       (.I0(dout__24_carry__0_i_7_0[1]),
        .I1(Q[2]),
        .I2(dout__24_carry__0_i_7_0[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(dout__24_carry__0_i_7_0[0]),
        .O(dout__0_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__0_carry_i_2__1
       (.I0(dout__24_carry__0_i_7_0[1]),
        .I1(Q[1]),
        .I2(dout__24_carry__0_i_7_0[2]),
        .I3(Q[0]),
        .O(dout__0_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__0_carry_i_3__1
       (.I0(dout__24_carry__0_i_7_0[0]),
        .I1(Q[1]),
        .O(dout__0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    dout__0_carry_i_4__1
       (.I0(Q[2]),
        .I1(dout__0_carry_i_8__0_n_0),
        .I2(Q[1]),
        .I3(dout__24_carry__0_i_7_0[1]),
        .I4(Q[0]),
        .I5(dout__24_carry__0_i_7_0[2]),
        .O(dout__0_carry_i_4__1_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_5__1
       (.I0(Q[0]),
        .I1(dout__24_carry__0_i_7_0[2]),
        .I2(Q[1]),
        .I3(dout__24_carry__0_i_7_0[1]),
        .I4(dout__24_carry__0_i_7_0[0]),
        .I5(Q[2]),
        .O(dout__0_carry_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__0_carry_i_6__1
       (.I0(dout__24_carry__0_i_7_0[0]),
        .I1(Q[1]),
        .I2(dout__24_carry__0_i_7_0[1]),
        .I3(Q[0]),
        .O(dout__0_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__0_carry_i_7__1
       (.I0(Q[0]),
        .I1(dout__24_carry__0_i_7_0[0]),
        .O(dout__0_carry_i_7__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry_i_8__0
       (.I0(Q[3]),
        .I1(dout__24_carry__0_i_7_0[0]),
        .O(dout__0_carry_i_8__0_n_0));
  CARRY4 dout__24_carry
       (.CI(1'b0),
        .CO({dout__24_carry_n_0,dout__24_carry_n_1,dout__24_carry_n_2,dout__24_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__24_carry_i_1_n_0,dout__24_carry_i_2_n_0,dout__24_carry_i_3_n_0,1'b0}),
        .O({dout__24_carry_n_4,dout__24_carry_n_5,dout__24_carry_n_6,dout__24_carry_n_7}),
        .S({dout__24_carry_i_4_n_0,dout__24_carry_i_5_n_0,dout__24_carry_i_6_n_0,dout__24_carry_i_7_n_0}));
  CARRY4 dout__24_carry__0
       (.CI(dout__24_carry_n_0),
        .CO({dout__24_carry__0_n_0,dout__24_carry__0_n_1,dout__24_carry__0_n_2,dout__24_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout__24_carry__0_i_1_n_0,dout__24_carry__0_i_2_n_0,dout__24_carry__0_i_3_n_0,dout__24_carry__0_i_4_n_0}),
        .O({dout__24_carry__0_n_4,dout__24_carry__0_n_5,dout__24_carry__0_n_6,dout__24_carry__0_n_7}),
        .S({dout__24_carry__0_i_5_n_0,dout__24_carry__0_i_6_n_0,dout__24_carry__0_i_7_n_0,dout__24_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h0777)) 
    dout__24_carry__0_i_1
       (.I0(dout__24_carry__0_i_7_0[5]),
        .I1(Q[4]),
        .I2(dout__24_carry__0_i_7_0[4]),
        .I3(Q[5]),
        .O(dout__24_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__24_carry__0_i_10
       (.I0(Q[2]),
        .I1(dout__24_carry__0_i_7_0[5]),
        .O(dout__24_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h08888FFF8FFF8FFF)) 
    dout__24_carry__0_i_2
       (.I0(dout__24_carry__0_i_7_0[4]),
        .I1(Q[4]),
        .I2(dout__24_carry__0_i_7_0[5]),
        .I3(Q[3]),
        .I4(dout__24_carry__0_i_7_0[3]),
        .I5(Q[5]),
        .O(dout__24_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    dout__24_carry__0_i_3
       (.I0(dout__24_carry__0_i_7_0[4]),
        .I1(Q[3]),
        .I2(dout__24_carry__0_i_7_0[5]),
        .I3(Q[2]),
        .I4(dout__24_carry__0_i_7_0[3]),
        .I5(Q[4]),
        .O(dout__24_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h8FFF088808880888)) 
    dout__24_carry__0_i_4
       (.I0(dout__24_carry__0_i_7_0[4]),
        .I1(Q[2]),
        .I2(dout__24_carry__0_i_7_0[5]),
        .I3(Q[1]),
        .I4(dout__24_carry__0_i_7_0[3]),
        .I5(Q[3]),
        .O(dout__24_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hE53F)) 
    dout__24_carry__0_i_5
       (.I0(dout__24_carry__0_i_7_0[4]),
        .I1(Q[4]),
        .I2(dout__24_carry__0_i_7_0[5]),
        .I3(Q[5]),
        .O(dout__24_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h7E0A03FFE155C3FF)) 
    dout__24_carry__0_i_6
       (.I0(dout__24_carry__0_i_7_0[3]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(dout__24_carry__0_i_7_0[5]),
        .I4(Q[5]),
        .I5(dout__24_carry__0_i_7_0[4]),
        .O(dout__24_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    dout__24_carry__0_i_7
       (.I0(dout__24_carry__0_i_3_n_0),
        .I1(dout__24_carry__0_i_7_0[4]),
        .I2(Q[4]),
        .I3(dout__24_carry__0_i_9_n_0),
        .I4(Q[5]),
        .I5(dout__24_carry__0_i_7_0[3]),
        .O(dout__24_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    dout__24_carry__0_i_8
       (.I0(dout__24_carry__0_i_4_n_0),
        .I1(dout__24_carry__0_i_7_0[4]),
        .I2(Q[3]),
        .I3(dout__24_carry__0_i_10_n_0),
        .I4(Q[4]),
        .I5(dout__24_carry__0_i_7_0[3]),
        .O(dout__24_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__24_carry__0_i_9
       (.I0(Q[3]),
        .I1(dout__24_carry__0_i_7_0[5]),
        .O(dout__24_carry__0_i_9_n_0));
  CARRY4 dout__24_carry__1
       (.CI(dout__24_carry__0_n_0),
        .CO(NLW_dout__24_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_dout__24_carry__1_O_UNCONNECTED[3:1],dout__24_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    dout__24_carry_i_1
       (.I0(dout__24_carry__0_i_7_0[3]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(dout__24_carry__0_i_7_0[5]),
        .I4(Q[2]),
        .I5(dout__24_carry__0_i_7_0[4]),
        .O(dout__24_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    dout__24_carry_i_2
       (.I0(Q[0]),
        .I1(dout__24_carry__0_i_7_0[5]),
        .I2(Q[1]),
        .I3(dout__24_carry__0_i_7_0[4]),
        .O(dout__24_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__24_carry_i_3
       (.I0(dout__24_carry__0_i_7_0[3]),
        .I1(Q[1]),
        .O(dout__24_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h963C663C96CC96CC)) 
    dout__24_carry_i_4
       (.I0(Q[2]),
        .I1(dout__24_carry_i_8_n_0),
        .I2(Q[1]),
        .I3(dout__24_carry__0_i_7_0[4]),
        .I4(Q[0]),
        .I5(dout__24_carry__0_i_7_0[5]),
        .O(dout__24_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h7888877787778777)) 
    dout__24_carry_i_5
       (.I0(Q[0]),
        .I1(dout__24_carry__0_i_7_0[5]),
        .I2(Q[1]),
        .I3(dout__24_carry__0_i_7_0[4]),
        .I4(dout__24_carry__0_i_7_0[3]),
        .I5(Q[2]),
        .O(dout__24_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__24_carry_i_6
       (.I0(dout__24_carry__0_i_7_0[3]),
        .I1(Q[1]),
        .I2(dout__24_carry__0_i_7_0[4]),
        .I3(Q[0]),
        .O(dout__24_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__24_carry_i_7
       (.I0(Q[0]),
        .I1(dout__24_carry__0_i_7_0[3]),
        .O(dout__24_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__24_carry_i_8
       (.I0(Q[3]),
        .I1(dout__24_carry__0_i_7_0[3]),
        .O(dout__24_carry_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__47_carry
       (.CI(1'b0),
        .CO({dout__47_carry_n_0,dout__47_carry_n_1,dout__47_carry_n_2,dout__47_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__0_carry__0_n_5,dout__0_carry__0_n_6,dout__0_carry__0_n_7,dout__0_carry_n_4}),
        .O(D[6:3]),
        .S({dout__47_carry_i_1_n_0,dout__47_carry_i_2_n_0,dout__47_carry_i_3_n_0,dout__47_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__47_carry__0
       (.CI(dout__47_carry_n_0),
        .CO({dout__47_carry__0_n_0,dout__47_carry__0_n_1,dout__47_carry__0_n_2,dout__47_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__24_carry__0_n_5,dout__47_carry__0_i_1_n_0,dout__24_carry_n_4}),
        .O(D[10:7]),
        .S({dout__24_carry__0_n_4,dout__47_carry__0_i_2_n_0,dout__47_carry__0_i_3_n_0,dout__47_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout__47_carry__0_i_1
       (.I0(dout__24_carry__0_n_7),
        .I1(dout__0_carry__0_n_4),
        .O(dout__47_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    dout__47_carry__0_i_2
       (.I0(dout__47_carry__0_i_5_n_3),
        .I1(dout__24_carry__0_n_6),
        .I2(dout__24_carry__0_n_5),
        .O(dout__47_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__47_carry__0_i_3
       (.I0(dout__0_carry__0_n_4),
        .I1(dout__24_carry__0_n_7),
        .I2(dout__24_carry__0_n_6),
        .I3(dout__47_carry__0_i_5_n_3),
        .O(dout__47_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    dout__47_carry__0_i_4
       (.I0(dout__24_carry_n_4),
        .I1(dout__24_carry__0_n_7),
        .I2(dout__0_carry__0_n_4),
        .O(dout__47_carry__0_i_4_n_0));
  CARRY4 dout__47_carry__0_i_5
       (.CI(dout__0_carry__0_n_0),
        .CO({NLW_dout__47_carry__0_i_5_CO_UNCONNECTED[3:1],dout__47_carry__0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_dout__47_carry__0_i_5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__47_carry__1
       (.CI(dout__47_carry__0_n_0),
        .CO(NLW_dout__47_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_dout__47_carry__1_O_UNCONNECTED[3:1],D[11]}),
        .S({1'b0,1'b0,1'b0,dout__24_carry__1_n_7}));
  LUT2 #(
    .INIT(4'h9)) 
    dout__47_carry_i_1
       (.I0(dout__24_carry_n_4),
        .I1(dout__0_carry__0_n_5),
        .O(dout__47_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dout__47_carry_i_2
       (.I0(dout__0_carry__0_n_6),
        .I1(dout__24_carry_n_5),
        .O(dout__47_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dout__47_carry_i_3
       (.I0(dout__0_carry__0_n_7),
        .I1(dout__24_carry_n_6),
        .O(dout__47_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    dout__47_carry_i_4
       (.I0(dout__0_carry_n_4),
        .I1(dout__24_carry_n_7),
        .O(dout__47_carry_i_4_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_8s_8s_16_1_1
   (D,
    kw_read_reg_639,
    kh_read_reg_648);
  output [15:0]D;
  input [7:0]kw_read_reg_639;
  input [7:0]kh_read_reg_648;

  wire [15:0]D;
  wire dout__0_carry__0_i_10__0_n_0;
  wire dout__0_carry__0_i_11_n_0;
  wire dout__0_carry__0_i_12_n_0;
  wire dout__0_carry__0_i_1__0_n_0;
  wire dout__0_carry__0_i_2__0_n_0;
  wire dout__0_carry__0_i_3__0_n_0;
  wire dout__0_carry__0_i_4__0_n_0;
  wire dout__0_carry__0_i_5__0_n_0;
  wire dout__0_carry__0_i_6__0_n_0;
  wire dout__0_carry__0_i_7__0_n_0;
  wire dout__0_carry__0_i_8__0_n_0;
  wire dout__0_carry__0_i_9__0_n_0;
  wire dout__0_carry__0_n_0;
  wire dout__0_carry__0_n_1;
  wire dout__0_carry__0_n_2;
  wire dout__0_carry__0_n_3;
  wire dout__0_carry__0_n_4;
  wire dout__0_carry__0_n_5;
  wire dout__0_carry__0_n_6;
  wire dout__0_carry__0_n_7;
  wire dout__0_carry__1_i_1_n_0;
  wire dout__0_carry__1_i_2_n_0;
  wire dout__0_carry__1_i_3_n_0;
  wire dout__0_carry__1_i_4_n_0;
  wire dout__0_carry__1_n_1;
  wire dout__0_carry__1_n_3;
  wire dout__0_carry__1_n_6;
  wire dout__0_carry__1_n_7;
  wire dout__0_carry_i_1__0_n_0;
  wire dout__0_carry_i_2__0_n_0;
  wire dout__0_carry_i_3__0_n_0;
  wire dout__0_carry_i_4__0_n_0;
  wire dout__0_carry_i_5__0_n_0;
  wire dout__0_carry_i_6__0_n_0;
  wire dout__0_carry_i_7__0_n_0;
  wire dout__0_carry_i_8_n_0;
  wire dout__0_carry_n_0;
  wire dout__0_carry_n_1;
  wire dout__0_carry_n_2;
  wire dout__0_carry_n_3;
  wire dout__0_carry_n_4;
  wire dout__30_carry__0_i_10_n_0;
  wire dout__30_carry__0_i_11_n_0;
  wire dout__30_carry__0_i_12_n_0;
  wire dout__30_carry__0_i_1_n_0;
  wire dout__30_carry__0_i_2_n_0;
  wire dout__30_carry__0_i_3_n_0;
  wire dout__30_carry__0_i_4_n_0;
  wire dout__30_carry__0_i_5_n_0;
  wire dout__30_carry__0_i_6_n_0;
  wire dout__30_carry__0_i_7_n_0;
  wire dout__30_carry__0_i_8_n_0;
  wire dout__30_carry__0_i_9_n_0;
  wire dout__30_carry__0_n_0;
  wire dout__30_carry__0_n_1;
  wire dout__30_carry__0_n_2;
  wire dout__30_carry__0_n_3;
  wire dout__30_carry__0_n_4;
  wire dout__30_carry__0_n_5;
  wire dout__30_carry__0_n_6;
  wire dout__30_carry__0_n_7;
  wire dout__30_carry__1_i_1_n_0;
  wire dout__30_carry__1_i_2_n_0;
  wire dout__30_carry__1_i_3_n_0;
  wire dout__30_carry__1_i_4_n_0;
  wire dout__30_carry__1_n_1;
  wire dout__30_carry__1_n_3;
  wire dout__30_carry__1_n_6;
  wire dout__30_carry__1_n_7;
  wire dout__30_carry_i_1_n_0;
  wire dout__30_carry_i_2_n_0;
  wire dout__30_carry_i_3_n_0;
  wire dout__30_carry_i_4_n_0;
  wire dout__30_carry_i_5_n_0;
  wire dout__30_carry_i_6_n_0;
  wire dout__30_carry_i_7_n_0;
  wire dout__30_carry_i_8_n_0;
  wire dout__30_carry_n_0;
  wire dout__30_carry_n_1;
  wire dout__30_carry_n_2;
  wire dout__30_carry_n_3;
  wire dout__30_carry_n_4;
  wire dout__30_carry_n_5;
  wire dout__30_carry_n_6;
  wire dout__30_carry_n_7;
  wire dout__59_carry__0_i_1_n_0;
  wire dout__59_carry__0_i_2_n_0;
  wire dout__59_carry__0_i_3_n_0;
  wire dout__59_carry__0_i_4_n_0;
  wire dout__59_carry__0_i_5_n_0;
  wire dout__59_carry__0_i_6_n_0;
  wire dout__59_carry__0_i_7_n_0;
  wire dout__59_carry__0_i_8_n_0;
  wire dout__59_carry__0_n_0;
  wire dout__59_carry__0_n_1;
  wire dout__59_carry__0_n_2;
  wire dout__59_carry__0_n_3;
  wire dout__59_carry__0_n_4;
  wire dout__59_carry__0_n_5;
  wire dout__59_carry__0_n_6;
  wire dout__59_carry__0_n_7;
  wire dout__59_carry__1_i_1_n_0;
  wire dout__59_carry__1_i_2_n_0;
  wire dout__59_carry__1_n_3;
  wire dout__59_carry__1_n_6;
  wire dout__59_carry__1_n_7;
  wire dout__59_carry_i_1_n_0;
  wire dout__59_carry_i_2_n_0;
  wire dout__59_carry_i_3_n_0;
  wire dout__59_carry_i_4_n_0;
  wire dout__59_carry_i_5_n_0;
  wire dout__59_carry_i_6_n_0;
  wire dout__59_carry_i_7_n_0;
  wire dout__59_carry_n_0;
  wire dout__59_carry_n_1;
  wire dout__59_carry_n_2;
  wire dout__59_carry_n_3;
  wire dout__59_carry_n_4;
  wire dout__59_carry_n_5;
  wire dout__59_carry_n_6;
  wire dout__59_carry_n_7;
  wire dout__85_carry__0_i_1_n_0;
  wire dout__85_carry__0_i_2_n_0;
  wire dout__85_carry__0_i_3_n_0;
  wire dout__85_carry__0_i_4_n_0;
  wire dout__85_carry__0_i_5_n_0;
  wire dout__85_carry__0_i_6_n_0;
  wire dout__85_carry__0_i_7_n_0;
  wire dout__85_carry__0_i_8_n_0;
  wire dout__85_carry__0_n_0;
  wire dout__85_carry__0_n_1;
  wire dout__85_carry__0_n_2;
  wire dout__85_carry__0_n_3;
  wire dout__85_carry__1_i_1_n_0;
  wire dout__85_carry__1_i_2_n_0;
  wire dout__85_carry__1_i_3_n_0;
  wire dout__85_carry__1_i_4_n_0;
  wire dout__85_carry__1_i_5_n_0;
  wire dout__85_carry__1_n_1;
  wire dout__85_carry__1_n_2;
  wire dout__85_carry__1_n_3;
  wire dout__85_carry_i_1_n_0;
  wire dout__85_carry_i_2_n_0;
  wire dout__85_carry_i_3_n_0;
  wire dout__85_carry_i_4_n_0;
  wire dout__85_carry_i_5_n_0;
  wire dout__85_carry_i_6_n_0;
  wire dout__85_carry_i_7_n_0;
  wire dout__85_carry_i_8_n_0;
  wire dout__85_carry_n_0;
  wire dout__85_carry_n_1;
  wire dout__85_carry_n_2;
  wire dout__85_carry_n_3;
  wire [7:0]kh_read_reg_648;
  wire [7:0]kw_read_reg_639;
  wire [3:1]NLW_dout__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_dout__0_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_dout__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_dout__30_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_dout__59_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_dout__59_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_dout__85_carry__1_CO_UNCONNECTED;

  CARRY4 dout__0_carry
       (.CI(1'b0),
        .CO({dout__0_carry_n_0,dout__0_carry_n_1,dout__0_carry_n_2,dout__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__0_carry_i_1__0_n_0,dout__0_carry_i_2__0_n_0,dout__0_carry_i_3__0_n_0,1'b0}),
        .O({dout__0_carry_n_4,D[2:0]}),
        .S({dout__0_carry_i_4__0_n_0,dout__0_carry_i_5__0_n_0,dout__0_carry_i_6__0_n_0,dout__0_carry_i_7__0_n_0}));
  CARRY4 dout__0_carry__0
       (.CI(dout__0_carry_n_0),
        .CO({dout__0_carry__0_n_0,dout__0_carry__0_n_1,dout__0_carry__0_n_2,dout__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout__0_carry__0_i_1__0_n_0,dout__0_carry__0_i_2__0_n_0,dout__0_carry__0_i_3__0_n_0,dout__0_carry__0_i_4__0_n_0}),
        .O({dout__0_carry__0_n_4,dout__0_carry__0_n_5,dout__0_carry__0_n_6,dout__0_carry__0_n_7}),
        .S({dout__0_carry__0_i_5__0_n_0,dout__0_carry__0_i_6__0_n_0,dout__0_carry__0_i_7__0_n_0,dout__0_carry__0_i_8__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry__0_i_10__0
       (.I0(kw_read_reg_639[6]),
        .I1(kh_read_reg_648[0]),
        .O(dout__0_carry__0_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry__0_i_11
       (.I0(kw_read_reg_639[4]),
        .I1(kh_read_reg_648[1]),
        .O(dout__0_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry__0_i_12
       (.I0(kw_read_reg_639[2]),
        .I1(kh_read_reg_648[2]),
        .O(dout__0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    dout__0_carry__0_i_1__0
       (.I0(kw_read_reg_639[6]),
        .I1(kh_read_reg_648[0]),
        .I2(kw_read_reg_639[5]),
        .I3(kh_read_reg_648[2]),
        .I4(kw_read_reg_639[4]),
        .I5(kh_read_reg_648[1]),
        .O(dout__0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    dout__0_carry__0_i_2__0
       (.I0(kw_read_reg_639[4]),
        .I1(kh_read_reg_648[1]),
        .I2(kh_read_reg_648[0]),
        .I3(kw_read_reg_639[5]),
        .I4(kh_read_reg_648[2]),
        .I5(kw_read_reg_639[3]),
        .O(dout__0_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    dout__0_carry__0_i_3__0
       (.I0(kw_read_reg_639[2]),
        .I1(kh_read_reg_648[2]),
        .I2(kh_read_reg_648[0]),
        .I3(kw_read_reg_639[4]),
        .I4(kh_read_reg_648[1]),
        .I5(kw_read_reg_639[3]),
        .O(dout__0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    dout__0_carry__0_i_4__0
       (.I0(kw_read_reg_639[3]),
        .I1(kh_read_reg_648[0]),
        .I2(kw_read_reg_639[2]),
        .I3(kh_read_reg_648[2]),
        .I4(kw_read_reg_639[1]),
        .I5(kh_read_reg_648[1]),
        .O(dout__0_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h6996969699666666)) 
    dout__0_carry__0_i_5__0
       (.I0(dout__0_carry__0_i_1__0_n_0),
        .I1(dout__0_carry__0_i_9__0_n_0),
        .I2(kh_read_reg_648[1]),
        .I3(kw_read_reg_639[7]),
        .I4(kh_read_reg_648[0]),
        .I5(kw_read_reg_639[6]),
        .O(dout__0_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h9669696966999999)) 
    dout__0_carry__0_i_6__0
       (.I0(dout__0_carry__0_i_2__0_n_0),
        .I1(dout__0_carry__0_i_10__0_n_0),
        .I2(kh_read_reg_648[2]),
        .I3(kw_read_reg_639[5]),
        .I4(kh_read_reg_648[1]),
        .I5(kw_read_reg_639[4]),
        .O(dout__0_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    dout__0_carry__0_i_7__0
       (.I0(dout__0_carry__0_i_3__0_n_0),
        .I1(dout__0_carry__0_i_11_n_0),
        .I2(kh_read_reg_648[0]),
        .I3(kw_read_reg_639[5]),
        .I4(kh_read_reg_648[2]),
        .I5(kw_read_reg_639[3]),
        .O(dout__0_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    dout__0_carry__0_i_8__0
       (.I0(dout__0_carry__0_i_4__0_n_0),
        .I1(dout__0_carry__0_i_12_n_0),
        .I2(kh_read_reg_648[0]),
        .I3(kw_read_reg_639[4]),
        .I4(kh_read_reg_648[1]),
        .I5(kw_read_reg_639[3]),
        .O(dout__0_carry__0_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry__0_i_9__0
       (.I0(kw_read_reg_639[5]),
        .I1(kh_read_reg_648[2]),
        .O(dout__0_carry__0_i_9__0_n_0));
  CARRY4 dout__0_carry__1
       (.CI(dout__0_carry__0_n_0),
        .CO({NLW_dout__0_carry__1_CO_UNCONNECTED[3],dout__0_carry__1_n_1,NLW_dout__0_carry__1_CO_UNCONNECTED[1],dout__0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dout__0_carry__1_i_1_n_0,dout__0_carry__1_i_2_n_0}),
        .O({NLW_dout__0_carry__1_O_UNCONNECTED[3:2],dout__0_carry__1_n_6,dout__0_carry__1_n_7}),
        .S({1'b0,1'b1,dout__0_carry__1_i_3_n_0,dout__0_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__0_carry__1_i_1
       (.I0(kh_read_reg_648[1]),
        .I1(kw_read_reg_639[7]),
        .I2(kh_read_reg_648[2]),
        .I3(kw_read_reg_639[6]),
        .O(dout__0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    dout__0_carry__1_i_2
       (.I0(kw_read_reg_639[7]),
        .I1(kh_read_reg_648[0]),
        .I2(kw_read_reg_639[5]),
        .I3(kh_read_reg_648[2]),
        .I4(kw_read_reg_639[6]),
        .I5(kh_read_reg_648[1]),
        .O(dout__0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F5F)) 
    dout__0_carry__1_i_3
       (.I0(kw_read_reg_639[6]),
        .I1(kh_read_reg_648[1]),
        .I2(kh_read_reg_648[2]),
        .I3(kw_read_reg_639[7]),
        .O(dout__0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h43F02FAF205FDF5F)) 
    dout__0_carry__1_i_4
       (.I0(kw_read_reg_639[5]),
        .I1(kh_read_reg_648[0]),
        .I2(kh_read_reg_648[2]),
        .I3(kw_read_reg_639[7]),
        .I4(kh_read_reg_648[1]),
        .I5(kw_read_reg_639[6]),
        .O(dout__0_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h953F6AC06AC06AC0)) 
    dout__0_carry_i_1__0
       (.I0(kw_read_reg_639[1]),
        .I1(kh_read_reg_648[1]),
        .I2(kw_read_reg_639[2]),
        .I3(kh_read_reg_648[2]),
        .I4(kh_read_reg_648[0]),
        .I5(kw_read_reg_639[3]),
        .O(dout__0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__0_carry_i_2__0
       (.I0(kh_read_reg_648[1]),
        .I1(kw_read_reg_639[1]),
        .I2(kh_read_reg_648[2]),
        .I3(kw_read_reg_639[0]),
        .O(dout__0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__0_carry_i_3__0
       (.I0(kw_read_reg_639[1]),
        .I1(kh_read_reg_648[0]),
        .O(dout__0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h99996999A555A555)) 
    dout__0_carry_i_4__0
       (.I0(dout__0_carry_i_8_n_0),
        .I1(kw_read_reg_639[2]),
        .I2(kw_read_reg_639[1]),
        .I3(kh_read_reg_648[2]),
        .I4(kw_read_reg_639[0]),
        .I5(kh_read_reg_648[1]),
        .O(dout__0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__0_carry_i_5__0
       (.I0(kw_read_reg_639[0]),
        .I1(kh_read_reg_648[2]),
        .I2(kw_read_reg_639[1]),
        .I3(kh_read_reg_648[1]),
        .I4(kh_read_reg_648[0]),
        .I5(kw_read_reg_639[2]),
        .O(dout__0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__0_carry_i_6__0
       (.I0(kh_read_reg_648[0]),
        .I1(kw_read_reg_639[1]),
        .I2(kh_read_reg_648[1]),
        .I3(kw_read_reg_639[0]),
        .O(dout__0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__0_carry_i_7__0
       (.I0(kw_read_reg_639[0]),
        .I1(kh_read_reg_648[0]),
        .O(dout__0_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__0_carry_i_8
       (.I0(kw_read_reg_639[3]),
        .I1(kh_read_reg_648[0]),
        .O(dout__0_carry_i_8_n_0));
  CARRY4 dout__30_carry
       (.CI(1'b0),
        .CO({dout__30_carry_n_0,dout__30_carry_n_1,dout__30_carry_n_2,dout__30_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__30_carry_i_1_n_0,dout__30_carry_i_2_n_0,dout__30_carry_i_3_n_0,1'b0}),
        .O({dout__30_carry_n_4,dout__30_carry_n_5,dout__30_carry_n_6,dout__30_carry_n_7}),
        .S({dout__30_carry_i_4_n_0,dout__30_carry_i_5_n_0,dout__30_carry_i_6_n_0,dout__30_carry_i_7_n_0}));
  CARRY4 dout__30_carry__0
       (.CI(dout__30_carry_n_0),
        .CO({dout__30_carry__0_n_0,dout__30_carry__0_n_1,dout__30_carry__0_n_2,dout__30_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout__30_carry__0_i_1_n_0,dout__30_carry__0_i_2_n_0,dout__30_carry__0_i_3_n_0,dout__30_carry__0_i_4_n_0}),
        .O({dout__30_carry__0_n_4,dout__30_carry__0_n_5,dout__30_carry__0_n_6,dout__30_carry__0_n_7}),
        .S({dout__30_carry__0_i_5_n_0,dout__30_carry__0_i_6_n_0,dout__30_carry__0_i_7_n_0,dout__30_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    dout__30_carry__0_i_1
       (.I0(kw_read_reg_639[6]),
        .I1(kh_read_reg_648[3]),
        .I2(kw_read_reg_639[5]),
        .I3(kh_read_reg_648[5]),
        .I4(kw_read_reg_639[4]),
        .I5(kh_read_reg_648[4]),
        .O(dout__30_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__30_carry__0_i_10
       (.I0(kw_read_reg_639[6]),
        .I1(kh_read_reg_648[3]),
        .O(dout__30_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__30_carry__0_i_11
       (.I0(kw_read_reg_639[4]),
        .I1(kh_read_reg_648[4]),
        .O(dout__30_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__30_carry__0_i_12
       (.I0(kw_read_reg_639[2]),
        .I1(kh_read_reg_648[5]),
        .O(dout__30_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    dout__30_carry__0_i_2
       (.I0(kw_read_reg_639[4]),
        .I1(kh_read_reg_648[4]),
        .I2(kh_read_reg_648[3]),
        .I3(kw_read_reg_639[5]),
        .I4(kh_read_reg_648[5]),
        .I5(kw_read_reg_639[3]),
        .O(dout__30_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    dout__30_carry__0_i_3
       (.I0(kw_read_reg_639[2]),
        .I1(kh_read_reg_648[5]),
        .I2(kh_read_reg_648[3]),
        .I3(kw_read_reg_639[4]),
        .I4(kh_read_reg_648[4]),
        .I5(kw_read_reg_639[3]),
        .O(dout__30_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF880808088000000)) 
    dout__30_carry__0_i_4
       (.I0(kw_read_reg_639[3]),
        .I1(kh_read_reg_648[3]),
        .I2(kw_read_reg_639[2]),
        .I3(kh_read_reg_648[5]),
        .I4(kw_read_reg_639[1]),
        .I5(kh_read_reg_648[4]),
        .O(dout__30_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6996969699666666)) 
    dout__30_carry__0_i_5
       (.I0(dout__30_carry__0_i_1_n_0),
        .I1(dout__30_carry__0_i_9_n_0),
        .I2(kh_read_reg_648[4]),
        .I3(kw_read_reg_639[7]),
        .I4(kh_read_reg_648[3]),
        .I5(kw_read_reg_639[6]),
        .O(dout__30_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669696966999999)) 
    dout__30_carry__0_i_6
       (.I0(dout__30_carry__0_i_2_n_0),
        .I1(dout__30_carry__0_i_10_n_0),
        .I2(kh_read_reg_648[5]),
        .I3(kw_read_reg_639[5]),
        .I4(kh_read_reg_648[4]),
        .I5(kw_read_reg_639[4]),
        .O(dout__30_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    dout__30_carry__0_i_7
       (.I0(dout__30_carry__0_i_3_n_0),
        .I1(dout__30_carry__0_i_11_n_0),
        .I2(kh_read_reg_648[3]),
        .I3(kw_read_reg_639[5]),
        .I4(kh_read_reg_648[5]),
        .I5(kw_read_reg_639[3]),
        .O(dout__30_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h9666699969996999)) 
    dout__30_carry__0_i_8
       (.I0(dout__30_carry__0_i_4_n_0),
        .I1(dout__30_carry__0_i_12_n_0),
        .I2(kh_read_reg_648[3]),
        .I3(kw_read_reg_639[4]),
        .I4(kh_read_reg_648[4]),
        .I5(kw_read_reg_639[3]),
        .O(dout__30_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__30_carry__0_i_9
       (.I0(kw_read_reg_639[5]),
        .I1(kh_read_reg_648[5]),
        .O(dout__30_carry__0_i_9_n_0));
  CARRY4 dout__30_carry__1
       (.CI(dout__30_carry__0_n_0),
        .CO({NLW_dout__30_carry__1_CO_UNCONNECTED[3],dout__30_carry__1_n_1,NLW_dout__30_carry__1_CO_UNCONNECTED[1],dout__30_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,dout__30_carry__1_i_1_n_0,dout__30_carry__1_i_2_n_0}),
        .O({NLW_dout__30_carry__1_O_UNCONNECTED[3:2],dout__30_carry__1_n_6,dout__30_carry__1_n_7}),
        .S({1'b0,1'b1,dout__30_carry__1_i_3_n_0,dout__30_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__30_carry__1_i_1
       (.I0(kh_read_reg_648[4]),
        .I1(kw_read_reg_639[7]),
        .I2(kh_read_reg_648[5]),
        .I3(kw_read_reg_639[6]),
        .O(dout__30_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hF777700070007000)) 
    dout__30_carry__1_i_2
       (.I0(kw_read_reg_639[7]),
        .I1(kh_read_reg_648[3]),
        .I2(kw_read_reg_639[5]),
        .I3(kh_read_reg_648[5]),
        .I4(kw_read_reg_639[6]),
        .I5(kh_read_reg_648[4]),
        .O(dout__30_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F5F)) 
    dout__30_carry__1_i_3
       (.I0(kw_read_reg_639[6]),
        .I1(kh_read_reg_648[4]),
        .I2(kh_read_reg_648[5]),
        .I3(kw_read_reg_639[7]),
        .O(dout__30_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h43F02FAF205FDF5F)) 
    dout__30_carry__1_i_4
       (.I0(kw_read_reg_639[5]),
        .I1(kh_read_reg_648[3]),
        .I2(kh_read_reg_648[5]),
        .I3(kw_read_reg_639[7]),
        .I4(kh_read_reg_648[4]),
        .I5(kw_read_reg_639[6]),
        .O(dout__30_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h953F6AC06AC06AC0)) 
    dout__30_carry_i_1
       (.I0(kw_read_reg_639[1]),
        .I1(kh_read_reg_648[4]),
        .I2(kw_read_reg_639[2]),
        .I3(kh_read_reg_648[5]),
        .I4(kh_read_reg_648[3]),
        .I5(kw_read_reg_639[3]),
        .O(dout__30_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__30_carry_i_2
       (.I0(kh_read_reg_648[4]),
        .I1(kw_read_reg_639[1]),
        .I2(kh_read_reg_648[5]),
        .I3(kw_read_reg_639[0]),
        .O(dout__30_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__30_carry_i_3
       (.I0(kw_read_reg_639[1]),
        .I1(kh_read_reg_648[3]),
        .O(dout__30_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h99996999A555A555)) 
    dout__30_carry_i_4
       (.I0(dout__30_carry_i_8_n_0),
        .I1(kw_read_reg_639[2]),
        .I2(kw_read_reg_639[1]),
        .I3(kh_read_reg_648[5]),
        .I4(kw_read_reg_639[0]),
        .I5(kh_read_reg_648[4]),
        .O(dout__30_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    dout__30_carry_i_5
       (.I0(kw_read_reg_639[0]),
        .I1(kh_read_reg_648[5]),
        .I2(kw_read_reg_639[1]),
        .I3(kh_read_reg_648[4]),
        .I4(kh_read_reg_648[3]),
        .I5(kw_read_reg_639[2]),
        .O(dout__30_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__30_carry_i_6
       (.I0(kh_read_reg_648[3]),
        .I1(kw_read_reg_639[1]),
        .I2(kh_read_reg_648[4]),
        .I3(kw_read_reg_639[0]),
        .O(dout__30_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__30_carry_i_7
       (.I0(kw_read_reg_639[0]),
        .I1(kh_read_reg_648[3]),
        .O(dout__30_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT2 #(
    .INIT(4'h7)) 
    dout__30_carry_i_8
       (.I0(kw_read_reg_639[3]),
        .I1(kh_read_reg_648[3]),
        .O(dout__30_carry_i_8_n_0));
  CARRY4 dout__59_carry
       (.CI(1'b0),
        .CO({dout__59_carry_n_0,dout__59_carry_n_1,dout__59_carry_n_2,dout__59_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__59_carry_i_1_n_0,dout__59_carry_i_2_n_0,dout__59_carry_i_3_n_0,1'b0}),
        .O({dout__59_carry_n_4,dout__59_carry_n_5,dout__59_carry_n_6,dout__59_carry_n_7}),
        .S({dout__59_carry_i_4_n_0,dout__59_carry_i_5_n_0,dout__59_carry_i_6_n_0,dout__59_carry_i_7_n_0}));
  CARRY4 dout__59_carry__0
       (.CI(dout__59_carry_n_0),
        .CO({dout__59_carry__0_n_0,dout__59_carry__0_n_1,dout__59_carry__0_n_2,dout__59_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout__59_carry__0_i_1_n_0,dout__59_carry__0_i_2_n_0,dout__59_carry__0_i_3_n_0,dout__59_carry__0_i_4_n_0}),
        .O({dout__59_carry__0_n_4,dout__59_carry__0_n_5,dout__59_carry__0_n_6,dout__59_carry__0_n_7}),
        .S({dout__59_carry__0_i_5_n_0,dout__59_carry__0_i_6_n_0,dout__59_carry__0_i_7_n_0,dout__59_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__59_carry__0_i_1
       (.I0(kh_read_reg_648[7]),
        .I1(kw_read_reg_639[5]),
        .I2(kh_read_reg_648[6]),
        .I3(kw_read_reg_639[6]),
        .O(dout__59_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__59_carry__0_i_2
       (.I0(kh_read_reg_648[7]),
        .I1(kw_read_reg_639[4]),
        .I2(kh_read_reg_648[6]),
        .I3(kw_read_reg_639[5]),
        .O(dout__59_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__59_carry__0_i_3
       (.I0(kh_read_reg_648[7]),
        .I1(kw_read_reg_639[3]),
        .I2(kh_read_reg_648[6]),
        .I3(kw_read_reg_639[4]),
        .O(dout__59_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    dout__59_carry__0_i_4
       (.I0(kh_read_reg_648[7]),
        .I1(kw_read_reg_639[2]),
        .I2(kh_read_reg_648[6]),
        .I3(kw_read_reg_639[3]),
        .O(dout__59_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h738CC0C0)) 
    dout__59_carry__0_i_5
       (.I0(kw_read_reg_639[5]),
        .I1(kw_read_reg_639[6]),
        .I2(kh_read_reg_648[7]),
        .I3(kw_read_reg_639[7]),
        .I4(kh_read_reg_648[6]),
        .O(dout__59_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h84F33F3F)) 
    dout__59_carry__0_i_6
       (.I0(kw_read_reg_639[4]),
        .I1(kh_read_reg_648[6]),
        .I2(kw_read_reg_639[6]),
        .I3(kh_read_reg_648[7]),
        .I4(kw_read_reg_639[5]),
        .O(dout__59_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    dout__59_carry__0_i_7
       (.I0(kw_read_reg_639[3]),
        .I1(kw_read_reg_639[4]),
        .I2(kh_read_reg_648[7]),
        .I3(kw_read_reg_639[5]),
        .I4(kh_read_reg_648[6]),
        .O(dout__59_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h84F33F3F)) 
    dout__59_carry__0_i_8
       (.I0(kw_read_reg_639[2]),
        .I1(kh_read_reg_648[6]),
        .I2(kw_read_reg_639[4]),
        .I3(kh_read_reg_648[7]),
        .I4(kw_read_reg_639[3]),
        .O(dout__59_carry__0_i_8_n_0));
  CARRY4 dout__59_carry__1
       (.CI(dout__59_carry__0_n_0),
        .CO({NLW_dout__59_carry__1_CO_UNCONNECTED[3:1],dout__59_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,dout__59_carry__1_i_1_n_0}),
        .O({NLW_dout__59_carry__1_O_UNCONNECTED[3:2],dout__59_carry__1_n_6,dout__59_carry__1_n_7}),
        .S({1'b0,1'b0,1'b1,dout__59_carry__1_i_2_n_0}));
  LUT4 #(
    .INIT(16'h0777)) 
    dout__59_carry__1_i_1
       (.I0(kh_read_reg_648[6]),
        .I1(kw_read_reg_639[7]),
        .I2(kh_read_reg_648[7]),
        .I3(kw_read_reg_639[6]),
        .O(dout__59_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hE35F)) 
    dout__59_carry__1_i_2
       (.I0(kw_read_reg_639[6]),
        .I1(kh_read_reg_648[6]),
        .I2(kh_read_reg_648[7]),
        .I3(kw_read_reg_639[7]),
        .O(dout__59_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    dout__59_carry_i_1
       (.I0(kw_read_reg_639[1]),
        .I1(kh_read_reg_648[7]),
        .O(dout__59_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__59_carry_i_2
       (.I0(kh_read_reg_648[7]),
        .I1(kw_read_reg_639[1]),
        .O(dout__59_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    dout__59_carry_i_3
       (.I0(kw_read_reg_639[0]),
        .I1(kh_read_reg_648[7]),
        .O(dout__59_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h95C06AC0)) 
    dout__59_carry_i_4
       (.I0(kw_read_reg_639[1]),
        .I1(kh_read_reg_648[6]),
        .I2(kw_read_reg_639[3]),
        .I3(kh_read_reg_648[7]),
        .I4(kw_read_reg_639[2]),
        .O(dout__59_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    dout__59_carry_i_5
       (.I0(kh_read_reg_648[7]),
        .I1(kw_read_reg_639[1]),
        .I2(kh_read_reg_648[6]),
        .I3(kw_read_reg_639[2]),
        .O(dout__59_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    dout__59_carry_i_6
       (.I0(kh_read_reg_648[7]),
        .I1(kw_read_reg_639[0]),
        .I2(kh_read_reg_648[6]),
        .I3(kw_read_reg_639[1]),
        .O(dout__59_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__59_carry_i_7
       (.I0(kw_read_reg_639[0]),
        .I1(kh_read_reg_648[6]),
        .O(dout__59_carry_i_7_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__85_carry
       (.CI(1'b0),
        .CO({dout__85_carry_n_0,dout__85_carry_n_1,dout__85_carry_n_2,dout__85_carry_n_3}),
        .CYINIT(1'b0),
        .DI({dout__85_carry_i_1_n_0,dout__85_carry_i_2_n_0,dout__85_carry_i_3_n_0,dout__85_carry_i_4_n_0}),
        .O(D[7:4]),
        .S({dout__85_carry_i_5_n_0,dout__85_carry_i_6_n_0,dout__85_carry_i_7_n_0,dout__85_carry_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__85_carry__0
       (.CI(dout__85_carry_n_0),
        .CO({dout__85_carry__0_n_0,dout__85_carry__0_n_1,dout__85_carry__0_n_2,dout__85_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({dout__85_carry__0_i_1_n_0,dout__85_carry__0_i_2_n_0,dout__85_carry__0_i_3_n_0,dout__85_carry__0_i_4_n_0}),
        .O(D[11:8]),
        .S({dout__85_carry__0_i_5_n_0,dout__85_carry__0_i_6_n_0,dout__85_carry__0_i_7_n_0,dout__85_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__85_carry__0_i_1
       (.I0(dout__59_carry__0_n_7),
        .I1(dout__30_carry__0_n_4),
        .I2(dout__0_carry__1_n_1),
        .O(dout__85_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__85_carry__0_i_2
       (.I0(dout__59_carry_n_4),
        .I1(dout__30_carry__0_n_5),
        .I2(dout__0_carry__1_n_6),
        .O(dout__85_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__85_carry__0_i_3
       (.I0(dout__59_carry_n_5),
        .I1(dout__30_carry__0_n_6),
        .I2(dout__0_carry__1_n_7),
        .O(dout__85_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__85_carry__0_i_4
       (.I0(dout__59_carry_n_6),
        .I1(dout__30_carry__0_n_7),
        .I2(dout__0_carry__0_n_4),
        .O(dout__85_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    dout__85_carry__0_i_5
       (.I0(dout__0_carry__1_n_1),
        .I1(dout__30_carry__0_n_4),
        .I2(dout__59_carry__0_n_7),
        .I3(dout__59_carry__0_n_6),
        .I4(dout__30_carry__1_n_7),
        .O(dout__85_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    dout__85_carry__0_i_6
       (.I0(dout__0_carry__1_n_6),
        .I1(dout__30_carry__0_n_5),
        .I2(dout__59_carry_n_4),
        .I3(dout__0_carry__1_n_1),
        .I4(dout__30_carry__0_n_4),
        .I5(dout__59_carry__0_n_7),
        .O(dout__85_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    dout__85_carry__0_i_7
       (.I0(dout__0_carry__1_n_7),
        .I1(dout__30_carry__0_n_6),
        .I2(dout__59_carry_n_5),
        .I3(dout__0_carry__1_n_6),
        .I4(dout__30_carry__0_n_5),
        .I5(dout__59_carry_n_4),
        .O(dout__85_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    dout__85_carry__0_i_8
       (.I0(dout__0_carry__0_n_4),
        .I1(dout__30_carry__0_n_7),
        .I2(dout__59_carry_n_6),
        .I3(dout__0_carry__1_n_7),
        .I4(dout__30_carry__0_n_6),
        .I5(dout__59_carry_n_5),
        .O(dout__85_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 dout__85_carry__1
       (.CI(dout__85_carry__0_n_0),
        .CO({NLW_dout__85_carry__1_CO_UNCONNECTED[3],dout__85_carry__1_n_1,dout__85_carry__1_n_2,dout__85_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,dout__59_carry__1_n_7,dout__85_carry__1_i_1_n_0,dout__85_carry__1_i_2_n_0}),
        .O(D[15:12]),
        .S({dout__59_carry__1_n_6,dout__85_carry__1_i_3_n_0,dout__85_carry__1_i_4_n_0,dout__85_carry__1_i_5_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    dout__85_carry__1_i_1
       (.I0(dout__30_carry__1_n_6),
        .I1(dout__59_carry__0_n_5),
        .O(dout__85_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__85_carry__1_i_2
       (.I0(dout__30_carry__1_n_7),
        .I1(dout__59_carry__0_n_6),
        .O(dout__85_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    dout__85_carry__1_i_3
       (.I0(dout__59_carry__0_n_4),
        .I1(dout__30_carry__1_n_1),
        .I2(dout__59_carry__1_n_7),
        .O(dout__85_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__85_carry__1_i_4
       (.I0(dout__59_carry__0_n_5),
        .I1(dout__30_carry__1_n_6),
        .I2(dout__59_carry__0_n_4),
        .I3(dout__30_carry__1_n_1),
        .O(dout__85_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__85_carry__1_i_5
       (.I0(dout__59_carry__0_n_6),
        .I1(dout__30_carry__1_n_7),
        .I2(dout__59_carry__0_n_5),
        .I3(dout__30_carry__1_n_6),
        .O(dout__85_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    dout__85_carry_i_1
       (.I0(dout__59_carry_n_7),
        .I1(dout__30_carry_n_4),
        .I2(dout__0_carry__0_n_5),
        .O(dout__85_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__85_carry_i_2
       (.I0(dout__0_carry__0_n_6),
        .I1(dout__30_carry_n_5),
        .O(dout__85_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__85_carry_i_3
       (.I0(dout__0_carry__0_n_7),
        .I1(dout__30_carry_n_6),
        .O(dout__85_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    dout__85_carry_i_4
       (.I0(dout__0_carry_n_4),
        .I1(dout__30_carry_n_7),
        .O(dout__85_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    dout__85_carry_i_5
       (.I0(dout__0_carry__0_n_5),
        .I1(dout__30_carry_n_4),
        .I2(dout__59_carry_n_7),
        .I3(dout__0_carry__0_n_4),
        .I4(dout__30_carry__0_n_7),
        .I5(dout__59_carry_n_6),
        .O(dout__85_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h78878778)) 
    dout__85_carry_i_6
       (.I0(dout__30_carry_n_5),
        .I1(dout__0_carry__0_n_6),
        .I2(dout__0_carry__0_n_5),
        .I3(dout__30_carry_n_4),
        .I4(dout__59_carry_n_7),
        .O(dout__85_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__85_carry_i_7
       (.I0(dout__30_carry_n_6),
        .I1(dout__0_carry__0_n_7),
        .I2(dout__30_carry_n_5),
        .I3(dout__0_carry__0_n_6),
        .O(dout__85_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    dout__85_carry_i_8
       (.I0(dout__30_carry_n_7),
        .I1(dout__0_carry_n_4),
        .I2(dout__30_carry_n_6),
        .I3(dout__0_carry__0_n_7),
        .O(dout__85_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln1558_2_reg_772[3]_i_1 
       (.I0(dout__0_carry_n_4),
        .I1(dout__30_carry_n_7),
        .O(D[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_mul_11s_6s_16_4_1
   (D,
    Q,
    ap_clk,
    p_reg_reg,
    A,
    \gmem_addr_reg_810_reg[61] ,
    DI,
    S,
    \gmem_addr_reg_810_reg[22] ,
    \gmem_addr_reg_810_reg[26] ,
    \gmem_addr_reg_810_reg[30] ,
    \gmem_addr_reg_810_reg[34] ,
    \gmem_addr_reg_810_reg[38] ,
    \gmem_addr_reg_810_reg[42] ,
    \gmem_addr_reg_810_reg[46] ,
    \gmem_addr_reg_810_reg[50] ,
    \gmem_addr_reg_810_reg[54] ,
    \gmem_addr_reg_810_reg[58] ,
    \gmem_addr_reg_810_reg[61]_0 );
  output [61:0]D;
  input [0:0]Q;
  input ap_clk;
  input [5:0]p_reg_reg;
  input [10:0]A;
  input [60:0]\gmem_addr_reg_810_reg[61] ;
  input [0:0]DI;
  input [2:0]S;
  input [3:0]\gmem_addr_reg_810_reg[22] ;
  input [3:0]\gmem_addr_reg_810_reg[26] ;
  input [3:0]\gmem_addr_reg_810_reg[30] ;
  input [3:0]\gmem_addr_reg_810_reg[34] ;
  input [3:0]\gmem_addr_reg_810_reg[38] ;
  input [3:0]\gmem_addr_reg_810_reg[42] ;
  input [3:0]\gmem_addr_reg_810_reg[46] ;
  input [3:0]\gmem_addr_reg_810_reg[50] ;
  input [3:0]\gmem_addr_reg_810_reg[54] ;
  input [3:0]\gmem_addr_reg_810_reg[58] ;
  input [2:0]\gmem_addr_reg_810_reg[61]_0 ;

  wire [10:0]A;
  wire [61:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire [3:0]\gmem_addr_reg_810_reg[22] ;
  wire [3:0]\gmem_addr_reg_810_reg[26] ;
  wire [3:0]\gmem_addr_reg_810_reg[30] ;
  wire [3:0]\gmem_addr_reg_810_reg[34] ;
  wire [3:0]\gmem_addr_reg_810_reg[38] ;
  wire [3:0]\gmem_addr_reg_810_reg[42] ;
  wire [3:0]\gmem_addr_reg_810_reg[46] ;
  wire [3:0]\gmem_addr_reg_810_reg[50] ;
  wire [3:0]\gmem_addr_reg_810_reg[54] ;
  wire [3:0]\gmem_addr_reg_810_reg[58] ;
  wire [60:0]\gmem_addr_reg_810_reg[61] ;
  wire [2:0]\gmem_addr_reg_810_reg[61]_0 ;
  wire [5:0]p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_mul_11s_6s_16_4_1_DSP48_1_3 pool_mul_mul_11s_6s_16_4_1_DSP48_1_U
       (.A(A),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\gmem_addr_reg_810_reg[22] (\gmem_addr_reg_810_reg[22] ),
        .\gmem_addr_reg_810_reg[26] (\gmem_addr_reg_810_reg[26] ),
        .\gmem_addr_reg_810_reg[30] (\gmem_addr_reg_810_reg[30] ),
        .\gmem_addr_reg_810_reg[34] (\gmem_addr_reg_810_reg[34] ),
        .\gmem_addr_reg_810_reg[38] (\gmem_addr_reg_810_reg[38] ),
        .\gmem_addr_reg_810_reg[42] (\gmem_addr_reg_810_reg[42] ),
        .\gmem_addr_reg_810_reg[46] (\gmem_addr_reg_810_reg[46] ),
        .\gmem_addr_reg_810_reg[50] (\gmem_addr_reg_810_reg[50] ),
        .\gmem_addr_reg_810_reg[54] (\gmem_addr_reg_810_reg[54] ),
        .\gmem_addr_reg_810_reg[58] (\gmem_addr_reg_810_reg[58] ),
        .\gmem_addr_reg_810_reg[61] (\gmem_addr_reg_810_reg[61] ),
        .\gmem_addr_reg_810_reg[61]_0 (\gmem_addr_reg_810_reg[61]_0 ),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "pool_mul_mul_11s_6s_16_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_mul_11s_6s_16_4_1_0
   (D,
    Q,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0);
  output [15:0]D;
  input [0:0]Q;
  input ap_clk;
  input [5:0]p_reg_reg;
  input [10:0]p_reg_reg_0;

  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [5:0]p_reg_reg;
  wire [10:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_mul_11s_6s_16_4_1_DSP48_1 pool_mul_mul_11s_6s_16_4_1_DSP48_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_mul_11s_6s_16_4_1_DSP48_1
   (D,
    Q,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1);
  output [15:0]D;
  input [0:0]Q;
  input ap_clk;
  input [5:0]p_reg_reg_0;
  input [10:0]p_reg_reg_1;

  wire [15:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [5:0]p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "pool_mul_mul_11s_6s_16_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_mul_mul_11s_6s_16_4_1_DSP48_1_3
   (D,
    Q,
    ap_clk,
    p_reg_reg_0,
    A,
    \gmem_addr_reg_810_reg[61] ,
    DI,
    S,
    \gmem_addr_reg_810_reg[22] ,
    \gmem_addr_reg_810_reg[26] ,
    \gmem_addr_reg_810_reg[30] ,
    \gmem_addr_reg_810_reg[34] ,
    \gmem_addr_reg_810_reg[38] ,
    \gmem_addr_reg_810_reg[42] ,
    \gmem_addr_reg_810_reg[46] ,
    \gmem_addr_reg_810_reg[50] ,
    \gmem_addr_reg_810_reg[54] ,
    \gmem_addr_reg_810_reg[58] ,
    \gmem_addr_reg_810_reg[61]_0 );
  output [61:0]D;
  input [0:0]Q;
  input ap_clk;
  input [5:0]p_reg_reg_0;
  input [10:0]A;
  input [60:0]\gmem_addr_reg_810_reg[61] ;
  input [0:0]DI;
  input [2:0]S;
  input [3:0]\gmem_addr_reg_810_reg[22] ;
  input [3:0]\gmem_addr_reg_810_reg[26] ;
  input [3:0]\gmem_addr_reg_810_reg[30] ;
  input [3:0]\gmem_addr_reg_810_reg[34] ;
  input [3:0]\gmem_addr_reg_810_reg[38] ;
  input [3:0]\gmem_addr_reg_810_reg[42] ;
  input [3:0]\gmem_addr_reg_810_reg[46] ;
  input [3:0]\gmem_addr_reg_810_reg[50] ;
  input [3:0]\gmem_addr_reg_810_reg[54] ;
  input [3:0]\gmem_addr_reg_810_reg[58] ;
  input [2:0]\gmem_addr_reg_810_reg[61]_0 ;

  wire [10:0]A;
  wire [61:0]D;
  wire [0:0]DI;
  wire [0:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire \gmem_addr_reg_810[10]_i_2_n_0 ;
  wire \gmem_addr_reg_810[10]_i_3_n_0 ;
  wire \gmem_addr_reg_810[10]_i_4_n_0 ;
  wire \gmem_addr_reg_810[10]_i_5_n_0 ;
  wire \gmem_addr_reg_810[14]_i_2_n_0 ;
  wire \gmem_addr_reg_810[14]_i_3_n_0 ;
  wire \gmem_addr_reg_810[14]_i_4_n_0 ;
  wire \gmem_addr_reg_810[14]_i_5_n_0 ;
  wire \gmem_addr_reg_810[18]_i_6_n_0 ;
  wire \gmem_addr_reg_810[2]_i_2_n_0 ;
  wire \gmem_addr_reg_810[2]_i_3_n_0 ;
  wire \gmem_addr_reg_810[2]_i_4_n_0 ;
  wire \gmem_addr_reg_810[6]_i_2_n_0 ;
  wire \gmem_addr_reg_810[6]_i_3_n_0 ;
  wire \gmem_addr_reg_810[6]_i_4_n_0 ;
  wire \gmem_addr_reg_810[6]_i_5_n_0 ;
  wire \gmem_addr_reg_810_reg[10]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[10]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[10]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[10]_i_1_n_3 ;
  wire \gmem_addr_reg_810_reg[14]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[14]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[14]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[14]_i_1_n_3 ;
  wire \gmem_addr_reg_810_reg[18]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[18]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[18]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[18]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[22] ;
  wire \gmem_addr_reg_810_reg[22]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[22]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[22]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[22]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[26] ;
  wire \gmem_addr_reg_810_reg[26]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[26]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[26]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[26]_i_1_n_3 ;
  wire \gmem_addr_reg_810_reg[2]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[2]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[2]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[2]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[30] ;
  wire \gmem_addr_reg_810_reg[30]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[30]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[30]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[30]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[34] ;
  wire \gmem_addr_reg_810_reg[34]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[34]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[34]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[34]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[38] ;
  wire \gmem_addr_reg_810_reg[38]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[38]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[38]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[38]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[42] ;
  wire \gmem_addr_reg_810_reg[42]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[42]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[42]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[42]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[46] ;
  wire \gmem_addr_reg_810_reg[46]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[46]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[46]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[46]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[50] ;
  wire \gmem_addr_reg_810_reg[50]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[50]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[50]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[50]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[54] ;
  wire \gmem_addr_reg_810_reg[54]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[54]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[54]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[54]_i_1_n_3 ;
  wire [3:0]\gmem_addr_reg_810_reg[58] ;
  wire \gmem_addr_reg_810_reg[58]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[58]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[58]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[58]_i_1_n_3 ;
  wire [60:0]\gmem_addr_reg_810_reg[61] ;
  wire [2:0]\gmem_addr_reg_810_reg[61]_0 ;
  wire \gmem_addr_reg_810_reg[61]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[61]_i_1_n_3 ;
  wire \gmem_addr_reg_810_reg[6]_i_1_n_0 ;
  wire \gmem_addr_reg_810_reg[6]_i_1_n_1 ;
  wire \gmem_addr_reg_810_reg[6]_i_1_n_2 ;
  wire \gmem_addr_reg_810_reg[6]_i_1_n_3 ;
  wire [17:2]p_cast14_fu_464_p1;
  wire [5:0]p_reg_reg_0;
  wire [0:0]\NLW_gmem_addr_reg_810_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_810_reg[61]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_810_reg[61]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[10]_i_2 
       (.I0(p_cast14_fu_464_p1[12]),
        .I1(\gmem_addr_reg_810_reg[61] [11]),
        .O(\gmem_addr_reg_810[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[10]_i_3 
       (.I0(p_cast14_fu_464_p1[11]),
        .I1(\gmem_addr_reg_810_reg[61] [10]),
        .O(\gmem_addr_reg_810[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[10]_i_4 
       (.I0(p_cast14_fu_464_p1[10]),
        .I1(\gmem_addr_reg_810_reg[61] [9]),
        .O(\gmem_addr_reg_810[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[10]_i_5 
       (.I0(p_cast14_fu_464_p1[9]),
        .I1(\gmem_addr_reg_810_reg[61] [8]),
        .O(\gmem_addr_reg_810[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[14]_i_2 
       (.I0(p_cast14_fu_464_p1[16]),
        .I1(\gmem_addr_reg_810_reg[61] [15]),
        .O(\gmem_addr_reg_810[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[14]_i_3 
       (.I0(p_cast14_fu_464_p1[15]),
        .I1(\gmem_addr_reg_810_reg[61] [14]),
        .O(\gmem_addr_reg_810[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[14]_i_4 
       (.I0(p_cast14_fu_464_p1[14]),
        .I1(\gmem_addr_reg_810_reg[61] [13]),
        .O(\gmem_addr_reg_810[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[14]_i_5 
       (.I0(p_cast14_fu_464_p1[13]),
        .I1(\gmem_addr_reg_810_reg[61] [12]),
        .O(\gmem_addr_reg_810[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[18]_i_6 
       (.I0(\gmem_addr_reg_810_reg[61] [16]),
        .I1(p_cast14_fu_464_p1[17]),
        .O(\gmem_addr_reg_810[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[2]_i_2 
       (.I0(p_cast14_fu_464_p1[4]),
        .I1(\gmem_addr_reg_810_reg[61] [3]),
        .O(\gmem_addr_reg_810[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[2]_i_3 
       (.I0(p_cast14_fu_464_p1[3]),
        .I1(\gmem_addr_reg_810_reg[61] [2]),
        .O(\gmem_addr_reg_810[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[2]_i_4 
       (.I0(p_cast14_fu_464_p1[2]),
        .I1(\gmem_addr_reg_810_reg[61] [1]),
        .O(\gmem_addr_reg_810[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[6]_i_2 
       (.I0(p_cast14_fu_464_p1[8]),
        .I1(\gmem_addr_reg_810_reg[61] [7]),
        .O(\gmem_addr_reg_810[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[6]_i_3 
       (.I0(p_cast14_fu_464_p1[7]),
        .I1(\gmem_addr_reg_810_reg[61] [6]),
        .O(\gmem_addr_reg_810[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[6]_i_4 
       (.I0(p_cast14_fu_464_p1[6]),
        .I1(\gmem_addr_reg_810_reg[61] [5]),
        .O(\gmem_addr_reg_810[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_810[6]_i_5 
       (.I0(p_cast14_fu_464_p1[5]),
        .I1(\gmem_addr_reg_810_reg[61] [4]),
        .O(\gmem_addr_reg_810[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[10]_i_1 
       (.CI(\gmem_addr_reg_810_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[10]_i_1_n_0 ,\gmem_addr_reg_810_reg[10]_i_1_n_1 ,\gmem_addr_reg_810_reg[10]_i_1_n_2 ,\gmem_addr_reg_810_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_cast14_fu_464_p1[12:9]),
        .O(D[10:7]),
        .S({\gmem_addr_reg_810[10]_i_2_n_0 ,\gmem_addr_reg_810[10]_i_3_n_0 ,\gmem_addr_reg_810[10]_i_4_n_0 ,\gmem_addr_reg_810[10]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[14]_i_1 
       (.CI(\gmem_addr_reg_810_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[14]_i_1_n_0 ,\gmem_addr_reg_810_reg[14]_i_1_n_1 ,\gmem_addr_reg_810_reg[14]_i_1_n_2 ,\gmem_addr_reg_810_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_cast14_fu_464_p1[16:13]),
        .O(D[14:11]),
        .S({\gmem_addr_reg_810[14]_i_2_n_0 ,\gmem_addr_reg_810[14]_i_3_n_0 ,\gmem_addr_reg_810[14]_i_4_n_0 ,\gmem_addr_reg_810[14]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[18]_i_1 
       (.CI(\gmem_addr_reg_810_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[18]_i_1_n_0 ,\gmem_addr_reg_810_reg[18]_i_1_n_1 ,\gmem_addr_reg_810_reg[18]_i_1_n_2 ,\gmem_addr_reg_810_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_810_reg[61] [18:16],DI}),
        .O(D[18:15]),
        .S({S,\gmem_addr_reg_810[18]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[22]_i_1 
       (.CI(\gmem_addr_reg_810_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[22]_i_1_n_0 ,\gmem_addr_reg_810_reg[22]_i_1_n_1 ,\gmem_addr_reg_810_reg[22]_i_1_n_2 ,\gmem_addr_reg_810_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [22:19]),
        .O(D[22:19]),
        .S(\gmem_addr_reg_810_reg[22] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[26]_i_1 
       (.CI(\gmem_addr_reg_810_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[26]_i_1_n_0 ,\gmem_addr_reg_810_reg[26]_i_1_n_1 ,\gmem_addr_reg_810_reg[26]_i_1_n_2 ,\gmem_addr_reg_810_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [26:23]),
        .O(D[26:23]),
        .S(\gmem_addr_reg_810_reg[26] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_810_reg[2]_i_1_n_0 ,\gmem_addr_reg_810_reg[2]_i_1_n_1 ,\gmem_addr_reg_810_reg[2]_i_1_n_2 ,\gmem_addr_reg_810_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_cast14_fu_464_p1[4:2],1'b0}),
        .O({D[2:0],\NLW_gmem_addr_reg_810_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_810[2]_i_2_n_0 ,\gmem_addr_reg_810[2]_i_3_n_0 ,\gmem_addr_reg_810[2]_i_4_n_0 ,\gmem_addr_reg_810_reg[61] [0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[30]_i_1 
       (.CI(\gmem_addr_reg_810_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[30]_i_1_n_0 ,\gmem_addr_reg_810_reg[30]_i_1_n_1 ,\gmem_addr_reg_810_reg[30]_i_1_n_2 ,\gmem_addr_reg_810_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [30:27]),
        .O(D[30:27]),
        .S(\gmem_addr_reg_810_reg[30] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[34]_i_1 
       (.CI(\gmem_addr_reg_810_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[34]_i_1_n_0 ,\gmem_addr_reg_810_reg[34]_i_1_n_1 ,\gmem_addr_reg_810_reg[34]_i_1_n_2 ,\gmem_addr_reg_810_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [34:31]),
        .O(D[34:31]),
        .S(\gmem_addr_reg_810_reg[34] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[38]_i_1 
       (.CI(\gmem_addr_reg_810_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[38]_i_1_n_0 ,\gmem_addr_reg_810_reg[38]_i_1_n_1 ,\gmem_addr_reg_810_reg[38]_i_1_n_2 ,\gmem_addr_reg_810_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [38:35]),
        .O(D[38:35]),
        .S(\gmem_addr_reg_810_reg[38] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[42]_i_1 
       (.CI(\gmem_addr_reg_810_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[42]_i_1_n_0 ,\gmem_addr_reg_810_reg[42]_i_1_n_1 ,\gmem_addr_reg_810_reg[42]_i_1_n_2 ,\gmem_addr_reg_810_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [42:39]),
        .O(D[42:39]),
        .S(\gmem_addr_reg_810_reg[42] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[46]_i_1 
       (.CI(\gmem_addr_reg_810_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[46]_i_1_n_0 ,\gmem_addr_reg_810_reg[46]_i_1_n_1 ,\gmem_addr_reg_810_reg[46]_i_1_n_2 ,\gmem_addr_reg_810_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [46:43]),
        .O(D[46:43]),
        .S(\gmem_addr_reg_810_reg[46] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[50]_i_1 
       (.CI(\gmem_addr_reg_810_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[50]_i_1_n_0 ,\gmem_addr_reg_810_reg[50]_i_1_n_1 ,\gmem_addr_reg_810_reg[50]_i_1_n_2 ,\gmem_addr_reg_810_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [50:47]),
        .O(D[50:47]),
        .S(\gmem_addr_reg_810_reg[50] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[54]_i_1 
       (.CI(\gmem_addr_reg_810_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[54]_i_1_n_0 ,\gmem_addr_reg_810_reg[54]_i_1_n_1 ,\gmem_addr_reg_810_reg[54]_i_1_n_2 ,\gmem_addr_reg_810_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [54:51]),
        .O(D[54:51]),
        .S(\gmem_addr_reg_810_reg[54] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[58]_i_1 
       (.CI(\gmem_addr_reg_810_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[58]_i_1_n_0 ,\gmem_addr_reg_810_reg[58]_i_1_n_1 ,\gmem_addr_reg_810_reg[58]_i_1_n_2 ,\gmem_addr_reg_810_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_reg_810_reg[61] [58:55]),
        .O(D[58:55]),
        .S(\gmem_addr_reg_810_reg[58] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[61]_i_1 
       (.CI(\gmem_addr_reg_810_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_reg_810_reg[61]_i_1_CO_UNCONNECTED [3:2],\gmem_addr_reg_810_reg[61]_i_1_n_2 ,\gmem_addr_reg_810_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gmem_addr_reg_810_reg[61] [60:59]}),
        .O({\NLW_gmem_addr_reg_810_reg[61]_i_1_O_UNCONNECTED [3],D[61:59]}),
        .S({1'b0,\gmem_addr_reg_810_reg[61]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_reg_810_reg[6]_i_1 
       (.CI(\gmem_addr_reg_810_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_reg_810_reg[6]_i_1_n_0 ,\gmem_addr_reg_810_reg[6]_i_1_n_1 ,\gmem_addr_reg_810_reg[6]_i_1_n_2 ,\gmem_addr_reg_810_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_cast14_fu_464_p1[8:5]),
        .O(D[6:3]),
        .S({\gmem_addr_reg_810[6]_i_2_n_0 ,\gmem_addr_reg_810[6]_i_3_n_0 ,\gmem_addr_reg_810[6]_i_4_n_0 ,\gmem_addr_reg_810[6]_i_5_n_0 }));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0[5],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_cast14_fu_464_p1}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4
   (ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter12,
    A,
    \empty_fu_108_reg[17]_0 ,
    \gmem_addr_2_reg_623_reg[61]_0 ,
    D,
    gmem_ARVALID,
    gmem_RREADY,
    CO,
    \i_V_reg_219_reg[4] ,
    \ap_CS_fsm_reg[18] ,
    ap_rst_n_inv,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    mat_w,
    ap_rst_n,
    grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg,
    P,
    kw_read_reg_639,
    \empty_fu_108_reg[17]_1 ,
    \data_p2_reg[0] ,
    I_RVALID,
    gmem_ARREADY,
    kh_read_reg_648,
    p_reg_reg,
    \addr_V_6_reg_825_reg[0] ,
    ret_fu_526_p2,
    \addr_V_6_reg_825_reg[5]_i_7 ,
    \gmem_addr_2_reg_623_reg[61]_1 ,
    \addr_V_6_reg_825_reg[5]_i_4 ,
    \addr_V_6_reg_825_reg[5]_i_12 ,
    \mul_i749_cast_reg_590_reg[15]_0 ,
    \sext_ln44_cast_reg_585_reg[6]_0 ,
    E,
    \trunc_ln885_reg_653_reg[0]_0 ,
    \trunc_ln1080_1_reg_641_reg[0]_0 ,
    \trunc_ln1080_reg_647_reg[17]_0 );
  output ap_enable_reg_pp0_iter5;
  output ap_enable_reg_pp0_iter12;
  output [5:0]A;
  output [17:0]\empty_fu_108_reg[17]_0 ;
  output [61:0]\gmem_addr_2_reg_623_reg[61]_0 ;
  output [1:0]D;
  output gmem_ARVALID;
  output gmem_RREADY;
  output [0:0]CO;
  output \i_V_reg_219_reg[4] ;
  output \ap_CS_fsm_reg[18] ;
  input ap_rst_n_inv;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [3:0]Q;
  input [5:0]mat_w;
  input ap_rst_n;
  input grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg;
  input [15:0]P;
  input [7:0]kw_read_reg_639;
  input \empty_fu_108_reg[17]_1 ;
  input [1:0]\data_p2_reg[0] ;
  input I_RVALID;
  input gmem_ARREADY;
  input [5:0]kh_read_reg_648;
  input [5:0]p_reg_reg;
  input [5:0]\addr_V_6_reg_825_reg[0] ;
  input [7:0]ret_fu_526_p2;
  input [5:0]\addr_V_6_reg_825_reg[5]_i_7 ;
  input [62:0]\gmem_addr_2_reg_623_reg[61]_1 ;
  input [0:0]\addr_V_6_reg_825_reg[5]_i_4 ;
  input [0:0]\addr_V_6_reg_825_reg[5]_i_12 ;
  input [15:0]\mul_i749_cast_reg_590_reg[15]_0 ;
  input [5:0]\sext_ln44_cast_reg_585_reg[6]_0 ;
  input [0:0]E;
  input [0:0]\trunc_ln885_reg_653_reg[0]_0 ;
  input [0:0]\trunc_ln1080_1_reg_641_reg[0]_0 ;
  input [17:0]\trunc_ln1080_reg_647_reg[17]_0 ;

  wire [5:0]A;
  wire [5:0]A_0;
  wire [16:0]C;
  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire I_RVALID;
  wire [15:0]P;
  wire [3:0]Q;
  wire [16:0]add_ln1072_2_reg_616;
  wire \add_ln1072_2_reg_616[16]_i_1_n_0 ;
  wire [15:0]add_ln1072_3_fu_278_p2;
  wire [17:0]add_ln885_1_fu_519_p2;
  wire [5:0]\addr_V_6_reg_825_reg[0] ;
  wire [0:0]\addr_V_6_reg_825_reg[5]_i_12 ;
  wire [0:0]\addr_V_6_reg_825_reg[5]_i_4 ;
  wire [5:0]\addr_V_6_reg_825_reg[5]_i_7 ;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_0;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_1;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_10;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_11;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_12;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_13;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_14;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_15;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_16;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_2;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_3;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_4;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_5;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_6;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_7;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_8;
  wire ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_9;
  wire \ap_CS_fsm_reg[18] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter11_reg_reg_srl11_n_0;
  wire ap_loop_exit_ready_pp0_iter12_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]\data_p2_reg[0] ;
  wire \empty_fu_108[0]_i_2_n_0 ;
  wire \empty_fu_108[10]_i_2_n_0 ;
  wire \empty_fu_108[11]_i_2_n_0 ;
  wire \empty_fu_108[11]_i_4_n_0 ;
  wire \empty_fu_108[11]_i_5_n_0 ;
  wire \empty_fu_108[11]_i_6_n_0 ;
  wire \empty_fu_108[11]_i_7_n_0 ;
  wire \empty_fu_108[12]_i_2_n_0 ;
  wire \empty_fu_108[13]_i_2_n_0 ;
  wire \empty_fu_108[14]_i_2_n_0 ;
  wire \empty_fu_108[15]_i_2_n_0 ;
  wire \empty_fu_108[15]_i_4_n_0 ;
  wire \empty_fu_108[15]_i_5_n_0 ;
  wire \empty_fu_108[15]_i_6_n_0 ;
  wire \empty_fu_108[15]_i_7_n_0 ;
  wire \empty_fu_108[16]_i_2_n_0 ;
  wire \empty_fu_108[17]_i_10_n_0 ;
  wire \empty_fu_108[17]_i_12_n_0 ;
  wire \empty_fu_108[17]_i_13_n_0 ;
  wire \empty_fu_108[17]_i_14_n_0 ;
  wire \empty_fu_108[17]_i_15_n_0 ;
  wire \empty_fu_108[17]_i_17_n_0 ;
  wire \empty_fu_108[17]_i_18_n_0 ;
  wire \empty_fu_108[17]_i_19_n_0 ;
  wire \empty_fu_108[17]_i_20_n_0 ;
  wire \empty_fu_108[17]_i_21_n_0 ;
  wire \empty_fu_108[17]_i_22_n_0 ;
  wire \empty_fu_108[17]_i_23_n_0 ;
  wire \empty_fu_108[17]_i_24_n_0 ;
  wire \empty_fu_108[17]_i_26_n_0 ;
  wire \empty_fu_108[17]_i_27_n_0 ;
  wire \empty_fu_108[17]_i_28_n_0 ;
  wire \empty_fu_108[17]_i_29_n_0 ;
  wire \empty_fu_108[17]_i_30_n_0 ;
  wire \empty_fu_108[17]_i_31_n_0 ;
  wire \empty_fu_108[17]_i_32_n_0 ;
  wire \empty_fu_108[17]_i_33_n_0 ;
  wire \empty_fu_108[17]_i_34_n_0 ;
  wire \empty_fu_108[17]_i_35_n_0 ;
  wire \empty_fu_108[17]_i_36_n_0 ;
  wire \empty_fu_108[17]_i_37_n_0 ;
  wire \empty_fu_108[17]_i_38_n_0 ;
  wire \empty_fu_108[17]_i_39_n_0 ;
  wire \empty_fu_108[17]_i_3_n_0 ;
  wire \empty_fu_108[17]_i_40_n_0 ;
  wire \empty_fu_108[17]_i_41_n_0 ;
  wire \empty_fu_108[17]_i_42_n_0 ;
  wire \empty_fu_108[17]_i_43_n_0 ;
  wire \empty_fu_108[17]_i_44_n_0 ;
  wire \empty_fu_108[17]_i_45_n_0 ;
  wire \empty_fu_108[17]_i_46_n_0 ;
  wire \empty_fu_108[17]_i_47_n_0 ;
  wire \empty_fu_108[17]_i_48_n_0 ;
  wire \empty_fu_108[17]_i_49_n_0 ;
  wire \empty_fu_108[17]_i_4_n_0 ;
  wire \empty_fu_108[17]_i_9_n_0 ;
  wire \empty_fu_108[1]_i_2_n_0 ;
  wire \empty_fu_108[2]_i_2_n_0 ;
  wire \empty_fu_108[3]_i_2_n_0 ;
  wire \empty_fu_108[3]_i_4_n_0 ;
  wire \empty_fu_108[3]_i_5_n_0 ;
  wire \empty_fu_108[3]_i_6_n_0 ;
  wire \empty_fu_108[3]_i_7_n_0 ;
  wire \empty_fu_108[4]_i_2_n_0 ;
  wire \empty_fu_108[5]_i_2_n_0 ;
  wire \empty_fu_108[6]_i_2_n_0 ;
  wire \empty_fu_108[7]_i_2_n_0 ;
  wire \empty_fu_108[7]_i_4_n_0 ;
  wire \empty_fu_108[7]_i_5_n_0 ;
  wire \empty_fu_108[7]_i_6_n_0 ;
  wire \empty_fu_108[7]_i_7_n_0 ;
  wire \empty_fu_108[8]_i_2_n_0 ;
  wire \empty_fu_108[9]_i_2_n_0 ;
  wire \empty_fu_108_reg[11]_i_3_n_0 ;
  wire \empty_fu_108_reg[11]_i_3_n_1 ;
  wire \empty_fu_108_reg[11]_i_3_n_2 ;
  wire \empty_fu_108_reg[11]_i_3_n_3 ;
  wire \empty_fu_108_reg[15]_i_3_n_0 ;
  wire \empty_fu_108_reg[15]_i_3_n_1 ;
  wire \empty_fu_108_reg[15]_i_3_n_2 ;
  wire \empty_fu_108_reg[15]_i_3_n_3 ;
  wire [17:0]\empty_fu_108_reg[17]_0 ;
  wire \empty_fu_108_reg[17]_1 ;
  wire \empty_fu_108_reg[17]_i_11_n_0 ;
  wire \empty_fu_108_reg[17]_i_11_n_1 ;
  wire \empty_fu_108_reg[17]_i_11_n_2 ;
  wire \empty_fu_108_reg[17]_i_11_n_3 ;
  wire \empty_fu_108_reg[17]_i_16_n_0 ;
  wire \empty_fu_108_reg[17]_i_16_n_1 ;
  wire \empty_fu_108_reg[17]_i_16_n_2 ;
  wire \empty_fu_108_reg[17]_i_16_n_3 ;
  wire \empty_fu_108_reg[17]_i_25_n_0 ;
  wire \empty_fu_108_reg[17]_i_25_n_1 ;
  wire \empty_fu_108_reg[17]_i_25_n_2 ;
  wire \empty_fu_108_reg[17]_i_25_n_3 ;
  wire \empty_fu_108_reg[17]_i_5_n_3 ;
  wire \empty_fu_108_reg[17]_i_6_n_6 ;
  wire \empty_fu_108_reg[17]_i_7_n_3 ;
  wire \empty_fu_108_reg[17]_i_8_n_0 ;
  wire \empty_fu_108_reg[17]_i_8_n_1 ;
  wire \empty_fu_108_reg[17]_i_8_n_2 ;
  wire \empty_fu_108_reg[17]_i_8_n_3 ;
  wire \empty_fu_108_reg[3]_i_3_n_0 ;
  wire \empty_fu_108_reg[3]_i_3_n_1 ;
  wire \empty_fu_108_reg[3]_i_3_n_2 ;
  wire \empty_fu_108_reg[3]_i_3_n_3 ;
  wire \empty_fu_108_reg[7]_i_3_n_0 ;
  wire \empty_fu_108_reg[7]_i_3_n_1 ;
  wire \empty_fu_108_reg[7]_i_3_n_2 ;
  wire \empty_fu_108_reg[7]_i_3_n_3 ;
  wire flow_control_loop_pipe_sequential_init_U_n_0;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire gmem_ARREADY;
  wire gmem_ARVALID;
  wire gmem_RREADY;
  wire [61:0]gmem_addr_1_reg_629;
  wire \gmem_addr_1_reg_629[10]_i_10_n_0 ;
  wire \gmem_addr_1_reg_629[10]_i_11_n_0 ;
  wire \gmem_addr_1_reg_629[10]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[10]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[10]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[10]_i_6_n_0 ;
  wire \gmem_addr_1_reg_629[10]_i_7_n_0 ;
  wire \gmem_addr_1_reg_629[10]_i_8_n_0 ;
  wire \gmem_addr_1_reg_629[10]_i_9_n_0 ;
  wire \gmem_addr_1_reg_629[14]_i_10_n_0 ;
  wire \gmem_addr_1_reg_629[14]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[14]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[14]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[14]_i_6_n_0 ;
  wire \gmem_addr_1_reg_629[14]_i_7_n_0 ;
  wire \gmem_addr_1_reg_629[14]_i_8_n_0 ;
  wire \gmem_addr_1_reg_629[14]_i_9_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_10_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_11_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_13_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_6_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_7_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_8_n_0 ;
  wire \gmem_addr_1_reg_629[18]_i_9_n_0 ;
  wire \gmem_addr_1_reg_629[22]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[22]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[22]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[22]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[26]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[26]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[26]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[26]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[2]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[2]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[2]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[30]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[30]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[30]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[30]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[34]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[34]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[34]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[34]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[38]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[38]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[38]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[38]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[42]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[42]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[42]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[42]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[46]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[46]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[46]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[46]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[50]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[50]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[50]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[50]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[54]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[54]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[54]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[54]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[58]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629[58]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[58]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[58]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[61]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[61]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[61]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[6]_i_10_n_0 ;
  wire \gmem_addr_1_reg_629[6]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629[6]_i_4_n_0 ;
  wire \gmem_addr_1_reg_629[6]_i_5_n_0 ;
  wire \gmem_addr_1_reg_629[6]_i_6_n_0 ;
  wire \gmem_addr_1_reg_629[6]_i_7_n_0 ;
  wire \gmem_addr_1_reg_629[6]_i_8_n_0 ;
  wire \gmem_addr_1_reg_629[6]_i_9_n_0 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_2_n_1 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_2_n_2 ;
  wire \gmem_addr_1_reg_629_reg[10]_i_2_n_3 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_2_n_1 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_2_n_2 ;
  wire \gmem_addr_1_reg_629_reg[14]_i_2_n_3 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_3_n_0 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_3_n_1 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_3_n_2 ;
  wire \gmem_addr_1_reg_629_reg[18]_i_3_n_3 ;
  wire \gmem_addr_1_reg_629_reg[22]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[22]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[22]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[22]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[22]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[22]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[22]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[22]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[26]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[26]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[26]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[26]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[26]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[26]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[26]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[26]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[2]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[2]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[2]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[2]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[2]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[2]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[2]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[30]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[30]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[30]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[30]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[30]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[30]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[30]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[30]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[34]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[34]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[34]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[34]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[34]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[34]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[34]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[34]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[38]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[38]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[38]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[38]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[38]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[38]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[38]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[38]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[42]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[42]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[42]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[42]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[42]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[42]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[42]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[42]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[46]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[46]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[46]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[46]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[46]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[46]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[46]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[46]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[50]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[50]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[50]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[50]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[50]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[50]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[50]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[50]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[54]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[54]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[54]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[54]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[54]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[54]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[54]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[54]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[58]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[58]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[58]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[58]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[58]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[58]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[58]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[58]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[61]_i_2_n_2 ;
  wire \gmem_addr_1_reg_629_reg[61]_i_2_n_3 ;
  wire \gmem_addr_1_reg_629_reg[61]_i_2_n_6 ;
  wire \gmem_addr_1_reg_629_reg[61]_i_2_n_7 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_1_n_0 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_1_n_1 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_1_n_2 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_1_n_3 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_1_n_4 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_1_n_5 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_1_n_6 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_1_n_7 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_2_n_0 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_2_n_1 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_2_n_2 ;
  wire \gmem_addr_1_reg_629_reg[6]_i_2_n_3 ;
  wire [61:0]gmem_addr_2_reg_623;
  wire [61:0]\gmem_addr_2_reg_623_reg[61]_0 ;
  wire [62:0]\gmem_addr_2_reg_623_reg[61]_1 ;
  wire [61:0]gmem_addr_reg_635;
  wire grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_ready;
  wire grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg;
  wire \i_V_reg_219_reg[4] ;
  wire icmp_ln1072_1_fu_272_p211_in;
  wire \indvar_flatten_fu_104[15]_i_2_n_0 ;
  wire \indvar_flatten_fu_104_reg_n_0_[0] ;
  wire \indvar_flatten_fu_104_reg_n_0_[10] ;
  wire \indvar_flatten_fu_104_reg_n_0_[11] ;
  wire \indvar_flatten_fu_104_reg_n_0_[12] ;
  wire \indvar_flatten_fu_104_reg_n_0_[13] ;
  wire \indvar_flatten_fu_104_reg_n_0_[14] ;
  wire \indvar_flatten_fu_104_reg_n_0_[15] ;
  wire \indvar_flatten_fu_104_reg_n_0_[1] ;
  wire \indvar_flatten_fu_104_reg_n_0_[2] ;
  wire \indvar_flatten_fu_104_reg_n_0_[3] ;
  wire \indvar_flatten_fu_104_reg_n_0_[4] ;
  wire \indvar_flatten_fu_104_reg_n_0_[5] ;
  wire \indvar_flatten_fu_104_reg_n_0_[6] ;
  wire \indvar_flatten_fu_104_reg_n_0_[7] ;
  wire \indvar_flatten_fu_104_reg_n_0_[8] ;
  wire \indvar_flatten_fu_104_reg_n_0_[9] ;
  wire \j_V_fu_100_reg_n_0_[0] ;
  wire \j_V_fu_100_reg_n_0_[1] ;
  wire \j_V_fu_100_reg_n_0_[2] ;
  wire \j_V_fu_100_reg_n_0_[3] ;
  wire \j_V_fu_100_reg_n_0_[4] ;
  wire \j_V_fu_100_reg_n_0_[5] ;
  wire [5:0]k_V_3_fu_313_p2;
  wire [5:0]k_V_fu_96;
  wire [5:0]kh_read_reg_648;
  wire [7:0]kw_read_reg_639;
  wire [5:0]mat_w;
  wire [15:0]mul_i749_cast_reg_590;
  wire [15:0]\mul_i749_cast_reg_590_reg[15]_0 ;
  wire p_0_in0;
  wire [17:0]p_0_in_1;
  wire p_1_in;
  wire [5:0]p_reg_reg;
  wire p_reg_reg_i_10_n_0;
  wire p_reg_reg_i_10_n_1;
  wire p_reg_reg_i_10_n_2;
  wire p_reg_reg_i_10_n_3;
  wire p_reg_reg_i_11_n_0;
  wire p_reg_reg_i_11_n_1;
  wire p_reg_reg_i_11_n_2;
  wire p_reg_reg_i_11_n_3;
  wire p_reg_reg_i_12_n_0;
  wire p_reg_reg_i_12_n_1;
  wire p_reg_reg_i_12_n_2;
  wire p_reg_reg_i_12_n_3;
  wire p_reg_reg_i_13_n_0;
  wire p_reg_reg_i_13_n_1;
  wire p_reg_reg_i_13_n_2;
  wire p_reg_reg_i_13_n_3;
  wire p_reg_reg_i_21_n_0;
  wire p_reg_reg_i_22_n_0;
  wire p_reg_reg_i_23_n_0;
  wire p_reg_reg_i_24_n_0;
  wire p_reg_reg_i_25_n_0;
  wire p_reg_reg_i_26_n_0;
  wire p_reg_reg_i_27_n_0;
  wire p_reg_reg_i_28_n_0;
  wire p_reg_reg_i_29_n_0;
  wire p_reg_reg_i_30_n_0;
  wire p_reg_reg_i_31_n_0;
  wire p_reg_reg_i_32_n_0;
  wire p_reg_reg_i_33_n_0;
  wire p_reg_reg_i_34_n_0;
  wire p_reg_reg_i_35_n_0;
  wire p_reg_reg_i_36_n_0;
  wire p_reg_reg_i_37_n_0;
  wire [16:0]ret_1_fu_386_p2;
  wire [7:0]ret_fu_526_p2;
  wire [5:1]select_ln1072_1_fu_301_p3;
  wire [5:0]select_ln1072_reg_604;
  wire \select_ln1072_reg_604[5]_i_2_n_0 ;
  wire \select_ln1072_reg_604_pp0_iter2_reg_reg[0]_srl2_n_0 ;
  wire \select_ln1072_reg_604_pp0_iter2_reg_reg[1]_srl2_n_0 ;
  wire \select_ln1072_reg_604_pp0_iter2_reg_reg[2]_srl2_n_0 ;
  wire \select_ln1072_reg_604_pp0_iter2_reg_reg[3]_srl2_n_0 ;
  wire \select_ln1072_reg_604_pp0_iter2_reg_reg[4]_srl2_n_0 ;
  wire \select_ln1072_reg_604_pp0_iter2_reg_reg[5]_srl2_n_0 ;
  wire [5:0]select_ln1072_reg_604_pp0_iter3_reg;
  wire [6:0]sext_ln44_cast_reg_585;
  wire [5:0]\sext_ln44_cast_reg_585_reg[6]_0 ;
  wire [17:0]trunc_ln1080_1_reg_641;
  wire [0:0]\trunc_ln1080_1_reg_641_reg[0]_0 ;
  wire [17:0]trunc_ln1080_reg_647;
  wire [17:0]\trunc_ln1080_reg_647_reg[17]_0 ;
  wire [17:0]trunc_ln885_reg_653;
  wire [0:0]\trunc_ln885_reg_653_reg[0]_0 ;
  wire [3:0]\NLW_empty_fu_108_reg[17]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_empty_fu_108_reg[17]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_empty_fu_108_reg[17]_i_25_O_UNCONNECTED ;
  wire [3:1]\NLW_empty_fu_108_reg[17]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_empty_fu_108_reg[17]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_empty_fu_108_reg[17]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_empty_fu_108_reg[17]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_empty_fu_108_reg[17]_i_7_CO_UNCONNECTED ;
  wire [3:2]\NLW_empty_fu_108_reg[17]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_empty_fu_108_reg[17]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_gmem_addr_1_reg_629_reg[18]_i_12_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_1_reg_629_reg[18]_i_12_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_1_reg_629_reg[2]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_1_reg_629_reg[61]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_629_reg[61]_i_2_O_UNCONNECTED ;
  wire [3:0]NLW_p_reg_reg_i_9_CO_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_9_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000000E000E000E0)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter5),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\data_p2_reg[0] [0]),
        .I5(\data_p2_reg[0] [1]),
        .O(gmem_ARVALID));
  LUT6 #(
    .INIT(64'h000000E000E000E0)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp0_iter12),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\data_p2_reg[0] [0]),
        .I5(\data_p2_reg[0] [1]),
        .O(gmem_RREADY));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln1072_2_reg_616[16]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_11001),
        .O(\add_ln1072_2_reg_616[16]_i_1_n_0 ));
  FDRE \add_ln1072_2_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_16),
        .Q(add_ln1072_2_reg_616[0]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[10] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_6),
        .Q(add_ln1072_2_reg_616[10]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[11] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_5),
        .Q(add_ln1072_2_reg_616[11]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[12] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_4),
        .Q(add_ln1072_2_reg_616[12]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[13] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_3),
        .Q(add_ln1072_2_reg_616[13]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[14] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_2),
        .Q(add_ln1072_2_reg_616[14]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[15] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_1),
        .Q(add_ln1072_2_reg_616[15]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[16] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_0),
        .Q(add_ln1072_2_reg_616[16]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_15),
        .Q(add_ln1072_2_reg_616[1]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_14),
        .Q(add_ln1072_2_reg_616[2]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_13),
        .Q(add_ln1072_2_reg_616[3]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_12),
        .Q(add_ln1072_2_reg_616[4]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_11),
        .Q(add_ln1072_2_reg_616[5]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[6] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_10),
        .Q(add_ln1072_2_reg_616[6]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[7] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_9),
        .Q(add_ln1072_2_reg_616[7]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[8] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_8),
        .Q(add_ln1072_2_reg_616[8]),
        .R(1'b0));
  FDRE \add_ln1072_2_reg_616_reg[9] 
       (.C(ap_clk),
        .CE(\add_ln1072_2_reg_616[16]_i_1_n_0 ),
        .D(ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_7),
        .Q(add_ln1072_2_reg_616[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_ama_addmuladd_6s_6s_6s_17s_17_4_1 ama_addmuladd_6s_6s_6s_17s_17_4_1_U1
       (.A(A),
        .C(C),
        .CO(CO),
        .D({ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_0,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_1,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_2,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_3,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_4,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_5,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_6,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_7,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_8,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_9,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_10,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_11,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_12,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_13,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_14,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_15,ama_addmuladd_6s_6s_6s_17s_17_4_1_U1_n_16}),
        .Q(Q[1:0]),
        .\addr_V_6_reg_825_reg[0] (\addr_V_6_reg_825_reg[0] ),
        .\addr_V_6_reg_825_reg[5]_i_12 (\addr_V_6_reg_825_reg[5]_i_12 ),
        .\addr_V_6_reg_825_reg[5]_i_4 (\addr_V_6_reg_825_reg[5]_i_4 ),
        .\addr_V_6_reg_825_reg[5]_i_7 (\addr_V_6_reg_825_reg[5]_i_7 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\i_V_reg_219_reg[4] (\i_V_reg_219_reg[4] ),
        .kh_read_reg_648(kh_read_reg_648),
        .mat_w(mat_w),
        .p_reg_reg(A_0),
        .p_reg_reg_0(p_reg_reg),
        .ret_fu_526_p2(ret_fu_526_p2));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  (* srl_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/ap_loop_exit_ready_pp0_iter11_reg_reg_srl11 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter11_reg_reg_srl11
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter11_reg_reg_srl11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ap_loop_exit_ready_pp0_iter11_reg_reg_srl11_i_1
       (.I0(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001),
        .I2(icmp_ln1072_1_fu_272_p211_in),
        .O(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_ready));
  FDRE ap_loop_exit_ready_pp0_iter12_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter11_reg_reg_srl11_n_0),
        .Q(ap_loop_exit_ready_pp0_iter12_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[0]_i_1 
       (.I0(gmem_addr_2_reg_623[0]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[0]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[0]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[10]_i_1 
       (.I0(gmem_addr_2_reg_623[10]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[10]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[10]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[11]_i_1 
       (.I0(gmem_addr_2_reg_623[11]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[11]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[11]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[12]_i_1 
       (.I0(gmem_addr_2_reg_623[12]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[12]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[12]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[13]_i_1 
       (.I0(gmem_addr_2_reg_623[13]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[13]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[13]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[14]_i_1 
       (.I0(gmem_addr_2_reg_623[14]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[14]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[14]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[15]_i_1 
       (.I0(gmem_addr_2_reg_623[15]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[15]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[15]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[16]_i_1 
       (.I0(gmem_addr_2_reg_623[16]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[16]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[16]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[17]_i_1 
       (.I0(gmem_addr_2_reg_623[17]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[17]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[17]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[18]_i_1 
       (.I0(gmem_addr_2_reg_623[18]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[18]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[18]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[19]_i_1 
       (.I0(gmem_addr_2_reg_623[19]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[19]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[19]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[1]_i_1 
       (.I0(gmem_addr_2_reg_623[1]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[1]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[1]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[20]_i_1 
       (.I0(gmem_addr_2_reg_623[20]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[20]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[20]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[21]_i_1 
       (.I0(gmem_addr_2_reg_623[21]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[21]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[21]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[22]_i_1 
       (.I0(gmem_addr_2_reg_623[22]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[22]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[22]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[23]_i_1 
       (.I0(gmem_addr_2_reg_623[23]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[23]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[23]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [23]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[24]_i_1 
       (.I0(gmem_addr_2_reg_623[24]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[24]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[24]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [24]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[25]_i_1 
       (.I0(gmem_addr_2_reg_623[25]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[25]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[25]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [25]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[26]_i_1 
       (.I0(gmem_addr_2_reg_623[26]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[26]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[26]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [26]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[27]_i_1 
       (.I0(gmem_addr_2_reg_623[27]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[27]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[27]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [27]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[28]_i_1 
       (.I0(gmem_addr_2_reg_623[28]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[28]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[28]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [28]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[29]_i_1 
       (.I0(gmem_addr_2_reg_623[29]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[29]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[29]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[2]_i_1 
       (.I0(gmem_addr_2_reg_623[2]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[2]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[2]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[30]_i_1 
       (.I0(gmem_addr_2_reg_623[30]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[30]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[30]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [30]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[31]_i_1 
       (.I0(gmem_addr_2_reg_623[31]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[31]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[31]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [31]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[32]_i_1 
       (.I0(gmem_addr_2_reg_623[32]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[32]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[32]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [32]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[33]_i_1 
       (.I0(gmem_addr_2_reg_623[33]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[33]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[33]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [33]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[34]_i_1 
       (.I0(gmem_addr_2_reg_623[34]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[34]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[34]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [34]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[35]_i_1 
       (.I0(gmem_addr_2_reg_623[35]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[35]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[35]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [35]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[36]_i_1 
       (.I0(gmem_addr_2_reg_623[36]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[36]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[36]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [36]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[37]_i_1 
       (.I0(gmem_addr_2_reg_623[37]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[37]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[37]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [37]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[38]_i_1 
       (.I0(gmem_addr_2_reg_623[38]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[38]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[38]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [38]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[39]_i_1 
       (.I0(gmem_addr_2_reg_623[39]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[39]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[39]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [39]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[3]_i_1 
       (.I0(gmem_addr_2_reg_623[3]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[3]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[3]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[40]_i_1 
       (.I0(gmem_addr_2_reg_623[40]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[40]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[40]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [40]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[41]_i_1 
       (.I0(gmem_addr_2_reg_623[41]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[41]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[41]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [41]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[42]_i_1 
       (.I0(gmem_addr_2_reg_623[42]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[42]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[42]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [42]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[43]_i_1 
       (.I0(gmem_addr_2_reg_623[43]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[43]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[43]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [43]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[44]_i_1 
       (.I0(gmem_addr_2_reg_623[44]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[44]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[44]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [44]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[45]_i_1 
       (.I0(gmem_addr_2_reg_623[45]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[45]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[45]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [45]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[46]_i_1 
       (.I0(gmem_addr_2_reg_623[46]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[46]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[46]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [46]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[47]_i_1 
       (.I0(gmem_addr_2_reg_623[47]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[47]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[47]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [47]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[48]_i_1 
       (.I0(gmem_addr_2_reg_623[48]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[48]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[48]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [48]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[49]_i_1 
       (.I0(gmem_addr_2_reg_623[49]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[49]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[49]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [49]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[4]_i_1 
       (.I0(gmem_addr_2_reg_623[4]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[4]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[4]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[50]_i_1 
       (.I0(gmem_addr_2_reg_623[50]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[50]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[50]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [50]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[51]_i_1 
       (.I0(gmem_addr_2_reg_623[51]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[51]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[51]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [51]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[52]_i_1 
       (.I0(gmem_addr_2_reg_623[52]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[52]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[52]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [52]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[53]_i_1 
       (.I0(gmem_addr_2_reg_623[53]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[53]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[53]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [53]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[54]_i_1 
       (.I0(gmem_addr_2_reg_623[54]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[54]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[54]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [54]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[55]_i_1 
       (.I0(gmem_addr_2_reg_623[55]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[55]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[55]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [55]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[56]_i_1 
       (.I0(gmem_addr_2_reg_623[56]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[56]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[56]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [56]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[57]_i_1 
       (.I0(gmem_addr_2_reg_623[57]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[57]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[57]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [57]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[58]_i_1 
       (.I0(gmem_addr_2_reg_623[58]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[58]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[58]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [58]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[59]_i_1 
       (.I0(gmem_addr_2_reg_623[59]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[59]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[59]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [59]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[5]_i_1 
       (.I0(gmem_addr_2_reg_623[5]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[5]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[5]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[60]_i_1 
       (.I0(gmem_addr_2_reg_623[60]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[60]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[60]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [60]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[61]_i_2 
       (.I0(gmem_addr_2_reg_623[61]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[61]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[61]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [61]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[6]_i_1 
       (.I0(gmem_addr_2_reg_623[6]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[6]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[6]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[7]_i_1 
       (.I0(gmem_addr_2_reg_623[7]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[7]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[7]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[8]_i_1 
       (.I0(gmem_addr_2_reg_623[8]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[8]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[8]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \data_p2[9]_i_1 
       (.I0(gmem_addr_2_reg_623[9]),
        .I1(\data_p2_reg[0] [1]),
        .I2(gmem_addr_1_reg_629[9]),
        .I3(\data_p2_reg[0] [0]),
        .I4(gmem_addr_reg_635[9]),
        .O(\gmem_addr_2_reg_623_reg[61]_0 [9]));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[0]_i_2 
       (.I0(add_ln885_1_fu_519_p2[0]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[0]),
        .I5(trunc_ln1080_1_reg_641[0]),
        .O(\empty_fu_108[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[10]_i_2 
       (.I0(add_ln885_1_fu_519_p2[10]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[10]),
        .I5(trunc_ln1080_1_reg_641[10]),
        .O(\empty_fu_108[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[11]_i_2 
       (.I0(add_ln885_1_fu_519_p2[11]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[11]),
        .I5(trunc_ln1080_1_reg_641[11]),
        .O(\empty_fu_108[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[11]_i_4 
       (.I0(trunc_ln885_reg_653[11]),
        .I1(\empty_fu_108_reg[17]_0 [11]),
        .O(\empty_fu_108[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[11]_i_5 
       (.I0(trunc_ln885_reg_653[10]),
        .I1(\empty_fu_108_reg[17]_0 [10]),
        .O(\empty_fu_108[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[11]_i_6 
       (.I0(trunc_ln885_reg_653[9]),
        .I1(\empty_fu_108_reg[17]_0 [9]),
        .O(\empty_fu_108[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[11]_i_7 
       (.I0(trunc_ln885_reg_653[8]),
        .I1(\empty_fu_108_reg[17]_0 [8]),
        .O(\empty_fu_108[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[12]_i_2 
       (.I0(add_ln885_1_fu_519_p2[12]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[12]),
        .I5(trunc_ln1080_1_reg_641[12]),
        .O(\empty_fu_108[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[13]_i_2 
       (.I0(add_ln885_1_fu_519_p2[13]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[13]),
        .I5(trunc_ln1080_1_reg_641[13]),
        .O(\empty_fu_108[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[14]_i_2 
       (.I0(add_ln885_1_fu_519_p2[14]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[14]),
        .I5(trunc_ln1080_1_reg_641[14]),
        .O(\empty_fu_108[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[15]_i_2 
       (.I0(add_ln885_1_fu_519_p2[15]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[15]),
        .I5(trunc_ln1080_1_reg_641[15]),
        .O(\empty_fu_108[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[15]_i_4 
       (.I0(trunc_ln885_reg_653[15]),
        .I1(\empty_fu_108_reg[17]_0 [15]),
        .O(\empty_fu_108[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[15]_i_5 
       (.I0(trunc_ln885_reg_653[14]),
        .I1(\empty_fu_108_reg[17]_0 [14]),
        .O(\empty_fu_108[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[15]_i_6 
       (.I0(trunc_ln885_reg_653[13]),
        .I1(\empty_fu_108_reg[17]_0 [13]),
        .O(\empty_fu_108[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[15]_i_7 
       (.I0(trunc_ln885_reg_653[12]),
        .I1(\empty_fu_108_reg[17]_0 [12]),
        .O(\empty_fu_108[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[16]_i_2 
       (.I0(add_ln885_1_fu_519_p2[16]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[16]),
        .I5(trunc_ln1080_1_reg_641[16]),
        .O(\empty_fu_108[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_10 
       (.I0(\empty_fu_108_reg[17]_0 [16]),
        .I1(trunc_ln1080_1_reg_641[16]),
        .I2(\empty_fu_108_reg[17]_0 [17]),
        .I3(trunc_ln1080_1_reg_641[17]),
        .O(\empty_fu_108[17]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_12 
       (.I0(\empty_fu_108_reg[17]_0 [16]),
        .I1(trunc_ln1080_reg_647[16]),
        .I2(trunc_ln1080_reg_647[17]),
        .I3(\empty_fu_108_reg[17]_0 [17]),
        .O(\empty_fu_108[17]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_13 
       (.I0(\empty_fu_108_reg[17]_0 [16]),
        .I1(trunc_ln1080_reg_647[16]),
        .I2(\empty_fu_108_reg[17]_0 [17]),
        .I3(trunc_ln1080_reg_647[17]),
        .O(\empty_fu_108[17]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[17]_i_14 
       (.I0(trunc_ln885_reg_653[17]),
        .I1(\empty_fu_108_reg[17]_0 [17]),
        .O(\empty_fu_108[17]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[17]_i_15 
       (.I0(trunc_ln885_reg_653[16]),
        .I1(\empty_fu_108_reg[17]_0 [16]),
        .O(\empty_fu_108[17]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_17 
       (.I0(\empty_fu_108_reg[17]_0 [14]),
        .I1(trunc_ln1080_1_reg_641[14]),
        .I2(trunc_ln1080_1_reg_641[15]),
        .I3(\empty_fu_108_reg[17]_0 [15]),
        .O(\empty_fu_108[17]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_18 
       (.I0(\empty_fu_108_reg[17]_0 [12]),
        .I1(trunc_ln1080_1_reg_641[12]),
        .I2(trunc_ln1080_1_reg_641[13]),
        .I3(\empty_fu_108_reg[17]_0 [13]),
        .O(\empty_fu_108[17]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_19 
       (.I0(\empty_fu_108_reg[17]_0 [10]),
        .I1(trunc_ln1080_1_reg_641[10]),
        .I2(trunc_ln1080_1_reg_641[11]),
        .I3(\empty_fu_108_reg[17]_0 [11]),
        .O(\empty_fu_108[17]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_20 
       (.I0(\empty_fu_108_reg[17]_0 [8]),
        .I1(trunc_ln1080_1_reg_641[8]),
        .I2(trunc_ln1080_1_reg_641[9]),
        .I3(\empty_fu_108_reg[17]_0 [9]),
        .O(\empty_fu_108[17]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_21 
       (.I0(\empty_fu_108_reg[17]_0 [14]),
        .I1(trunc_ln1080_1_reg_641[14]),
        .I2(\empty_fu_108_reg[17]_0 [15]),
        .I3(trunc_ln1080_1_reg_641[15]),
        .O(\empty_fu_108[17]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_22 
       (.I0(\empty_fu_108_reg[17]_0 [12]),
        .I1(trunc_ln1080_1_reg_641[12]),
        .I2(\empty_fu_108_reg[17]_0 [13]),
        .I3(trunc_ln1080_1_reg_641[13]),
        .O(\empty_fu_108[17]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_23 
       (.I0(\empty_fu_108_reg[17]_0 [10]),
        .I1(trunc_ln1080_1_reg_641[10]),
        .I2(\empty_fu_108_reg[17]_0 [11]),
        .I3(trunc_ln1080_1_reg_641[11]),
        .O(\empty_fu_108[17]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_24 
       (.I0(\empty_fu_108_reg[17]_0 [8]),
        .I1(trunc_ln1080_1_reg_641[8]),
        .I2(\empty_fu_108_reg[17]_0 [9]),
        .I3(trunc_ln1080_1_reg_641[9]),
        .O(\empty_fu_108[17]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_26 
       (.I0(\empty_fu_108_reg[17]_0 [14]),
        .I1(trunc_ln1080_reg_647[14]),
        .I2(trunc_ln1080_reg_647[15]),
        .I3(\empty_fu_108_reg[17]_0 [15]),
        .O(\empty_fu_108[17]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_27 
       (.I0(\empty_fu_108_reg[17]_0 [12]),
        .I1(trunc_ln1080_reg_647[12]),
        .I2(trunc_ln1080_reg_647[13]),
        .I3(\empty_fu_108_reg[17]_0 [13]),
        .O(\empty_fu_108[17]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_28 
       (.I0(\empty_fu_108_reg[17]_0 [10]),
        .I1(trunc_ln1080_reg_647[10]),
        .I2(trunc_ln1080_reg_647[11]),
        .I3(\empty_fu_108_reg[17]_0 [11]),
        .O(\empty_fu_108[17]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_29 
       (.I0(\empty_fu_108_reg[17]_0 [8]),
        .I1(trunc_ln1080_reg_647[8]),
        .I2(trunc_ln1080_reg_647[9]),
        .I3(\empty_fu_108_reg[17]_0 [9]),
        .O(\empty_fu_108[17]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h08CC080C)) 
    \empty_fu_108[17]_i_3 
       (.I0(\empty_fu_108_reg[17]_i_5_n_3 ),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(\data_p2_reg[0] [0]),
        .I3(\data_p2_reg[0] [1]),
        .I4(\empty_fu_108_reg[17]_i_6_n_6 ),
        .O(\empty_fu_108[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_30 
       (.I0(\empty_fu_108_reg[17]_0 [14]),
        .I1(trunc_ln1080_reg_647[14]),
        .I2(\empty_fu_108_reg[17]_0 [15]),
        .I3(trunc_ln1080_reg_647[15]),
        .O(\empty_fu_108[17]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_31 
       (.I0(\empty_fu_108_reg[17]_0 [12]),
        .I1(trunc_ln1080_reg_647[12]),
        .I2(\empty_fu_108_reg[17]_0 [13]),
        .I3(trunc_ln1080_reg_647[13]),
        .O(\empty_fu_108[17]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_32 
       (.I0(\empty_fu_108_reg[17]_0 [10]),
        .I1(trunc_ln1080_reg_647[10]),
        .I2(\empty_fu_108_reg[17]_0 [11]),
        .I3(trunc_ln1080_reg_647[11]),
        .O(\empty_fu_108[17]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_33 
       (.I0(\empty_fu_108_reg[17]_0 [8]),
        .I1(trunc_ln1080_reg_647[8]),
        .I2(\empty_fu_108_reg[17]_0 [9]),
        .I3(trunc_ln1080_reg_647[9]),
        .O(\empty_fu_108[17]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_34 
       (.I0(\empty_fu_108_reg[17]_0 [6]),
        .I1(trunc_ln1080_1_reg_641[6]),
        .I2(trunc_ln1080_1_reg_641[7]),
        .I3(\empty_fu_108_reg[17]_0 [7]),
        .O(\empty_fu_108[17]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_35 
       (.I0(\empty_fu_108_reg[17]_0 [4]),
        .I1(trunc_ln1080_1_reg_641[4]),
        .I2(trunc_ln1080_1_reg_641[5]),
        .I3(\empty_fu_108_reg[17]_0 [5]),
        .O(\empty_fu_108[17]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_36 
       (.I0(\empty_fu_108_reg[17]_0 [2]),
        .I1(trunc_ln1080_1_reg_641[2]),
        .I2(trunc_ln1080_1_reg_641[3]),
        .I3(\empty_fu_108_reg[17]_0 [3]),
        .O(\empty_fu_108[17]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_37 
       (.I0(\empty_fu_108_reg[17]_0 [0]),
        .I1(trunc_ln1080_1_reg_641[0]),
        .I2(trunc_ln1080_1_reg_641[1]),
        .I3(\empty_fu_108_reg[17]_0 [1]),
        .O(\empty_fu_108[17]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_38 
       (.I0(\empty_fu_108_reg[17]_0 [6]),
        .I1(trunc_ln1080_1_reg_641[6]),
        .I2(\empty_fu_108_reg[17]_0 [7]),
        .I3(trunc_ln1080_1_reg_641[7]),
        .O(\empty_fu_108[17]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_39 
       (.I0(\empty_fu_108_reg[17]_0 [4]),
        .I1(trunc_ln1080_1_reg_641[4]),
        .I2(\empty_fu_108_reg[17]_0 [5]),
        .I3(trunc_ln1080_1_reg_641[5]),
        .O(\empty_fu_108[17]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[17]_i_4 
       (.I0(add_ln885_1_fu_519_p2[17]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[17]),
        .I5(trunc_ln1080_1_reg_641[17]),
        .O(\empty_fu_108[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_40 
       (.I0(\empty_fu_108_reg[17]_0 [2]),
        .I1(trunc_ln1080_1_reg_641[2]),
        .I2(\empty_fu_108_reg[17]_0 [3]),
        .I3(trunc_ln1080_1_reg_641[3]),
        .O(\empty_fu_108[17]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_41 
       (.I0(\empty_fu_108_reg[17]_0 [0]),
        .I1(trunc_ln1080_1_reg_641[0]),
        .I2(\empty_fu_108_reg[17]_0 [1]),
        .I3(trunc_ln1080_1_reg_641[1]),
        .O(\empty_fu_108[17]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_42 
       (.I0(\empty_fu_108_reg[17]_0 [6]),
        .I1(trunc_ln1080_reg_647[6]),
        .I2(trunc_ln1080_reg_647[7]),
        .I3(\empty_fu_108_reg[17]_0 [7]),
        .O(\empty_fu_108[17]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_43 
       (.I0(\empty_fu_108_reg[17]_0 [4]),
        .I1(trunc_ln1080_reg_647[4]),
        .I2(trunc_ln1080_reg_647[5]),
        .I3(\empty_fu_108_reg[17]_0 [5]),
        .O(\empty_fu_108[17]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_44 
       (.I0(\empty_fu_108_reg[17]_0 [2]),
        .I1(trunc_ln1080_reg_647[2]),
        .I2(trunc_ln1080_reg_647[3]),
        .I3(\empty_fu_108_reg[17]_0 [3]),
        .O(\empty_fu_108[17]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_45 
       (.I0(\empty_fu_108_reg[17]_0 [0]),
        .I1(trunc_ln1080_reg_647[0]),
        .I2(trunc_ln1080_reg_647[1]),
        .I3(\empty_fu_108_reg[17]_0 [1]),
        .O(\empty_fu_108[17]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_46 
       (.I0(\empty_fu_108_reg[17]_0 [6]),
        .I1(trunc_ln1080_reg_647[6]),
        .I2(\empty_fu_108_reg[17]_0 [7]),
        .I3(trunc_ln1080_reg_647[7]),
        .O(\empty_fu_108[17]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_47 
       (.I0(\empty_fu_108_reg[17]_0 [4]),
        .I1(trunc_ln1080_reg_647[4]),
        .I2(\empty_fu_108_reg[17]_0 [5]),
        .I3(trunc_ln1080_reg_647[5]),
        .O(\empty_fu_108[17]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_48 
       (.I0(\empty_fu_108_reg[17]_0 [2]),
        .I1(trunc_ln1080_reg_647[2]),
        .I2(\empty_fu_108_reg[17]_0 [3]),
        .I3(trunc_ln1080_reg_647[3]),
        .O(\empty_fu_108[17]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \empty_fu_108[17]_i_49 
       (.I0(\empty_fu_108_reg[17]_0 [0]),
        .I1(trunc_ln1080_reg_647[0]),
        .I2(\empty_fu_108_reg[17]_0 [1]),
        .I3(trunc_ln1080_reg_647[1]),
        .O(\empty_fu_108[17]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \empty_fu_108[17]_i_9 
       (.I0(\empty_fu_108_reg[17]_0 [16]),
        .I1(trunc_ln1080_1_reg_641[16]),
        .I2(trunc_ln1080_1_reg_641[17]),
        .I3(\empty_fu_108_reg[17]_0 [17]),
        .O(\empty_fu_108[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[1]_i_2 
       (.I0(add_ln885_1_fu_519_p2[1]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[1]),
        .I5(trunc_ln1080_1_reg_641[1]),
        .O(\empty_fu_108[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[2]_i_2 
       (.I0(add_ln885_1_fu_519_p2[2]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[2]),
        .I5(trunc_ln1080_1_reg_641[2]),
        .O(\empty_fu_108[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[3]_i_2 
       (.I0(add_ln885_1_fu_519_p2[3]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[3]),
        .I5(trunc_ln1080_1_reg_641[3]),
        .O(\empty_fu_108[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[3]_i_4 
       (.I0(trunc_ln885_reg_653[3]),
        .I1(\empty_fu_108_reg[17]_0 [3]),
        .O(\empty_fu_108[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[3]_i_5 
       (.I0(trunc_ln885_reg_653[2]),
        .I1(\empty_fu_108_reg[17]_0 [2]),
        .O(\empty_fu_108[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[3]_i_6 
       (.I0(trunc_ln885_reg_653[1]),
        .I1(\empty_fu_108_reg[17]_0 [1]),
        .O(\empty_fu_108[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[3]_i_7 
       (.I0(trunc_ln885_reg_653[0]),
        .I1(\empty_fu_108_reg[17]_0 [0]),
        .O(\empty_fu_108[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[4]_i_2 
       (.I0(add_ln885_1_fu_519_p2[4]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[4]),
        .I5(trunc_ln1080_1_reg_641[4]),
        .O(\empty_fu_108[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[5]_i_2 
       (.I0(add_ln885_1_fu_519_p2[5]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[5]),
        .I5(trunc_ln1080_1_reg_641[5]),
        .O(\empty_fu_108[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[6]_i_2 
       (.I0(add_ln885_1_fu_519_p2[6]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[6]),
        .I5(trunc_ln1080_1_reg_641[6]),
        .O(\empty_fu_108[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[7]_i_2 
       (.I0(add_ln885_1_fu_519_p2[7]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[7]),
        .I5(trunc_ln1080_1_reg_641[7]),
        .O(\empty_fu_108[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[7]_i_4 
       (.I0(trunc_ln885_reg_653[7]),
        .I1(\empty_fu_108_reg[17]_0 [7]),
        .O(\empty_fu_108[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[7]_i_5 
       (.I0(trunc_ln885_reg_653[6]),
        .I1(\empty_fu_108_reg[17]_0 [6]),
        .O(\empty_fu_108[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[7]_i_6 
       (.I0(trunc_ln885_reg_653[5]),
        .I1(\empty_fu_108_reg[17]_0 [5]),
        .O(\empty_fu_108[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \empty_fu_108[7]_i_7 
       (.I0(trunc_ln885_reg_653[4]),
        .I1(\empty_fu_108_reg[17]_0 [4]),
        .O(\empty_fu_108[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[8]_i_2 
       (.I0(add_ln885_1_fu_519_p2[8]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[8]),
        .I5(trunc_ln1080_1_reg_641[8]),
        .O(\empty_fu_108[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFF2FF0E000200)) 
    \empty_fu_108[9]_i_2 
       (.I0(add_ln885_1_fu_519_p2[9]),
        .I1(\data_p2_reg[0] [0]),
        .I2(\data_p2_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln1080_reg_647[9]),
        .I5(trunc_ln1080_1_reg_641[9]),
        .O(\empty_fu_108[9]_i_2_n_0 ));
  FDRE \empty_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[0]),
        .Q(\empty_fu_108_reg[17]_0 [0]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[10]),
        .Q(\empty_fu_108_reg[17]_0 [10]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[11]),
        .Q(\empty_fu_108_reg[17]_0 [11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_fu_108_reg[11]_i_3 
       (.CI(\empty_fu_108_reg[7]_i_3_n_0 ),
        .CO({\empty_fu_108_reg[11]_i_3_n_0 ,\empty_fu_108_reg[11]_i_3_n_1 ,\empty_fu_108_reg[11]_i_3_n_2 ,\empty_fu_108_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln885_reg_653[11:8]),
        .O(add_ln885_1_fu_519_p2[11:8]),
        .S({\empty_fu_108[11]_i_4_n_0 ,\empty_fu_108[11]_i_5_n_0 ,\empty_fu_108[11]_i_6_n_0 ,\empty_fu_108[11]_i_7_n_0 }));
  FDRE \empty_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[12]),
        .Q(\empty_fu_108_reg[17]_0 [12]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[13]),
        .Q(\empty_fu_108_reg[17]_0 [13]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[14]),
        .Q(\empty_fu_108_reg[17]_0 [14]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[15]),
        .Q(\empty_fu_108_reg[17]_0 [15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_fu_108_reg[15]_i_3 
       (.CI(\empty_fu_108_reg[11]_i_3_n_0 ),
        .CO({\empty_fu_108_reg[15]_i_3_n_0 ,\empty_fu_108_reg[15]_i_3_n_1 ,\empty_fu_108_reg[15]_i_3_n_2 ,\empty_fu_108_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln885_reg_653[15:12]),
        .O(add_ln885_1_fu_519_p2[15:12]),
        .S({\empty_fu_108[15]_i_4_n_0 ,\empty_fu_108[15]_i_5_n_0 ,\empty_fu_108[15]_i_6_n_0 ,\empty_fu_108[15]_i_7_n_0 }));
  FDRE \empty_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[16]),
        .Q(\empty_fu_108_reg[17]_0 [16]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[17]),
        .Q(\empty_fu_108_reg[17]_0 [17]),
        .R(1'b0));
  CARRY4 \empty_fu_108_reg[17]_i_11 
       (.CI(\empty_fu_108_reg[17]_i_25_n_0 ),
        .CO({\empty_fu_108_reg[17]_i_11_n_0 ,\empty_fu_108_reg[17]_i_11_n_1 ,\empty_fu_108_reg[17]_i_11_n_2 ,\empty_fu_108_reg[17]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_108[17]_i_26_n_0 ,\empty_fu_108[17]_i_27_n_0 ,\empty_fu_108[17]_i_28_n_0 ,\empty_fu_108[17]_i_29_n_0 }),
        .O(\NLW_empty_fu_108_reg[17]_i_11_O_UNCONNECTED [3:0]),
        .S({\empty_fu_108[17]_i_30_n_0 ,\empty_fu_108[17]_i_31_n_0 ,\empty_fu_108[17]_i_32_n_0 ,\empty_fu_108[17]_i_33_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_108_reg[17]_i_16 
       (.CI(1'b0),
        .CO({\empty_fu_108_reg[17]_i_16_n_0 ,\empty_fu_108_reg[17]_i_16_n_1 ,\empty_fu_108_reg[17]_i_16_n_2 ,\empty_fu_108_reg[17]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_108[17]_i_34_n_0 ,\empty_fu_108[17]_i_35_n_0 ,\empty_fu_108[17]_i_36_n_0 ,\empty_fu_108[17]_i_37_n_0 }),
        .O(\NLW_empty_fu_108_reg[17]_i_16_O_UNCONNECTED [3:0]),
        .S({\empty_fu_108[17]_i_38_n_0 ,\empty_fu_108[17]_i_39_n_0 ,\empty_fu_108[17]_i_40_n_0 ,\empty_fu_108[17]_i_41_n_0 }));
  CARRY4 \empty_fu_108_reg[17]_i_25 
       (.CI(1'b0),
        .CO({\empty_fu_108_reg[17]_i_25_n_0 ,\empty_fu_108_reg[17]_i_25_n_1 ,\empty_fu_108_reg[17]_i_25_n_2 ,\empty_fu_108_reg[17]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_108[17]_i_42_n_0 ,\empty_fu_108[17]_i_43_n_0 ,\empty_fu_108[17]_i_44_n_0 ,\empty_fu_108[17]_i_45_n_0 }),
        .O(\NLW_empty_fu_108_reg[17]_i_25_O_UNCONNECTED [3:0]),
        .S({\empty_fu_108[17]_i_46_n_0 ,\empty_fu_108[17]_i_47_n_0 ,\empty_fu_108[17]_i_48_n_0 ,\empty_fu_108[17]_i_49_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_108_reg[17]_i_5 
       (.CI(\empty_fu_108_reg[17]_i_8_n_0 ),
        .CO({\NLW_empty_fu_108_reg[17]_i_5_CO_UNCONNECTED [3:1],\empty_fu_108_reg[17]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\empty_fu_108[17]_i_9_n_0 }),
        .O(\NLW_empty_fu_108_reg[17]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\empty_fu_108[17]_i_10_n_0 }));
  CARRY4 \empty_fu_108_reg[17]_i_6 
       (.CI(\empty_fu_108_reg[17]_i_11_n_0 ),
        .CO({\NLW_empty_fu_108_reg[17]_i_6_CO_UNCONNECTED [3:1],p_1_in}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\empty_fu_108[17]_i_12_n_0 }),
        .O({\NLW_empty_fu_108_reg[17]_i_6_O_UNCONNECTED [3:2],\empty_fu_108_reg[17]_i_6_n_6 ,\NLW_empty_fu_108_reg[17]_i_6_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\empty_fu_108[17]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_fu_108_reg[17]_i_7 
       (.CI(\empty_fu_108_reg[15]_i_3_n_0 ),
        .CO({\NLW_empty_fu_108_reg[17]_i_7_CO_UNCONNECTED [3:1],\empty_fu_108_reg[17]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,trunc_ln885_reg_653[16]}),
        .O({\NLW_empty_fu_108_reg[17]_i_7_O_UNCONNECTED [3:2],add_ln885_1_fu_519_p2[17:16]}),
        .S({1'b0,1'b0,\empty_fu_108[17]_i_14_n_0 ,\empty_fu_108[17]_i_15_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \empty_fu_108_reg[17]_i_8 
       (.CI(\empty_fu_108_reg[17]_i_16_n_0 ),
        .CO({\empty_fu_108_reg[17]_i_8_n_0 ,\empty_fu_108_reg[17]_i_8_n_1 ,\empty_fu_108_reg[17]_i_8_n_2 ,\empty_fu_108_reg[17]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\empty_fu_108[17]_i_17_n_0 ,\empty_fu_108[17]_i_18_n_0 ,\empty_fu_108[17]_i_19_n_0 ,\empty_fu_108[17]_i_20_n_0 }),
        .O(\NLW_empty_fu_108_reg[17]_i_8_O_UNCONNECTED [3:0]),
        .S({\empty_fu_108[17]_i_21_n_0 ,\empty_fu_108[17]_i_22_n_0 ,\empty_fu_108[17]_i_23_n_0 ,\empty_fu_108[17]_i_24_n_0 }));
  FDRE \empty_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[1]),
        .Q(\empty_fu_108_reg[17]_0 [1]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[2]),
        .Q(\empty_fu_108_reg[17]_0 [2]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[3]),
        .Q(\empty_fu_108_reg[17]_0 [3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_fu_108_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\empty_fu_108_reg[3]_i_3_n_0 ,\empty_fu_108_reg[3]_i_3_n_1 ,\empty_fu_108_reg[3]_i_3_n_2 ,\empty_fu_108_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln885_reg_653[3:0]),
        .O(add_ln885_1_fu_519_p2[3:0]),
        .S({\empty_fu_108[3]_i_4_n_0 ,\empty_fu_108[3]_i_5_n_0 ,\empty_fu_108[3]_i_6_n_0 ,\empty_fu_108[3]_i_7_n_0 }));
  FDRE \empty_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[4]),
        .Q(\empty_fu_108_reg[17]_0 [4]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[5]),
        .Q(\empty_fu_108_reg[17]_0 [5]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[6]),
        .Q(\empty_fu_108_reg[17]_0 [6]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[7]),
        .Q(\empty_fu_108_reg[17]_0 [7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \empty_fu_108_reg[7]_i_3 
       (.CI(\empty_fu_108_reg[3]_i_3_n_0 ),
        .CO({\empty_fu_108_reg[7]_i_3_n_0 ,\empty_fu_108_reg[7]_i_3_n_1 ,\empty_fu_108_reg[7]_i_3_n_2 ,\empty_fu_108_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(trunc_ln885_reg_653[7:4]),
        .O(add_ln885_1_fu_519_p2[7:4]),
        .S({\empty_fu_108[7]_i_4_n_0 ,\empty_fu_108[7]_i_5_n_0 ,\empty_fu_108[7]_i_6_n_0 ,\empty_fu_108[7]_i_7_n_0 }));
  FDRE \empty_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[8]),
        .Q(\empty_fu_108_reg[17]_0 [8]),
        .R(1'b0));
  FDRE \empty_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_64),
        .D(p_0_in_1[9]),
        .Q(\empty_fu_108_reg[17]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1072_1_fu_272_p211_in),
        .D(k_V_3_fu_313_p2),
        .E(flow_control_loop_pipe_sequential_init_U_n_64),
        .I_RVALID(I_RVALID),
        .P(P),
        .Q({\indvar_flatten_fu_104_reg_n_0_[15] ,\indvar_flatten_fu_104_reg_n_0_[14] ,\indvar_flatten_fu_104_reg_n_0_[13] ,\indvar_flatten_fu_104_reg_n_0_[12] ,\indvar_flatten_fu_104_reg_n_0_[11] ,\indvar_flatten_fu_104_reg_n_0_[10] ,\indvar_flatten_fu_104_reg_n_0_[9] ,\indvar_flatten_fu_104_reg_n_0_[8] ,\indvar_flatten_fu_104_reg_n_0_[7] ,\indvar_flatten_fu_104_reg_n_0_[6] ,\indvar_flatten_fu_104_reg_n_0_[5] ,\indvar_flatten_fu_104_reg_n_0_[4] ,\indvar_flatten_fu_104_reg_n_0_[3] ,\indvar_flatten_fu_104_reg_n_0_[2] ,\indvar_flatten_fu_104_reg_n_0_[1] ,\indvar_flatten_fu_104_reg_n_0_[0] }),
        .SR(flow_control_loop_pipe_sequential_init_U_n_65),
        .\ap_CS_fsm_reg[19] (Q[3:2]),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_enable_reg_pp0_iter12),
        .ap_done_cache_reg_1(ap_enable_reg_pp0_iter5),
        .ap_done_cache_reg_2(\data_p2_reg[0] ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter12_reg(flow_control_loop_pipe_sequential_init_U_n_66),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_0),
        .ap_loop_exit_ready_pp0_iter12_reg(ap_loop_exit_ready_pp0_iter12_reg),
        .ap_loop_exit_ready_pp0_iter12_reg_reg__0(D),
        .ap_loop_init_int_reg_0(flow_control_loop_pipe_sequential_init_U_n_62),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_63),
        .ap_loop_init_int_reg_2(flow_control_loop_pipe_sequential_init_U_n_67),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\cmp_i_i793_reg_744_reg[0] (p_0_in_1),
        .\empty_fu_108_reg[0] (\empty_fu_108[0]_i_2_n_0 ),
        .\empty_fu_108_reg[10] (\empty_fu_108[10]_i_2_n_0 ),
        .\empty_fu_108_reg[11] (\empty_fu_108[11]_i_2_n_0 ),
        .\empty_fu_108_reg[12] (\empty_fu_108[12]_i_2_n_0 ),
        .\empty_fu_108_reg[13] (\empty_fu_108[13]_i_2_n_0 ),
        .\empty_fu_108_reg[14] (\empty_fu_108[14]_i_2_n_0 ),
        .\empty_fu_108_reg[15] (\empty_fu_108[15]_i_2_n_0 ),
        .\empty_fu_108_reg[16] (\empty_fu_108[16]_i_2_n_0 ),
        .\empty_fu_108_reg[17] (\empty_fu_108_reg[17]_1 ),
        .\empty_fu_108_reg[17]_0 (\empty_fu_108[17]_i_4_n_0 ),
        .\empty_fu_108_reg[17]_1 (\empty_fu_108[17]_i_3_n_0 ),
        .\empty_fu_108_reg[1] (\empty_fu_108[1]_i_2_n_0 ),
        .\empty_fu_108_reg[2] (\empty_fu_108[2]_i_2_n_0 ),
        .\empty_fu_108_reg[3] (\empty_fu_108[3]_i_2_n_0 ),
        .\empty_fu_108_reg[4] (\empty_fu_108[4]_i_2_n_0 ),
        .\empty_fu_108_reg[5] (\empty_fu_108[5]_i_2_n_0 ),
        .\empty_fu_108_reg[6] (\empty_fu_108[6]_i_2_n_0 ),
        .\empty_fu_108_reg[7] (\empty_fu_108[7]_i_2_n_0 ),
        .\empty_fu_108_reg[8] (\empty_fu_108[8]_i_2_n_0 ),
        .\empty_fu_108_reg[9] (\empty_fu_108[9]_i_2_n_0 ),
        .gmem_ARREADY(gmem_ARREADY),
        .grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .\indvar_flatten_fu_104_reg[15] (add_ln1072_3_fu_278_p2),
        .\j_V_fu_100_reg[4] (A_0),
        .\k_V_fu_96_reg[0] (flow_control_loop_pipe_sequential_init_U_n_61),
        .\k_V_fu_96_reg[1] (flow_control_loop_pipe_sequential_init_U_n_60),
        .\k_V_fu_96_reg[2] (flow_control_loop_pipe_sequential_init_U_n_59),
        .\k_V_fu_96_reg[3] (flow_control_loop_pipe_sequential_init_U_n_58),
        .\k_V_fu_96_reg[4] (flow_control_loop_pipe_sequential_init_U_n_57),
        .\k_V_fu_96_reg[5] (flow_control_loop_pipe_sequential_init_U_n_56),
        .kw_read_reg_639(kw_read_reg_639),
        .p_reg_reg(\j_V_fu_100_reg_n_0_[4] ),
        .p_reg_reg_0(\j_V_fu_100_reg_n_0_[5] ),
        .p_reg_reg_1(\j_V_fu_100_reg_n_0_[3] ),
        .p_reg_reg_2(\j_V_fu_100_reg_n_0_[1] ),
        .p_reg_reg_3(\j_V_fu_100_reg_n_0_[0] ),
        .p_reg_reg_4(\j_V_fu_100_reg_n_0_[2] ),
        .select_ln1072_1_fu_301_p3(select_ln1072_1_fu_301_p3),
        .\select_ln1072_reg_604_reg[5] (k_V_fu_96));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[10]_i_10 
       (.I0(select_ln1072_reg_604_pp0_iter3_reg[5]),
        .I1(add_ln1072_2_reg_616[5]),
        .O(\gmem_addr_1_reg_629[10]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[10]_i_11 
       (.I0(add_ln1072_2_reg_616[4]),
        .I1(select_ln1072_reg_604_pp0_iter3_reg[4]),
        .O(\gmem_addr_1_reg_629[10]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[10]_i_3 
       (.I0(ret_1_fu_386_p2[10]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [11]),
        .O(\gmem_addr_1_reg_629[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[10]_i_4 
       (.I0(ret_1_fu_386_p2[9]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [10]),
        .O(\gmem_addr_1_reg_629[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[10]_i_5 
       (.I0(ret_1_fu_386_p2[8]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [9]),
        .O(\gmem_addr_1_reg_629[10]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[10]_i_6 
       (.I0(ret_1_fu_386_p2[7]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [8]),
        .O(\gmem_addr_1_reg_629[10]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_1_reg_629[10]_i_7 
       (.I0(select_ln1072_reg_604_pp0_iter3_reg[5]),
        .O(\gmem_addr_1_reg_629[10]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[10]_i_8 
       (.I0(add_ln1072_2_reg_616[6]),
        .I1(add_ln1072_2_reg_616[7]),
        .O(\gmem_addr_1_reg_629[10]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[10]_i_9 
       (.I0(select_ln1072_reg_604_pp0_iter3_reg[5]),
        .I1(add_ln1072_2_reg_616[6]),
        .O(\gmem_addr_1_reg_629[10]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[14]_i_10 
       (.I0(add_ln1072_2_reg_616[7]),
        .I1(add_ln1072_2_reg_616[8]),
        .O(\gmem_addr_1_reg_629[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[14]_i_3 
       (.I0(ret_1_fu_386_p2[14]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [15]),
        .O(\gmem_addr_1_reg_629[14]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[14]_i_4 
       (.I0(ret_1_fu_386_p2[13]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [14]),
        .O(\gmem_addr_1_reg_629[14]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[14]_i_5 
       (.I0(ret_1_fu_386_p2[12]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [13]),
        .O(\gmem_addr_1_reg_629[14]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[14]_i_6 
       (.I0(ret_1_fu_386_p2[11]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [12]),
        .O(\gmem_addr_1_reg_629[14]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[14]_i_7 
       (.I0(add_ln1072_2_reg_616[10]),
        .I1(add_ln1072_2_reg_616[11]),
        .O(\gmem_addr_1_reg_629[14]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[14]_i_8 
       (.I0(add_ln1072_2_reg_616[9]),
        .I1(add_ln1072_2_reg_616[10]),
        .O(\gmem_addr_1_reg_629[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[14]_i_9 
       (.I0(add_ln1072_2_reg_616[8]),
        .I1(add_ln1072_2_reg_616[9]),
        .O(\gmem_addr_1_reg_629[14]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[18]_i_10 
       (.I0(add_ln1072_2_reg_616[12]),
        .I1(add_ln1072_2_reg_616[13]),
        .O(\gmem_addr_1_reg_629[18]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[18]_i_11 
       (.I0(add_ln1072_2_reg_616[11]),
        .I1(add_ln1072_2_reg_616[12]),
        .O(\gmem_addr_1_reg_629[18]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[18]_i_13 
       (.I0(add_ln1072_2_reg_616[15]),
        .I1(add_ln1072_2_reg_616[16]),
        .O(\gmem_addr_1_reg_629[18]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_1_reg_629[18]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [17]),
        .O(\gmem_addr_1_reg_629[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[18]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [18]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [19]),
        .O(\gmem_addr_1_reg_629[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[18]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [17]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [18]),
        .O(\gmem_addr_1_reg_629[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[18]_i_6 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [17]),
        .I1(ret_1_fu_386_p2[16]),
        .O(\gmem_addr_1_reg_629[18]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[18]_i_7 
       (.I0(ret_1_fu_386_p2[15]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [16]),
        .O(\gmem_addr_1_reg_629[18]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[18]_i_8 
       (.I0(add_ln1072_2_reg_616[14]),
        .I1(add_ln1072_2_reg_616[15]),
        .O(\gmem_addr_1_reg_629[18]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[18]_i_9 
       (.I0(add_ln1072_2_reg_616[13]),
        .I1(add_ln1072_2_reg_616[14]),
        .O(\gmem_addr_1_reg_629[18]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[22]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [22]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [23]),
        .O(\gmem_addr_1_reg_629[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[22]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [21]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [22]),
        .O(\gmem_addr_1_reg_629[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[22]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [20]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [21]),
        .O(\gmem_addr_1_reg_629[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[22]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [19]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [20]),
        .O(\gmem_addr_1_reg_629[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[26]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [26]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [27]),
        .O(\gmem_addr_1_reg_629[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[26]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [25]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [26]),
        .O(\gmem_addr_1_reg_629[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[26]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [24]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [25]),
        .O(\gmem_addr_1_reg_629[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[26]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [23]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [24]),
        .O(\gmem_addr_1_reg_629[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[2]_i_2 
       (.I0(ret_1_fu_386_p2[2]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [3]),
        .O(\gmem_addr_1_reg_629[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[2]_i_3 
       (.I0(ret_1_fu_386_p2[1]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [2]),
        .O(\gmem_addr_1_reg_629[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[2]_i_4 
       (.I0(ret_1_fu_386_p2[0]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [1]),
        .O(\gmem_addr_1_reg_629[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[30]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [30]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [31]),
        .O(\gmem_addr_1_reg_629[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[30]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [29]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [30]),
        .O(\gmem_addr_1_reg_629[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[30]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [28]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [29]),
        .O(\gmem_addr_1_reg_629[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[30]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [27]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [28]),
        .O(\gmem_addr_1_reg_629[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[34]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [34]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [35]),
        .O(\gmem_addr_1_reg_629[34]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[34]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [33]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [34]),
        .O(\gmem_addr_1_reg_629[34]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[34]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [32]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [33]),
        .O(\gmem_addr_1_reg_629[34]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[34]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [31]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [32]),
        .O(\gmem_addr_1_reg_629[34]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[38]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [38]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [39]),
        .O(\gmem_addr_1_reg_629[38]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[38]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [37]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [38]),
        .O(\gmem_addr_1_reg_629[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[38]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [36]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [37]),
        .O(\gmem_addr_1_reg_629[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[38]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [35]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [36]),
        .O(\gmem_addr_1_reg_629[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[42]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [42]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [43]),
        .O(\gmem_addr_1_reg_629[42]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[42]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [41]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [42]),
        .O(\gmem_addr_1_reg_629[42]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[42]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [40]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [41]),
        .O(\gmem_addr_1_reg_629[42]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[42]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [39]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [40]),
        .O(\gmem_addr_1_reg_629[42]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[46]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [46]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [47]),
        .O(\gmem_addr_1_reg_629[46]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[46]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [45]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [46]),
        .O(\gmem_addr_1_reg_629[46]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[46]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [44]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [45]),
        .O(\gmem_addr_1_reg_629[46]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[46]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [43]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [44]),
        .O(\gmem_addr_1_reg_629[46]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[50]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [50]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [51]),
        .O(\gmem_addr_1_reg_629[50]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[50]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [49]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [50]),
        .O(\gmem_addr_1_reg_629[50]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[50]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [48]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [49]),
        .O(\gmem_addr_1_reg_629[50]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[50]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [47]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [48]),
        .O(\gmem_addr_1_reg_629[50]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[54]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [54]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [55]),
        .O(\gmem_addr_1_reg_629[54]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[54]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [53]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [54]),
        .O(\gmem_addr_1_reg_629[54]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[54]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [52]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [53]),
        .O(\gmem_addr_1_reg_629[54]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[54]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [51]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [52]),
        .O(\gmem_addr_1_reg_629[54]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[58]_i_2 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [58]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [59]),
        .O(\gmem_addr_1_reg_629[58]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[58]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [57]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [58]),
        .O(\gmem_addr_1_reg_629[58]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[58]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [56]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [57]),
        .O(\gmem_addr_1_reg_629[58]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[58]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [55]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [56]),
        .O(\gmem_addr_1_reg_629[58]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[61]_i_3 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [61]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [62]),
        .O(\gmem_addr_1_reg_629[61]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[61]_i_4 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [60]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [61]),
        .O(\gmem_addr_1_reg_629[61]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_629[61]_i_5 
       (.I0(\gmem_addr_2_reg_623_reg[61]_1 [59]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [60]),
        .O(\gmem_addr_1_reg_629[61]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[6]_i_10 
       (.I0(add_ln1072_2_reg_616[0]),
        .I1(select_ln1072_reg_604_pp0_iter3_reg[0]),
        .O(\gmem_addr_1_reg_629[6]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[6]_i_3 
       (.I0(ret_1_fu_386_p2[6]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [7]),
        .O(\gmem_addr_1_reg_629[6]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[6]_i_4 
       (.I0(ret_1_fu_386_p2[5]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [6]),
        .O(\gmem_addr_1_reg_629[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[6]_i_5 
       (.I0(ret_1_fu_386_p2[4]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [5]),
        .O(\gmem_addr_1_reg_629[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[6]_i_6 
       (.I0(ret_1_fu_386_p2[3]),
        .I1(\gmem_addr_2_reg_623_reg[61]_1 [4]),
        .O(\gmem_addr_1_reg_629[6]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[6]_i_7 
       (.I0(add_ln1072_2_reg_616[3]),
        .I1(select_ln1072_reg_604_pp0_iter3_reg[3]),
        .O(\gmem_addr_1_reg_629[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[6]_i_8 
       (.I0(add_ln1072_2_reg_616[2]),
        .I1(select_ln1072_reg_604_pp0_iter3_reg[2]),
        .O(\gmem_addr_1_reg_629[6]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_629[6]_i_9 
       (.I0(add_ln1072_2_reg_616[1]),
        .I1(select_ln1072_reg_604_pp0_iter3_reg[1]),
        .O(\gmem_addr_1_reg_629[6]_i_9_n_0 ));
  FDRE \gmem_addr_1_reg_629_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[2]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[10]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[10]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[6]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[10]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[10]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[10]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_1_fu_386_p2[10:7]),
        .O({\gmem_addr_1_reg_629_reg[10]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[10]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[10]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[10]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[10]_i_3_n_0 ,\gmem_addr_1_reg_629[10]_i_4_n_0 ,\gmem_addr_1_reg_629[10]_i_5_n_0 ,\gmem_addr_1_reg_629[10]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[10]_i_2 
       (.CI(\gmem_addr_1_reg_629_reg[6]_i_2_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[10]_i_2_n_0 ,\gmem_addr_1_reg_629_reg[10]_i_2_n_1 ,\gmem_addr_1_reg_629_reg[10]_i_2_n_2 ,\gmem_addr_1_reg_629_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({add_ln1072_2_reg_616[6],\gmem_addr_1_reg_629[10]_i_7_n_0 ,select_ln1072_reg_604_pp0_iter3_reg[5],add_ln1072_2_reg_616[4]}),
        .O(ret_1_fu_386_p2[7:4]),
        .S({\gmem_addr_1_reg_629[10]_i_8_n_0 ,\gmem_addr_1_reg_629[10]_i_9_n_0 ,\gmem_addr_1_reg_629[10]_i_10_n_0 ,\gmem_addr_1_reg_629[10]_i_11_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[11]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[14]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[10]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[14]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[14]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[14]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_1_fu_386_p2[14:11]),
        .O({\gmem_addr_1_reg_629_reg[14]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[14]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[14]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[14]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[14]_i_3_n_0 ,\gmem_addr_1_reg_629[14]_i_4_n_0 ,\gmem_addr_1_reg_629[14]_i_5_n_0 ,\gmem_addr_1_reg_629[14]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[14]_i_2 
       (.CI(\gmem_addr_1_reg_629_reg[10]_i_2_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[14]_i_2_n_0 ,\gmem_addr_1_reg_629_reg[14]_i_2_n_1 ,\gmem_addr_1_reg_629_reg[14]_i_2_n_2 ,\gmem_addr_1_reg_629_reg[14]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1072_2_reg_616[10:7]),
        .O(ret_1_fu_386_p2[11:8]),
        .S({\gmem_addr_1_reg_629[14]_i_7_n_0 ,\gmem_addr_1_reg_629[14]_i_8_n_0 ,\gmem_addr_1_reg_629[14]_i_9_n_0 ,\gmem_addr_1_reg_629[14]_i_10_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[15]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[18]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[18]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[14]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[18]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[18]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[18]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_2_reg_623_reg[61]_1 [18:17],\gmem_addr_1_reg_629[18]_i_2_n_0 ,ret_1_fu_386_p2[15]}),
        .O({\gmem_addr_1_reg_629_reg[18]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[18]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[18]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[18]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[18]_i_4_n_0 ,\gmem_addr_1_reg_629[18]_i_5_n_0 ,\gmem_addr_1_reg_629[18]_i_6_n_0 ,\gmem_addr_1_reg_629[18]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[18]_i_12 
       (.CI(\gmem_addr_1_reg_629_reg[18]_i_3_n_0 ),
        .CO(\NLW_gmem_addr_1_reg_629_reg[18]_i_12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem_addr_1_reg_629_reg[18]_i_12_O_UNCONNECTED [3:1],ret_1_fu_386_p2[16]}),
        .S({1'b0,1'b0,1'b0,\gmem_addr_1_reg_629[18]_i_13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[18]_i_3 
       (.CI(\gmem_addr_1_reg_629_reg[14]_i_2_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[18]_i_3_n_0 ,\gmem_addr_1_reg_629_reg[18]_i_3_n_1 ,\gmem_addr_1_reg_629_reg[18]_i_3_n_2 ,\gmem_addr_1_reg_629_reg[18]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1072_2_reg_616[14:11]),
        .O(ret_1_fu_386_p2[15:12]),
        .S({\gmem_addr_1_reg_629[18]_i_8_n_0 ,\gmem_addr_1_reg_629[18]_i_9_n_0 ,\gmem_addr_1_reg_629[18]_i_10_n_0 ,\gmem_addr_1_reg_629[18]_i_11_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[19]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[2]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[22]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[22]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[18]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[22]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[22]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[22]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [22:19]),
        .O({\gmem_addr_1_reg_629_reg[22]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[22]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[22]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[22]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[22]_i_2_n_0 ,\gmem_addr_1_reg_629[22]_i_3_n_0 ,\gmem_addr_1_reg_629[22]_i_4_n_0 ,\gmem_addr_1_reg_629[22]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[23]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[26]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[26]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[22]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[26]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[26]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[26]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [26:23]),
        .O({\gmem_addr_1_reg_629_reg[26]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[26]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[26]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[26]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[26]_i_2_n_0 ,\gmem_addr_1_reg_629[26]_i_3_n_0 ,\gmem_addr_1_reg_629[26]_i_4_n_0 ,\gmem_addr_1_reg_629[26]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[27]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[2]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[2]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_629_reg[2]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[2]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[2]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({ret_1_fu_386_p2[2:0],1'b0}),
        .O({\gmem_addr_1_reg_629_reg[2]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[2]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[2]_i_1_n_6 ,\NLW_gmem_addr_1_reg_629_reg[2]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_1_reg_629[2]_i_2_n_0 ,\gmem_addr_1_reg_629[2]_i_3_n_0 ,\gmem_addr_1_reg_629[2]_i_4_n_0 ,\gmem_addr_2_reg_623_reg[61]_1 [0]}));
  FDRE \gmem_addr_1_reg_629_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[30]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[30]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[26]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[30]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[30]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[30]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [30:27]),
        .O({\gmem_addr_1_reg_629_reg[30]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[30]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[30]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[30]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[30]_i_2_n_0 ,\gmem_addr_1_reg_629[30]_i_3_n_0 ,\gmem_addr_1_reg_629[30]_i_4_n_0 ,\gmem_addr_1_reg_629[30]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[31]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[32]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[33]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[34]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[34]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[30]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[34]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[34]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[34]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [34:31]),
        .O({\gmem_addr_1_reg_629_reg[34]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[34]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[34]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[34]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[34]_i_2_n_0 ,\gmem_addr_1_reg_629[34]_i_3_n_0 ,\gmem_addr_1_reg_629[34]_i_4_n_0 ,\gmem_addr_1_reg_629[34]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[35]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[36]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[37]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[38]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[38]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[34]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[38]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[38]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[38]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [38:35]),
        .O({\gmem_addr_1_reg_629_reg[38]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[38]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[38]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[38]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[38]_i_2_n_0 ,\gmem_addr_1_reg_629[38]_i_3_n_0 ,\gmem_addr_1_reg_629[38]_i_4_n_0 ,\gmem_addr_1_reg_629[38]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[39]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[3]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[40]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[41]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[42]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[42]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[38]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[42]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[42]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[42]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [42:39]),
        .O({\gmem_addr_1_reg_629_reg[42]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[42]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[42]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[42]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[42]_i_2_n_0 ,\gmem_addr_1_reg_629[42]_i_3_n_0 ,\gmem_addr_1_reg_629[42]_i_4_n_0 ,\gmem_addr_1_reg_629[42]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[43]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[44]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[45]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[46]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[46]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[42]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[46]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[46]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[46]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [46:43]),
        .O({\gmem_addr_1_reg_629_reg[46]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[46]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[46]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[46]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[46]_i_2_n_0 ,\gmem_addr_1_reg_629[46]_i_3_n_0 ,\gmem_addr_1_reg_629[46]_i_4_n_0 ,\gmem_addr_1_reg_629[46]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[47]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[48]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[49]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[50]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[50]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[46]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[50]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[50]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[50]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [50:47]),
        .O({\gmem_addr_1_reg_629_reg[50]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[50]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[50]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[50]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[50]_i_2_n_0 ,\gmem_addr_1_reg_629[50]_i_3_n_0 ,\gmem_addr_1_reg_629[50]_i_4_n_0 ,\gmem_addr_1_reg_629[50]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[51]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[52]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[53]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[54]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[54]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[50]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[54]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[54]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[54]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [54:51]),
        .O({\gmem_addr_1_reg_629_reg[54]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[54]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[54]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[54]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[54]_i_2_n_0 ,\gmem_addr_1_reg_629[54]_i_3_n_0 ,\gmem_addr_1_reg_629[54]_i_4_n_0 ,\gmem_addr_1_reg_629[54]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[55]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[56]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[57]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[58]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[58]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[54]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[58]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[58]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[58]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\gmem_addr_2_reg_623_reg[61]_1 [58:55]),
        .O({\gmem_addr_1_reg_629_reg[58]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[58]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[58]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[58]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[58]_i_2_n_0 ,\gmem_addr_1_reg_629[58]_i_3_n_0 ,\gmem_addr_1_reg_629[58]_i_4_n_0 ,\gmem_addr_1_reg_629[58]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[61]_i_2_n_7 ),
        .Q(gmem_addr_1_reg_629[59]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[61]_i_2_n_6 ),
        .Q(gmem_addr_1_reg_629[60]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in0),
        .Q(gmem_addr_1_reg_629[61]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[61]_i_2 
       (.CI(\gmem_addr_1_reg_629_reg[58]_i_1_n_0 ),
        .CO({\NLW_gmem_addr_1_reg_629_reg[61]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_1_reg_629_reg[61]_i_2_n_2 ,\gmem_addr_1_reg_629_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\gmem_addr_2_reg_623_reg[61]_1 [60:59]}),
        .O({\NLW_gmem_addr_1_reg_629_reg[61]_i_2_O_UNCONNECTED [3],p_0_in0,\gmem_addr_1_reg_629_reg[61]_i_2_n_6 ,\gmem_addr_1_reg_629_reg[61]_i_2_n_7 }),
        .S({1'b0,\gmem_addr_1_reg_629[61]_i_3_n_0 ,\gmem_addr_1_reg_629[61]_i_4_n_0 ,\gmem_addr_1_reg_629[61]_i_5_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_4 ),
        .Q(gmem_addr_1_reg_629[6]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[6]_i_1 
       (.CI(\gmem_addr_1_reg_629_reg[2]_i_1_n_0 ),
        .CO({\gmem_addr_1_reg_629_reg[6]_i_1_n_0 ,\gmem_addr_1_reg_629_reg[6]_i_1_n_1 ,\gmem_addr_1_reg_629_reg[6]_i_1_n_2 ,\gmem_addr_1_reg_629_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(ret_1_fu_386_p2[6:3]),
        .O({\gmem_addr_1_reg_629_reg[6]_i_1_n_4 ,\gmem_addr_1_reg_629_reg[6]_i_1_n_5 ,\gmem_addr_1_reg_629_reg[6]_i_1_n_6 ,\gmem_addr_1_reg_629_reg[6]_i_1_n_7 }),
        .S({\gmem_addr_1_reg_629[6]_i_3_n_0 ,\gmem_addr_1_reg_629[6]_i_4_n_0 ,\gmem_addr_1_reg_629[6]_i_5_n_0 ,\gmem_addr_1_reg_629[6]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gmem_addr_1_reg_629_reg[6]_i_2 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_629_reg[6]_i_2_n_0 ,\gmem_addr_1_reg_629_reg[6]_i_2_n_1 ,\gmem_addr_1_reg_629_reg[6]_i_2_n_2 ,\gmem_addr_1_reg_629_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(add_ln1072_2_reg_616[3:0]),
        .O(ret_1_fu_386_p2[3:0]),
        .S({\gmem_addr_1_reg_629[6]_i_7_n_0 ,\gmem_addr_1_reg_629[6]_i_8_n_0 ,\gmem_addr_1_reg_629[6]_i_9_n_0 ,\gmem_addr_1_reg_629[6]_i_10_n_0 }));
  FDRE \gmem_addr_1_reg_629_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_7 ),
        .Q(gmem_addr_1_reg_629[7]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_6 ),
        .Q(gmem_addr_1_reg_629[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_629_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_5 ),
        .Q(gmem_addr_1_reg_629[9]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[2]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[11]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[15]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[18] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[19] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[19]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[2]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[20] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[21] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[22] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[23] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[23]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[24] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[25] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[26] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[27] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[27]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[28] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[29] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[2]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[30] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[31] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[31]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[32] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[32]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[33] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[33]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[34] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[34]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[35] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[35]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[36] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[36]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[37] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[37]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[38] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[38]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[39] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[39]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[3]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[40] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[40]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[41] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[41]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[42] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[42]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[43] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[43]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[44] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[44]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[45] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[45]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[46] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[46]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[47] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[47]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[48] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[48]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[49] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[49]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[50] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[50]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[51] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[51]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[52] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[52]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[53] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[53]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[54] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[54]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[55] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[55]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[56] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[56]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[57] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[57]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[58] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[58]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[59] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[61]_i_2_n_7 ),
        .Q(gmem_addr_2_reg_623[59]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[60] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[61]_i_2_n_6 ),
        .Q(gmem_addr_2_reg_623[60]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[61] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(p_0_in0),
        .Q(gmem_addr_2_reg_623[61]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_4 ),
        .Q(gmem_addr_2_reg_623[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_7 ),
        .Q(gmem_addr_2_reg_623[7]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_6 ),
        .Q(gmem_addr_2_reg_623[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_623_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_5 ),
        .Q(gmem_addr_2_reg_623[9]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[2]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[14]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[18] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[18]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[19] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[2]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[20] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[21] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[22] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[22]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[23] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[24] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[25] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[26] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[26]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[27] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[28] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[29] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[2]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[30] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[30]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[31] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[31]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[32] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[32]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[33] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[33]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[34] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[34]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[34]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[35] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[35]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[36] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[36]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[37] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[37]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[38] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[38]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[38]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[39] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[39]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[40] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[40]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[41] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[41]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[42] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[42]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[42]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[43] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[43]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[44] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[44]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[45] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[45]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[46] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[46]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[46]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[47] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[47]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[48] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[48]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[49] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[49]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[50] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[50]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[50]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[51] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[51]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[52] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[52]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[53] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[53]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[54] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[54]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[54]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[55] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[55]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[56] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[56]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[57] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[57]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[58] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[58]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[58]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[59] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[61]_i_2_n_7 ),
        .Q(gmem_addr_reg_635[59]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[60] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[61]_i_2_n_6 ),
        .Q(gmem_addr_reg_635[60]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[61] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(p_0_in0),
        .Q(gmem_addr_reg_635[61]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[6]_i_1_n_4 ),
        .Q(gmem_addr_reg_635[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_7 ),
        .Q(gmem_addr_reg_635[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_6 ),
        .Q(gmem_addr_reg_635[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_635_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\gmem_addr_1_reg_629_reg[10]_i_1_n_5 ),
        .Q(gmem_addr_reg_635[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hFBAA)) 
    grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg_i_1
       (.I0(Q[2]),
        .I1(icmp_ln1072_1_fu_272_p211_in),
        .I2(ap_block_pp0_stage0_11001),
        .I3(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .O(\ap_CS_fsm_reg[18] ));
  LUT3 #(
    .INIT(8'h04)) 
    \indvar_flatten_fu_104[15]_i_2 
       (.I0(icmp_ln1072_1_fu_272_p211_in),
        .I1(grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001),
        .O(\indvar_flatten_fu_104[15]_i_2_n_0 ));
  FDRE \indvar_flatten_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[0]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[10]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[11]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[12]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[13]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[14]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[15] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[15]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[1]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[2]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[3]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[4]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[5]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[6]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[7]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[8]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \indvar_flatten_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(add_ln1072_3_fu_278_p2[9]),
        .Q(\indvar_flatten_fu_104_reg_n_0_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \j_V_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_63),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\j_V_fu_100_reg_n_0_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_62));
  FDRE \j_V_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_63),
        .D(select_ln1072_1_fu_301_p3[1]),
        .Q(\j_V_fu_100_reg_n_0_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_62));
  FDRE \j_V_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_63),
        .D(select_ln1072_1_fu_301_p3[2]),
        .Q(\j_V_fu_100_reg_n_0_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_62));
  FDRE \j_V_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_63),
        .D(select_ln1072_1_fu_301_p3[3]),
        .Q(\j_V_fu_100_reg_n_0_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_62));
  FDRE \j_V_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_63),
        .D(select_ln1072_1_fu_301_p3[4]),
        .Q(\j_V_fu_100_reg_n_0_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_62));
  FDRE \j_V_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_63),
        .D(select_ln1072_1_fu_301_p3[5]),
        .Q(\j_V_fu_100_reg_n_0_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_62));
  FDRE \k_V_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(k_V_3_fu_313_p2[0]),
        .Q(k_V_fu_96[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \k_V_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(k_V_3_fu_313_p2[1]),
        .Q(k_V_fu_96[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \k_V_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(k_V_3_fu_313_p2[2]),
        .Q(k_V_fu_96[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \k_V_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(k_V_3_fu_313_p2[3]),
        .Q(k_V_fu_96[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \k_V_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(k_V_3_fu_313_p2[4]),
        .Q(k_V_fu_96[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \k_V_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(\indvar_flatten_fu_104[15]_i_2_n_0 ),
        .D(k_V_3_fu_313_p2[5]),
        .Q(k_V_fu_96[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_65));
  FDRE \mul_i749_cast_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [0]),
        .Q(mul_i749_cast_reg_590[0]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [10]),
        .Q(mul_i749_cast_reg_590[10]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [11]),
        .Q(mul_i749_cast_reg_590[11]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [12]),
        .Q(mul_i749_cast_reg_590[12]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [13]),
        .Q(mul_i749_cast_reg_590[13]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [14]),
        .Q(mul_i749_cast_reg_590[14]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [15]),
        .Q(mul_i749_cast_reg_590[15]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [1]),
        .Q(mul_i749_cast_reg_590[1]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [2]),
        .Q(mul_i749_cast_reg_590[2]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [3]),
        .Q(mul_i749_cast_reg_590[3]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [4]),
        .Q(mul_i749_cast_reg_590[4]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [5]),
        .Q(mul_i749_cast_reg_590[5]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [6]),
        .Q(mul_i749_cast_reg_590[6]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [7]),
        .Q(mul_i749_cast_reg_590[7]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [8]),
        .Q(mul_i749_cast_reg_590[8]),
        .R(1'b0));
  FDRE \mul_i749_cast_reg_590_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\mul_i749_cast_reg_590_reg[15]_0 [9]),
        .Q(mul_i749_cast_reg_590[9]),
        .R(1'b0));
  CARRY4 p_reg_reg_i_10
       (.CI(p_reg_reg_i_11_n_0),
        .CO({p_reg_reg_i_10_n_0,p_reg_reg_i_10_n_1,p_reg_reg_i_10_n_2,p_reg_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI(mul_i749_cast_reg_590[14:11]),
        .O(C[15:12]),
        .S({p_reg_reg_i_21_n_0,p_reg_reg_i_22_n_0,p_reg_reg_i_23_n_0,p_reg_reg_i_24_n_0}));
  CARRY4 p_reg_reg_i_11
       (.CI(p_reg_reg_i_12_n_0),
        .CO({p_reg_reg_i_11_n_0,p_reg_reg_i_11_n_1,p_reg_reg_i_11_n_2,p_reg_reg_i_11_n_3}),
        .CYINIT(1'b0),
        .DI(mul_i749_cast_reg_590[10:7]),
        .O(C[11:8]),
        .S({p_reg_reg_i_25_n_0,p_reg_reg_i_26_n_0,p_reg_reg_i_27_n_0,p_reg_reg_i_28_n_0}));
  CARRY4 p_reg_reg_i_12
       (.CI(p_reg_reg_i_13_n_0),
        .CO({p_reg_reg_i_12_n_0,p_reg_reg_i_12_n_1,p_reg_reg_i_12_n_2,p_reg_reg_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({mul_i749_cast_reg_590[6],p_reg_reg_i_29_n_0,sext_ln44_cast_reg_585[6],sext_ln44_cast_reg_585[4]}),
        .O(C[7:4]),
        .S({p_reg_reg_i_30_n_0,p_reg_reg_i_31_n_0,p_reg_reg_i_32_n_0,p_reg_reg_i_33_n_0}));
  CARRY4 p_reg_reg_i_13
       (.CI(1'b0),
        .CO({p_reg_reg_i_13_n_0,p_reg_reg_i_13_n_1,p_reg_reg_i_13_n_2,p_reg_reg_i_13_n_3}),
        .CYINIT(1'b0),
        .DI(sext_ln44_cast_reg_585[3:0]),
        .O(C[3:0]),
        .S({p_reg_reg_i_34_n_0,p_reg_reg_i_35_n_0,p_reg_reg_i_36_n_0,p_reg_reg_i_37_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_21
       (.I0(mul_i749_cast_reg_590[14]),
        .I1(mul_i749_cast_reg_590[15]),
        .O(p_reg_reg_i_21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_22
       (.I0(mul_i749_cast_reg_590[13]),
        .I1(mul_i749_cast_reg_590[14]),
        .O(p_reg_reg_i_22_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_23
       (.I0(mul_i749_cast_reg_590[12]),
        .I1(mul_i749_cast_reg_590[13]),
        .O(p_reg_reg_i_23_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_24
       (.I0(mul_i749_cast_reg_590[11]),
        .I1(mul_i749_cast_reg_590[12]),
        .O(p_reg_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_25
       (.I0(mul_i749_cast_reg_590[10]),
        .I1(mul_i749_cast_reg_590[11]),
        .O(p_reg_reg_i_25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_26
       (.I0(mul_i749_cast_reg_590[9]),
        .I1(mul_i749_cast_reg_590[10]),
        .O(p_reg_reg_i_26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_27
       (.I0(mul_i749_cast_reg_590[8]),
        .I1(mul_i749_cast_reg_590[9]),
        .O(p_reg_reg_i_27_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_28
       (.I0(mul_i749_cast_reg_590[7]),
        .I1(mul_i749_cast_reg_590[8]),
        .O(p_reg_reg_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_29
       (.I0(mul_i749_cast_reg_590[6]),
        .O(p_reg_reg_i_29_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_30
       (.I0(mul_i749_cast_reg_590[6]),
        .I1(mul_i749_cast_reg_590[7]),
        .O(p_reg_reg_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31
       (.I0(mul_i749_cast_reg_590[6]),
        .I1(sext_ln44_cast_reg_585[6]),
        .O(p_reg_reg_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32
       (.I0(sext_ln44_cast_reg_585[6]),
        .I1(mul_i749_cast_reg_590[5]),
        .O(p_reg_reg_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33
       (.I0(sext_ln44_cast_reg_585[4]),
        .I1(mul_i749_cast_reg_590[4]),
        .O(p_reg_reg_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34
       (.I0(sext_ln44_cast_reg_585[3]),
        .I1(mul_i749_cast_reg_590[3]),
        .O(p_reg_reg_i_34_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35
       (.I0(sext_ln44_cast_reg_585[2]),
        .I1(mul_i749_cast_reg_590[2]),
        .O(p_reg_reg_i_35_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_36
       (.I0(sext_ln44_cast_reg_585[1]),
        .I1(mul_i749_cast_reg_590[1]),
        .O(p_reg_reg_i_36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_37
       (.I0(sext_ln44_cast_reg_585[0]),
        .I1(mul_i749_cast_reg_590[0]),
        .O(p_reg_reg_i_37_n_0));
  CARRY4 p_reg_reg_i_9
       (.CI(p_reg_reg_i_10_n_0),
        .CO(NLW_p_reg_reg_i_9_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_9_O_UNCONNECTED[3:1],C[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h1)) 
    \select_ln1072_reg_604[5]_i_2 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(icmp_ln1072_1_fu_272_p211_in),
        .O(\select_ln1072_reg_604[5]_i_2_n_0 ));
  (* srl_bus_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln1072_reg_604_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln1072_reg_604[0]),
        .Q(\select_ln1072_reg_604_pp0_iter2_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln1072_reg_604_pp0_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln1072_reg_604[1]),
        .Q(\select_ln1072_reg_604_pp0_iter2_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln1072_reg_604_pp0_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln1072_reg_604[2]),
        .Q(\select_ln1072_reg_604_pp0_iter2_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln1072_reg_604_pp0_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln1072_reg_604[3]),
        .Q(\select_ln1072_reg_604_pp0_iter2_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln1072_reg_604_pp0_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln1072_reg_604[4]),
        .Q(\select_ln1072_reg_604_pp0_iter2_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_pool_Pipeline_VITIS_LOOP_44_3_VITIS_LOOP_47_4_fu_264/select_ln1072_reg_604_pp0_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln1072_reg_604_pp0_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln1072_reg_604[5]),
        .Q(\select_ln1072_reg_604_pp0_iter2_reg_reg[5]_srl2_n_0 ));
  FDRE \select_ln1072_reg_604_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1072_reg_604_pp0_iter2_reg_reg[0]_srl2_n_0 ),
        .Q(select_ln1072_reg_604_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln1072_reg_604_pp0_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1072_reg_604_pp0_iter2_reg_reg[1]_srl2_n_0 ),
        .Q(select_ln1072_reg_604_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln1072_reg_604_pp0_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1072_reg_604_pp0_iter2_reg_reg[2]_srl2_n_0 ),
        .Q(select_ln1072_reg_604_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln1072_reg_604_pp0_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1072_reg_604_pp0_iter2_reg_reg[3]_srl2_n_0 ),
        .Q(select_ln1072_reg_604_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln1072_reg_604_pp0_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1072_reg_604_pp0_iter2_reg_reg[4]_srl2_n_0 ),
        .Q(select_ln1072_reg_604_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln1072_reg_604_pp0_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln1072_reg_604_pp0_iter2_reg_reg[5]_srl2_n_0 ),
        .Q(select_ln1072_reg_604_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln1072_reg_604_reg[0] 
       (.C(ap_clk),
        .CE(\select_ln1072_reg_604[5]_i_2_n_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(select_ln1072_reg_604[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_66));
  FDRE \select_ln1072_reg_604_reg[1] 
       (.C(ap_clk),
        .CE(\select_ln1072_reg_604[5]_i_2_n_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(select_ln1072_reg_604[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_66));
  FDRE \select_ln1072_reg_604_reg[2] 
       (.C(ap_clk),
        .CE(\select_ln1072_reg_604[5]_i_2_n_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(select_ln1072_reg_604[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_66));
  FDRE \select_ln1072_reg_604_reg[3] 
       (.C(ap_clk),
        .CE(\select_ln1072_reg_604[5]_i_2_n_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(select_ln1072_reg_604[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_66));
  FDRE \select_ln1072_reg_604_reg[4] 
       (.C(ap_clk),
        .CE(\select_ln1072_reg_604[5]_i_2_n_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(select_ln1072_reg_604[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_66));
  FDRE \select_ln1072_reg_604_reg[5] 
       (.C(ap_clk),
        .CE(\select_ln1072_reg_604[5]_i_2_n_0 ),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(select_ln1072_reg_604[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_66));
  FDRE \sext_ln44_cast_reg_585_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln44_cast_reg_585_reg[6]_0 [0]),
        .Q(sext_ln44_cast_reg_585[0]),
        .R(1'b0));
  FDRE \sext_ln44_cast_reg_585_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln44_cast_reg_585_reg[6]_0 [1]),
        .Q(sext_ln44_cast_reg_585[1]),
        .R(1'b0));
  FDRE \sext_ln44_cast_reg_585_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln44_cast_reg_585_reg[6]_0 [2]),
        .Q(sext_ln44_cast_reg_585[2]),
        .R(1'b0));
  FDRE \sext_ln44_cast_reg_585_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln44_cast_reg_585_reg[6]_0 [3]),
        .Q(sext_ln44_cast_reg_585[3]),
        .R(1'b0));
  FDRE \sext_ln44_cast_reg_585_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln44_cast_reg_585_reg[6]_0 [4]),
        .Q(sext_ln44_cast_reg_585[4]),
        .R(1'b0));
  FDRE \sext_ln44_cast_reg_585_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\sext_ln44_cast_reg_585_reg[6]_0 [5]),
        .Q(sext_ln44_cast_reg_585[6]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [0]),
        .Q(trunc_ln1080_1_reg_641[0]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [10]),
        .Q(trunc_ln1080_1_reg_641[10]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [11]),
        .Q(trunc_ln1080_1_reg_641[11]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [12]),
        .Q(trunc_ln1080_1_reg_641[12]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [13]),
        .Q(trunc_ln1080_1_reg_641[13]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [14]),
        .Q(trunc_ln1080_1_reg_641[14]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [15]),
        .Q(trunc_ln1080_1_reg_641[15]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [16]),
        .Q(trunc_ln1080_1_reg_641[16]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [17]),
        .Q(trunc_ln1080_1_reg_641[17]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [1]),
        .Q(trunc_ln1080_1_reg_641[1]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [2]),
        .Q(trunc_ln1080_1_reg_641[2]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [3]),
        .Q(trunc_ln1080_1_reg_641[3]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [4]),
        .Q(trunc_ln1080_1_reg_641[4]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [5]),
        .Q(trunc_ln1080_1_reg_641[5]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [6]),
        .Q(trunc_ln1080_1_reg_641[6]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [7]),
        .Q(trunc_ln1080_1_reg_641[7]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [8]),
        .Q(trunc_ln1080_1_reg_641[8]),
        .R(1'b0));
  FDRE \trunc_ln1080_1_reg_641_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln1080_1_reg_641_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [9]),
        .Q(trunc_ln1080_1_reg_641[9]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [0]),
        .Q(trunc_ln1080_reg_647[0]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [10]),
        .Q(trunc_ln1080_reg_647[10]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [11]),
        .Q(trunc_ln1080_reg_647[11]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [12]),
        .Q(trunc_ln1080_reg_647[12]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [13]),
        .Q(trunc_ln1080_reg_647[13]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [14]),
        .Q(trunc_ln1080_reg_647[14]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [15]),
        .Q(trunc_ln1080_reg_647[15]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [16]),
        .Q(trunc_ln1080_reg_647[16]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [17]),
        .Q(trunc_ln1080_reg_647[17]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [1]),
        .Q(trunc_ln1080_reg_647[1]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [2]),
        .Q(trunc_ln1080_reg_647[2]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [3]),
        .Q(trunc_ln1080_reg_647[3]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [4]),
        .Q(trunc_ln1080_reg_647[4]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [5]),
        .Q(trunc_ln1080_reg_647[5]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [6]),
        .Q(trunc_ln1080_reg_647[6]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [7]),
        .Q(trunc_ln1080_reg_647[7]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [8]),
        .Q(trunc_ln1080_reg_647[8]),
        .R(1'b0));
  FDRE \trunc_ln1080_reg_647_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [9]),
        .Q(trunc_ln1080_reg_647[9]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [0]),
        .Q(trunc_ln885_reg_653[0]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[10] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [10]),
        .Q(trunc_ln885_reg_653[10]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[11] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [11]),
        .Q(trunc_ln885_reg_653[11]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[12] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [12]),
        .Q(trunc_ln885_reg_653[12]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[13] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [13]),
        .Q(trunc_ln885_reg_653[13]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[14] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [14]),
        .Q(trunc_ln885_reg_653[14]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[15] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [15]),
        .Q(trunc_ln885_reg_653[15]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[16] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [16]),
        .Q(trunc_ln885_reg_653[16]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[17] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [17]),
        .Q(trunc_ln885_reg_653[17]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [1]),
        .Q(trunc_ln885_reg_653[1]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [2]),
        .Q(trunc_ln885_reg_653[2]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[3] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [3]),
        .Q(trunc_ln885_reg_653[3]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[4] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [4]),
        .Q(trunc_ln885_reg_653[4]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[5] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [5]),
        .Q(trunc_ln885_reg_653[5]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[6] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [6]),
        .Q(trunc_ln885_reg_653[6]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[7] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [7]),
        .Q(trunc_ln885_reg_653[7]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[8] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [8]),
        .Q(trunc_ln885_reg_653[8]),
        .R(1'b0));
  FDRE \trunc_ln885_reg_653_reg[9] 
       (.C(ap_clk),
        .CE(\trunc_ln885_reg_653_reg[0]_0 ),
        .D(\trunc_ln1080_reg_647_reg[17]_0 [9]),
        .Q(trunc_ln885_reg_653[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_19ns_16s_18_23_seq_1
   (r_stage_reg_r_4,
    D,
    \ap_CS_fsm_reg[20] ,
    ap_rst_n_inv,
    ap_clk,
    \p_lcssa2_lcssa6_reg_255_reg[0] ,
    Q,
    \dividend0_reg[17]_0 ,
    \divisor0_reg[15]_0 );
  output r_stage_reg_r_4;
  output [17:0]D;
  output [0:0]\ap_CS_fsm_reg[20] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \p_lcssa2_lcssa6_reg_255_reg[0] ;
  input [0:0]Q;
  input [17:0]\dividend0_reg[17]_0 ;
  input [15:0]\divisor0_reg[15]_0 ;

  wire [17:0]D;
  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[20] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [17:0]\dividend0_reg[17]_0 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[16] ;
  wire \dividend0_reg_n_0_[17] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire \divisor0[12]_i_3_n_0 ;
  wire \divisor0[12]_i_4_n_0 ;
  wire \divisor0[12]_i_5_n_0 ;
  wire \divisor0[12]_i_6_n_0 ;
  wire \divisor0[15]_i_3_n_0 ;
  wire \divisor0[15]_i_4_n_0 ;
  wire \divisor0[15]_i_5_n_0 ;
  wire \divisor0[4]_i_3_n_0 ;
  wire \divisor0[4]_i_4_n_0 ;
  wire \divisor0[4]_i_5_n_0 ;
  wire \divisor0[4]_i_6_n_0 ;
  wire \divisor0[4]_i_7_n_0 ;
  wire \divisor0[8]_i_3_n_0 ;
  wire \divisor0[8]_i_4_n_0 ;
  wire \divisor0[8]_i_5_n_0 ;
  wire \divisor0[8]_i_6_n_0 ;
  wire \divisor0_reg[12]_i_2_n_0 ;
  wire \divisor0_reg[12]_i_2_n_1 ;
  wire \divisor0_reg[12]_i_2_n_2 ;
  wire \divisor0_reg[12]_i_2_n_3 ;
  wire [15:0]\divisor0_reg[15]_0 ;
  wire \divisor0_reg[15]_i_2_n_2 ;
  wire \divisor0_reg[15]_i_2_n_3 ;
  wire \divisor0_reg[4]_i_2_n_0 ;
  wire \divisor0_reg[4]_i_2_n_1 ;
  wire \divisor0_reg[4]_i_2_n_2 ;
  wire \divisor0_reg[4]_i_2_n_3 ;
  wire \divisor0_reg[8]_i_2_n_0 ;
  wire \divisor0_reg[8]_i_2_n_1 ;
  wire \divisor0_reg[8]_i_2_n_2 ;
  wire \divisor0_reg[8]_i_2_n_3 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[10] ;
  wire \divisor0_reg_n_0_[11] ;
  wire \divisor0_reg_n_0_[12] ;
  wire \divisor0_reg_n_0_[13] ;
  wire \divisor0_reg_n_0_[14] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire \divisor0_reg_n_0_[8] ;
  wire \divisor0_reg_n_0_[9] ;
  wire [15:1]divisor_u0;
  wire done0;
  wire [17:0]grp_fu_585_p2;
  wire p_0_in;
  wire \p_lcssa2_lcssa6_reg_255_reg[0] ;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_10;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_11;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_12;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_13;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_14;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_15;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_16;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_17;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_18;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_19;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_2;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_3;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_4;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_5;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_6;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_7;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_8;
  wire pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_9;
  wire r_stage_reg_r_4;
  wire start0;
  wire [3:2]\NLW_divisor0_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_divisor0_reg[15]_i_2_O_UNCONNECTED ;

  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [16]),
        .Q(\dividend0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [17]),
        .Q(\dividend0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[17]_0 [9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_3 
       (.I0(\divisor0_reg_n_0_[12] ),
        .O(\divisor0[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_4 
       (.I0(\divisor0_reg_n_0_[11] ),
        .O(\divisor0[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_5 
       (.I0(\divisor0_reg_n_0_[10] ),
        .O(\divisor0[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[12]_i_6 
       (.I0(\divisor0_reg_n_0_[9] ),
        .O(\divisor0[12]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[15]_i_3 
       (.I0(p_0_in),
        .O(\divisor0[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[15]_i_4 
       (.I0(\divisor0_reg_n_0_[14] ),
        .O(\divisor0[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[15]_i_5 
       (.I0(\divisor0_reg_n_0_[13] ),
        .O(\divisor0[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_3 
       (.I0(\divisor0_reg_n_0_[0] ),
        .O(\divisor0[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_4 
       (.I0(\divisor0_reg_n_0_[4] ),
        .O(\divisor0[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_5 
       (.I0(\divisor0_reg_n_0_[3] ),
        .O(\divisor0[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_6 
       (.I0(\divisor0_reg_n_0_[2] ),
        .O(\divisor0[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[4]_i_7 
       (.I0(\divisor0_reg_n_0_[1] ),
        .O(\divisor0[4]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_3 
       (.I0(\divisor0_reg_n_0_[8] ),
        .O(\divisor0[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_4 
       (.I0(\divisor0_reg_n_0_[7] ),
        .O(\divisor0[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_5 
       (.I0(\divisor0_reg_n_0_[6] ),
        .O(\divisor0[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \divisor0[8]_i_6 
       (.I0(\divisor0_reg_n_0_[5] ),
        .O(\divisor0[8]_i_6_n_0 ));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [10]),
        .Q(\divisor0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [11]),
        .Q(\divisor0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [12]),
        .Q(\divisor0_reg_n_0_[12] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[12]_i_2 
       (.CI(\divisor0_reg[8]_i_2_n_0 ),
        .CO({\divisor0_reg[12]_i_2_n_0 ,\divisor0_reg[12]_i_2_n_1 ,\divisor0_reg[12]_i_2_n_2 ,\divisor0_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[12:9]),
        .S({\divisor0[12]_i_3_n_0 ,\divisor0[12]_i_4_n_0 ,\divisor0[12]_i_5_n_0 ,\divisor0[12]_i_6_n_0 }));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [13]),
        .Q(\divisor0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [14]),
        .Q(\divisor0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [15]),
        .Q(p_0_in),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[15]_i_2 
       (.CI(\divisor0_reg[12]_i_2_n_0 ),
        .CO({\NLW_divisor0_reg[15]_i_2_CO_UNCONNECTED [3:2],\divisor0_reg[15]_i_2_n_2 ,\divisor0_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_divisor0_reg[15]_i_2_O_UNCONNECTED [3],divisor_u0[15:13]}),
        .S({1'b0,\divisor0[15]_i_3_n_0 ,\divisor0[15]_i_4_n_0 ,\divisor0[15]_i_5_n_0 }));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\divisor0_reg[4]_i_2_n_0 ,\divisor0_reg[4]_i_2_n_1 ,\divisor0_reg[4]_i_2_n_2 ,\divisor0_reg[4]_i_2_n_3 }),
        .CYINIT(\divisor0[4]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[4:1]),
        .S({\divisor0[4]_i_4_n_0 ,\divisor0[4]_i_5_n_0 ,\divisor0[4]_i_6_n_0 ,\divisor0[4]_i_7_n_0 }));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [7]),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [8]),
        .Q(\divisor0_reg_n_0_[8] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \divisor0_reg[8]_i_2 
       (.CI(\divisor0_reg[4]_i_2_n_0 ),
        .CO({\divisor0_reg[8]_i_2_n_0 ,\divisor0_reg[8]_i_2_n_1 ,\divisor0_reg[8]_i_2_n_2 ,\divisor0_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(divisor_u0[8:5]),
        .S({\divisor0[8]_i_3_n_0 ,\divisor0[8]_i_4_n_0 ,\divisor0[8]_i_5_n_0 ,\divisor0[8]_i_6_n_0 }));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\divisor0_reg[15]_0 [9]),
        .Q(\divisor0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[0]_i_1 
       (.I0(grp_fu_585_p2[0]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[10]_i_1 
       (.I0(grp_fu_585_p2[10]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[11]_i_1 
       (.I0(grp_fu_585_p2[11]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[12]_i_1 
       (.I0(grp_fu_585_p2[12]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[13]_i_1 
       (.I0(grp_fu_585_p2[13]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[14]_i_1 
       (.I0(grp_fu_585_p2[14]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[15]_i_1 
       (.I0(grp_fu_585_p2[15]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[16]_i_1 
       (.I0(grp_fu_585_p2[16]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[17]_i_2 
       (.I0(grp_fu_585_p2[17]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[1]_i_1 
       (.I0(grp_fu_585_p2[1]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[2]_i_1 
       (.I0(grp_fu_585_p2[2]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[3]_i_1 
       (.I0(grp_fu_585_p2[3]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[4]_i_1 
       (.I0(grp_fu_585_p2[4]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[5]_i_1 
       (.I0(grp_fu_585_p2[5]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[6]_i_1 
       (.I0(grp_fu_585_p2[6]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[7]_i_1 
       (.I0(grp_fu_585_p2[7]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[8]_i_1 
       (.I0(grp_fu_585_p2[8]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_lcssa2_lcssa6_reg_255[9]_i_1 
       (.I0(grp_fu_585_p2[9]),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .I2(Q),
        .I3(\dividend0_reg[17]_0 [9]),
        .O(D[9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_19ns_16s_18_23_seq_1_divseq pool_sdiv_19ns_16s_18_23_seq_1_divseq_u
       (.D({\dividend0_reg_n_0_[17] ,\dividend0_reg_n_0_[16] ,\dividend0_reg_n_0_[15] ,\dividend0_reg_n_0_[14] ,\dividend0_reg_n_0_[13] ,\dividend0_reg_n_0_[12] ,\dividend0_reg_n_0_[11] ,\dividend0_reg_n_0_[10] ,\dividend0_reg_n_0_[9] ,\dividend0_reg_n_0_[8] ,\dividend0_reg_n_0_[7] ,\dividend0_reg_n_0_[6] ,\dividend0_reg_n_0_[5] ,\dividend0_reg_n_0_[4] ,\dividend0_reg_n_0_[3] ,\dividend0_reg_n_0_[2] ,\dividend0_reg_n_0_[1] ,\dividend0_reg_n_0_[0] }),
        .E(done0),
        .O208({pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_2,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_3,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_4,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_5,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_6,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_7,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_8,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_9,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_10,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_11,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_12,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_13,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_14,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_15,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_16,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_17,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_18,pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_19}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\divisor0_reg[0]_0 (\divisor0_reg_n_0_[0] ),
        .\divisor0_reg[10]_0 (\divisor0_reg_n_0_[10] ),
        .\divisor0_reg[11]_0 (\divisor0_reg_n_0_[11] ),
        .\divisor0_reg[12]_0 (\divisor0_reg_n_0_[12] ),
        .\divisor0_reg[13]_0 (\divisor0_reg_n_0_[13] ),
        .\divisor0_reg[14]_0 (\divisor0_reg_n_0_[14] ),
        .\divisor0_reg[1]_0 (\divisor0_reg_n_0_[1] ),
        .\divisor0_reg[2]_0 (\divisor0_reg_n_0_[2] ),
        .\divisor0_reg[3]_0 (\divisor0_reg_n_0_[3] ),
        .\divisor0_reg[4]_0 (\divisor0_reg_n_0_[4] ),
        .\divisor0_reg[5]_0 (\divisor0_reg_n_0_[5] ),
        .\divisor0_reg[6]_0 (\divisor0_reg_n_0_[6] ),
        .\divisor0_reg[7]_0 (\divisor0_reg_n_0_[7] ),
        .\divisor0_reg[8]_0 (\divisor0_reg_n_0_[8] ),
        .\divisor0_reg[9]_0 (\divisor0_reg_n_0_[9] ),
        .divisor_u0(divisor_u0),
        .p_0_in(p_0_in),
        .\r_stage_reg[0]_0 (start0),
        .r_stage_reg_r_4_0(r_stage_reg_r_4));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_19),
        .Q(grp_fu_585_p2[0]),
        .R(1'b0));
  FDRE \quot_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_9),
        .Q(grp_fu_585_p2[10]),
        .R(1'b0));
  FDRE \quot_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_8),
        .Q(grp_fu_585_p2[11]),
        .R(1'b0));
  FDRE \quot_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_7),
        .Q(grp_fu_585_p2[12]),
        .R(1'b0));
  FDRE \quot_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_6),
        .Q(grp_fu_585_p2[13]),
        .R(1'b0));
  FDRE \quot_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_5),
        .Q(grp_fu_585_p2[14]),
        .R(1'b0));
  FDRE \quot_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_4),
        .Q(grp_fu_585_p2[15]),
        .R(1'b0));
  FDRE \quot_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_3),
        .Q(grp_fu_585_p2[16]),
        .R(1'b0));
  FDRE \quot_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_2),
        .Q(grp_fu_585_p2[17]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_18),
        .Q(grp_fu_585_p2[1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_17),
        .Q(grp_fu_585_p2[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_16),
        .Q(grp_fu_585_p2[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_15),
        .Q(grp_fu_585_p2[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_14),
        .Q(grp_fu_585_p2[5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_13),
        .Q(grp_fu_585_p2[6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_12),
        .Q(grp_fu_585_p2[7]),
        .R(1'b0));
  FDRE \quot_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_11),
        .Q(grp_fu_585_p2[8]),
        .R(1'b0));
  FDRE \quot_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_n_10),
        .Q(grp_fu_585_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT2 #(
    .INIT(4'h8)) 
    start0_i_1
       (.I0(Q),
        .I1(\p_lcssa2_lcssa6_reg_255_reg[0] ),
        .O(\ap_CS_fsm_reg[20] ));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[20] ),
        .Q(start0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_19ns_16s_18_23_seq_1_divseq
   (r_stage_reg_r_4_0,
    E,
    O208,
    ap_rst_n_inv,
    ap_clk,
    \r_stage_reg[0]_0 ,
    p_0_in,
    D,
    \divisor0_reg[0]_0 ,
    divisor_u0,
    \divisor0_reg[1]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[3]_0 ,
    \divisor0_reg[4]_0 ,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[6]_0 ,
    \divisor0_reg[7]_0 ,
    \divisor0_reg[8]_0 ,
    \divisor0_reg[9]_0 ,
    \divisor0_reg[10]_0 ,
    \divisor0_reg[11]_0 ,
    \divisor0_reg[12]_0 ,
    \divisor0_reg[13]_0 ,
    \divisor0_reg[14]_0 );
  output r_stage_reg_r_4_0;
  output [0:0]E;
  output [17:0]O208;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]\r_stage_reg[0]_0 ;
  input p_0_in;
  input [17:0]D;
  input [0:0]\divisor0_reg[0]_0 ;
  input [14:0]divisor_u0;
  input \divisor0_reg[1]_0 ;
  input \divisor0_reg[2]_0 ;
  input \divisor0_reg[3]_0 ;
  input \divisor0_reg[4]_0 ;
  input \divisor0_reg[5]_0 ;
  input \divisor0_reg[6]_0 ;
  input \divisor0_reg[7]_0 ;
  input \divisor0_reg[8]_0 ;
  input \divisor0_reg[9]_0 ;
  input \divisor0_reg[10]_0 ;
  input \divisor0_reg[11]_0 ;
  input \divisor0_reg[12]_0 ;
  input \divisor0_reg[13]_0 ;
  input \divisor0_reg[14]_0 ;

  wire [17:0]D;
  wire [0:0]E;
  wire [17:0]O208;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_5__1_n_0;
  wire cal_tmp_carry__0_i_6__1_n_0;
  wire cal_tmp_carry__0_i_7_n_0;
  wire cal_tmp_carry__0_i_8_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_i_5_n_0;
  wire cal_tmp_carry__1_i_6_n_0;
  wire cal_tmp_carry__1_i_7_n_0;
  wire cal_tmp_carry__1_i_8_n_0;
  wire cal_tmp_carry__1_n_0;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__2_i_5_n_0;
  wire cal_tmp_carry__2_i_6_n_0;
  wire cal_tmp_carry__2_i_7_n_0;
  wire cal_tmp_carry__2_i_8_n_0;
  wire cal_tmp_carry__2_n_0;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__3_i_1_n_0;
  wire cal_tmp_carry__3_i_2_n_0;
  wire cal_tmp_carry__3_i_3_n_0;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry_i_5__1_n_0;
  wire cal_tmp_carry_i_6__1_n_0;
  wire cal_tmp_carry_i_7__1_n_0;
  wire cal_tmp_carry_i_8__1_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[16] ;
  wire \dividend0_reg_n_0_[17] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire [18:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[11]_i_1_n_0 ;
  wire \dividend_tmp[12]_i_1_n_0 ;
  wire \dividend_tmp[13]_i_1_n_0 ;
  wire \dividend_tmp[14]_i_1_n_0 ;
  wire \dividend_tmp[15]_i_1_n_0 ;
  wire \dividend_tmp[16]_i_1_n_0 ;
  wire \dividend_tmp[17]_i_1_n_0 ;
  wire \dividend_tmp[18]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire [0:0]\divisor0_reg[0]_0 ;
  wire \divisor0_reg[10]_0 ;
  wire \divisor0_reg[11]_0 ;
  wire \divisor0_reg[12]_0 ;
  wire \divisor0_reg[13]_0 ;
  wire \divisor0_reg[14]_0 ;
  wire \divisor0_reg[1]_0 ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg[7]_0 ;
  wire \divisor0_reg[8]_0 ;
  wire \divisor0_reg[9]_0 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[10] ;
  wire \divisor0_reg_n_0_[11] ;
  wire \divisor0_reg_n_0_[12] ;
  wire \divisor0_reg_n_0_[13] ;
  wire \divisor0_reg_n_0_[14] ;
  wire \divisor0_reg_n_0_[15] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire \divisor0_reg_n_0_[8] ;
  wire \divisor0_reg_n_0_[9] ;
  wire [15:1]divisor_u;
  wire [14:0]divisor_u0;
  wire p_0_in;
  wire p_0_in_0;
  wire p_1_in0;
  wire [0:0]p_2_out;
  wire p_2_out0;
  wire \quot[11]_i_2_n_0 ;
  wire \quot[11]_i_3_n_0 ;
  wire \quot[11]_i_4_n_0 ;
  wire \quot[11]_i_5_n_0 ;
  wire \quot[15]_i_2_n_0 ;
  wire \quot[15]_i_3_n_0 ;
  wire \quot[15]_i_4_n_0 ;
  wire \quot[15]_i_5_n_0 ;
  wire \quot[17]_i_2_n_0 ;
  wire \quot[17]_i_3_n_0 ;
  wire \quot[3]_i_2_n_0 ;
  wire \quot[3]_i_3_n_0 ;
  wire \quot[3]_i_4_n_0 ;
  wire \quot[3]_i_5_n_0 ;
  wire \quot[7]_i_2_n_0 ;
  wire \quot[7]_i_3_n_0 ;
  wire \quot[7]_i_4_n_0 ;
  wire \quot[7]_i_5_n_0 ;
  wire \quot_reg[11]_i_1_n_0 ;
  wire \quot_reg[11]_i_1_n_1 ;
  wire \quot_reg[11]_i_1_n_2 ;
  wire \quot_reg[11]_i_1_n_3 ;
  wire \quot_reg[15]_i_1_n_0 ;
  wire \quot_reg[15]_i_1_n_1 ;
  wire \quot_reg[15]_i_1_n_2 ;
  wire \quot_reg[15]_i_1_n_3 ;
  wire \quot_reg[17]_i_1_n_3 ;
  wire \quot_reg[3]_i_1_n_0 ;
  wire \quot_reg[3]_i_1_n_1 ;
  wire \quot_reg[3]_i_1_n_2 ;
  wire \quot_reg[3]_i_1_n_3 ;
  wire \quot_reg[7]_i_1_n_0 ;
  wire \quot_reg[7]_i_1_n_1 ;
  wire \quot_reg[7]_i_1_n_2 ;
  wire \quot_reg[7]_i_1_n_3 ;
  wire [0:0]\r_stage_reg[0]_0 ;
  wire \r_stage_reg[17]_srl17___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_15_n_0 ;
  wire \r_stage_reg[18]_sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_16_n_0 ;
  wire r_stage_reg_gate_n_0;
  wire \r_stage_reg_n_0_[0] ;
  wire r_stage_reg_r_0_n_0;
  wire r_stage_reg_r_10_n_0;
  wire r_stage_reg_r_11_n_0;
  wire r_stage_reg_r_12_n_0;
  wire r_stage_reg_r_13_n_0;
  wire r_stage_reg_r_14_n_0;
  wire r_stage_reg_r_15_n_0;
  wire r_stage_reg_r_16_n_0;
  wire r_stage_reg_r_1_n_0;
  wire r_stage_reg_r_2_n_0;
  wire r_stage_reg_r_3_n_0;
  wire r_stage_reg_r_4_0;
  wire r_stage_reg_r_5_n_0;
  wire r_stage_reg_r_6_n_0;
  wire r_stage_reg_r_7_n_0;
  wire r_stage_reg_r_8_n_0;
  wire r_stage_reg_r_9_n_0;
  wire r_stage_reg_r_n_0;
  wire [17:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[10]_i_1_n_0 ;
  wire \remd_tmp[11]_i_1_n_0 ;
  wire \remd_tmp[12]_i_1_n_0 ;
  wire \remd_tmp[13]_i_1_n_0 ;
  wire \remd_tmp[14]_i_1_n_0 ;
  wire \remd_tmp[15]_i_1_n_0 ;
  wire \remd_tmp[16]_i_1_n_0 ;
  wire \remd_tmp[17]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [14:0]remd_tmp_mux;
  wire [3:3]NLW_cal_tmp_carry__3_CO_UNCONNECTED;
  wire [2:2]NLW_cal_tmp_carry__3_O_UNCONNECTED;
  wire [3:1]\NLW_quot_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_quot_reg[17]_i_1_O_UNCONNECTED ;
  wire \NLW_r_stage_reg[17]_srl17___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_15_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({remd_tmp_mux[2:0],p_1_in0}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_5__1_n_0,cal_tmp_carry_i_6__1_n_0,cal_tmp_carry_i_7__1_n_0,cal_tmp_carry_i_8__1_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[6:3]),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_5__1_n_0,cal_tmp_carry__0_i_6__1_n_0,cal_tmp_carry__0_i_7_n_0,cal_tmp_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[4]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[3]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[6]),
        .I2(\divisor0_reg_n_0_[7] ),
        .O(cal_tmp_carry__0_i_5__1_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_0_[6] ),
        .O(cal_tmp_carry__0_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_0_[5] ),
        .O(cal_tmp_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_0_[4] ),
        .O(cal_tmp_carry__0_i_8_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({cal_tmp_carry__1_n_0,cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[10:7]),
        .O({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S({cal_tmp_carry__1_i_5_n_0,cal_tmp_carry__1_i_6_n_0,cal_tmp_carry__1_i_7_n_0,cal_tmp_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[10]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_2
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[9]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_3
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[7]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[10]),
        .I2(\divisor0_reg_n_0_[11] ),
        .O(cal_tmp_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[9]),
        .I2(\divisor0_reg_n_0_[10] ),
        .O(cal_tmp_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[8]),
        .I2(\divisor0_reg_n_0_[9] ),
        .O(cal_tmp_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__1_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[7]),
        .I2(\divisor0_reg_n_0_[8] ),
        .O(cal_tmp_carry__1_i_8_n_0));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_0),
        .CO({cal_tmp_carry__2_n_0,cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[14:11]),
        .O({cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .S({cal_tmp_carry__2_i_5_n_0,cal_tmp_carry__2_i_6_n_0,cal_tmp_carry__2_i_7_n_0,cal_tmp_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[14]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_2
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[12]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_4
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[11]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[14]),
        .I2(\divisor0_reg_n_0_[15] ),
        .O(cal_tmp_carry__2_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[13]),
        .I2(\divisor0_reg_n_0_[14] ),
        .O(cal_tmp_carry__2_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_7
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[12]),
        .I2(\divisor0_reg_n_0_[13] ),
        .O(cal_tmp_carry__2_i_7_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__2_i_8
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[11]),
        .I2(\divisor0_reg_n_0_[12] ),
        .O(cal_tmp_carry__2_i_8_n_0));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_0),
        .CO({NLW_cal_tmp_carry__3_CO_UNCONNECTED[3],p_2_out,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({p_0_in_0,NLW_cal_tmp_carry__3_O_UNCONNECTED[2],cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7}),
        .S({1'b1,cal_tmp_carry__3_i_1_n_0,cal_tmp_carry__3_i_2_n_0,cal_tmp_carry__3_i_3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[17]),
        .O(cal_tmp_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[16]),
        .O(cal_tmp_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[15]),
        .O(cal_tmp_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[0]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_4
       (.I0(dividend_tmp[18]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(p_1_in0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_0_[3] ),
        .O(cal_tmp_carry_i_5__1_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_0_[2] ),
        .O(cal_tmp_carry_i_6__1_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_0_[1] ),
        .O(cal_tmp_carry_i_7__1_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    cal_tmp_carry_i_8__1
       (.I0(dividend_tmp[18]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(\divisor0_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_8__1_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[16]),
        .Q(\dividend0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[17]),
        .Q(\dividend0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(D[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_0_[9] ),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_0_[10] ),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_0_[11] ),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_0_[12] ),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_0_[13] ),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_0_[14] ),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_0_[15] ),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend0_reg_n_0_[16] ),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend0_reg_n_0_[17] ),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_0_[6] ),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_0_[7] ),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_0_[8] ),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_0 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_0 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_0 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_0 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_0 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_0 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_0 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_0 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[10]_i_1 
       (.I0(divisor_u0[9]),
        .I1(p_0_in),
        .I2(\divisor0_reg[10]_0 ),
        .O(divisor_u[10]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[11]_i_1 
       (.I0(divisor_u0[10]),
        .I1(p_0_in),
        .I2(\divisor0_reg[11]_0 ),
        .O(divisor_u[11]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[12]_i_1 
       (.I0(divisor_u0[11]),
        .I1(p_0_in),
        .I2(\divisor0_reg[12]_0 ),
        .O(divisor_u[12]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[13]_i_1 
       (.I0(divisor_u0[12]),
        .I1(p_0_in),
        .I2(\divisor0_reg[13]_0 ),
        .O(divisor_u[13]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[14]_i_1 
       (.I0(divisor_u0[13]),
        .I1(p_0_in),
        .I2(\divisor0_reg[14]_0 ),
        .O(divisor_u[14]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \divisor0[15]_i_1 
       (.I0(p_0_in),
        .I1(divisor_u0[14]),
        .O(divisor_u[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[1]_i_1__1 
       (.I0(divisor_u0[0]),
        .I1(p_0_in),
        .I2(\divisor0_reg[1]_0 ),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[2]_i_1__1 
       (.I0(divisor_u0[1]),
        .I1(p_0_in),
        .I2(\divisor0_reg[2]_0 ),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[3]_i_1__1 
       (.I0(divisor_u0[2]),
        .I1(p_0_in),
        .I2(\divisor0_reg[3]_0 ),
        .O(divisor_u[3]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[4]_i_1__1 
       (.I0(divisor_u0[3]),
        .I1(p_0_in),
        .I2(\divisor0_reg[4]_0 ),
        .O(divisor_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[5]_i_1__1 
       (.I0(divisor_u0[4]),
        .I1(p_0_in),
        .I2(\divisor0_reg[5]_0 ),
        .O(divisor_u[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[6]_i_1__1 
       (.I0(divisor_u0[5]),
        .I1(p_0_in),
        .I2(\divisor0_reg[6]_0 ),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[7]_i_1 
       (.I0(divisor_u0[6]),
        .I1(p_0_in),
        .I2(\divisor0_reg[7]_0 ),
        .O(divisor_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[8]_i_1 
       (.I0(divisor_u0[7]),
        .I1(p_0_in),
        .I2(\divisor0_reg[8]_0 ),
        .O(divisor_u[8]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \divisor0[9]_i_1 
       (.I0(divisor_u0[8]),
        .I1(p_0_in),
        .I2(\divisor0_reg[9]_0 ),
        .O(divisor_u[9]));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(\divisor0_reg[0]_0 ),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[10] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[10]),
        .Q(\divisor0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \divisor0_reg[11] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[11]),
        .Q(\divisor0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \divisor0_reg[12] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[12]),
        .Q(\divisor0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \divisor0_reg[13] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[13]),
        .Q(\divisor0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \divisor0_reg[14] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[14]),
        .Q(\divisor0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \divisor0_reg[15] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[15]),
        .Q(\divisor0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[7]),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[8]),
        .Q(\divisor0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \divisor0_reg[9] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(divisor_u[9]),
        .Q(\divisor0_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[11]),
        .O(\quot[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[10]),
        .O(\quot[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[9]),
        .O(\quot[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[11]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[8]),
        .O(\quot[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[15]),
        .O(\quot[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[14]),
        .O(\quot[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[13]),
        .O(\quot[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[15]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[12]),
        .O(\quot[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[17]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[17]),
        .O(\quot[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[17]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[16]),
        .O(\quot[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[3]),
        .O(\quot[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[2]),
        .O(\quot[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[3]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[1]),
        .O(\quot[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \quot[3]_i_5 
       (.I0(dividend_tmp[0]),
        .O(\quot[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_2 
       (.I0(p_2_out0),
        .I1(dividend_tmp[7]),
        .O(\quot[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_3 
       (.I0(p_2_out0),
        .I1(dividend_tmp[6]),
        .O(\quot[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_4 
       (.I0(p_2_out0),
        .I1(dividend_tmp[5]),
        .O(\quot[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \quot[7]_i_5 
       (.I0(p_2_out0),
        .I1(dividend_tmp[4]),
        .O(\quot[7]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[11]_i_1 
       (.CI(\quot_reg[7]_i_1_n_0 ),
        .CO({\quot_reg[11]_i_1_n_0 ,\quot_reg[11]_i_1_n_1 ,\quot_reg[11]_i_1_n_2 ,\quot_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O208[11:8]),
        .S({\quot[11]_i_2_n_0 ,\quot[11]_i_3_n_0 ,\quot[11]_i_4_n_0 ,\quot[11]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[15]_i_1 
       (.CI(\quot_reg[11]_i_1_n_0 ),
        .CO({\quot_reg[15]_i_1_n_0 ,\quot_reg[15]_i_1_n_1 ,\quot_reg[15]_i_1_n_2 ,\quot_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O208[15:12]),
        .S({\quot[15]_i_2_n_0 ,\quot[15]_i_3_n_0 ,\quot[15]_i_4_n_0 ,\quot[15]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[17]_i_1 
       (.CI(\quot_reg[15]_i_1_n_0 ),
        .CO({\NLW_quot_reg[17]_i_1_CO_UNCONNECTED [3:1],\quot_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_quot_reg[17]_i_1_O_UNCONNECTED [3:2],O208[17:16]}),
        .S({1'b0,1'b0,\quot[17]_i_2_n_0 ,\quot[17]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\quot_reg[3]_i_1_n_0 ,\quot_reg[3]_i_1_n_1 ,\quot_reg[3]_i_1_n_2 ,\quot_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_2_out0}),
        .O(O208[3:0]),
        .S({\quot[3]_i_2_n_0 ,\quot[3]_i_3_n_0 ,\quot[3]_i_4_n_0 ,\quot[3]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \quot_reg[7]_i_1 
       (.CI(\quot_reg[3]_i_1_n_0 ),
        .CO({\quot_reg[7]_i_1_n_0 ,\quot_reg[7]_i_1_n_1 ,\quot_reg[7]_i_1_n_2 ,\quot_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O208[7:4]),
        .S({\quot[7]_i_2_n_0 ,\quot[7]_i_3_n_0 ,\quot[7]_i_4_n_0 ,\quot[7]_i_5_n_0 }));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\sdiv_19ns_16s_18_23_seq_1_U20/pool_sdiv_19ns_16s_18_23_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\sdiv_19ns_16s_18_23_seq_1_U20/pool_sdiv_19ns_16s_18_23_seq_1_divseq_u/r_stage_reg[17]_srl17___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_15 " *) 
  SRLC32E \r_stage_reg[17]_srl17___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_15 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_0_[0] ),
        .Q(\r_stage_reg[17]_srl17___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_15_n_0 ),
        .Q31(\NLW_r_stage_reg[17]_srl17___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_15_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[18]_sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_16 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[17]_srl17___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_15_n_0 ),
        .Q(\r_stage_reg[18]_sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_16_n_0 ),
        .R(1'b0));
  FDRE \r_stage_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_0),
        .Q(E),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[18]_sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_16_n_0 ),
        .I1(r_stage_reg_r_16_n_0),
        .O(r_stage_reg_gate_n_0));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_0),
        .Q(r_stage_reg_r_0_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_0),
        .Q(r_stage_reg_r_1_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_0),
        .Q(r_stage_reg_r_10_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_0),
        .Q(r_stage_reg_r_11_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_0),
        .Q(r_stage_reg_r_12_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_0),
        .Q(r_stage_reg_r_13_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_0),
        .Q(r_stage_reg_r_14_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_n_0),
        .Q(r_stage_reg_r_15_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_0),
        .Q(r_stage_reg_r_16_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_n_0),
        .Q(r_stage_reg_r_2_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_0),
        .Q(r_stage_reg_r_3_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_0),
        .Q(r_stage_reg_r_4_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_0),
        .Q(r_stage_reg_r_5_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_5_n_0),
        .Q(r_stage_reg_r_6_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_0),
        .Q(r_stage_reg_r_7_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_0),
        .Q(r_stage_reg_r_8_n_0),
        .R(ap_rst_n_inv));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_n_0),
        .Q(r_stage_reg_r_9_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend_tmp[18]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(remd_tmp[9]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(remd_tmp[10]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_4),
        .O(\remd_tmp[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(remd_tmp[11]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(remd_tmp[12]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(remd_tmp[13]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(remd_tmp[14]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__2_n_4),
        .O(\remd_tmp[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(remd_tmp[15]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(remd_tmp[16]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(remd_tmp[6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(remd_tmp[7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(remd_tmp[8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in_0),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_0 ),
        .Q(remd_tmp[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_0 ),
        .Q(remd_tmp[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_0 ),
        .Q(remd_tmp[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_0 ),
        .Q(remd_tmp[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_0 ),
        .Q(remd_tmp[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_0 ),
        .Q(remd_tmp[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_0 ),
        .Q(remd_tmp[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_0 ),
        .Q(remd_tmp[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(remd_tmp[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(remd_tmp[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(remd_tmp[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(remd_tmp[9]),
        .R(1'b0));
  FDRE \sign0_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[0]_0 ),
        .D(p_0_in),
        .Q(p_2_out0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_7s_8s_6_11_seq_1
   (E,
    \r_stage_reg[0] ,
    \r_stage_reg[7] ,
    dout,
    SR,
    ap_clk,
    ap_rst_n_inv,
    \r_stage_reg[7]_0 ,
    kh,
    D);
  output [0:0]E;
  output \r_stage_reg[0] ;
  output [0:0]\r_stage_reg[7] ;
  output [5:0]dout;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n_inv;
  input \r_stage_reg[7]_0 ;
  input [7:0]kh;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire [5:0]dout;
  wire [7:0]kh;
  wire p_0_in;
  wire p_1_in;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_2;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_3;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_4;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_5;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_6;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_7;
  wire \r_stage_reg[0] ;
  wire [0:0]\r_stage_reg[7] ;
  wire \r_stage_reg[7]_0 ;

  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kh[0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kh[1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kh[2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kh[3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kh[4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kh[5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kh[6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kh[7]),
        .Q(p_0_in),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_7s_8s_6_11_seq_1_divseq_2 pool_sdiv_7s_8s_6_11_seq_1_divseq_u
       (.D({pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_3,pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_4,pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_5,pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_6,pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_7}),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\dividend0_reg[0]_0 (\dividend0_reg_n_0_[0] ),
        .\dividend0_reg[2]_0 (\dividend0_reg_n_0_[1] ),
        .\dividend0_reg[2]_1 (\dividend0_reg_n_0_[2] ),
        .\dividend0_reg[3]_0 (\dividend0_reg_n_0_[3] ),
        .\dividend0_reg[4]_0 (\dividend0_reg_n_0_[4] ),
        .\dividend_tmp_reg[0]_0 (pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_2),
        .\divisor0_reg[0]_0 (\divisor0_reg_n_0_[0] ),
        .\divisor0_reg[2]_0 (\divisor0_reg_n_0_[1] ),
        .\divisor0_reg[2]_1 (\divisor0_reg_n_0_[2] ),
        .\divisor0_reg[3]_0 (\divisor0_reg_n_0_[3] ),
        .\divisor0_reg[4]_0 (\divisor0_reg_n_0_[4] ),
        .\divisor0_reg[5]_0 (\divisor0_reg_n_0_[5] ),
        .\divisor0_reg[6]_0 (\divisor0_reg_n_0_[6] ),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .\r_stage_reg[0]_0 (\r_stage_reg[0] ),
        .\r_stage_reg[7]_0 (\r_stage_reg[7] ),
        .\r_stage_reg[7]_1 (\r_stage_reg[7]_0 ));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[7] ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_2),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[7] ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_7),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[7] ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_6),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[7] ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_5),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[7] ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_4),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[7] ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_3),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(SR),
        .Q(E),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pool_sdiv_7s_8s_6_11_seq_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_7s_8s_6_11_seq_1_1
   (dout,
    \dividend_tmp_reg[6] ,
    ap_clk,
    E,
    kw,
    \quot_reg[0]_0 ,
    D);
  output [5:0]dout;
  input \dividend_tmp_reg[6] ;
  input ap_clk;
  input [0:0]E;
  input [7:0]kw;
  input [0:0]\quot_reg[0]_0 ;
  input [5:0]D;

  wire [5:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend_tmp_reg[6] ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire [5:0]dout;
  wire [7:0]kw;
  wire p_0_in;
  wire p_1_in;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_0;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_1;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_2;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_3;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_4;
  wire pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_5;
  wire [0:0]\quot_reg[0]_0 ;

  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kw[0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kw[1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kw[2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kw[3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kw[4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kw[5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kw[6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(kw[7]),
        .Q(p_0_in),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_7s_8s_6_11_seq_1_divseq pool_sdiv_7s_8s_6_11_seq_1_divseq_u
       (.D({pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_1,pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_2,pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_3,pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_4,pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_5}),
        .E(E),
        .ap_clk(ap_clk),
        .\dividend0_reg[0]_0 (\dividend0_reg_n_0_[0] ),
        .\dividend0_reg[2]_0 (\dividend0_reg_n_0_[1] ),
        .\dividend0_reg[2]_1 (\dividend0_reg_n_0_[2] ),
        .\dividend0_reg[3]_0 (\dividend0_reg_n_0_[3] ),
        .\dividend0_reg[4]_0 (\dividend0_reg_n_0_[4] ),
        .\dividend_tmp_reg[0]_0 (pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_0),
        .\dividend_tmp_reg[6]_0 (\dividend_tmp_reg[6] ),
        .\divisor0_reg[0]_0 (\divisor0_reg_n_0_[0] ),
        .\divisor0_reg[2]_0 (\divisor0_reg_n_0_[1] ),
        .\divisor0_reg[2]_1 (\divisor0_reg_n_0_[2] ),
        .\divisor0_reg[3]_0 (\divisor0_reg_n_0_[3] ),
        .\divisor0_reg[4]_0 (\divisor0_reg_n_0_[4] ),
        .\divisor0_reg[5]_0 (\divisor0_reg_n_0_[5] ),
        .\divisor0_reg[6]_0 (\divisor0_reg_n_0_[6] ),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_0),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_5),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_4),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_3),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_2),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\quot_reg[0]_0 ),
        .D(pool_sdiv_7s_8s_6_11_seq_1_divseq_u_n_1),
        .Q(dout[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_7s_8s_6_11_seq_1_divseq
   (\dividend_tmp_reg[0]_0 ,
    D,
    E,
    ap_clk,
    \dividend_tmp_reg[6]_0 ,
    \dividend0_reg[0]_0 ,
    \divisor0_reg[0]_0 ,
    p_0_in,
    p_1_in,
    \dividend0_reg[2]_0 ,
    \dividend0_reg[2]_1 ,
    \dividend0_reg[3]_0 ,
    \dividend0_reg[4]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[2]_1 ,
    \divisor0_reg[3]_0 ,
    \divisor0_reg[4]_0 ,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[6]_0 );
  output \dividend_tmp_reg[0]_0 ;
  output [4:0]D;
  input [0:0]E;
  input ap_clk;
  input \dividend_tmp_reg[6]_0 ;
  input \dividend0_reg[0]_0 ;
  input \divisor0_reg[0]_0 ;
  input p_0_in;
  input p_1_in;
  input \dividend0_reg[2]_0 ;
  input \dividend0_reg[2]_1 ;
  input \dividend0_reg[3]_0 ;
  input \dividend0_reg[4]_0 ;
  input \divisor0_reg[2]_0 ;
  input \divisor0_reg[2]_1 ;
  input \divisor0_reg[3]_0 ;
  input \divisor0_reg[4]_0 ;
  input \divisor0_reg[5]_0 ;
  input \divisor0_reg[6]_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire cal_tmp_carry__0_i_4__0_n_0;
  wire cal_tmp_carry__0_i_5__0_n_0;
  wire cal_tmp_carry__0_i_6__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry_i_5__0_n_0;
  wire cal_tmp_carry_i_6__0_n_0;
  wire cal_tmp_carry_i_7__0_n_0;
  wire cal_tmp_carry_i_8__0_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg[0]_0 ;
  wire \dividend0_reg[2]_0 ;
  wire \dividend0_reg[2]_1 ;
  wire \dividend0_reg[3]_0 ;
  wire \dividend0_reg[4]_0 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend_tmp[1]_i_1__0_n_0 ;
  wire \dividend_tmp[2]_i_1__0_n_0 ;
  wire \dividend_tmp[3]_i_1__0_n_0 ;
  wire \dividend_tmp[4]_i_1__0_n_0 ;
  wire \dividend_tmp[5]_i_1__0_n_0 ;
  wire \dividend_tmp[6]_i_1__0_n_0 ;
  wire \dividend_tmp_reg[0]_0 ;
  wire \dividend_tmp_reg[6]_0 ;
  wire \dividend_tmp_reg_n_0_[1] ;
  wire \dividend_tmp_reg_n_0_[2] ;
  wire \dividend_tmp_reg_n_0_[3] ;
  wire \dividend_tmp_reg_n_0_[4] ;
  wire \dividend_tmp_reg_n_0_[5] ;
  wire \dividend_tmp_reg_n_0_[6] ;
  wire [5:1]dividend_u;
  wire \divisor0[5]_i_2__0_n_0 ;
  wire \divisor0[7]_inv_i_2__0_n_0 ;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[2]_1 ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire [7:1]divisor_u;
  wire p_0_in;
  wire p_0_in_1;
  wire [7:7]p_0_in__0;
  wire p_1_in;
  wire [6:0]p_1_in_0;
  wire [0:0]p_2_out;
  wire p_2_out0;
  wire \quot[5]_i_2__0_n_0 ;
  wire [5:0]remd_tmp;
  wire \remd_tmp[0]_i_1__0_n_0 ;
  wire \remd_tmp[1]_i_1__0_n_0 ;
  wire \remd_tmp[2]_i_1__0_n_0 ;
  wire \remd_tmp[3]_i_1__0_n_0 ;
  wire \remd_tmp[4]_i_1__0_n_0 ;
  wire \remd_tmp[5]_i_1__0_n_0 ;
  wire [1:1]sign_i;
  wire [3:2]NLW_cal_tmp_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__1_O_UNCONNECTED;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(p_1_in_0[3:0]),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_5__0_n_0,cal_tmp_carry_i_6__0_n_0,cal_tmp_carry_i_7__0_n_0,cal_tmp_carry_i_8__0_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({p_2_out,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in_0[6:4]}),
        .O({NLW_cal_tmp_carry__0_O_UNCONNECTED[3:2],cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({p_0_in__0,cal_tmp_carry__0_i_4__0_n_0,cal_tmp_carry__0_i_5__0_n_0,cal_tmp_carry__0_i_6__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1__0
       (.I0(remd_tmp[5]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .O(p_1_in_0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2__0
       (.I0(remd_tmp[4]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .O(p_1_in_0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3__0
       (.I0(remd_tmp[3]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .O(p_1_in_0[4]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_4__0
       (.I0(\dividend_tmp_reg[6]_0 ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_0_[6] ),
        .O(cal_tmp_carry__0_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5__0
       (.I0(\dividend_tmp_reg[6]_0 ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_0_[5] ),
        .O(cal_tmp_carry__0_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6__0
       (.I0(\dividend_tmp_reg[6]_0 ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_0_[4] ),
        .O(cal_tmp_carry__0_i_6__0_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__1_O_UNCONNECTED[3:1],p_0_in_1}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1__0
       (.I0(remd_tmp[2]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .O(p_1_in_0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2__0
       (.I0(remd_tmp[1]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .O(p_1_in_0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3__0
       (.I0(remd_tmp[0]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .O(p_1_in_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_4__0
       (.I0(\dividend_tmp_reg_n_0_[6] ),
        .I1(\dividend_tmp_reg[6]_0 ),
        .O(p_1_in_0[0]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5__0
       (.I0(\dividend_tmp_reg[6]_0 ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_0_[3] ),
        .O(cal_tmp_carry_i_5__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6__0
       (.I0(\dividend_tmp_reg[6]_0 ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_0_[2] ),
        .O(cal_tmp_carry_i_6__0_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7__0
       (.I0(\dividend_tmp_reg[6]_0 ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_0_[1] ),
        .O(cal_tmp_carry_i_7__0_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    cal_tmp_carry_i_8__0
       (.I0(\dividend_tmp_reg_n_0_[6] ),
        .I1(\dividend_tmp_reg[6]_0 ),
        .I2(\divisor0_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_8__0_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    \dividend0[1]_i_1__0 
       (.I0(p_1_in),
        .I1(\dividend0_reg[0]_0 ),
        .I2(\dividend0_reg[2]_0 ),
        .O(dividend_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \dividend0[2]_i_1__0 
       (.I0(p_1_in),
        .I1(\dividend0_reg[0]_0 ),
        .I2(\dividend0_reg[2]_0 ),
        .I3(\dividend0_reg[2]_1 ),
        .O(dividend_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \dividend0[3]_i_1__0 
       (.I0(p_1_in),
        .I1(\dividend0_reg[2]_0 ),
        .I2(\dividend0_reg[0]_0 ),
        .I3(\dividend0_reg[2]_1 ),
        .I4(\dividend0_reg[3]_0 ),
        .O(dividend_u[3]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    \dividend0[4]_i_1__0 
       (.I0(p_1_in),
        .I1(\dividend0_reg[2]_1 ),
        .I2(\dividend0_reg[0]_0 ),
        .I3(\dividend0_reg[2]_0 ),
        .I4(\dividend0_reg[3]_0 ),
        .I5(\dividend0_reg[4]_0 ),
        .O(dividend_u[4]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \dividend0[5]_i_1__0 
       (.I0(\dividend0_reg[4]_0 ),
        .I1(p_1_in),
        .I2(\dividend0_reg[3]_0 ),
        .I3(\dividend0_reg[2]_0 ),
        .I4(\dividend0_reg[0]_0 ),
        .I5(\dividend0_reg[2]_1 ),
        .O(dividend_u[5]));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[0]_0 ),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1__0 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg[0]_0 ),
        .I2(\dividend_tmp_reg[6]_0 ),
        .O(\dividend_tmp[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1__0 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(\dividend_tmp_reg[6]_0 ),
        .O(\dividend_tmp[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1__0 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(\dividend_tmp_reg_n_0_[2] ),
        .I2(\dividend_tmp_reg[6]_0 ),
        .O(\dividend_tmp[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1__0 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(\dividend_tmp_reg_n_0_[3] ),
        .I2(\dividend_tmp_reg[6]_0 ),
        .O(\dividend_tmp[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1__0 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(\dividend_tmp_reg_n_0_[4] ),
        .I2(\dividend_tmp_reg[6]_0 ),
        .O(\dividend_tmp[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1__0 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(\dividend_tmp_reg_n_0_[5] ),
        .I2(\dividend_tmp_reg[6]_0 ),
        .O(\dividend_tmp[6]_i_1__0_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(\dividend_tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1__0_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1__0_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1__0_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1__0_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1__0_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1__0_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[6] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    \divisor0[1]_i_1__0 
       (.I0(p_0_in),
        .I1(\divisor0_reg[0]_0 ),
        .I2(\divisor0_reg[2]_0 ),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \divisor0[2]_i_1__0 
       (.I0(p_0_in),
        .I1(\divisor0_reg[0]_0 ),
        .I2(\divisor0_reg[2]_0 ),
        .I3(\divisor0_reg[2]_1 ),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \divisor0[3]_i_1__0 
       (.I0(p_0_in),
        .I1(\divisor0_reg[2]_0 ),
        .I2(\divisor0_reg[0]_0 ),
        .I3(\divisor0_reg[2]_1 ),
        .I4(\divisor0_reg[3]_0 ),
        .O(divisor_u[3]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    \divisor0[4]_i_1__0 
       (.I0(p_0_in),
        .I1(\divisor0_reg[2]_1 ),
        .I2(\divisor0_reg[0]_0 ),
        .I3(\divisor0_reg[2]_0 ),
        .I4(\divisor0_reg[3]_0 ),
        .I5(\divisor0_reg[4]_0 ),
        .O(divisor_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \divisor0[5]_i_1__0 
       (.I0(p_0_in),
        .I1(\divisor0[5]_i_2__0_n_0 ),
        .I2(\divisor0_reg[5]_0 ),
        .O(divisor_u[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \divisor0[5]_i_2__0 
       (.I0(\divisor0_reg[3]_0 ),
        .I1(\divisor0_reg[2]_0 ),
        .I2(\divisor0_reg[0]_0 ),
        .I3(\divisor0_reg[2]_1 ),
        .I4(\divisor0_reg[4]_0 ),
        .O(\divisor0[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \divisor0[6]_i_1__0 
       (.I0(p_0_in),
        .I1(\divisor0[7]_inv_i_2__0_n_0 ),
        .I2(\divisor0_reg[6]_0 ),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \divisor0[7]_inv_i_1__0 
       (.I0(\divisor0_reg[6]_0 ),
        .I1(p_0_in),
        .I2(\divisor0[7]_inv_i_2__0_n_0 ),
        .O(divisor_u[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \divisor0[7]_inv_i_2__0 
       (.I0(\divisor0_reg[4]_0 ),
        .I1(\divisor0_reg[2]_1 ),
        .I2(\divisor0_reg[0]_0 ),
        .I3(\divisor0_reg[2]_0 ),
        .I4(\divisor0_reg[3]_0 ),
        .I5(\divisor0_reg[5]_0 ),
        .O(\divisor0[7]_inv_i_2__0_n_0 ));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[0]_0 ),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[7]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[7]),
        .Q(p_0_in__0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \quot[1]_i_1__0 
       (.I0(\dividend_tmp_reg[0]_0 ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(p_2_out0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h1EF0)) 
    \quot[2]_i_1__0 
       (.I0(\dividend_tmp_reg[0]_0 ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(\dividend_tmp_reg_n_0_[2] ),
        .I3(p_2_out0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \quot[3]_i_1__0 
       (.I0(\dividend_tmp_reg_n_0_[1] ),
        .I1(\dividend_tmp_reg[0]_0 ),
        .I2(\dividend_tmp_reg_n_0_[2] ),
        .I3(\dividend_tmp_reg_n_0_[3] ),
        .I4(p_2_out0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0001FFFEFFFF0000)) 
    \quot[4]_i_1__0 
       (.I0(\dividend_tmp_reg_n_0_[2] ),
        .I1(\dividend_tmp_reg[0]_0 ),
        .I2(\dividend_tmp_reg_n_0_[1] ),
        .I3(\dividend_tmp_reg_n_0_[3] ),
        .I4(\dividend_tmp_reg_n_0_[4] ),
        .I5(p_2_out0),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h2D78)) 
    \quot[5]_i_1__0 
       (.I0(\quot[5]_i_2__0_n_0 ),
        .I1(\dividend_tmp_reg_n_0_[4] ),
        .I2(\dividend_tmp_reg_n_0_[5] ),
        .I3(p_2_out0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \quot[5]_i_2__0 
       (.I0(\dividend_tmp_reg_n_0_[3] ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(p_2_out0),
        .I3(\dividend_tmp_reg[0]_0 ),
        .I4(\dividend_tmp_reg_n_0_[2] ),
        .O(\quot[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[0]_i_1__0 
       (.I0(\dividend_tmp_reg_n_0_[6] ),
        .I1(\dividend_tmp_reg[6]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1__0 
       (.I0(remd_tmp[0]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1__0 
       (.I0(remd_tmp[1]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1__0 
       (.I0(remd_tmp[2]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1__0 
       (.I0(remd_tmp[3]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1__0 
       (.I0(remd_tmp[4]),
        .I1(\dividend_tmp_reg[6]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1__0_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1__0_n_0 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1__0_n_0 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1__0_n_0 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1__0_n_0 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1__0_n_0 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1__0_n_0 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sign0[1]_i_1__0 
       (.I0(p_0_in),
        .I1(p_1_in),
        .O(sign_i));
  FDRE \sign0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(sign_i),
        .Q(p_2_out0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pool_sdiv_7s_8s_6_11_seq_1_divseq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pool_sdiv_7s_8s_6_11_seq_1_divseq_2
   (\r_stage_reg[0]_0 ,
    \r_stage_reg[7]_0 ,
    \dividend_tmp_reg[0]_0 ,
    D,
    ap_rst_n_inv,
    E,
    ap_clk,
    \r_stage_reg[7]_1 ,
    \dividend0_reg[0]_0 ,
    \divisor0_reg[0]_0 ,
    p_0_in,
    p_1_in,
    \dividend0_reg[2]_0 ,
    \dividend0_reg[2]_1 ,
    \dividend0_reg[3]_0 ,
    \dividend0_reg[4]_0 ,
    \divisor0_reg[2]_0 ,
    \divisor0_reg[2]_1 ,
    \divisor0_reg[3]_0 ,
    \divisor0_reg[4]_0 ,
    \divisor0_reg[5]_0 ,
    \divisor0_reg[6]_0 );
  output \r_stage_reg[0]_0 ;
  output [0:0]\r_stage_reg[7]_0 ;
  output \dividend_tmp_reg[0]_0 ;
  output [4:0]D;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input \r_stage_reg[7]_1 ;
  input \dividend0_reg[0]_0 ;
  input \divisor0_reg[0]_0 ;
  input p_0_in;
  input p_1_in;
  input \dividend0_reg[2]_0 ;
  input \dividend0_reg[2]_1 ;
  input \dividend0_reg[3]_0 ;
  input \dividend0_reg[4]_0 ;
  input \divisor0_reg[2]_0 ;
  input \divisor0_reg[2]_1 ;
  input \divisor0_reg[3]_0 ;
  input \divisor0_reg[4]_0 ;
  input \divisor0_reg[5]_0 ;
  input \divisor0_reg[6]_0 ;

  wire [4:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cal_tmp_carry__0_i_4_n_0;
  wire cal_tmp_carry__0_i_5_n_0;
  wire cal_tmp_carry__0_i_6_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry_i_5_n_0;
  wire cal_tmp_carry_i_6_n_0;
  wire cal_tmp_carry_i_7_n_0;
  wire cal_tmp_carry_i_8_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg[0]_0 ;
  wire \dividend0_reg[2]_0 ;
  wire \dividend0_reg[2]_1 ;
  wire \dividend0_reg[3]_0 ;
  wire \dividend0_reg[4]_0 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp_reg[0]_0 ;
  wire \dividend_tmp_reg_n_0_[1] ;
  wire \dividend_tmp_reg_n_0_[2] ;
  wire \dividend_tmp_reg_n_0_[3] ;
  wire \dividend_tmp_reg_n_0_[4] ;
  wire \dividend_tmp_reg_n_0_[5] ;
  wire \dividend_tmp_reg_n_0_[6] ;
  wire [5:1]dividend_u;
  wire \divisor0[5]_i_2_n_0 ;
  wire \divisor0[7]_inv_i_2_n_0 ;
  wire \divisor0_reg[0]_0 ;
  wire \divisor0_reg[2]_0 ;
  wire \divisor0_reg[2]_1 ;
  wire \divisor0_reg[3]_0 ;
  wire \divisor0_reg[4]_0 ;
  wire \divisor0_reg[5]_0 ;
  wire \divisor0_reg[6]_0 ;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire [7:1]divisor_u;
  wire p_0_in;
  wire p_0_in_1;
  wire [7:7]p_0_in__0;
  wire p_1_in;
  wire [6:0]p_1_in_0;
  wire [0:0]p_2_out;
  wire p_2_out0;
  wire \quot[5]_i_2_n_0 ;
  wire \r_stage_reg[0]_0 ;
  wire \r_stage_reg[5]_srl5___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_3_n_0 ;
  wire \r_stage_reg[6]_sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_4_n_0 ;
  wire [0:0]\r_stage_reg[7]_0 ;
  wire \r_stage_reg[7]_1 ;
  wire r_stage_reg_gate_n_0;
  wire [5:0]remd_tmp;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire [1:1]sign_i;
  wire [3:2]NLW_cal_tmp_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__1_O_UNCONNECTED;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI(p_1_in_0[3:0]),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_5_n_0,cal_tmp_carry_i_6_n_0,cal_tmp_carry_i_7_n_0,cal_tmp_carry_i_8_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({p_2_out,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in_0[6:4]}),
        .O({NLW_cal_tmp_carry__0_O_UNCONNECTED[3:2],cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({p_0_in__0,cal_tmp_carry__0_i_4_n_0,cal_tmp_carry__0_i_5_n_0,cal_tmp_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(remd_tmp[5]),
        .I1(\r_stage_reg[0]_0 ),
        .O(p_1_in_0[6]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_0 ),
        .O(p_1_in_0[5]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_0 ),
        .O(p_1_in_0[4]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_4
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[5]),
        .I2(\divisor0_reg_n_0_[6] ),
        .O(cal_tmp_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[4]),
        .I2(\divisor0_reg_n_0_[5] ),
        .O(cal_tmp_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[3]),
        .I2(\divisor0_reg_n_0_[4] ),
        .O(cal_tmp_carry__0_i_6_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__1_O_UNCONNECTED[3:1],p_0_in_1}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_0 ),
        .O(p_1_in_0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_0 ),
        .O(p_1_in_0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_0 ),
        .O(p_1_in_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_4
       (.I0(\dividend_tmp_reg_n_0_[6] ),
        .I1(\r_stage_reg[0]_0 ),
        .O(p_1_in_0[0]));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[2]),
        .I2(\divisor0_reg_n_0_[3] ),
        .O(cal_tmp_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[1]),
        .I2(\divisor0_reg_n_0_[2] ),
        .O(cal_tmp_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    cal_tmp_carry_i_7
       (.I0(\r_stage_reg[0]_0 ),
        .I1(remd_tmp[0]),
        .I2(\divisor0_reg_n_0_[1] ),
        .O(cal_tmp_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h2D)) 
    cal_tmp_carry_i_8
       (.I0(\dividend_tmp_reg_n_0_[6] ),
        .I1(\r_stage_reg[0]_0 ),
        .I2(\divisor0_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h78)) 
    \dividend0[1]_i_1 
       (.I0(p_1_in),
        .I1(\dividend0_reg[0]_0 ),
        .I2(\dividend0_reg[2]_0 ),
        .O(dividend_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \dividend0[2]_i_1 
       (.I0(p_1_in),
        .I1(\dividend0_reg[0]_0 ),
        .I2(\dividend0_reg[2]_0 ),
        .I3(\dividend0_reg[2]_1 ),
        .O(dividend_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \dividend0[3]_i_1 
       (.I0(p_1_in),
        .I1(\dividend0_reg[2]_0 ),
        .I2(\dividend0_reg[0]_0 ),
        .I3(\dividend0_reg[2]_1 ),
        .I4(\dividend0_reg[3]_0 ),
        .O(dividend_u[3]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    \dividend0[4]_i_1 
       (.I0(p_1_in),
        .I1(\dividend0_reg[2]_1 ),
        .I2(\dividend0_reg[0]_0 ),
        .I3(\dividend0_reg[2]_0 ),
        .I4(\dividend0_reg[3]_0 ),
        .I5(\dividend0_reg[4]_0 ),
        .O(dividend_u[4]));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \dividend0[5]_i_1 
       (.I0(\dividend0_reg[4]_0 ),
        .I1(p_1_in),
        .I2(\dividend0_reg[3]_0 ),
        .I3(\dividend0_reg[2]_0 ),
        .I4(\dividend0_reg[0]_0 ),
        .I5(\dividend0_reg[2]_1 ),
        .O(dividend_u[5]));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[0]_0 ),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(dividend_u[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg[0]_0 ),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(\dividend_tmp_reg_n_0_[2] ),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(\dividend_tmp_reg_n_0_[3] ),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(\dividend_tmp_reg_n_0_[4] ),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(\dividend_tmp_reg_n_0_[5] ),
        .I2(\r_stage_reg[0]_0 ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(\dividend_tmp_reg[0]_0 ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[6] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    \divisor0[1]_i_1 
       (.I0(p_0_in),
        .I1(\divisor0_reg[0]_0 ),
        .I2(\divisor0_reg[2]_0 ),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h57A8)) 
    \divisor0[2]_i_1 
       (.I0(p_0_in),
        .I1(\divisor0_reg[0]_0 ),
        .I2(\divisor0_reg[2]_0 ),
        .I3(\divisor0_reg[2]_1 ),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \divisor0[3]_i_1 
       (.I0(p_0_in),
        .I1(\divisor0_reg[2]_0 ),
        .I2(\divisor0_reg[0]_0 ),
        .I3(\divisor0_reg[2]_1 ),
        .I4(\divisor0_reg[3]_0 ),
        .O(divisor_u[3]));
  LUT6 #(
    .INIT(64'h55555557AAAAAAA8)) 
    \divisor0[4]_i_1 
       (.I0(p_0_in),
        .I1(\divisor0_reg[2]_1 ),
        .I2(\divisor0_reg[0]_0 ),
        .I3(\divisor0_reg[2]_0 ),
        .I4(\divisor0_reg[3]_0 ),
        .I5(\divisor0_reg[4]_0 ),
        .O(divisor_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \divisor0[5]_i_1 
       (.I0(p_0_in),
        .I1(\divisor0[5]_i_2_n_0 ),
        .I2(\divisor0_reg[5]_0 ),
        .O(divisor_u[5]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \divisor0[5]_i_2 
       (.I0(\divisor0_reg[3]_0 ),
        .I1(\divisor0_reg[2]_0 ),
        .I2(\divisor0_reg[0]_0 ),
        .I3(\divisor0_reg[2]_1 ),
        .I4(\divisor0_reg[4]_0 ),
        .O(\divisor0[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \divisor0[6]_i_1 
       (.I0(p_0_in),
        .I1(\divisor0[7]_inv_i_2_n_0 ),
        .I2(\divisor0_reg[6]_0 ),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \divisor0[7]_inv_i_1 
       (.I0(\divisor0_reg[6]_0 ),
        .I1(p_0_in),
        .I2(\divisor0[7]_inv_i_2_n_0 ),
        .O(divisor_u[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \divisor0[7]_inv_i_2 
       (.I0(\divisor0_reg[4]_0 ),
        .I1(\divisor0_reg[2]_1 ),
        .I2(\divisor0_reg[0]_0 ),
        .I3(\divisor0_reg[2]_0 ),
        .I4(\divisor0_reg[3]_0 ),
        .I5(\divisor0_reg[5]_0 ),
        .O(\divisor0[7]_inv_i_2_n_0 ));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\divisor0_reg[0]_0 ),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \divisor0_reg[7]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(divisor_u[7]),
        .Q(p_0_in__0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \quot[1]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(p_2_out0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h1EF0)) 
    \quot[2]_i_1 
       (.I0(\dividend_tmp_reg[0]_0 ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(\dividend_tmp_reg_n_0_[2] ),
        .I3(p_2_out0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \quot[3]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[1] ),
        .I1(\dividend_tmp_reg[0]_0 ),
        .I2(\dividend_tmp_reg_n_0_[2] ),
        .I3(\dividend_tmp_reg_n_0_[3] ),
        .I4(p_2_out0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0001FFFEFFFF0000)) 
    \quot[4]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[2] ),
        .I1(\dividend_tmp_reg[0]_0 ),
        .I2(\dividend_tmp_reg_n_0_[1] ),
        .I3(\dividend_tmp_reg_n_0_[3] ),
        .I4(\dividend_tmp_reg_n_0_[4] ),
        .I5(p_2_out0),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h2D78)) 
    \quot[5]_i_1 
       (.I0(\quot[5]_i_2_n_0 ),
        .I1(\dividend_tmp_reg_n_0_[4] ),
        .I2(\dividend_tmp_reg_n_0_[5] ),
        .I3(p_2_out0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \quot[5]_i_2 
       (.I0(\dividend_tmp_reg_n_0_[3] ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(p_2_out0),
        .I3(\dividend_tmp_reg[0]_0 ),
        .I4(\dividend_tmp_reg_n_0_[2] ),
        .O(\quot[5]_i_2_n_0 ));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg[0]_0 ),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\sdiv_7s_8s_6_11_seq_1_U14/pool_sdiv_7s_8s_6_11_seq_1_divseq_u/r_stage_reg " *) 
  (* srl_name = "inst/\sdiv_7s_8s_6_11_seq_1_U14/pool_sdiv_7s_8s_6_11_seq_1_divseq_u/r_stage_reg[5]_srl5___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_3 " *) 
  SRL16E \r_stage_reg[5]_srl5___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_3 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg[0]_0 ),
        .Q(\r_stage_reg[5]_srl5___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_3_n_0 ));
  FDRE \r_stage_reg[6]_sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[5]_srl5___sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_3_n_0 ),
        .Q(\r_stage_reg[6]_sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_4_n_0 ),
        .R(1'b0));
  FDRE \r_stage_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_0),
        .Q(\r_stage_reg[7]_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[6]_sdiv_19ns_16s_18_23_seq_1_U20_pool_sdiv_19ns_16s_18_23_seq_1_divseq_u_r_stage_reg_r_4_n_0 ),
        .I1(\r_stage_reg[7]_1 ),
        .O(r_stage_reg_gate_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[6] ),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(remd_tmp[0]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(remd_tmp[1]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(remd_tmp[2]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(remd_tmp[3]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(remd_tmp[4]),
        .I1(\r_stage_reg[0]_0 ),
        .I2(p_0_in_1),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(remd_tmp[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(remd_tmp[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(remd_tmp[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(remd_tmp[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(remd_tmp[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(remd_tmp[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sign0[1]_i_1 
       (.I0(p_0_in),
        .I1(p_1_in),
        .O(sign_i));
  FDRE \sign0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(sign_i),
        .Q(p_2_out0),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
