{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686094189443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686094189443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 16:29:49 2023 " "Processing started: Tue Jun 06 16:29:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686094189443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094189443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094189443 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094191970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686094192008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686094192008 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Computer_System.qsys " "Elaborating Platform Designer system entity \"Computer_System.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094197296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:29:59 Progress: Loading verilog/Computer_System.qsys " "2023.06.06.16:29:59 Progress: Loading verilog/Computer_System.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094199402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:29:59 Progress: Reading input file " "2023.06.06.16:29:59 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094199614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:29:59 Progress: Adding ARM_A9_HPS \[altera_hps 18.1\] " "2023.06.06.16:29:59 Progress: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094199677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module ARM_A9_HPS " "2023.06.06.16:30:00 Progress: Parameterizing module ARM_A9_HPS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\] " "2023.06.06.16:30:00 Progress: Adding HEX3_HEX0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module HEX3_HEX0 " "2023.06.06.16:30:00 Progress: Parameterizing module HEX3_HEX0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\] " "2023.06.06.16:30:00 Progress: Adding HEX5_HEX4 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module HEX5_HEX4 " "2023.06.06.16:30:00 Progress: Parameterizing module HEX5_HEX4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\] " "2023.06.06.16:30:00 Progress: Adding Interval_Timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module Interval_Timer " "2023.06.06.16:30:00 Progress: Parameterizing module Interval_Timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\] " "2023.06.06.16:30:00 Progress: Adding JTAG_to_FPGA_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module JTAG_to_FPGA_Bridge " "2023.06.06.16:30:00 Progress: Parameterizing module JTAG_to_FPGA_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\] " "2023.06.06.16:30:00 Progress: Adding JTAG_to_HPS_Bridge \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module JTAG_to_HPS_Bridge " "2023.06.06.16:30:00 Progress: Parameterizing module JTAG_to_HPS_Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding LEDs \[altera_avalon_pio 18.1\] " "2023.06.06.16:30:00 Progress: Adding LEDs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module LEDs " "2023.06.06.16:30:00 Progress: Parameterizing module LEDs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\] " "2023.06.06.16:30:00 Progress: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module Onchip_SRAM " "2023.06.06.16:30:00 Progress: Parameterizing module Onchip_SRAM" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\] " "2023.06.06.16:30:00 Progress: Adding Pushbuttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module Pushbuttons " "2023.06.06.16:30:00 Progress: Parameterizing module Pushbuttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding Rx_irq \[altera_avalon_pio 18.1\] " "2023.06.06.16:30:00 Progress: Adding Rx_irq \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module Rx_irq " "2023.06.06.16:30:00 Progress: Parameterizing module Rx_irq" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\] " "2023.06.06.16:30:00 Progress: Adding Slider_Switches \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module Slider_Switches " "2023.06.06.16:30:00 Progress: Parameterizing module Slider_Switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\] " "2023.06.06.16:30:00 Progress: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module System_PLL " "2023.06.06.16:30:00 Progress: Parameterizing module System_PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding clock_bridge_0 \[altera_clock_bridge 18.1\] " "2023.06.06.16:30:00 Progress: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module clock_bridge_0 " "2023.06.06.16:30:00 Progress: Parameterizing module clock_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding fifo_FPGA_to_HPS \[altera_avalon_fifo 18.1\] " "2023.06.06.16:30:00 Progress: Adding fifo_FPGA_to_HPS \[altera_avalon_fifo 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module fifo_FPGA_to_HPS " "2023.06.06.16:30:00 Progress: Parameterizing module fifo_FPGA_to_HPS" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\] " "2023.06.06.16:30:00 Progress: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing module fifo_HPS_to_FPGA " "2023.06.06.16:30:00 Progress: Parameterizing module fifo_HPS_to_FPGA" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Building connections " "2023.06.06.16:30:00 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Parameterizing connections " "2023.06.06.16:30:00 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:00 Progress: Validating " "2023.06.06.16:30:00 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094200531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.06.06.16:30:07 Progress: Done reading input file " "2023.06.06.16:30:07 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094207209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73 " "Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Computer_System.ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Computer_System.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Computer_System.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System.System_PLL: Refclk Freq: 50.0 " "Computer_System.System_PLL: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in " "Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in_csr but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in " "Computer_System.: You have exported the interface fifo_FPGA_to_HPS.in_csr but not its associated reset interface.  Export the driver(s) of fifo_FPGA_to_HPS.reset_in" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out " "Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out " "Computer_System.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1 " "Computer_System.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094208466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH " "Computer_System: Generating Computer_System \"Computer_System\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094209644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master JTAG_to_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi. " "Interconnect is inserted between master JTAG_to_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094213087 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094213266 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender " "ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094213266 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094213266 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender " "ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094213266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\" " "ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094215640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73 " "ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094215973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39 " "ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094216159 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "ARM_A9_HPS: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094216159 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094216159 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094216159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\" " "ARM_A9_HPS: \"Computer_System\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0002_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0002_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \] " "HEX3_HEX0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0002_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0002_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0' " "HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\" " "HEX3_HEX0: \"Computer_System\" instantiated altera_avalon_pio \"HEX3_HEX0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0003_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0003_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \] " "HEX5_HEX4:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0003_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0003_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4' " "HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\" " "HEX5_HEX4: \"Computer_System\" instantiated altera_avalon_pio \"HEX5_HEX4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0004_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \] " "Interval_Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0004_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer' " "Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\" " "Interval_Timer: \"Computer_System\" instantiated altera_avalon_timer \"Interval_Timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\" " "JTAG_to_FPGA_Bridge: \"Computer_System\" instantiated altera_jtag_avalon_master \"JTAG_to_FPGA_Bridge\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Starting RTL generation for module 'Computer_System_LEDs' " "LEDs: Starting RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0005_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0005_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \] " "LEDs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0005_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0005_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: Done RTL generation for module 'Computer_System_LEDs' " "LEDs: Done RTL generation for module 'Computer_System_LEDs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\" " "LEDs: \"Computer_System\" instantiated altera_avalon_pio \"LEDs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0006_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0006_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \] " "Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0006_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0006_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM' " "Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\" " "Onchip_SRAM: \"Computer_System\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0007_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0007_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \] " "Pushbuttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0007_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0007_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons' " "Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094217988 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\" " "Pushbuttons: \"Computer_System\" instantiated altera_avalon_pio \"Pushbuttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rx_irq: Starting RTL generation for module 'Computer_System_Rx_irq' " "Rx_irq: Starting RTL generation for module 'Computer_System_Rx_irq'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rx_irq:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Rx_irq --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0008_Rx_irq_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0008_Rx_irq_gen//Computer_System_Rx_irq_component_configuration.pl  --do_build_sim=0  \] " "Rx_irq:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Rx_irq --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0008_Rx_irq_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0008_Rx_irq_gen//Computer_System_Rx_irq_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rx_irq: Done RTL generation for module 'Computer_System_Rx_irq' " "Rx_irq: Done RTL generation for module 'Computer_System_Rx_irq'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rx_irq: \"Computer_System\" instantiated altera_avalon_pio \"Rx_irq\" " "Rx_irq: \"Computer_System\" instantiated altera_avalon_pio \"Rx_irq\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0009_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0009_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \] " "Slider_Switches:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0009_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0009_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches' " "Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\" " "Slider_Switches: \"Computer_System\" instantiated altera_avalon_pio \"Slider_Switches\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\" " "System_PLL: \"Computer_System\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_FPGA_to_HPS: Starting RTL generation for module 'Computer_System_fifo_FPGA_to_HPS' " "Fifo_FPGA_to_HPS: Starting RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_FPGA_to_HPS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Computer_System_fifo_FPGA_to_HPS --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0010_fifo_FPGA_to_HPS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0010_fifo_FPGA_to_HPS_gen//Computer_System_fifo_FPGA_to_HPS_component_configuration.pl  --do_build_sim=0  \] " "Fifo_FPGA_to_HPS:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Computer_System_fifo_FPGA_to_HPS --dir=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0010_fifo_FPGA_to_HPS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/wuheng99/AppData/Local/Temp/alt9514_4058308879989912593.dir/0010_fifo_FPGA_to_HPS_gen//Computer_System_fifo_FPGA_to_HPS_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_FPGA_to_HPS: Done RTL generation for module 'Computer_System_fifo_FPGA_to_HPS' " "Fifo_FPGA_to_HPS: Done RTL generation for module 'Computer_System_fifo_FPGA_to_HPS'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_FPGA_to_HPS: \"Computer_System\" instantiated altera_avalon_fifo \"fifo_FPGA_to_HPS\" " "Fifo_FPGA_to_HPS: \"Computer_System\" instantiated altera_avalon_fifo \"fifo_FPGA_to_HPS\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094218844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094219253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094219315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094219378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094219660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094220614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094220692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094220754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094220817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094221035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094221082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094221145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094221207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094221270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094221917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"Computer_System\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"Computer_System\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Computer_System\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"JTAG_to_FPGA_Bridge\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"JTAG_to_FPGA_Bridge\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"JTAG_to_FPGA_Bridge\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"JTAG_to_FPGA_Bridge\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\" " "Sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\" " "Fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\" " "ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\" " "Fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\" " "ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\" " "Fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\" " "Fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"JTAG_to_FPGA_Bridge_master_translator\" " "JTAG_to_FPGA_Bridge_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"JTAG_to_FPGA_Bridge_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_to_FPGA_Bridge_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"JTAG_to_FPGA_Bridge_master_agent\" " "JTAG_to_FPGA_Bridge_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"JTAG_to_FPGA_Bridge_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\" " "ARM_A9_HPS_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"ARM_A9_HPS_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222587 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094222603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094232772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094232954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Computer_System: Done \"Computer_System\" with 67 modules, 134 files " "Computer_System: Done \"Computer_System\" with 67 modules, 134 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094232954 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Computer_System.qsys " "Finished elaborating Platform Designer system entity \"Computer_System.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094234157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcdecoder/synthesis/ldpcdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ldpcdecoder/synthesis/ldpcdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDPCdecoder " "Found entity 1: LDPCdecoder" {  } { { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094236757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcdecoder/synthesis/submodules/ldpcdecoder_ldpc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ldpcdecoder/synthesis/submodules/ldpcdecoder_ldpc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDPCdecoder_ldpc_0 " "Found entity 1: LDPCdecoder_ldpc_0" {  } { { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094236773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcdecoder/synthesis/submodules/ldpcdecoder_ldpc_0_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ldpcdecoder/synthesis/submodules/ldpcdecoder_ldpc_0_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDPCdecoder_ldpc_0_decoder " "Found entity 1: LDPCdecoder_ldpc_0_decoder" {  } { { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094236773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcdecoder/synthesis/submodules/altera_ldpc_pkg.sv 29 24 " "Found 29 design units, including 24 entities, in source file ldpcdecoder/synthesis/submodules/altera_ldpc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldpc_fun_pkg (SystemVerilog) (LDPCdecoder) " "Found design unit 1: ldpc_fun_pkg (SystemVerilog) (LDPCdecoder)" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ldpc_fun_nasa_pkg (SystemVerilog) (LDPCdecoder) " "Found design unit 2: ldpc_fun_nasa_pkg (SystemVerilog) (LDPCdecoder)" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1955 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ldpc_fun_wimedia_pkg (SystemVerilog) (LDPCdecoder) " "Found design unit 3: ldpc_fun_wimedia_pkg (SystemVerilog) (LDPCdecoder)" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 2298 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ldpc_fun_dvb_dec_pkg (SystemVerilog) (LDPCdecoder) " "Found design unit 4: ldpc_fun_dvb_dec_pkg (SystemVerilog) (LDPCdecoder)" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 2537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ldpc_fun_docsis_pkg (SystemVerilog) (LDPCdecoder) " "Found design unit 5: ldpc_fun_docsis_pkg (SystemVerilog) (LDPCdecoder)" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 2553 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_ldpc_msa_sub " "Found entity 1: altera_ldpc_msa_sub" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_ldpc_msa_sum " "Found entity 2: altera_ldpc_msa_sum" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_ldpc_msa_delay " "Found entity 3: altera_ldpc_msa_delay" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_ldpc_delay_and_duplicate " "Found entity 4: altera_ldpc_delay_and_duplicate" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_ldpc_delay_and_duplicate_and_setto " "Found entity 5: altera_ldpc_delay_and_duplicate_and_setto" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_ldpc_msa_min2 " "Found entity 6: altera_ldpc_msa_min2" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_ldpc_msa_min3 " "Found entity 7: altera_ldpc_msa_min3" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "8 altera_ldpc_msa_min4 " "Found entity 8: altera_ldpc_msa_min4" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "9 altera_ldpc_msa_minsearch " "Found entity 9: altera_ldpc_msa_minsearch" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "10 altera_ldpc_msa_extramin4 " "Found entity 10: altera_ldpc_msa_extramin4" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "11 altera_ldpc_msa_extrasignprod " "Found entity 11: altera_ldpc_msa_extrasignprod" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1021 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "12 altera_ldpc_msa_mincomp " "Found entity 12: altera_ldpc_msa_mincomp" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1052 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "13 altera_ldpc_msa_cumxor " "Found entity 13: altera_ldpc_msa_cumxor" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "14 altera_ldpc_msa_signprod " "Found entity 14: altera_ldpc_msa_signprod" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "15 altera_ldpc_msa_cumany " "Found entity 15: altera_ldpc_msa_cumany" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "16 altera_ldpc_msa_syndany " "Found entity 16: altera_ldpc_msa_syndany" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "17 altera_ldpc_msa_signxor " "Found entity 17: altera_ldpc_msa_signxor" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "18 altera_ldpc_msa_out " "Found entity 18: altera_ldpc_msa_out" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "19 altera_ldpc_msa_decconv " "Found entity 19: altera_ldpc_msa_decconv" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "20 altera_ldpc_msa_attenuation " "Found entity 20: altera_ldpc_msa_attenuation" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "21 altera_ldpc_msa_shift_llr " "Found entity 21: altera_ldpc_msa_shift_llr" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "22 altera_ldpc_varmask " "Found entity 22: altera_ldpc_varmask" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1778 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "23 altera_ldpc_varmask_2 " "Found entity 23: altera_ldpc_varmask_2" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""} { "Info" "ISGN_ENTITY_NAME" "24 altera_ldpc_passby_register " "Found entity 24: altera_ldpc_passby_register" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094236913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094236913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcdecoder/synthesis/submodules/altera_ldpc_wimedia_mat.sv 1 0 " "Found 1 design units, including 0 entities, in source file ldpcdecoder/synthesis/submodules/altera_ldpc_wimedia_mat.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldpc_wimedia_mat (SystemVerilog) (LDPCdecoder) " "Found design unit 1: ldpc_wimedia_mat (SystemVerilog) (LDPCdecoder)" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_mat.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_mat.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ldpcdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_ldpc_wimedia_msa " "Found entity 1: altera_ldpc_wimedia_msa" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/testcounting.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/testcounting.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testcounting " "Found entity 1: testcounting" {  } { { "src/RX/testcounting.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/testcounting.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/test_photon.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/test_photon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_photon " "Found entity 1: test_photon" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237288 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Syncronization.v(25) " "Verilog HDL syntax warning at Syncronization.v(25): extra block comment delimiter characters /* within block comment" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 25 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Syncronization.v(31) " "Verilog HDL syntax warning at Syncronization.v(31): extra block comment delimiter characters /* within block comment" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 31 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Syncronization.v(54) " "Verilog HDL syntax warning at Syncronization.v(54): extra block comment delimiter characters /* within block comment" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 54 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Syncronization.v(76) " "Verilog HDL syntax warning at Syncronization.v(76): extra block comment delimiter characters /* within block comment" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 76 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Syncronization.v(19) " "Verilog HDL information at Syncronization.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/syncronization.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/syncronization.v" { { "Info" "ISGN_ENTITY_NAME" "1 Syncronization " "Found entity 1: Syncronization" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Receiver_top.sv(131) " "Verilog HDL Event Control warning at Receiver_top.sv(131): Event Control contains a complex event expression" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 131 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "Receiver_top.sv(190) " "Verilog HDL Event Control warning at Receiver_top.sv(190): Event Control contains a complex event expression" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 190 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Receiver_top.sv(232) " "Verilog HDL syntax warning at Receiver_top.sv(232): extra block comment delimiter characters /* within block comment" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 232 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/receiver_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/receiver_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver_top " "Found entity 1: Receiver_top" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/ldpcdecodev1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/ldpcdecodev1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDPCdecodeV1 " "Found entity 1: LDPCdecodeV1" {  } { { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/clk_recovery.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/clk_recovery.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_Recovery_TEST " "Found entity 1: CLK_Recovery_TEST" {  } { { "src/RX/CLK_Recovery.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/CLK_Recovery.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/auto_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/auto_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auto_reset " "Found entity 1: auto_reset" {  } { { "src/RX/auto_reset.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/auto_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tx/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "src/TX/uart_rx.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcencode/synthesis/ldpcencode.v 1 1 " "Found 1 design units, including 1 entities, in source file ldpcencode/synthesis/ldpcencode.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDPCencode " "Found entity 1: LDPCencode" {  } { { "LDPCencode/synthesis/LDPCencode.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/LDPCencode.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcencode/synthesis/submodules/ldpcencode_ldpc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ldpcencode/synthesis/submodules/ldpcencode_ldpc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDPCencode_ldpc_0 " "Found entity 1: LDPCencode_ldpc_0" {  } { { "LDPCencode/synthesis/submodules/LDPCencode_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/LDPCencode_ldpc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcencode/synthesis/submodules/ldpcencode_ldpc_0_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file ldpcencode/synthesis/submodules/ldpcencode_ldpc_0_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDPCencode_ldpc_0_encoder " "Found entity 1: LDPCencode_ldpc_0_encoder" {  } { { "LDPCencode/synthesis/submodules/LDPCencode_ldpc_0_encoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/LDPCencode_ldpc_0_encoder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcencode/synthesis/submodules/altera_auto_wimedia_enc_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file ldpcencode/synthesis/submodules/altera_auto_wimedia_enc_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_ldpc_wimedia_enc_ROMs " "Found entity 1: altera_ldpc_wimedia_enc_ROMs" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcencode/synthesis/submodules/altera_ldpc_pkg.sv 29 24 " "Found 29 design units, including 24 entities, in source file ldpcencode/synthesis/submodules/altera_ldpc_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ldpc_fun_pkg (SystemVerilog) (LDPCencode) " "Found design unit 1: ldpc_fun_pkg (SystemVerilog) (LDPCencode)" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ldpc_fun_nasa_pkg (SystemVerilog) (LDPCencode) " "Found design unit 2: ldpc_fun_nasa_pkg (SystemVerilog) (LDPCencode)" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1955 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ldpc_fun_wimedia_pkg (SystemVerilog) (LDPCencode) " "Found design unit 3: ldpc_fun_wimedia_pkg (SystemVerilog) (LDPCencode)" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 2298 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ldpc_fun_dvb_dec_pkg (SystemVerilog) (LDPCencode) " "Found design unit 4: ldpc_fun_dvb_dec_pkg (SystemVerilog) (LDPCencode)" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 2537 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ldpc_fun_docsis_pkg (SystemVerilog) (LDPCencode) " "Found design unit 5: ldpc_fun_docsis_pkg (SystemVerilog) (LDPCencode)" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 2553 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_ldpc_msa_sub " "Found entity 1: altera_ldpc_msa_sub" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_ldpc_msa_sum " "Found entity 2: altera_ldpc_msa_sum" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_ldpc_msa_delay " "Found entity 3: altera_ldpc_msa_delay" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_ldpc_delay_and_duplicate " "Found entity 4: altera_ldpc_delay_and_duplicate" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 274 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_ldpc_delay_and_duplicate_and_setto " "Found entity 5: altera_ldpc_delay_and_duplicate_and_setto" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_ldpc_msa_min2 " "Found entity 6: altera_ldpc_msa_min2" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_ldpc_msa_min3 " "Found entity 7: altera_ldpc_msa_min3" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "8 altera_ldpc_msa_min4 " "Found entity 8: altera_ldpc_msa_min4" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "9 altera_ldpc_msa_minsearch " "Found entity 9: altera_ldpc_msa_minsearch" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "10 altera_ldpc_msa_extramin4 " "Found entity 10: altera_ldpc_msa_extramin4" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "11 altera_ldpc_msa_extrasignprod " "Found entity 11: altera_ldpc_msa_extrasignprod" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1021 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "12 altera_ldpc_msa_mincomp " "Found entity 12: altera_ldpc_msa_mincomp" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1052 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "13 altera_ldpc_msa_cumxor " "Found entity 13: altera_ldpc_msa_cumxor" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "14 altera_ldpc_msa_signprod " "Found entity 14: altera_ldpc_msa_signprod" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "15 altera_ldpc_msa_cumany " "Found entity 15: altera_ldpc_msa_cumany" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "16 altera_ldpc_msa_syndany " "Found entity 16: altera_ldpc_msa_syndany" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "17 altera_ldpc_msa_signxor " "Found entity 17: altera_ldpc_msa_signxor" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "18 altera_ldpc_msa_out " "Found entity 18: altera_ldpc_msa_out" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "19 altera_ldpc_msa_decconv " "Found entity 19: altera_ldpc_msa_decconv" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "20 altera_ldpc_msa_attenuation " "Found entity 20: altera_ldpc_msa_attenuation" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "21 altera_ldpc_msa_shift_llr " "Found entity 21: altera_ldpc_msa_shift_llr" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "22 altera_ldpc_varmask " "Found entity 22: altera_ldpc_varmask" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1778 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "23 altera_ldpc_varmask_2 " "Found entity 23: altera_ldpc_varmask_2" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""} { "Info" "ISGN_ENTITY_NAME" "24 altera_ldpc_passby_register " "Found entity 24: altera_ldpc_passby_register" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldpcencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file ldpcencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_ldpc_wimedia_enc " "Found entity 1: altera_ldpc_wimedia_enc" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx/ldpcencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx/ldpcencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LDPCencoder " "Found entity 1: LDPCencoder" {  } { { "src/TX/LDPCencoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/LDPCencoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx/fifo_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx/fifo_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_TX " "Found entity 1: FIFO_TX" {  } { { "src/TX/FIFO_TX.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/FIFO_TX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx/bitstream_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tx/bitstream_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitstreamGenerator " "Found entity 1: BitstreamGenerator" {  } { { "src/TX/Bitstream_generator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237569 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_SoC_Computer.v(625) " "Verilog HDL Module Instantiation warning at DE1_SoC_Computer.v(625): ignored dangling comma in List of Port Connections" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 625 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1686094237569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx/transmitter_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/tx/transmitter_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter_top " "Found entity 1: Transmitter_top" {  } { { "src/TX/Transmitter_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Transmitter_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tx/ppm_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tx/ppm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 PPM_top " "Found entity 1: PPM_top" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "src/RX/RAM.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "src/RX/RAM2.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/RAM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/RX/PLL.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rx/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/rx/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "src/RX/PLL/PLL_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk10m_200m.v 1 1 " "Found 1 design units, including 1 entities, in source file clk10m_200m.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk10m_200m " "Found entity 1: clk10m_200m" {  } { { "clk10m_200m.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/clk10m_200m.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk10m_200m/clk10m_200m_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk10m_200m/clk10m_200m_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk10m_200m_0002 " "Found entity 1: clk10m_200m_0002" {  } { { "clk10m_200m/clk10m_200m_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/clk10m_200m/clk10m_200m_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "db/ip/computer_system/computer_system.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX3_HEX0 " "Found entity 1: Computer_System_HEX3_HEX0" {  } { { "db/ip/computer_system/submodules/computer_system_hex3_hex0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_hex3_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_HEX5_HEX4 " "Found entity 1: Computer_System_HEX5_HEX4" {  } { { "db/ip/computer_system/submodules/computer_system_hex5_hex4.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_hex5_hex4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_interval_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_interval_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Interval_Timer " "Found entity 1: Computer_System_Interval_Timer" {  } { { "db/ip/computer_system/submodules/computer_system_interval_timer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_interval_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_JTAG_to_FPGA_Bridge_timing_adt " "Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_LEDs " "Found entity 1: Computer_System_LEDs" {  } { { "db/ip/computer_system/submodules/computer_system_leds.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_onchip_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_onchip_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Onchip_SRAM " "Found entity 1: Computer_System_Onchip_SRAM" {  } { { "db/ip/computer_system/submodules/computer_system_onchip_sram.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_onchip_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Pushbuttons " "Found entity 1: Computer_System_Pushbuttons" {  } { { "db/ip/computer_system/submodules/computer_system_pushbuttons.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_pushbuttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_rx_irq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_rx_irq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Rx_irq " "Found entity 1: Computer_System_Rx_irq" {  } { { "db/ip/computer_system/submodules/computer_system_rx_irq.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_rx_irq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_slider_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_slider_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_Slider_Switches " "Found entity 1: Computer_System_Slider_Switches" {  } { { "db/ip/computer_system/submodules/computer_system_slider_switches.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_slider_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_system_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo " "Found entity 1: Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo" {  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237663 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls " "Found entity 2: Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls" {  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237663 ""} { "Info" "ISGN_ENTITY_NAME" "3 Computer_System_fifo_FPGA_to_HPS " "Found entity 3: Computer_System_fifo_FPGA_to_HPS" {  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 829 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "db/ip/computer_system/submodules/computer_system_irq_mapper.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper_001 " "Found entity 1: Computer_System_irq_mapper_001" {  } { { "db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237694 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237694 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux_002 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux_002 " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237726 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237741 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_002 " "Found entity 2: Computer_System_mm_interconnect_1_router_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_003_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237741 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_003 " "Found entity 2: Computer_System_mm_interconnect_1_router_003" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_1_router_005.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_1_router_005.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_1_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_005_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_005_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237741 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_005 " "Found entity 2: Computer_System_mm_interconnect_1_router_005" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux_002 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux_002 " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux_002" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2 " "Found entity 1: Computer_System_mm_interconnect_2" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237773 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router " "Found entity 2: Computer_System_mm_interconnect_2_router" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel computer_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at computer_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel computer_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at computer_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_001_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_001_default_decode" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237773 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router_001 " "Found entity 2: Computer_System_mm_interconnect_2_router_001" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_demux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_mux" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237811 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237811 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237811 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237811 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237811 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237811 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237847 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237847 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237878 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237909 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237909 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237909 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237909 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/computer_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/computer_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237925 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/computer_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/computer_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686094237972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094237987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094237987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094238003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094238003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094238018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094238018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094238018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094238018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094238034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094238034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094238034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094238034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094238034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094238034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094238034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094238034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/computer_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094238034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094238034 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_200m test_photon.sv(39) " "Verilog HDL Implicit Net warning at test_photon.sv(39): created implicit net for \"CLOCK_200m\"" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num test_photon.sv(43) " "Verilog HDL Implicit Net warning at test_photon.sv(43): created implicit net for \"num\"" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num_sum test_photon.sv(44) " "Verilog HDL Implicit Net warning at test_photon.sv(44): created implicit net for \"num_sum\"" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk48m Receiver_top.sv(51) " "Verilog HDL Implicit Net warning at Receiver_top.sv(51): created implicit net for \"clk48m\"" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1m Receiver_top.sv(52) " "Verilog HDL Implicit Net warning at Receiver_top.sv(52): created implicit net for \"clk1m\"" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked Receiver_top.sv(53) " "Verilog HDL Implicit Net warning at Receiver_top.sv(53): created implicit net for \"locked\"" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outclk_200m Receiver_top.sv(59) " "Verilog HDL Implicit Net warning at Receiver_top.sv(59): created implicit net for \"outclk_200m\"" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outclk_10m Receiver_top.sv(60) " "Verilog HDL Implicit Net warning at Receiver_top.sv(60): created implicit net for \"outclk_10m\"" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ram2_mode Receiver_top.sv(184) " "Verilog HDL Implicit Net warning at Receiver_top.sv(184): created implicit net for \"ram2_mode\"" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ppm_ready Transmitter_top.sv(79) " "Verilog HDL Implicit Net warning at Transmitter_top.sv(79): created implicit net for \"ppm_ready\"" {  } { { "src/TX/Transmitter_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Transmitter_top.sv" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238065 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Receiver_top.sv(129) " "Verilog HDL Instantiation warning at Receiver_top.sv(129): instance has no name" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 129 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1686094238081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686094238749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hps_to_fpga_out_csr_address DE1_SoC_Computer.v(352) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(352): object \"hps_to_fpga_out_csr_address\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 352 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094238749 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fpga_to_hps_in_csr_address DE1_SoC_Computer.v(371) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(371): object \"fpga_to_hps_in_csr_address\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 371 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094238749 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(174) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(174) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(175) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(175) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(168) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(168) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(170) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(170) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(176) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(176) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(177) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(177) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(178) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(178) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(179) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(179) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(181) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(181) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(182) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(182) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(183) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(183) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(184) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(184) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SoC_Computer.v(187) " "Output port \"FPGA_I2C_SCLK\" at DE1_SoC_Computer.v(187) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094238765 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter_top Transmitter_top:TX " "Elaborating entity \"Transmitter_top\" for hierarchy \"Transmitter_top:TX\"" {  } { { "DE1_SoC_Computer.v" "TX" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Transmitter_top.sv(100) " "Verilog HDL assignment warning at Transmitter_top.sv(100): truncated value with size 32 to match size of target (16)" {  } { { "src/TX/Transmitter_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Transmitter_top.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094238783 "|DE1_SoC_Computer|Transmitter_top:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Transmitter_top.sv(107) " "Verilog HDL assignment warning at Transmitter_top.sv(107): truncated value with size 32 to match size of target (16)" {  } { { "src/TX/Transmitter_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Transmitter_top.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094238783 "|DE1_SoC_Computer|Transmitter_top:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Transmitter_top.sv(115) " "Verilog HDL assignment warning at Transmitter_top.sv(115): truncated value with size 32 to match size of target (16)" {  } { { "src/TX/Transmitter_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Transmitter_top.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094238783 "|DE1_SoC_Computer|Transmitter_top:TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_TX Transmitter_top:TX\|FIFO_TX:FIFO " "Elaborating entity \"FIFO_TX\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\"" {  } { { "src/TX/Transmitter_top.sv" "FIFO" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Transmitter_top.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/TX/FIFO_TX.v" "dcfifo_mixed_widths_component" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/FIFO_TX.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "src/TX/FIFO_TX.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/FIFO_TX.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094238988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 8 " "Parameter \"lpm_width_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094238988 ""}  } { { "src/TX/FIFO_TX.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/FIFO_TX.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094238988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ntu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ntu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ntu1 " "Found entity 1: dcfifo_ntu1" {  } { { "db/dcfifo_ntu1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_ntu1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ntu1 Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated " "Elaborating entity \"dcfifo_ntu1\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 78 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eu6 " "Found entity 1: a_graycounter_eu6" {  } { { "db/a_graycounter_eu6.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/a_graycounter_eu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eu6 Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|a_graycounter_eu6:rdptr_g1p " "Elaborating entity \"a_graycounter_eu6\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|a_graycounter_eu6:rdptr_g1p\"" {  } { { "db/dcfifo_ntu1.tdf" "rdptr_g1p" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_ntu1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/a_graycounter_bcc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_ntu1.tdf" "wrptr_g1p" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_ntu1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9nb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9nb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9nb1 " "Found entity 1: altsyncram_9nb1" {  } { { "db/altsyncram_9nb1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_9nb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9nb1 Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|altsyncram_9nb1:fifo_ram " "Elaborating entity \"altsyncram_9nb1\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|altsyncram_9nb1:fifo_ram\"" {  } { { "db/dcfifo_ntu1.tdf" "fifo_ram" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_ntu1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2ol " "Found entity 1: alt_synch_pipe_2ol" {  } { { "db/alt_synch_pipe_2ol.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/alt_synch_pipe_2ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2ol Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2ol\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\"" {  } { { "db/dcfifo_ntu1.tdf" "rs_dgwp" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_ntu1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe9 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|alt_synch_pipe_2ol:rs_dgwp\|dffpipe_jd9:dffpipe9\"" {  } { { "db/alt_synch_pipe_2ol.tdf" "dffpipe9" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/alt_synch_pipe_2ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3ol " "Found entity 1: alt_synch_pipe_3ol" {  } { { "db/alt_synch_pipe_3ol.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/alt_synch_pipe_3ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3ol Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3ol\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\"" {  } { { "db/dcfifo_ntu1.tdf" "ws_dgrp" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_ntu1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe12 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|alt_synch_pipe_3ol:ws_dgrp\|dffpipe_kd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_3ol.tdf" "dffpipe12" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/alt_synch_pipe_3ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/cmpr_1v5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_ntu1.tdf" "rdempty_eq_comp" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_ntu1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_osd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_osd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_osd " "Found entity 1: cntr_osd" {  } { { "db/cntr_osd.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/cntr_osd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_osd Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|cntr_osd:cntr_b " "Elaborating entity \"cntr_osd\" for hierarchy \"Transmitter_top:TX\|FIFO_TX:FIFO\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ntu1:auto_generated\|cntr_osd:cntr_b\"" {  } { { "db/dcfifo_ntu1.tdf" "cntr_b" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_ntu1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitstreamGenerator Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator " "Elaborating entity \"BitstreamGenerator\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\"" {  } { { "src/TX/Transmitter_top.sv" "BitstreamGenerator" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Transmitter_top.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_flag Bitstream_generator.sv(19) " "Verilog HDL or VHDL warning at Bitstream_generator.sv(19): object \"read_flag\" assigned a value but never read" {  } { { "src/TX/Bitstream_generator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094239412 "|DE1_SoC_Computer|Transmitter_top:TX|BitstreamGenerator:BitstreamGenerator"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty_flag_reg_reg Bitstream_generator.sv(19) " "Verilog HDL or VHDL warning at Bitstream_generator.sv(19): object \"empty_flag_reg_reg\" assigned a value but never read" {  } { { "src/TX/Bitstream_generator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094239412 "|DE1_SoC_Computer|Transmitter_top:TX|BitstreamGenerator:BitstreamGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Bitstream_generator.sv(112) " "Verilog HDL assignment warning at Bitstream_generator.sv(112): truncated value with size 32 to match size of target (16)" {  } { { "src/TX/Bitstream_generator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094239412 "|DE1_SoC_Computer|Transmitter_top:TX|BitstreamGenerator:BitstreamGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Bitstream_generator.sv(116) " "Verilog HDL assignment warning at Bitstream_generator.sv(116): truncated value with size 32 to match size of target (1)" {  } { { "src/TX/Bitstream_generator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094239412 "|DE1_SoC_Computer|Transmitter_top:TX|BitstreamGenerator:BitstreamGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Bitstream_generator.sv(138) " "Verilog HDL assignment warning at Bitstream_generator.sv(138): truncated value with size 32 to match size of target (16)" {  } { { "src/TX/Bitstream_generator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094239412 "|DE1_SoC_Computer|Transmitter_top:TX|BitstreamGenerator:BitstreamGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Bitstream_generator.sv(139) " "Verilog HDL assignment warning at Bitstream_generator.sv(139): truncated value with size 32 to match size of target (1)" {  } { { "src/TX/Bitstream_generator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094239412 "|DE1_SoC_Computer|Transmitter_top:TX|BitstreamGenerator:BitstreamGenerator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Bitstream_generator.sv(144) " "Verilog HDL assignment warning at Bitstream_generator.sv(144): truncated value with size 32 to match size of target (16)" {  } { { "src/TX/Bitstream_generator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094239412 "|DE1_SoC_Computer|Transmitter_top:TX|BitstreamGenerator:BitstreamGenerator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "empty_flag_reg Bitstream_generator.sv(62) " "Verilog HDL Always Construct warning at Bitstream_generator.sv(62): inferring latch(es) for variable \"empty_flag_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "src/TX/Bitstream_generator.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686094239412 "|DE1_SoC_Computer|Transmitter_top:TX|BitstreamGenerator:BitstreamGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDPCencoder Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder " "Elaborating entity \"LDPCencoder\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\"" {  } { { "src/TX/Bitstream_generator.sv" "encoder" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Bitstream_generator.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDPCencode Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0 " "Elaborating entity \"LDPCencode\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\"" {  } { { "src/TX/LDPCencoder.v" "u0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/LDPCencoder.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDPCencode_ldpc_0 Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0 " "Elaborating entity \"LDPCencode_ldpc_0\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\"" {  } { { "LDPCencode/synthesis/LDPCencode.v" "ldpc_0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/LDPCencode.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDPCencode_ldpc_0_encoder Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder " "Elaborating entity \"LDPCencode_ldpc_0_encoder\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\"" {  } { { "LDPCencode/synthesis/submodules/LDPCencode_ldpc_0.v" "encoder" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/LDPCencode_ldpc_0.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_wimedia_enc Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia " "Elaborating entity \"altera_ldpc_wimedia_enc\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\"" {  } { { "LDPCencode/synthesis/submodules/LDPCencode_ldpc_0_encoder.v" "wimedia" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/LDPCencode_ldpc_0_encoder.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239568 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "parity_ROM " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"parity_ROM\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094239693 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "parity_shift " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"parity_shift\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094239693 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "parity_shift_node " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"parity_shift_node\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094239693 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "parity_prod_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"parity_prod_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094239693 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "parity_prod_data_xx " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"parity_prod_data_xx\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094239693 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "parity_prod_data_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"parity_prod_data_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094239693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_wimedia_enc_ROMs Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM " "Elaborating entity \"altera_ldpc_wimedia_enc_ROMs\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\"" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" "get_parity_ROM" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_0 " "Elaborating entity \"altsyncram\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_0\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "ROM_PARITY_0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_0 " "Elaborated megafunction instantiation \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_0\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_0 " "Instantiated megafunction \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_ldpc_wimedia_enc_rom_0_data.hex " "Parameter \"init_file\" = \"altera_ldpc_wimedia_enc_rom_0_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094239865 ""}  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094239865 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_jqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_jqg1.tdf" 702 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jqg1 " "Found entity 1: altsyncram_jqg1" {  } { { "db/altsyncram_jqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_jqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094239913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094239913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jqg1 Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_0\|altsyncram_jqg1:auto_generated " "Elaborating entity \"altsyncram_jqg1\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_0\|altsyncram_jqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094239913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_1 " "Elaborating entity \"altsyncram\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_1\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "ROM_PARITY_1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_1 " "Elaborated megafunction instantiation \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_1\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240117 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_1 " "Instantiated megafunction \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_ldpc_wimedia_enc_rom_1_data.hex " "Parameter \"init_file\" = \"altera_ldpc_wimedia_enc_rom_1_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240117 ""}  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094240117 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_kqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_kqg1.tdf" 702 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094240180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kqg1 " "Found entity 1: altsyncram_kqg1" {  } { { "db/altsyncram_kqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_kqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094240180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094240180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kqg1 Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_1\|altsyncram_kqg1:auto_generated " "Elaborating entity \"altsyncram_kqg1\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_1\|altsyncram_kqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_2 " "Elaborating entity \"altsyncram\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_2\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "ROM_PARITY_2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_2 " "Elaborated megafunction instantiation \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_2\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_2 " "Instantiated megafunction \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_ldpc_wimedia_enc_rom_2_data.hex " "Parameter \"init_file\" = \"altera_ldpc_wimedia_enc_rom_2_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240386 ""}  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094240386 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_lqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_lqg1.tdf" 702 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094240448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqg1 " "Found entity 1: altsyncram_lqg1" {  } { { "db/altsyncram_lqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_lqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094240448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094240448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqg1 Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_2\|altsyncram_lqg1:auto_generated " "Elaborating entity \"altsyncram_lqg1\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_2\|altsyncram_lqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_3 " "Elaborating entity \"altsyncram\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_3\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "ROM_PARITY_3" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_3 " "Elaborated megafunction instantiation \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_3\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_3 " "Instantiated megafunction \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_ldpc_wimedia_enc_rom_3_data.hex " "Parameter \"init_file\" = \"altera_ldpc_wimedia_enc_rom_3_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240652 ""}  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094240652 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_mqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_mqg1.tdf" 702 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094240698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mqg1 " "Found entity 1: altsyncram_mqg1" {  } { { "db/altsyncram_mqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_mqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094240698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094240698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mqg1 Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_3\|altsyncram_mqg1:auto_generated " "Elaborating entity \"altsyncram_mqg1\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_3\|altsyncram_mqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_4 " "Elaborating entity \"altsyncram\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_4\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "ROM_PARITY_4" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_4 " "Elaborated megafunction instantiation \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_4\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_4 " "Instantiated megafunction \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_ldpc_wimedia_enc_rom_4_data.hex " "Parameter \"init_file\" = \"altera_ldpc_wimedia_enc_rom_4_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094240901 ""}  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094240901 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_nqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_nqg1.tdf" 702 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094240964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqg1 " "Found entity 1: altsyncram_nqg1" {  } { { "db/altsyncram_nqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_nqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094240964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094240964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nqg1 Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_4\|altsyncram_nqg1:auto_generated " "Elaborating entity \"altsyncram_nqg1\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_4\|altsyncram_nqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094240964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_5 " "Elaborating entity \"altsyncram\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_5\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "ROM_PARITY_5" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_5 " "Elaborated megafunction instantiation \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_5\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 234 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_5 " "Instantiated megafunction \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_ldpc_wimedia_enc_rom_5_data.hex " "Parameter \"init_file\" = \"altera_ldpc_wimedia_enc_rom_5_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241167 ""}  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 234 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094241167 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_oqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_oqg1.tdf" 702 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094241215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqg1 " "Found entity 1: altsyncram_oqg1" {  } { { "db/altsyncram_oqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_oqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094241215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094241215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqg1 Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_5\|altsyncram_oqg1:auto_generated " "Elaborating entity \"altsyncram_oqg1\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_5\|altsyncram_oqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_6 " "Elaborating entity \"altsyncram\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_6\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "ROM_PARITY_6" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_6 " "Elaborated megafunction instantiation \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_6\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 270 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_6 " "Instantiated megafunction \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_ldpc_wimedia_enc_rom_6_data.hex " "Parameter \"init_file\" = \"altera_ldpc_wimedia_enc_rom_6_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241437 ""}  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 270 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094241437 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_pqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_pqg1.tdf" 702 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094241485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqg1 " "Found entity 1: altsyncram_pqg1" {  } { { "db/altsyncram_pqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_pqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094241485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094241485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqg1 Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_6\|altsyncram_pqg1:auto_generated " "Elaborating entity \"altsyncram_pqg1\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_6\|altsyncram_pqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_7 " "Elaborating entity \"altsyncram\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_7\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "ROM_PARITY_7" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_7 " "Elaborated megafunction instantiation \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_7\"" {  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 306 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_7 " "Instantiated megafunction \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M20K " "Parameter \"ram_block_type\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_ldpc_wimedia_enc_rom_7_data.hex " "Parameter \"init_file\" = \"altera_ldpc_wimedia_enc_rom_7_data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094241689 ""}  } { { "LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_auto_wimedia_enc_ROM.sv" 306 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094241689 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M20K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M20K blocks -- using available memory blocks" {  } { { "db/altsyncram_qqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_qqg1.tdf" 702 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094241752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qqg1 " "Found entity 1: altsyncram_qqg1" {  } { { "db/altsyncram_qqg1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_qqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094241752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094241752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qqg1 Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_7\|altsyncram_qqg1:auto_generated " "Elaborating entity \"altsyncram_qqg1\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_wimedia_enc_ROMs:get_parity_ROM\|altsyncram:ROM_PARITY_7\|altsyncram_qqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_delay_and_duplicate Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_delay_and_duplicate:pipelining_valid0 " "Elaborating entity \"altera_ldpc_delay_and_duplicate\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_delay_and_duplicate:pipelining_valid0\"" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" "pipelining_valid0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094241971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_delay_and_duplicate Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_delay_and_duplicate:pipelining_valid1 " "Elaborating entity \"altera_ldpc_delay_and_duplicate\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_delay_and_duplicate:pipelining_valid1\"" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" "pipelining_valid1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094242033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_delay_and_duplicate Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_delay_and_duplicate:pipelining_sop " "Elaborating entity \"altera_ldpc_delay_and_duplicate\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_delay_and_duplicate:pipelining_sop\"" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" "pipelining_sop" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094242127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_delay_and_duplicate Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_delay_and_duplicate:pipelining_data0 " "Elaborating entity \"altera_ldpc_delay_and_duplicate\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_delay_and_duplicate:pipelining_data0\"" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" "pipelining_data0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094242189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_signprod Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_msa_signprod:parity0\[0\].parity1\[0\].parity_cum_xor " "Elaborating entity \"altera_ldpc_msa_signprod\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_msa_signprod:parity0\[0\].parity1\[0\].parity_cum_xor\"" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" "parity0\[0\].parity1\[0\].parity_cum_xor" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094242220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_cumxor Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_msa_signprod:parity0\[0\].parity1\[0\].parity_cum_xor\|altera_ldpc_msa_cumxor:loop_stage\[0\].msa_signxor_last " "Elaborating entity \"altera_ldpc_msa_cumxor\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_msa_signprod:parity0\[0\].parity1\[0\].parity_cum_xor\|altera_ldpc_msa_cumxor:loop_stage\[0\].msa_signxor_last\"" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" "loop_stage\[0\].msa_signxor_last" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_pkg.sv" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094242283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_delay Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_msa_delay:pipelining_data1 " "Elaborating entity \"altera_ldpc_msa_delay\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_msa_delay:pipelining_data1\"" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" "pipelining_data1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255592 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "register " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"register\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094255592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_delay Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_msa_delay:pipelining_lastcheck " "Elaborating entity \"altera_ldpc_msa_delay\" for hierarchy \"Transmitter_top:TX\|BitstreamGenerator:BitstreamGenerator\|LDPCencoder:encoder\|LDPCencode:u0\|LDPCencode_ldpc_0:ldpc_0\|LDPCencode_ldpc_0_encoder:encoder\|altera_ldpc_wimedia_enc:wimedia\|altera_ldpc_msa_delay:pipelining_lastcheck\"" {  } { { "LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" "pipelining_lastcheck" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCencode/synthesis/submodules/altera_ldpc_wimedia_enc.sv" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255623 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "register " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"register\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094255639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPM_top Transmitter_top:TX\|PPM_top:PPM " "Elaborating entity \"PPM_top\" for hierarchy \"Transmitter_top:TX\|PPM_top:PPM\"" {  } { { "src/TX/Transmitter_top.sv" "PPM" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/Transmitter_top.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk1x PPM_top.v(34) " "Verilog HDL or VHDL warning at PPM_top.v(34): object \"clk1x\" assigned a value but never read" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Transmitter_top:TX|PPM_top:PPM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk4x PPM_top.v(34) " "Verilog HDL or VHDL warning at PPM_top.v(34): object \"clk4x\" assigned a value but never read" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Transmitter_top:TX|PPM_top:PPM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 PPM_top.v(51) " "Verilog HDL assignment warning at PPM_top.v(51): truncated value with size 32 to match size of target (2)" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Transmitter_top:TX|PPM_top:PPM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PPM_top.v(57) " "Verilog HDL assignment warning at PPM_top.v(57): truncated value with size 32 to match size of target (1)" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Transmitter_top:TX|PPM_top:PPM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PPM_top.v(58) " "Verilog HDL assignment warning at PPM_top.v(58): truncated value with size 32 to match size of target (1)" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Transmitter_top:TX|PPM_top:PPM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 PPM_top.v(68) " "Verilog HDL assignment warning at PPM_top.v(68): truncated value with size 32 to match size of target (14)" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Transmitter_top:TX|PPM_top:PPM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PPM_top.v(69) " "Verilog HDL assignment warning at PPM_top.v(69): truncated value with size 32 to match size of target (16)" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Transmitter_top:TX|PPM_top:PPM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PPM_top.v(70) " "Verilog HDL assignment warning at PPM_top.v(70): truncated value with size 32 to match size of target (1)" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Transmitter_top:TX|PPM_top:PPM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PPM_top.v(71) " "Verilog HDL assignment warning at PPM_top.v(71): truncated value with size 32 to match size of target (1)" {  } { { "src/TX/PPM_top.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/TX/PPM_top.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Transmitter_top:TX|PPM_top:PPM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver_top Receiver_top:RX " "Elaborating entity \"Receiver_top\" for hierarchy \"Receiver_top:RX\"" {  } { { "DE1_SoC_Computer.v" "RX" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk48m_out Receiver_top.sv(43) " "Verilog HDL warning at Receiver_top.sv(43): object clk48m_out used but never assigned" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Receiver_top:RX"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk1m_out Receiver_top.sv(43) " "Verilog HDL warning at Receiver_top.sv(43): object clk1m_out used but never assigned" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 43 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Receiver_top:RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk48m_in Receiver_top.sv(44) " "Verilog HDL or VHDL warning at Receiver_top.sv(44): object \"clk48m_in\" assigned a value but never read" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Receiver_top:RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk1m_in Receiver_top.sv(44) " "Verilog HDL or VHDL warning at Receiver_top.sv(44): object \"clk1m_in\" assigned a value but never read" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094255655 "|DE1_SoC_Computer|Receiver_top:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Receiver_top.sv(135) " "Verilog HDL assignment warning at Receiver_top.sv(135): truncated value with size 32 to match size of target (10)" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255670 "|DE1_SoC_Computer|Receiver_top:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Receiver_top.sv(194) " "Verilog HDL assignment warning at Receiver_top.sv(194): truncated value with size 32 to match size of target (10)" {  } { { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255670 "|DE1_SoC_Computer|Receiver_top:RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL Receiver_top:RX\|PLL:GlobalCLK " "Elaborating entity \"PLL\" for hierarchy \"Receiver_top:RX\|PLL:GlobalCLK\"" {  } { { "src/RX/Receiver_top.sv" "GlobalCLK" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\"" {  } { { "src/RX/PLL.v" "pll_inst" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "src/RX/PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL/PLL_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255748 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094255748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "src/RX/PLL/PLL_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL/PLL_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 48.000000 MHz " "Parameter \"output_clock_frequency0\" = \"48.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.000000 MHz " "Parameter \"output_clock_frequency1\" = \"1.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255764 ""}  } { { "src/RX/PLL/PLL_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL/PLL_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094255764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk10m_200m_0002 Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst " "Elaborating entity \"clk10m_200m_0002\" for hierarchy \"Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\"" {  } { { "src/RX/Receiver_top.sv" "clk10m_200m_inst" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i\"" {  } { { "clk10m_200m/clk10m_200m_0002.v" "altera_pll_i" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/clk10m_200m/clk10m_200m_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255795 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094255795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i\"" {  } { { "clk10m_200m/clk10m_200m_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/clk10m_200m/clk10m_200m_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 200.000000 MHz " "Parameter \"output_clock_frequency0\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 10.000000 MHz " "Parameter \"output_clock_frequency1\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255811 ""}  } { { "clk10m_200m/clk10m_200m_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/clk10m_200m/clk10m_200m_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094255811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Syncronization Receiver_top:RX\|Syncronization:SYNC " "Elaborating entity \"Syncronization\" for hierarchy \"Receiver_top:RX\|Syncronization:SYNC\"" {  } { { "src/RX/Receiver_top.sv" "SYNC" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255826 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag Syncronization.v(17) " "Verilog HDL or VHDL warning at Syncronization.v(17): object \"flag\" assigned a value but never read" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094255826 "|DE1_SoC_Computer|Receiver_top:RX|Syncronization:SYNC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 Syncronization.v(32) " "Verilog HDL assignment warning at Syncronization.v(32): truncated value with size 32 to match size of target (29)" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255826 "|DE1_SoC_Computer|Receiver_top:RX|Syncronization:SYNC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Syncronization.v(61) " "Verilog HDL assignment warning at Syncronization.v(61): truncated value with size 9 to match size of target (8)" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255826 "|DE1_SoC_Computer|Receiver_top:RX|Syncronization:SYNC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Syncronization.v(62) " "Verilog HDL assignment warning at Syncronization.v(62): truncated value with size 3 to match size of target (2)" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255826 "|DE1_SoC_Computer|Receiver_top:RX|Syncronization:SYNC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Syncronization.v(80) " "Verilog HDL assignment warning at Syncronization.v(80): truncated value with size 3 to match size of target (2)" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255826 "|DE1_SoC_Computer|Receiver_top:RX|Syncronization:SYNC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 Syncronization.v(107) " "Verilog HDL assignment warning at Syncronization.v(107): truncated value with size 3 to match size of target (2)" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255826 "|DE1_SoC_Computer|Receiver_top:RX|Syncronization:SYNC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Syncronization.v(112) " "Verilog HDL assignment warning at Syncronization.v(112): truncated value with size 32 to match size of target (1)" {  } { { "src/RX/Syncronization.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Syncronization.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094255826 "|DE1_SoC_Computer|Receiver_top:RX|Syncronization:SYNC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Receiver_top:RX\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"Receiver_top:RX\|RAM:RAM\"" {  } { { "src/RX/Receiver_top.sv" "RAM" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "src/RX/RAM.v" "altsyncram_component" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "src/RX/RAM.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255873 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094255873 ""}  } { { "src/RX/RAM.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094255873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkn1 " "Found entity 1: altsyncram_vkn1" {  } { { "db/altsyncram_vkn1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_vkn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094255920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094255920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkn1 Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated " "Elaborating entity \"altsyncram_vkn1\" for hierarchy \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0e2 " "Found entity 1: altsyncram_g0e2" {  } { { "db/altsyncram_g0e2.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_g0e2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094255967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094255967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g0e2 Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|altsyncram_g0e2:altsyncram1 " "Elaborating entity \"altsyncram_g0e2\" for hierarchy \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|altsyncram_g0e2:altsyncram1\"" {  } { { "db/altsyncram_vkn1.tdf" "altsyncram1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_vkn1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094255983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vkn1.tdf" "mgl_prim2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_vkn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094256344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vkn1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_vkn1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094256365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094256365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094256365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094256365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094256365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094256365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094256365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094256365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094256365 ""}  } { { "db/altsyncram_vkn1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_vkn1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094256365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094256478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094256594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Receiver_top:RX\|RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_vkn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094256735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_photon Receiver_top:RX\|test_photon:comb_8 " "Elaborating entity \"test_photon\" for hierarchy \"Receiver_top:RX\|test_photon:comb_8\"" {  } { { "src/RX/Receiver_top.sv" "comb_8" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_photon.sv(94) " "Verilog HDL assignment warning at test_photon.sv(94): truncated value with size 32 to match size of target (4)" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 test_photon.sv(104) " "Verilog HDL assignment warning at test_photon.sv(104): truncated value with size 32 to match size of target (19)" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 11 test_photon.sv(107) " "Verilog HDL assignment warning at test_photon.sv(107): truncated value with size 33 to match size of target (11)" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 10 test_photon.sv(108) " "Verilog HDL assignment warning at test_photon.sv(108): truncated value with size 21 to match size of target (10)" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 10 test_photon.sv(109) " "Verilog HDL assignment warning at test_photon.sv(109): truncated value with size 21 to match size of target (10)" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 test_photon.sv(116) " "Verilog HDL assignment warning at test_photon.sv(116): truncated value with size 32 to match size of target (19)" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 test_photon.sv(120) " "Verilog HDL assignment warning at test_photon.sv(120): truncated value with size 32 to match size of target (11)" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 test_photon.sv(199) " "Verilog HDL assignment warning at test_photon.sv(199): truncated value with size 32 to match size of target (16)" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 test_photon.sv(202) " "Verilog HDL assignment warning at test_photon.sv(202): truncated value with size 32 to match size of target (19)" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256797 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testcounting Receiver_top:RX\|test_photon:comb_8\|testcounting:photoncounting " "Elaborating entity \"testcounting\" for hierarchy \"Receiver_top:RX\|test_photon:comb_8\|testcounting:photoncounting\"" {  } { { "src/RX/test_photon.sv" "photoncounting" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094256829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 testcounting.sv(30) " "Verilog HDL assignment warning at testcounting.sv(30): truncated value with size 32 to match size of target (6)" {  } { { "src/RX/testcounting.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/testcounting.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256829 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8|testcounting:photoncounting"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 testcounting.sv(31) " "Verilog HDL assignment warning at testcounting.sv(31): truncated value with size 32 to match size of target (6)" {  } { { "src/RX/testcounting.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/testcounting.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256829 "|DE1_SoC_Computer|Receiver_top:RX|test_photon:comb_8|testcounting:photoncounting"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDPCdecodeV1 Receiver_top:RX\|LDPCdecodeV1:decode " "Elaborating entity \"LDPCdecodeV1\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\"" {  } { { "src/RX/Receiver_top.sv" "decode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094256922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag LDPCdecodeV1.v(70) " "Verilog HDL or VHDL warning at LDPCdecodeV1.v(70): object \"flag\" assigned a value but never read" {  } { { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094256922 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LDPCdecodeV1.v(37) " "Verilog HDL assignment warning at LDPCdecodeV1.v(37): truncated value with size 2 to match size of target (1)" {  } { { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256922 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LDPCdecodeV1.v(43) " "Verilog HDL assignment warning at LDPCdecodeV1.v(43): truncated value with size 32 to match size of target (16)" {  } { { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256922 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LDPCdecodeV1.v(93) " "Verilog HDL assignment warning at LDPCdecodeV1.v(93): truncated value with size 32 to match size of target (16)" {  } { { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256922 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 LDPCdecodeV1.v(108) " "Verilog HDL assignment warning at LDPCdecodeV1.v(108): truncated value with size 32 to match size of target (11)" {  } { { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256938 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LDPCdecodeV1.v(115) " "Verilog HDL assignment warning at LDPCdecodeV1.v(115): truncated value with size 32 to match size of target (16)" {  } { { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094256938 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDPCdecoder Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1 " "Elaborating entity \"LDPCdecoder\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\"" {  } { { "src/RX/LDPCdecodeV1.v" "u1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094257174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDPCdecoder_ldpc_0 Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0 " "Elaborating entity \"LDPCdecoder_ldpc_0\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\"" {  } { { "LDPCdecoder/synthesis/LDPCdecoder.v" "ldpc_0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094257189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDPCdecoder_ldpc_0_decoder Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder " "Elaborating entity \"LDPCdecoder_ldpc_0_decoder\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\"" {  } { { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "decoder" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094257189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_wimedia_msa Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa " "Elaborating entity \"altera_ldpc_wimedia_msa\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\"" {  } { { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "dec_msa" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094259284 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "msa_in_register " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"msa_in_register\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_Extr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_Extr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_Extr_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_Extr_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_msa_add_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_msa_add_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_msa_add_out_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_msa_add_out_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_msa_add_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_msa_add_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_msa_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_msa_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "syndrome_layer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"syndrome_layer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_var " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_var\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "checktovar " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"checktovar\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "subR_results_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"subR_results_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_absvalues " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_absvalues\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_abs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_abs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_sgnvalues_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_sgnvalues_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_sgn_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_sgn_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_sgnvalues " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_sgnvalues\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_sgn " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_sgn\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_abs_preatt " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_abs_preatt\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_in_abs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_in_abs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_in_sgn " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_in_sgn\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_min1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_min1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_min2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_min2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_min1_pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_min1_pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_min2_pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_min2_pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_abs_pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_abs_pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_msa_mincomp_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_msa_mincomp_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_sgn_pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_sgn_pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_sgn_xorsgn_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_sgn_xorsgn_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_msa_out_abs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_msa_out_abs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_msa_out_sgn " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_msa_out_sgn\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_msa_out_0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_msa_out_0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_msa_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_msa_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Rram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Rram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "CTVram_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"CTVram_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "checktovar_pipe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"checktovar_pipe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "E_reg_0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"E_reg_0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "E_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"E_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_E " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_E\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_E_sum_0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_E_sum_0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_E_sum_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_E_sum_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_E_sum " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_E_sum\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_E_sum_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_E_sum_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_E_acc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_E_acc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Eacc_is_updated " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Eacc_is_updated\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "extrinfo_acc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"extrinfo_acc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_Eacc_add " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_Eacc_add\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_Eacc_add_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_Eacc_add_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_Eacc_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_Eacc_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_E_acc_delayed_temp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_E_acc_delayed_temp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "layer_E_acc_delayed " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"layer_E_acc_delayed\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_Extr_0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_Extr_0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "node_Extr_1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"node_Extr_1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094269182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_signprod Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:stop_crit0\[0\].stop_crit1\[0\].syndrome " "Elaborating entity \"altera_ldpc_msa_signprod\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:stop_crit0\[0\].stop_crit1\[0\].syndrome\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "stop_crit0\[0\].stop_crit1\[0\].syndrome" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094269536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_cumxor Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:stop_crit0\[0\].stop_crit1\[0\].syndrome\|altera_ldpc_msa_cumxor:loop_stage\[0\].loop_block\[0\].msa_signxor " "Elaborating entity \"altera_ldpc_msa_cumxor\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:stop_crit0\[0\].stop_crit1\[0\].syndrome\|altera_ldpc_msa_cumxor:loop_stage\[0\].loop_block\[0\].msa_signxor\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "loop_stage\[0\].loop_block\[0\].msa_signxor" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094269630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_cumxor Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:stop_crit0\[0\].stop_crit1\[0\].syndrome\|altera_ldpc_msa_cumxor:loop_stage\[0\].msa_signxor2 " "Elaborating entity \"altera_ldpc_msa_cumxor\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:stop_crit0\[0\].stop_crit1\[0\].syndrome\|altera_ldpc_msa_cumxor:loop_stage\[0\].msa_signxor2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "loop_stage\[0\].msa_signxor2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094269724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_syndany Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_syndany:is_syndrome_null " "Elaborating entity \"altera_ldpc_msa_syndany\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_syndany:is_syndrome_null\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "is_syndrome_null" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094272139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_cumany Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_syndany:is_syndrome_null\|altera_ldpc_msa_cumany:loop_stage\[0\].loop_block\[0\].msa_syndany " "Elaborating entity \"altera_ldpc_msa_cumany\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_syndany:is_syndrome_null\|altera_ldpc_msa_cumany:loop_stage\[0\].loop_block\[0\].msa_syndany\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "loop_stage\[0\].loop_block\[0\].msa_syndany" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094272227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_sub Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_sub:sub_Rram_loop_par0\[0\].sub_Rram_loop_par1\[0\].sub_Rram0 " "Elaborating entity \"altera_ldpc_msa_sub\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_sub:sub_Rram_loop_par0\[0\].sub_Rram_loop_par1\[0\].sub_Rram0\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "sub_Rram_loop_par0\[0\].sub_Rram_loop_par1\[0\].sub_Rram0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094272368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_attenuation Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_attenuation:preatt_loop_par0\[0\].preatt_loop_par1\[0\].msa_att2 " "Elaborating entity \"altera_ldpc_msa_attenuation\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_attenuation:preatt_loop_par0\[0\].preatt_loop_par1\[0\].msa_att2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "preatt_loop_par0\[0\].preatt_loop_par1\[0\].msa_att2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094272826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_delay Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:preatt_loop_par0\[0\].preatt_loop_par1\[0\].msa_delay_sgn_xorsgn2 " "Elaborating entity \"altera_ldpc_msa_delay\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:preatt_loop_par0\[0\].preatt_loop_par1\[0\].msa_delay_sgn_xorsgn2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "preatt_loop_par0\[0\].preatt_loop_par1\[0\].msa_delay_sgn_xorsgn2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094272875 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "register " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"register\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094272875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_minsearch Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2 " "Elaborating entity \"altera_ldpc_msa_minsearch\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094273697 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094273697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_min4 Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min4:loop_block0\[0\].minsearchmin00 " "Elaborating entity \"altera_ldpc_msa_min4\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min4:loop_block0\[0\].minsearchmin00\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "loop_block0\[0\].minsearchmin00" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094273756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_min2 Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min4:loop_block0\[0\].minsearchmin00\|altera_ldpc_msa_min2:min4_min2_1 " "Elaborating entity \"altera_ldpc_msa_min2\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min4:loop_block0\[0\].minsearchmin00\|altera_ldpc_msa_min2:min4_min2_1\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "min4_min2_1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094273787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_min2 Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min4:loop_block0\[0\].minsearchmin00\|altera_ldpc_msa_min2:min4_min2_3 " "Elaborating entity \"altera_ldpc_msa_min2\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min4:loop_block0\[0\].minsearchmin00\|altera_ldpc_msa_min2:min4_min2_3\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "min4_min2_3" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094273866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_min3 Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min3:minsearch_min3_00 " "Elaborating entity \"altera_ldpc_msa_min3\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min3:minsearch_min3_00\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "minsearch_min3_00" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094274251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_delay Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min3:minsearch_min3_00\|altera_ldpc_msa_delay:min3_delay1 " "Elaborating entity \"altera_ldpc_msa_delay\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min3:minsearch_min3_00\|altera_ldpc_msa_delay:min3_delay1\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "min3_delay1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094274313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "register " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"register\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094274313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_min4 Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min4:loop_stage\[1\].loop_block_i\[0\].minsearchmin " "Elaborating entity \"altera_ldpc_msa_min4\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_minsearch:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_minsearch2\|altera_ldpc_msa_min4:loop_stage\[1\].loop_block_i\[0\].minsearchmin\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "loop_stage\[1\].loop_block_i\[0\].minsearchmin" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094274446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_delay Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_delay_abs2 " "Elaborating entity \"altera_ldpc_msa_delay\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_delay_abs2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "msa_loop_par0\[0\].msa_loop_par1\[0\].msa_delay_abs2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094274788 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "register " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"register\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094274788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_signprod Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_signprod2 " "Elaborating entity \"altera_ldpc_msa_signprod\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_signprod2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "msa_loop_par0\[0\].msa_loop_par1\[0\].msa_signprod2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094274835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_cumxor Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_signprod2\|altera_ldpc_msa_cumxor:loop_stage\[0\].loop_block\[0\].msa_signxor " "Elaborating entity \"altera_ldpc_msa_cumxor\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signprod:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_signprod2\|altera_ldpc_msa_cumxor:loop_stage\[0\].loop_block\[0\].msa_signxor\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" "loop_stage\[0\].loop_block\[0\].msa_signxor" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_pkg.sv" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094274897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_delay Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_delay_sgn2 " "Elaborating entity \"altera_ldpc_msa_delay\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_delay_sgn2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "msa_loop_par0\[0\].msa_loop_par1\[0\].msa_delay_sgn2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094275011 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "register " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"register\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094275011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_delay Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:msa_loop_par0\[0\].msa_loop_par1\[0\].if_extra_delay_for_signprod.msa_delay_sgnprod2 " "Elaborating entity \"altera_ldpc_msa_delay\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:msa_loop_par0\[0\].msa_loop_par1\[0\].if_extra_delay_for_signprod.msa_delay_sgnprod2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "msa_loop_par0\[0\].msa_loop_par1\[0\].if_extra_delay_for_signprod.msa_delay_sgnprod2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094275042 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "register " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"register\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094275042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_mincomp Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_mincomp:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_mincomp " "Elaborating entity \"altera_ldpc_msa_mincomp\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_mincomp:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_mincomp\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "msa_loop_par0\[0\].msa_loop_par1\[0\].msa_mincomp" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094275073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_signxor Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signxor:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_sgnxor " "Elaborating entity \"altera_ldpc_msa_signxor\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_signxor:msa_loop_par0\[0\].msa_loop_par1\[0\].msa_sgnxor\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "msa_loop_par0\[0\].msa_loop_par1\[0\].msa_sgnxor" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094275120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_decconv Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_decconv:decconv_loop_par0\[0\].decconv_loop_par1\[0\].msa_dec_Rnew2 " "Elaborating entity \"altera_ldpc_msa_decconv\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_decconv:decconv_loop_par0\[0\].decconv_loop_par1\[0\].msa_dec_Rnew2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "decconv_loop_par0\[0\].decconv_loop_par1\[0\].msa_dec_Rnew2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094293773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[0\].Rram_par1\[0\].Rram_var2\[0\].R_RAM " "Elaborating entity \"altsyncram\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[0\].Rram_par1\[0\].Rram_var2\[0\].R_RAM\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "Rram_par0\[0\].Rram_par1\[0\].Rram_var2\[0\].R_RAM" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094294195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[0\].Rram_par1\[0\].Rram_var2\[0\].R_RAM " "Elaborated megafunction instantiation \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[0\].Rram_par1\[0\].Rram_var2\[0\].R_RAM\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1456 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094294205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[0\].Rram_par1\[0\].Rram_var2\[0\].R_RAM " "Instantiated megafunction \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[0\].Rram_par1\[0\].Rram_var2\[0\].R_RAM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15 " "Parameter \"numwords_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 15 " "Parameter \"numwords_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094294205 ""}  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1456 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094294205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dte1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dte1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dte1 " "Found entity 1: altsyncram_dte1" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094294252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094294252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dte1 Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[0\].Rram_par1\[0\].Rram_var2\[0\].R_RAM\|altsyncram_dte1:auto_generated " "Elaborating entity \"altsyncram_dte1\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[0\].Rram_par1\[0\].Rram_var2\[0\].R_RAM\|altsyncram_dte1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094294252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].R_RAM " "Elaborating entity \"altsyncram\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].R_RAM\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].R_RAM" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094307046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].R_RAM " "Elaborated megafunction instantiation \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].R_RAM\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1456 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094307066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].R_RAM " "Instantiated megafunction \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].R_RAM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 15 " "Parameter \"numwords_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 15 " "Parameter \"numwords_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094307066 ""}  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1456 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094307066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_delay_and_duplicate Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_delay_and_duplicate:extr_info_standby_Ere\[0\].standby_Ereg0 " "Elaborating entity \"altera_ldpc_delay_and_duplicate\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_delay_and_duplicate:extr_info_standby_Ere\[0\].standby_Ereg0\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "extr_info_standby_Ere\[0\].standby_Ereg0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094310299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_delay_and_duplicate_and_setto Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_delay_and_duplicate_and_setto:standby_Eaccisupdated " "Elaborating entity \"altera_ldpc_delay_and_duplicate_and_setto\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_delay_and_duplicate_and_setto:standby_Eaccisupdated\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "standby_Eaccisupdated" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094310791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_delay_and_duplicate_and_setto Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_delay_and_duplicate_and_setto:msa_delay_is_updated_Eacc2 " "Elaborating entity \"altera_ldpc_delay_and_duplicate_and_setto\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_delay_and_duplicate_and_setto:msa_delay_is_updated_Eacc2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "msa_delay_is_updated_Eacc2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094310841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_ldpc_msa_delay Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:E_add00\[0\].E_add01\[0\].msa_delay_is_updated_Eacc2 " "Elaborating entity \"altera_ldpc_msa_delay\" for hierarchy \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altera_ldpc_msa_delay:E_add00\[0\].E_add01\[0\].msa_delay_is_updated_Eacc2\"" {  } { { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "E_add00\[0\].E_add01\[0\].msa_delay_is_updated_Eacc2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094310873 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "register " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"register\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094310873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 Receiver_top:RX\|RAM2:RAMdecode " "Elaborating entity \"RAM2\" for hierarchy \"Receiver_top:RX\|RAM2:RAMdecode\"" {  } { { "src/RX/Receiver_top.sv" "RAMdecode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\"" {  } { { "src/RX/RAM2.v" "altsyncram_component" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/RAM2.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\"" {  } { { "src/RX/RAM2.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/RAM2.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component " "Instantiated megafunction \"Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311327 ""}  } { { "src/RX/RAM2.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/RAM2.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094311327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hmn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hmn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hmn1 " "Found entity 1: altsyncram_hmn1" {  } { { "db/altsyncram_hmn1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_hmn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094311389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094311389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hmn1 Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\|altsyncram_hmn1:auto_generated " "Elaborating entity \"altsyncram_hmn1\" for hierarchy \"Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\|altsyncram_hmn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\|altsyncram_hmn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\|altsyncram_hmn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hmn1.tdf" "mgl_prim2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_hmn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\|altsyncram_hmn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\|altsyncram_hmn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hmn1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_hmn1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\|altsyncram_hmn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Receiver_top:RX\|RAM2:RAMdecode\|altsyncram:altsyncram_component\|altsyncram_hmn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011314 " "Parameter \"NODE_NAME\" = \"1380011314\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1024 " "Parameter \"NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 10 " "Parameter \"WIDTHAD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094311421 ""}  } { { "db/altsyncram_hmn1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_hmn1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094311421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:u0 " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:u0\"" {  } { { "DE1_SoC_Computer.v" "u0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "db/ip/computer_system/computer_system.v" "arm_a9_hps" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" "fpga_interfaces" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" "hps_io" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_arm_a9_hps.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" "border" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "pll" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094311671 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094311671 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "p0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311687 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094311687 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311718 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1686094311718 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094311718 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1686094311718 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094311718 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311765 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094311780 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094311780 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311796 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094311796 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094311796 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094311796 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1686094311796 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094311812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312209 ""}  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094312209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094312241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094312241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "seq" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312490 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "seq" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1686094312490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "c0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094312522 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094312522 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094312522 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094312522 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094312522 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094312522 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "oct" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:u0\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/computer_system/submodules/hps_sdram.v" "dll" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX3_HEX0 Computer_System:u0\|Computer_System_HEX3_HEX0:hex3_hex0 " "Elaborating entity \"Computer_System_HEX3_HEX0\" for hierarchy \"Computer_System:u0\|Computer_System_HEX3_HEX0:hex3_hex0\"" {  } { { "db/ip/computer_system/computer_system.v" "hex3_hex0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_HEX5_HEX4 Computer_System:u0\|Computer_System_HEX5_HEX4:hex5_hex4 " "Elaborating entity \"Computer_System_HEX5_HEX4\" for hierarchy \"Computer_System:u0\|Computer_System_HEX5_HEX4:hex5_hex4\"" {  } { { "db/ip/computer_system/computer_system.v" "hex5_hex4" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Interval_Timer Computer_System:u0\|Computer_System_Interval_Timer:interval_timer " "Elaborating entity \"Computer_System_Interval_Timer\" for hierarchy \"Computer_System:u0\|Computer_System_Interval_Timer:interval_timer\"" {  } { { "db/ip/computer_system/computer_system.v" "interval_timer" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\"" {  } { { "db/ip/computer_system/computer_system.v" "jtag_to_fpga_bridge" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094312902 ""}  } { { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094312902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/computer_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094312996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313043 ""}  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094313043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313137 ""}  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094313137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_timing_adt Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_timing_adt\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "timing_adt" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready computer_system_jtag_to_fpga_bridge_timing_adt.sv(82) " "Verilog HDL or VHDL warning at computer_system_jtag_to_fpga_bridge_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094313309 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "fifo" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "b2p" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "p2b" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "transacto" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "b2p_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313449 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel computer_system_jtag_to_fpga_bridge_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at computer_system_jtag_to_fpga_bridge_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094313449 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 computer_system_jtag_to_fpga_bridge_b2p_adapter.sv(90) " "Verilog HDL assignment warning at computer_system_jtag_to_fpga_bridge_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686094313449 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter " "Elaborating entity \"Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "p2b_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" "rst_controller" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/computer_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/computer_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_LEDs Computer_System:u0\|Computer_System_LEDs:leds " "Elaborating entity \"Computer_System_LEDs\" for hierarchy \"Computer_System:u0\|Computer_System_LEDs:leds\"" {  } { { "db/ip/computer_system/computer_system.v" "leds" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Onchip_SRAM Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram " "Elaborating entity \"Computer_System_Onchip_SRAM\" for hierarchy \"Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram\"" {  } { { "db/ip/computer_system/computer_system.v" "onchip_sram" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/computer_system/submodules/computer_system_onchip_sram.v" "the_altsyncram" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_onchip_sram.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/computer_system/submodules/computer_system_onchip_sram.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_onchip_sram.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094313837 ""}  } { { "db/ip/computer_system/submodules/computer_system_onchip_sram.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_onchip_sram.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094313837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1k52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1k52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1k52 " "Found entity 1: altsyncram_1k52" {  } { { "db/altsyncram_1k52.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_1k52.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094313900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094313900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1k52 Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated " "Elaborating entity \"altsyncram_1k52\" for hierarchy \"Computer_System:u0\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Pushbuttons Computer_System:u0\|Computer_System_Pushbuttons:pushbuttons " "Elaborating entity \"Computer_System_Pushbuttons\" for hierarchy \"Computer_System:u0\|Computer_System_Pushbuttons:pushbuttons\"" {  } { { "db/ip/computer_system/computer_system.v" "pushbuttons" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Rx_irq Computer_System:u0\|Computer_System_Rx_irq:rx_irq " "Elaborating entity \"Computer_System_Rx_irq\" for hierarchy \"Computer_System:u0\|Computer_System_Rx_irq:rx_irq\"" {  } { { "db/ip/computer_system/computer_system.v" "rx_irq" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_Slider_Switches Computer_System:u0\|Computer_System_Slider_Switches:slider_switches " "Elaborating entity \"Computer_System_Slider_Switches\" for hierarchy \"Computer_System:u0\|Computer_System_Slider_Switches:slider_switches\"" {  } { { "db/ip/computer_system/computer_system.v" "slider_switches" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:u0\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:u0\|Computer_System_System_PLL:system_pll\"" {  } { { "db/ip/computer_system/computer_system.v" "system_pll" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094313994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll.v" "sys_pll" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_system_pll.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" "altera_pll_i" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314027 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1686094314027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314043 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314043 ""}  } { { "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094314043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/computer_system/submodules/computer_system_system_pll.v" "reset_from_locked" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_system_pll.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_fifo_FPGA_to_HPS Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps " "Elaborating entity \"Computer_System_fifo_FPGA_to_HPS\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\"" {  } { { "db/ip/computer_system/computer_system.v" "fifo_fpga_to_hps" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "the_dcfifo_with_controls" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo " "Elaborating entity \"Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "the_dcfifo" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "dual_clock_fifo" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT " "Parameter \"lpm_hint\" = \"DISABLE_DCFIFO_EMBEDDED_TIMING_CONSTRAINT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094314403 ""}  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094314403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_k482.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_k482.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_k482 " "Found entity 1: dcfifo_k482" {  } { { "db/dcfifo_k482.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_k482.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_k482 Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated " "Elaborating entity \"dcfifo_k482\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/a_gray2bin_g9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|a_gray2bin_g9b:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_k482.tdf" "rdptr_g_gray2bin" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_k482.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/a_graycounter_fu6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_k482.tdf" "rdptr_g1p" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_k482.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_26d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_26d1 " "Found entity 1: altsyncram_26d1" {  } { { "db/altsyncram_26d1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_26d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_26d1 Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|altsyncram_26d1:fifo_ram " "Elaborating entity \"altsyncram_26d1\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|altsyncram_26d1:fifo_ram\"" {  } { { "db/dcfifo_k482.tdf" "fifo_ram" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_k482.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dffpipe_3dc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_k482.tdf" "rdaclr" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_k482.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_k482.tdf" "rs_brp" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_k482.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/alt_synch_pipe_0ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_k482.tdf" "rs_dgwp" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_k482.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe15 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe15" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/alt_synch_pipe_0ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/alt_synch_pipe_1ol.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_k482.tdf" "ws_dgrp" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dcfifo_k482.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094314899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094314899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|Computer_System_fifo_FPGA_to_HPS_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_k482:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe18\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe18" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/alt_synch_pipe_1ol.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "rdreq_sync_i" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094314993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\"" {  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i " "Instantiated megafunction \"Computer_System:u0\|Computer_System_fifo_FPGA_to_HPS:fifo_fpga_to_hps\|Computer_System_fifo_FPGA_to_HPS_dcfifo_with_controls:the_dcfifo_with_controls\|altera_std_synchronizer:rdreq_sync_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 4 " "Parameter \"depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094315012 ""}  } { { "db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_fifo_fpga_to_hps.v" 291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094315012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/computer_system/computer_system.v" "mm_interconnect_0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_translator\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "fifo_hps_to_fpga_in_translator" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_fpga_to_hps_out_translator\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "fifo_fpga_to_hps_out_translator" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_sram_s2_translator\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "onchip_sram_s2_translator" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "fifo_hps_to_fpga_in_agent" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rsp_fifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "fifo_hps_to_fpga_in_agent_rsp_fifo" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_agent_rdata_fifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "fifo_hps_to_fpga_in_agent_rdata_fifo" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "router" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094315981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "fifo_hps_to_fpga_in_burst_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 1566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "fifo_hps_to_fpga_in_rsp_width_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 1857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094316757 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094316757 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094316757 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "fifo_hps_to_fpga_in_cmd_width_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316835 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686094316835 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686094316835 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fifo_hps_to_fpga_in_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/computer_system/computer_system.v" "mm_interconnect_1" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094316975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:jtag_to_fpga_bridge_master_translator\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_translator" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:fifo_hps_to_fpga_in_csr_translator\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_translator" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "leds_s1_translator" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:interval_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:interval_timer_s1_translator\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "interval_timer_s1_translator" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 1545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:jtag_to_fpga_bridge_master_agent\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "jtag_to_fpga_bridge_master_agent" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_agent" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:fifo_hps_to_fpga_in_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:fifo_hps_to_fpga_in_csr_agent_rsp_fifo\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_agent_rsp_fifo" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router " "Elaborating entity \"Computer_System_mm_interconnect_1_router\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "router" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_default_decode Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002 Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "router_002" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 3360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002_default_decode Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_002.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_003 Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_003\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "router_003" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 3376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_003_default_decode Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003\|Computer_System_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_003_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_003:router_003\|Computer_System_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_005 Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_005:router_005 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_005\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_005:router_005\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "router_005" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 3408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_005_default_decode Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_005:router_005\|Computer_System_mm_interconnect_1_router_005_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_005_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_005:router_005\|Computer_System_mm_interconnect_1_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" "the_default_decode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 3554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094317979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "fifo_hps_to_fpga_in_csr_burst_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094318026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094318042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094318073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094318104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094318120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094318136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:fifo_hps_to_fpga_in_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094318151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 4169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux_002 Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux_002\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "cmd_demux_002" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 4281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 4304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux_002 Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux_002\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "cmd_mux_002" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 4356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv" "arb" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux_002.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux_002 Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux_002\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "rsp_demux_002" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 4599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 4832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux_002 Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux_002\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" "rsp_mux_002" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v" 4944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv" "arb" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux_002.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2 Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Computer_System_mm_interconnect_2\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\"" {  } { { "db/ip/computer_system/computer_system.v" "mm_interconnect_2" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:jtag_to_hps_bridge_master_agent\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "jtag_to_hps_bridge_master_agent" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router " "Elaborating entity \"Computer_System_mm_interconnect_2_router\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "router" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094319985 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address computer_system_mm_interconnect_2_router.sv(154) " "Verilog HDL or VHDL warning at computer_system_mm_interconnect_2_router.sv(154): object \"address\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094319995 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_2:mm_interconnect_2|Computer_System_mm_interconnect_2_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_default_decode Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_001 Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"Computer_System_mm_interconnect_2_router_001\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_001:router_001\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "router_001" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_001_default_decode Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_001:router_001\|Computer_System_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_001_default_decode\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_001:router_001\|Computer_System_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:jtag_to_hps_bridge_master_limiter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "jtag_to_hps_bridge_master_limiter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_demux Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_demux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_mux Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_mux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_demux Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_demux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_mux Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_mux\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320206 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094320222 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094320222 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686094320222 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:u0\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_mm_interconnect_2.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320300 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686094320300 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686094320300 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:u0\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:u0\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "db/ip/computer_system/computer_system.v" "irq_mapper" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper_001 Computer_System:u0\|Computer_System_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"Computer_System_irq_mapper_001\" for hierarchy \"Computer_System:u0\|Computer_System_irq_mapper_001:irq_mapper_001\"" {  } { { "db/ip/computer_system/computer_system.v" "irq_mapper_001" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/computer_system/computer_system.v" "rst_controller_001" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094320393 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1686094323587 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o84 " "Found entity 1: altsyncram_8o84" {  } { { "db/altsyncram_8o84.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_8o84.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094327776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094327776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094327886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094327886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lib " "Found entity 1: mux_lib" {  } { { "db/mux_lib.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/mux_lib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094327964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094327964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jlc " "Found entity 1: mux_jlc" {  } { { "db/mux_jlc.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/mux_jlc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094328276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094328276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094328464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094328464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lai " "Found entity 1: cntr_lai" {  } { { "db/cntr_lai.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/cntr_lai.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094328726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094328726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/cmpr_f9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094328789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094328789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t3j " "Found entity 1: cntr_t3j" {  } { { "db/cntr_t3j.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/cntr_t3j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094328930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094328930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/cntr_69i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094329152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094329152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094329215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094329215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094329355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094329355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094329418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094329418 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094329746 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686094330156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.06.16:32:12 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl " "2023.06.06.16:32:12 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094332240 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094333395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094333489 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094334386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094334480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094334573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094334692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094334692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094334692 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1686094335368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8888fe3/alt_sld_fab.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/sldc8888fe3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094335550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094335550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094335644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094335644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094335660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094335660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094335732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094335732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094335810 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094335810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094335810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094335888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094335888 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[14].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[14].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[14].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[14].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[13].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[13].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[13].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[13].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[12].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[12].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[12].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[1\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[1].Rram_var2[12].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[14].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[14].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[14].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[14\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[14].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[13].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[13].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[13].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[13\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[13].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[12].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[12].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[12].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\] " "Synthesized away node \"Receiver_top:RX\|LDPCdecodeV1:decode\|LDPCdecoder:u1\|LDPCdecoder_ldpc_0:ldpc_0\|LDPCdecoder_ldpc_0_decoder:decoder\|altera_ldpc_wimedia_msa:dec_msa\|altsyncram:Rram_par0\[6\].Rram_par1\[0\].Rram_var2\[12\].CTV_RAM\|altsyncram_dte1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_dte1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_dte1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/altera_ldpc_wimedia_msa.sv" 1498 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0_decoder.v" 179 0 0 } } { "LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/submodules/LDPCdecoder_ldpc_0.v" 199 0 0 } } { "LDPCdecoder/synthesis/LDPCdecoder.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/LDPCdecoder/synthesis/LDPCdecoder.v" 49 0 0 } } { "src/RX/LDPCdecodeV1.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/LDPCdecodeV1.v" 195 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 175 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|LDPCdecodeV1:decode|LDPCdecoder:u1|LDPCdecoder_ldpc_0:ldpc_0|LDPCdecoder_ldpc_0_decoder:decoder|altera_ldpc_wimedia_msa:dec_msa|altsyncram:Rram_par0[6].Rram_par1[0].Rram_var2[12].CTV_RAM|altsyncram_dte1:auto_generated|ram_block1a3"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1686094341054 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v" 88 0 0 } } { "db/ip/computer_system/submodules/computer_system_system_pll.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/submodules/computer_system_system_pll.v" 25 0 0 } } { "db/ip/computer_system/computer_system.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/ip/computer_system/computer_system.v" 641 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 625 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Computer_System:u0|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "src/RX/PLL/PLL_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL/PLL_0002.v" 88 0 0 } } { "src/RX/PLL.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL.v" 22 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 54 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341054 "|DE1_SoC_Computer|Receiver_top:RX|PLL:GlobalCLK|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1686094341054 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1686094341054 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"Receiver_top:RX\|PLL:GlobalCLK\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "src/RX/PLL/PLL_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL/PLL_0002.v" 88 0 0 } } { "src/RX/PLL.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/PLL.v" 22 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 54 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094341085 "|DE1_SoC_Computer|Receiver_top:RX|PLL:GlobalCLK|PLL_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1686094341085 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1686094341085 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m200m 3 " "Ignored 3 assignments for entity \"clk10m200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1686094356630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1686094356630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1686094356630 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1686094356630 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m_200m 16 " "Ignored 16 assignments for entity \"clk10m_200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1686094356630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1686094356630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1686094356630 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1686094356630 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk200m 3 " "Ignored 3 assignments for entity \"clk200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1686094356630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1686094356630 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 5 1686094356630 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 5 1686094356630 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m200m 3 " "Ignored 3 assignments for entity \"clk10m200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1686094356740 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1686094356740 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1686094356740 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1686094356740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m200m 3 " "Ignored 3 assignments for entity \"clk10m200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1686094356755 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1686094356755 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1686094356755 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1686094356755 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m_200m 16 " "Ignored 16 assignments for entity \"clk10m_200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1686094356740 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1686094356740 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1686094356740 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1686094356740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m200m 3 " "Ignored 3 assignments for entity \"clk10m200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1686094356771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1686094356771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1686094356771 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1686094356771 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk200m 3 " "Ignored 3 assignments for entity \"clk200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1686094356740 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1686094356740 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1686094356740 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1686094356740 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m200m 3 " "Ignored 3 assignments for entity \"clk10m200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1686094356787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1686094356787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1686094356787 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1686094356787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m_200m 16 " "Ignored 16 assignments for entity \"clk10m_200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1686094356755 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1686094356755 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1686094356755 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1686094356755 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk200m 3 " "Ignored 3 assignments for entity \"clk200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1686094356755 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1686094356755 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 2 1686094356755 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 2 1686094356755 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m_200m 16 " "Ignored 16 assignments for entity \"clk10m_200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1686094356771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1686094356771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1686094356771 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1686094356771 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk200m 3 " "Ignored 3 assignments for entity \"clk200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1686094356771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1686094356771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 4 1686094356771 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 4 1686094356771 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m_200m 16 " "Ignored 16 assignments for entity \"clk10m_200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1686094356787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1686094356787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1686094356787 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1686094356787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk200m 3 " "Ignored 3 assignments for entity \"clk200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1686094356787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1686094356787 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 3 1686094356787 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 3 1686094356787 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m200m 3 " "Ignored 3 assignments for entity \"clk10m200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1686094357058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1686094357058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1686094357058 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1686094357058 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m_200m 16 " "Ignored 16 assignments for entity \"clk10m_200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1686094357058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1686094357058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1686094357058 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1686094357058 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk200m 3 " "Ignored 3 assignments for entity \"clk200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1686094357058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1686094357058 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1686094357058 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1686094357058 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_hps_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1686094358161 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1686094358161 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686094358161 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Receiver_top:RX\|test_photon:comb_8\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Receiver_top:RX\|test_photon:comb_8\|Div0\"" {  } { { "src/RX/test_photon.sv" "Div0" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 120 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094358161 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1686094358161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094358215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:u0\|Computer_System_JTAG_to_FPGA_Bridge:jtag_to_fpga_bridge\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358215 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094358215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094358262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094358262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Receiver_top:RX\|test_photon:comb_8\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Receiver_top:RX\|test_photon:comb_8\|lpm_divide:Div0\"" {  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 120 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094358387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Receiver_top:RX\|test_photon:comb_8\|lpm_divide:Div0 " "Instantiated megafunction \"Receiver_top:RX\|test_photon:comb_8\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1686094358387 ""}  } { { "src/RX/test_photon.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/test_photon.sv" 120 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1686094358387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094358434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094358434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094358575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094358575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686094358621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094358621 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "41 " "41 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686094359428 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 1 1686094364813 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 1 1686094364813 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 167 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 188 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 213 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 214 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1686094365413 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1686094365413 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 238 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 240 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 240 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 240 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 240 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 249 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 251 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 259 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 264 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 267 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 267 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 271 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 272 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 273 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 274 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 277 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 280 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 284 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 285 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 285 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 285 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 285 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 298 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094366934 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1686094366934 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 175 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 184 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1686094366934 "|DE1_SoC_Computer|FPGA_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1686094366934 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "clk10m_200m/clk10m_200m_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/clk10m_200m/clk10m_200m_0002.v" 88 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 62 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094367663 "|DE1_SoC_Computer|Receiver_top:RX|clk10m_200m_0002:clk10m_200m_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"Receiver_top:RX\|clk10m_200m_0002:clk10m_200m_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "clk10m_200m/clk10m_200m_0002.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/clk10m_200m/clk10m_200m_0002.v" 88 0 0 } } { "src/RX/Receiver_top.sv" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/src/RX/Receiver_top.sv" 62 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 470 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094367663 "|DE1_SoC_Computer|Receiver_top:RX|clk10m_200m_0002:clk10m_200m_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1686094367663 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1686094367663 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.RX_rx_data GPIO_1\[33\] " "Output pin \"pre_syn.bp.RX_rx_data\" driven by bidirectional pin \"GPIO_1\[33\]\" cannot be tri-stated" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 192 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1686094368191 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3216 " "3216 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1686094377503 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m200m 3 " "Ignored 3 assignments for entity \"clk10m200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1686094378887 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1686094378887 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m200m -sip clk10m200m.sip -library lib_clk10m200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1686094378887 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1686094378887 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk10m_200m 16 " "Ignored 16 assignments for entity \"clk10m_200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1686094378887 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1686094378887 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk10m_200m -sip clk10m_200m.sip -library lib_clk10m_200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1686094378887 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1686094378887 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clk200m 3 " "Ignored 3 assignments for entity \"clk200m\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1686094378887 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1686094378887 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity clk200m -sip clk200m.sip -library lib_clk200m was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1686094378887 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1686094378887 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094380631 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 217 247 0 0 30 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 217 of its 247 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 30 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1686094388215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 1 0 0 " "Adding 21 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686094388885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686094388885 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:u0\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1686094390371 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1686094390371 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 162 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094391940 "|DE1_SoC_Computer|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 163 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094391940 "|DE1_SoC_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094391940 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/wuheng99/Desktop/barker_fcf3_0526/TestV3/verilog/DE1_SoC_Computer.v" 169 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1686094391940 "|DE1_SoC_Computer|ADC_DOUT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1686094391940 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51709 " "Implemented 51709 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686094392033 ""} { "Info" "ICUT_CUT_TM_OPINS" "124 " "Implemented 124 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686094392033 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "165 " "Implemented 165 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1686094392033 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48247 " "Implemented 48247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686094392033 ""} { "Info" "ICUT_CUT_TM_RAMS" "2486 " "Implemented 2486 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1686094392033 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1686094392033 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1686094392033 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686094392033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 468 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 468 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5823 " "Peak virtual memory: 5823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686094392246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 16:33:12 2023 " "Processing ended: Tue Jun 06 16:33:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686094392246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:23 " "Elapsed time: 00:03:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686094392246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:41 " "Total CPU time (on all processors): 00:04:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686094392246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686094392246 ""}
