<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="0">
  <kernel name="krnl_adder_stage_rtl" language="ip" vlnv="xilinx.com:RTLKernel:krnl_adder_stage_rtl:1.0" attributes="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" compileOptions=" -g" profileType="none">
    <ports>
      <port name="s_axi_control" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="p0" mode="read_only" dataWidth="32" portType="stream"/>
      <port name="p1" mode="write_only" dataWidth="32" portType="stream"/>
      <port name="uip_to_drm" mode="write_only" dataWidth="32" portType="stream"/>
      <port name="drm_to_uip" mode="read_only" dataWidth="32" portType="stream"/>
    </ports>
    <args>
      <arg name="inc" addressQualifier="0" id="0" port="s_axi_control" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="size" addressQualifier="0" id="1" port="s_axi_control" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="__xcl_gv_p0" addressQualifier="4" id="" port="p0" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="" memSize="0x80" origName="p0" origUse="variable"/>
      <arg name="__xcl_gv_p1" addressQualifier="4" id="" port="p1" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="" memSize="0x80" origName="p1" origUse="variable"/>
    </args>
  </kernel>
  <pipe name="xcl_pipe_p0" width="0x4" depth="0x20" linkage="internal"/>
  <pipe name="xcl_pipe_p1" width="0x4" depth="0x20" linkage="internal"/>
  <pipe name="pipe_drm_to_uip0" width="0x4" depth="20" linkage="internal"/>
  <pipe name="pipe_uip0_to_drm" width="0x4" depth="20" linkage="internal"/>
  <connection srcInst="krnl_adder_stage_rtl" srcPort="p0" dstInst="xcl_pipe_p0" dstPort="M_AXIS" srcType="kernel" dstType="pipe"/>
  <connection srcInst="krnl_adder_stage_rtl" srcPort="p1" dstInst="xcl_pipe_p1" dstPort="S_AXIS" srcType="kernel" dstType="pipe"/>
  <connection srcInst="krnl_adder_stage_rtl" srcPort="drm_to_uip" dstInst="pipe_drm_to_uip0" dstPort="M_AXIS" srcType="kernel" dstType="pipe"/>
  <connection srcInst="krnl_adder_stage_rtl" srcPort="uip_to_drm" dstInst="pipe_uip0_to_drm" dstPort="S_AXIS" srcType="kernel" dstType="pipe"/>
</root>
