<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.191 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5554]" key="HLS 207-5554" tag="" content="Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:97:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5554]" key="HLS 207-5554" tag="" content="Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:308:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5287]" key="HLS 207-5287" tag="" content="unused parameter &apos;flushs&apos; (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:250:7)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 3.55 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.44 seconds; current allocated memory: 284.336 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-284]" key="HLS 214-284" tag="" content="Auto array partition mode is set into default." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;xbar(hls::stream&lt;ap_int&lt;3&gt;, 0&gt;&amp;, hls::stream&lt;BpSel_inputObj, 0&gt;&amp;, hls::stream&lt;BpSel_inputObj, 0&gt;&amp;, hls::stream&lt;BpSel_inputObj, 0&gt;&amp;, hls::stream&lt;BpSel_inputObj, 0&gt;&amp;, hls::stream&lt;ap_int&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;1&gt;, 0&gt;&amp;, hls::stream&lt;ap_int&lt;1&gt;, 0&gt;&amp;)&apos; into &apos;top&apos; (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:29:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;collect_out(hls::stream&lt;SelTupleOut, 0&gt;&amp;, hls::stream&lt;SelTupleOut, 0&gt;&amp;, hls::stream&lt;SelTupleOut, 0&gt;&amp;, SelTupleOut*)&apos; into &apos;top&apos; (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:29:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ10subT1_piplRN3hls6streamI14BpSel_inputObjLi0EEERNS0_I6ap_intILi1EELi0EEERNS0_I11SelTupleOutLi0EEEiE10memoizlevs&apos;: Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:292:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;lev_retpipe&apos;: Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;childindexpipe&apos;: Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;IDRpipes&apos;: Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-142]" key="HLS 214-142" tag="VITIS_INTERFACE" content="Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port &apos;out_r&apos; (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:29:0)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=214-142.html"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.65 seconds; current allocated memory: 292.828 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 292.828 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1493]" key="HLS 200-1493" tag="" content="Running only source code synthesis checks, skipping scheduling and RTL generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 6.93 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.11 seconds; current allocated memory: -926.512 MB." resolution=""/>
</Messages>
