# MIPS_Verilog

Single Cycle:

![Screenshot from 2022-06-05 17-03-40](https://user-images.githubusercontent.com/83780720/172055897-d770f1c1-a93b-49da-9183-d5f2ea4d8dd8.png)

![Screenshot from 2022-06-05 17-04-07](https://user-images.githubusercontent.com/83780720/172055898-b91b32ad-78bb-4c83-b527-6948492fb812.png)


Multicycle:

![image](https://user-images.githubusercontent.com/83780720/172966419-0a6f3e3e-98c9-4140-a95d-54505edebca4.png)




sources: 

https://www.dsi.unive.it/~gasparetto/materials/MIPS_Instruction_Set.pdf

