

================================================================
== Vivado HLS Report for 'Block_myproject_axi_exit38_proc715'
================================================================
* Date:           Sun Nov 14 10:25:02 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      36|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      36|     91|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|   4|           2|           2|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_done                     |   9|          2|    1|          2|
    |out_local_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |out_local_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |tmp_data_V_blk_n            |   9|          2|    1|          2|
    |tmp_data_V_din              |  21|          4|   16|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  87|         18|   22|         78|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |tmp_data_V_74_12_reg_54  |  16|   0|   16|          0|
    |tmp_data_V_74_23_reg_59  |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  36|   0|   36|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_done                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | Block_myproject_axi_.exit38_proc715 | return value |
|out_local_V_data_0_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_0_V        |    pointer   |
|out_local_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_0_V        |    pointer   |
|out_local_V_data_0_V_read     | out |    1|   ap_fifo  |         out_local_V_data_0_V        |    pointer   |
|out_local_V_data_1_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_1_V        |    pointer   |
|out_local_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_1_V        |    pointer   |
|out_local_V_data_1_V_read     | out |    1|   ap_fifo  |         out_local_V_data_1_V        |    pointer   |
|out_local_V_data_2_V_dout     |  in |   16|   ap_fifo  |         out_local_V_data_2_V        |    pointer   |
|out_local_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |         out_local_V_data_2_V        |    pointer   |
|out_local_V_data_2_V_read     | out |    1|   ap_fifo  |         out_local_V_data_2_V        |    pointer   |
|tmp_data_V_din                | out |   16|   ap_fifo  |              tmp_data_V             |    pointer   |
|tmp_data_V_full_n             |  in |    1|   ap_fifo  |              tmp_data_V             |    pointer   |
|tmp_data_V_write              | out |    1|   ap_fifo  |              tmp_data_V             |    pointer   |
+------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 4 [1/1] (2.18ns)   --->   "%empty = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V)" [firmware/myproject_axi.cpp:36]   --->   Operation 4 'read' 'empty' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_data_V_74_01 = extractvalue { i16, i16, i16 } %empty, 0" [firmware/myproject_axi.cpp:36]   --->   Operation 5 'extractvalue' 'tmp_data_V_74_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_data_V_74_12 = extractvalue { i16, i16, i16 } %empty, 1" [firmware/myproject_axi.cpp:36]   --->   Operation 6 'extractvalue' 'tmp_data_V_74_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V_74_23 = extractvalue { i16, i16, i16 } %empty, 2" [firmware/myproject_axi.cpp:36]   --->   Operation 7 'extractvalue' 'tmp_data_V_74_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_74_01)" [firmware/nnet_utils/nnet_types.h:34->firmware/myproject_axi.cpp:36]   --->   Operation 8 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 9 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_74_12)" [firmware/nnet_utils/nnet_types.h:34->firmware/myproject_axi.cpp:36]   --->   Operation 9 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %tmp_data_V, i16 %tmp_data_V_74_23)" [firmware/nnet_utils/nnet_types.h:34->firmware/myproject_axi.cpp:36]   --->   Operation 14 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_local_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_local_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (read         ) [ 0000]
tmp_data_V_74_01  (extractvalue ) [ 0000]
tmp_data_V_74_12  (extractvalue ) [ 0010]
tmp_data_V_74_23  (extractvalue ) [ 0011]
write_ln34        (write        ) [ 0000]
write_ln34        (write        ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
write_ln34        (write        ) [ 0000]
ret_ln0           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_local_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_local_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_local_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="empty_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="48" slack="0"/>
<pin id="26" dir="0" index="1" bw="16" slack="0"/>
<pin id="27" dir="0" index="2" bw="16" slack="0"/>
<pin id="28" dir="0" index="3" bw="16" slack="0"/>
<pin id="29" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="16" slack="0"/>
<pin id="37" dir="0" index="2" bw="16" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln34/1 write_ln34/2 write_ln34/3 "/>
</bind>
</comp>

<comp id="41" class="1004" name="tmp_data_V_74_01_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="48" slack="0"/>
<pin id="43" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_74_01/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_data_V_74_12_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="48" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_74_12/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_data_V_74_23_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="48" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_74_23/1 "/>
</bind>
</comp>

<comp id="54" class="1005" name="tmp_data_V_74_12_reg_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="1"/>
<pin id="56" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_74_12 "/>
</bind>
</comp>

<comp id="59" class="1005" name="tmp_data_V_74_23_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="2"/>
<pin id="61" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_74_23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="32"><net_src comp="2" pin="0"/><net_sink comp="24" pin=2"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="24" pin=3"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="24" pin="4"/><net_sink comp="41" pin=0"/></net>

<net id="45"><net_src comp="41" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="49"><net_src comp="24" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="24" pin="4"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="46" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="58"><net_src comp="54" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="62"><net_src comp="50" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="63"><net_src comp="59" pin="1"/><net_sink comp="34" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_data_V | {1 2 3 }
 - Input state : 
	Port: Block_myproject_axi_.exit38_proc715 : out_local_V_data_0_V | {1 }
	Port: Block_myproject_axi_.exit38_proc715 : out_local_V_data_1_V | {1 }
	Port: Block_myproject_axi_.exit38_proc715 : out_local_V_data_2_V | {1 }
  - Chain level:
	State 1
		write_ln34 : 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|   read   |    empty_read_fu_24    |
|----------|------------------------|
|   write  |     grp_write_fu_34    |
|----------|------------------------|
|          | tmp_data_V_74_01_fu_41 |
|extractvalue| tmp_data_V_74_12_fu_46 |
|          | tmp_data_V_74_23_fu_50 |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|tmp_data_V_74_12_reg_54|   16   |
|tmp_data_V_74_23_reg_59|   16   |
+-----------------------+--------+
|         Total         |   32   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_34 |  p2  |   3  |  16  |   48   ||    15   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   48   || 1.81475 ||    15   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   15   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   32   |   15   |
+-----------+--------+--------+--------+
