INCLUDES = $(HOLDIR)/examples/balanced_bst \
           .. \
           ../verilog
