<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE dramspec SYSTEM "DDR2-800-4-4-4.dtd">
<dramspec type="ddr2">
	<timing>
		<datarate>800000000</datarate>
		<clockGranularity>2</clockGranularity>
		<channels>2</channels>
		<channelWidth>8</channelWidth>
		<!--burgerBase, closePageBaseline, intel845g, sdramBase, sdramClosePage, sdramHiperf-->
		<physicalAddressMappingPolicy>closePageBaseline</physicalAddressMappingPolicy>
		<rowBufferPolicy>closePage</rowBufferPolicy>
		<ranks>2</ranks>
		<banks>4</banks>
		<rows>16384</rows>
		<rowSize>16</rowSize>
		<columns>1024</columns>
		<columnSize>16</columnSize>
		<tBufferDelay>8</tBufferDelay>
		<tBurst>8</tBurst>
		<tCAS>10</tCAS>
		<tCMD>2</tCMD>
		<tCWD>8</tCWD>
		<tFAW>30</tFAW>
		<!--time between a row access and data restoration in the data array-->
		<tRAS>34</tRAS>
		<!--minimum activate-to-activate timing (same bank)-->
		<tRC>44</tRC>
		<tRCD>10</tRCD>
		<!--minimum refresh-to-refresh cycle time-->
		<tRFC>102</tRFC>
		<!--minimum activate-to-activate timing (different bank)-->
		<tRRD>8</tRRD>
		<tRP>10</tRP>
		<tRTP>6</tRTP>
		<tRTRS>2</tRTRS>
		<tWR>12</tWR>
		<tWTR>6</tWTR>
		<postedCAS>true</postedCAS>
		<tAL>10</tAL>
		<autoRefresh>true</autoRefresh>
		<autoRefreshPolicy>refreshOneChanAllRankAllBank</autoRefreshPolicy>
		<!--given in us-->
		<refreshTime>64000</refreshTime>
		<!--average periodic refresh time-->
		<tREFI>6240</tREFI>
		<commandOrderingAlgorithm>strict</commandOrderingAlgorithm>
		<!--may be 'strict' or 'RIFF'-->
		<transactionOrderingAlgorithm>strict</transactionOrderingAlgorithm>
		<perBankQueueDepth>8</perBankQueueDepth>
		<!--sets FBD mode otherwise-->
		<systemConfigurationType>baseline</systemConfigurationType>
		<cacheLineSize>8</cacheLineSize>
		<historyQueueDepth>16</historyQueueDepth>
		<completionQueueDepth>32</completionQueueDepth>
		<transactionQueueDepth>8</transactionQueueDepth>
		<eventQueueDepth>8</eventQueueDepth>
		<refreshQueueDepth>8</refreshQueueDepth>
		<seniorityAgeLimit>256</seniorityAgeLimit>
		<readWriteGrouping>false</readWriteGrouping>
		<!--able to issue CAS+Pre commands, effective with close page-->
		<autoPrecharge>true</autoPrecharge>
	</timing>
	<power>
		<maxVCC>1.9</maxVCC>
		<systemVDD>1.8</systemVDD>
		<!--all are in mA-->
		<!--maximum active precharge current-->
		<IDD0>150</IDD0>
		<!--maximum precharge power-down standby current-->
		<IDD2P>7</IDD2P>
		<!--maximum precharge standby current-->
		<IDD2N>80</IDD2N>
		<!--maximum active power-down standby current-->
		<IDD3P>10</IDD3P>
		<!--maximum active standby current-->
		<IDD3N>85</IDD3N>
		<!--maximum read burst current-->
		<IDD4R>320</IDD4R>
		<!--maximum write burst current-->
		<IDD4W>315</IDD4W>
		<!--maximum burst refresh current-->
		<IDD5A>280</IDD5A>
	</power>
	<simulationParameters>
		<shortBurstRatio>.5</shortBurstRatio>
		<readPercentage>.5</readPercentage>
	</simulationParameters>
</dramspec>