{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770836027646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770836027647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 13:53:47 2026 " "Processing started: Wed Feb 11 13:53:47 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770836027647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770836027647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder -c Adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770836027647 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770836029839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ssand123/downloads/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/ssand123/downloads/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "../clk_div.vhd" "" { Text "C:/Users/ssand123/Downloads/clk_div.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030463 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../clk_div.vhd" "" { Text "C:/Users/ssand123/Downloads/clk_div.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitComparator-rtl " "Found design unit 1: EightBitComparator-rtl" {  } { { "EightBitComparator.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitComparator " "Found entity 1: EightBitComparator" {  } { { "EightBitComparator.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitrippleadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitrippleadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitRippleAdder-rtl " "Found design unit 1: EightBitRippleAdder-rtl" {  } { { "EightBitRippleAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitRippleAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitRippleAdder " "Found entity 1: EightBitRippleAdder" {  } { { "EightBitRippleAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitRippleAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "FullAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-rtl " "Found design unit 1: HalfAdder-rtl" {  } { { "HalfAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/HalfAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030495 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NineBitAdderSubtractor-rtl " "Found design unit 1: NineBitAdderSubtractor-rtl" {  } { { "NineBitAdderSubtractor.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/NineBitAdderSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030495 ""} { "Info" "ISGN_ENTITY_NAME" "1 NineBitAdderSubtractor " "Found entity 1: NineBitAdderSubtractor" {  } { { "NineBitAdderSubtractor.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/NineBitAdderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderdatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderdatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderDataPath-rtl " "Found design unit 1: AdderDataPath-rtl" {  } { { "AdderDataPath.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/AdderDataPath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030495 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderDataPath " "Found entity 1: AdderDataPath" {  } { { "AdderDataPath.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/AdderDataPath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addercontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addercontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderControlUnit-rtl " "Found design unit 1: AdderControlUnit-rtl" {  } { { "AdderControlUnit.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/AdderControlUnit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderControlUnit " "Found entity 1: AdderControlUnit" {  } { { "AdderControlUnit.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/AdderControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitgpregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitgpregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitGPRegister-structural " "Found design unit 1: EightBitGPRegister-structural" {  } { { "EightBitGPRegister.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitGPRegister.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitGPRegister " "Found entity 1: EightBitGPRegister" {  } { { "EightBitGPRegister.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitGPRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingpointadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file floatingpointadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatingPointAdder-rtl " "Found design unit 1: FloatingPointAdder-rtl" {  } { { "FloatingPointAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointAdder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatingPointAdder " "Found entity 1: FloatingPointAdder" {  } { { "FloatingPointAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/enARdFF_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/enARdFF_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eighttoonemux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eighttoonemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightToOneMux-rtl " "Found design unit 1: EightToOneMux-rtl" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightToOneMux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightToOneMux " "Found entity 1: EightToOneMux" {  } { { "EightToOneMux.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightToOneMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-rtl " "Found design unit 1: dflipflop-rtl" {  } { { "dflipflop.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/dflipflop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitrippleadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitrippleadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NineBitRippleAdder-rtl " "Found design unit 1: NineBitRippleAdder-rtl" {  } { { "NineBitRippleAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/NineBitRippleAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""} { "Info" "ISGN_ENTITY_NAME" "1 NineBitRippleAdder " "Found entity 1: NineBitRippleAdder" {  } { { "NineBitRippleAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/NineBitRippleAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitgpregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ninebitgpregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NineBitGPRegister-structural " "Found design unit 1: NineBitGPRegister-structural" {  } { { "NineBitGPRegister.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/NineBitGPRegister.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""} { "Info" "ISGN_ENTITY_NAME" "1 NineBitGPRegister " "Found entity 1: NineBitGPRegister" {  } { { "NineBitGPRegister.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/NineBitGPRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twotoone8bitmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twotoone8bitmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoToOne8BitMux-rtl " "Found design unit 1: TwoToOne8BitMux-rtl" {  } { { "TwoToOne8BitMux.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/TwoToOne8BitMux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoToOne8BitMux " "Found entity 1: TwoToOne8BitMux" {  } { { "TwoToOne8BitMux.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/TwoToOne8BitMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to1_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_top-rtl " "Found design unit 1: mux_2to1_top-rtl" {  } { { "mux_2to1_top.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/mux_2to1_top.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_top " "Found entity 1: mux_2to1_top" {  } { { "mux_2to1_top.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/mux_2to1_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightBitAdderSubtractor-rtl " "Found design unit 1: EightBitAdderSubtractor-rtl" {  } { { "EightBitAdderSubtractor.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitAdderSubtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightBitAdderSubtractor " "Found entity 1: EightBitAdderSubtractor" {  } { { "EightBitAdderSubtractor.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitAdderSubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eighttothreeencoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eighttothreeencoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EightToThreeEncoder-rtl " "Found design unit 1: EightToThreeEncoder-rtl" {  } { { "EightToThreeEncoder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightToThreeEncoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""} { "Info" "ISGN_ENTITY_NAME" "1 EightToThreeEncoder " "Found entity 1: EightToThreeEncoder" {  } { { "EightToThreeEncoder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightToThreeEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplierdatapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplierdatapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplierDataPath-rtl " "Found design unit 1: MultiplierDataPath-rtl" {  } { { "MultiplierDataPath.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/MultiplierDataPath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplierDataPath " "Found entity 1: MultiplierDataPath" {  } { { "MultiplierDataPath.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/MultiplierDataPath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliercontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multipliercontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiplierControlUnit-rtl " "Found design unit 1: MultiplierControlUnit-rtl" {  } { { "MultiplierControlUnit.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/MultiplierControlUnit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiplierControlUnit " "Found entity 1: MultiplierControlUnit" {  } { { "MultiplierControlUnit.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/MultiplierControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "floatingpointmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file floatingpointmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FloatingPointMultiplier-rtl " "Found design unit 1: FloatingPointMultiplier-rtl" {  } { { "FloatingPointMultiplier.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointMultiplier.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030557 ""} { "Info" "ISGN_ENTITY_NAME" "1 FloatingPointMultiplier " "Found entity 1: FloatingPointMultiplier" {  } { { "FloatingPointMultiplier.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointMultiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpDemo-s_fpDemo " "Found design unit 1: fpDemo-s_fpDemo" {  } { { "Adder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/Adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030557 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpDemo " "Found entity 1: fpDemo" {  } { { "Adder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/ssand123/Downloads/LabTest/TopLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770836030557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770836030557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770836030742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpDemo fpDemo:inst2 " "Elaborating entity \"fpDemo\" for hierarchy \"fpDemo:inst2\"" {  } { { "TopLevel.bdf" "inst2" { Schematic "C:/Users/ssand123/Downloads/LabTest/TopLevel.bdf" { { 224 584 792 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FloatingPointAdder fpDemo:inst2\|FloatingPointAdder:FP " "Elaborating entity \"FloatingPointAdder\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\"" {  } { { "Adder.vhd" "FP" { Text "C:/Users/ssand123/Downloads/LabTest/Adder.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030769 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_CLRS FloatingPointAdder.vhd(62) " "VHDL Signal Declaration warning at FloatingPointAdder.vhd(62): used implicit default value for signal \"int_CLRS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FloatingPointAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointAdder.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770836030769 "|FloatingPointAdder"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_LDAS FloatingPointAdder.vhd(62) " "VHDL Signal Declaration warning at FloatingPointAdder.vhd(62): used implicit default value for signal \"int_LDAS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FloatingPointAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointAdder.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770836030769 "|FloatingPointAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_regAm FloatingPointAdder.vhd(65) " "Verilog HDL or VHDL warning at FloatingPointAdder.vhd(65): object \"int_regAm\" assigned a value but never read" {  } { { "FloatingPointAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointAdder.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770836030769 "|FloatingPointAdder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_regBm FloatingPointAdder.vhd(65) " "Verilog HDL or VHDL warning at FloatingPointAdder.vhd(65): object \"int_regBm\" assigned a value but never read" {  } { { "FloatingPointAdder.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointAdder.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770836030769 "|FloatingPointAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderDataPath fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp " "Elaborating entity \"AdderDataPath\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\"" {  } { { "FloatingPointAdder.vhd" "dp" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointAdder.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitComparator fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitComparator:C0 " "Elaborating entity \"EightBitComparator\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitComparator:C0\"" {  } { { "AdderDataPath.vhd" "C0" { Text "C:/Users/ssand123/Downloads/LabTest/AdderDataPath.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030769 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "gnd EightBitComparator.vhd(22) " "VHDL Signal Declaration warning at EightBitComparator.vhd(22): used explicit default value for signal \"gnd\" because signal was never assigned a value" {  } { { "EightBitComparator.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitComparator.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1770836030769 "|FloatingPointAdder|AdderDataPath:dp|EightBitComparator:C0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitComparator:C0\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitComparator:C0\|oneBitComparator:comp7\"" {  } { { "EightBitComparator.vhd" "comp7" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitComparator.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitAdderSubtractor fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitAdderSubtractor:S0 " "Elaborating entity \"EightBitAdderSubtractor\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitAdderSubtractor:S0\"" {  } { { "AdderDataPath.vhd" "S0" { Text "C:/Users/ssand123/Downloads/LabTest/AdderDataPath.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitRippleAdder fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitAdderSubtractor:S0\|EightBitRippleAdder:RA " "Elaborating entity \"EightBitRippleAdder\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitAdderSubtractor:S0\|EightBitRippleAdder:RA\"" {  } { { "EightBitAdderSubtractor.vhd" "RA" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitAdderSubtractor.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitAdderSubtractor:S0\|EightBitRippleAdder:RA\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitAdderSubtractor:S0\|EightBitRippleAdder:RA\|FullAdder:FA0\"" {  } { { "EightBitRippleAdder.vhd" "FA0" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitRippleAdder.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitAdderSubtractor:S0\|EightBitRippleAdder:RA\|FullAdder:FA0\|HalfAdder:ha_high " "Elaborating entity \"HalfAdder\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitAdderSubtractor:S0\|EightBitRippleAdder:RA\|FullAdder:FA0\|HalfAdder:ha_high\"" {  } { { "FullAdder.vhd" "ha_high" { Text "C:/Users/ssand123/Downloads/LabTest/FullAdder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitGPRegister fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitGPRegister:DC " "Elaborating entity \"EightBitGPRegister\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitGPRegister:DC\"" {  } { { "AdderDataPath.vhd" "DC" { Text "C:/Users/ssand123/Downloads/LabTest/AdderDataPath.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightToThreeEncoder fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitGPRegister:DC\|EightToThreeEncoder:op_encoder " "Elaborating entity \"EightToThreeEncoder\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitGPRegister:DC\|EightToThreeEncoder:op_encoder\"" {  } { { "EightBitGPRegister.vhd" "op_encoder" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitGPRegister.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightToOneMux fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitGPRegister:DC\|EightToOneMux:\\gen_bits:0:mux_inst " "Elaborating entity \"EightToOneMux\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitGPRegister:DC\|EightToOneMux:\\gen_bits:0:mux_inst\"" {  } { { "EightBitGPRegister.vhd" "\\gen_bits:0:mux_inst" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitGPRegister.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836030996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitGPRegister:DC\|enARdFF_2:\\gen_bits:0:dff_inst " "Elaborating entity \"enARdFF_2\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|EightBitGPRegister:DC\|enARdFF_2:\\gen_bits:0:dff_inst\"" {  } { { "EightBitGPRegister.vhd" "\\gen_bits:0:dff_inst" { Text "C:/Users/ssand123/Downloads/LabTest/EightBitGPRegister.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836031012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NineBitGPRegister fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|NineBitGPRegister:RA " "Elaborating entity \"NineBitGPRegister\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|NineBitGPRegister:RA\"" {  } { { "AdderDataPath.vhd" "RA" { Text "C:/Users/ssand123/Downloads/LabTest/AdderDataPath.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836031043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NineBitAdderSubtractor fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|NineBitGPRegister:RA\|NineBitAdderSubtractor:INC " "Elaborating entity \"NineBitAdderSubtractor\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|NineBitGPRegister:RA\|NineBitAdderSubtractor:INC\"" {  } { { "NineBitGPRegister.vhd" "INC" { Text "C:/Users/ssand123/Downloads/LabTest/NineBitGPRegister.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836031059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NineBitRippleAdder fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|NineBitGPRegister:RA\|NineBitAdderSubtractor:INC\|NineBitRippleAdder:RA " "Elaborating entity \"NineBitRippleAdder\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|NineBitGPRegister:RA\|NineBitAdderSubtractor:INC\|NineBitRippleAdder:RA\"" {  } { { "NineBitAdderSubtractor.vhd" "RA" { Text "C:/Users/ssand123/Downloads/LabTest/NineBitAdderSubtractor.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836031059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwoToOne8BitMux fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|TwoToOne8BitMux:MXE " "Elaborating entity \"TwoToOne8BitMux\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|TwoToOne8BitMux:MXE\"" {  } { { "AdderDataPath.vhd" "MXE" { Text "C:/Users/ssand123/Downloads/LabTest/AdderDataPath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836031588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_top fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|mux_2to1_top:MXS " "Elaborating entity \"mux_2to1_top\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderDataPath:dp\|mux_2to1_top:MXS\"" {  } { { "AdderDataPath.vhd" "MXS" { Text "C:/Users/ssand123/Downloads/LabTest/AdderDataPath.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836031730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderControlUnit fpDemo:inst2\|FloatingPointAdder:FP\|AdderControlUnit:cp " "Elaborating entity \"AdderControlUnit\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderControlUnit:cp\"" {  } { { "FloatingPointAdder.vhd" "cp" { Text "C:/Users/ssand123/Downloads/LabTest/FloatingPointAdder.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836031730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop fpDemo:inst2\|FloatingPointAdder:FP\|AdderControlUnit:cp\|dflipflop:S0_REG " "Elaborating entity \"dflipflop\" for hierarchy \"fpDemo:inst2\|FloatingPointAdder:FP\|AdderControlUnit:cp\|dflipflop:S0_REG\"" {  } { { "AdderControlUnit.vhd" "S0_REG" { Text "C:/Users/ssand123/Downloads/LabTest/AdderControlUnit.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836031730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst\"" {  } { { "TopLevel.bdf" "inst" { Schematic "C:/Users/ssand123/Downloads/LabTest/TopLevel.bdf" { { 360 392 600 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770836031751 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1770836032499 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dflipflop.vhd" "" { Text "C:/Users/ssand123/Downloads/LabTest/dflipflop.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1770836032541 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1770836032541 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/ssand123/Downloads/LabTest/TopLevel.bdf" { { 296 816 992 312 "LEDG\[7\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770836032580 "|TopLevel|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "TopLevel.bdf" "" { Schematic "C:/Users/ssand123/Downloads/LabTest/TopLevel.bdf" { { 280 840 1016 296 "LEDR\[7..0\]" "" } { 264 840 1016 280 "LEDR\[14..8\]" "" } { 248 808 984 264 "LEDR\[15\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770836032580 "|TopLevel|LEDR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770836032580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770836032701 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1770836032864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770836033718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770836033718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770836033780 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770836033780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770836033780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770836033780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770836033843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 13:53:53 2026 " "Processing ended: Wed Feb 11 13:53:53 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770836033843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770836033843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770836033843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770836033843 ""}
