# Risc_V
Single cycle implementation of riscv in system verilog
