LIST ExcludePackageForSynthesis
LIST leon3mp
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/stdio.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/testlib.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/util/util.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/sparc/sparc_disas.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/sparc/cpu_disas.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/dma2ahb_tp.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/amba_tp.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/synplify/sim/synplify.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/synplify/sim/synattr.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/sim_pll.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/lpddr2_phy_inferred.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pkg.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pci_master.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pci_target.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pci_arb.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/sim.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/sram.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/sram16.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/phy.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ahbrep.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/delay_wire.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/pwm_check.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ddrram.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ddr2ram.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ddr3ram.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtagtst.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/mig_interface_model.v,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c_slave_model.v,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/utilities/conversions.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/utilities/gen_utils.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/flash/flash.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/flash/s25fl064a.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/flash/m25p80.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/fifo/idt7202.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/micron/sdram/mobile_sdr.v,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/micron/sdram/components.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/micron/sdram/mt48lc16m16a2.vhd,hdl"
VALUE "<project>/rvex-lib/rvex/core/core_listOpcodes_tb.vhd,hdl"
VALUE "<project>/rvex-lib/rvex/core/core_cfgCtrl_tb.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/work/debug/debug.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/work/debug/grtestmod.vhd,hdl"
VALUE "<project>//home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/work/debug/cpu_disas.vhd,hdl"
VALUE "<project>/testbench.vhd,hdl"
