

================================================================
== Vitis HLS Report for 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
================================================================
* Date:           Sun Mar  2 10:35:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        yuv_filter_soultion4
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     |                    Pipeline                    |
    |   min   |   max   |    min   |    max    |   min  |   max   |                      Type                      |
    +---------+---------+----------+-----------+--------+---------+------------------------------------------------+
    |   120080|  7372880|  1.201 ms|  73.729 ms|  120003|  7372803|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+--------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |   120078|  7372878|        82|          3|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|    752|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    391|    -|
|Register         |        -|    -|     755|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     755|   1271|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_5ns_15ns_15_4_1_U20  |mac_muladd_8ns_5ns_15ns_15_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_7ns_8ns_15_4_1_U18   |mac_muladd_8ns_7ns_8ns_15_4_1   |  i0 * i1 + i2|
    |mac_muladd_8ns_7s_8ns_15_4_1_U17    |mac_muladd_8ns_7s_8ns_15_4_1    |  i0 * i1 + i2|
    |mac_muladd_8ns_8s_16s_16_4_1_U19    |mac_muladd_8ns_8s_16s_16_4_1    |  i0 + i1 * i2|
    |mac_muladd_8ns_8s_16s_16_4_1_U21    |mac_muladd_8ns_8s_16s_16_4_1    |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_293_p2            |         +|   0|  0|  23|          16|           1|
    |add_ln76_fu_263_p2              |         +|   0|  0|  39|          32|           1|
    |add_ln79_1_fu_331_p2            |         +|   0|  0|  27|          27|          27|
    |add_ln79_fu_347_p2              |         +|   0|  0|  23|          16|           1|
    |add_ln81_1_fu_341_p2            |         +|   0|  0|  27|          27|          27|
    |add_ln81_fu_366_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln82_fu_395_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln83_fu_424_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln84_2_fu_671_p2            |         +|   0|  0|  16|          16|          16|
    |add_ln84_3_fu_663_p2            |         +|   0|  0|  16|          16|          16|
    |add_ln84_4_fu_624_p2            |         +|   0|  0|  15|          15|          15|
    |add_ln86_1_fu_596_p2            |         +|   0|  0|  23|          16|          16|
    |grp_fu_753_p2                   |         +|   0|  0|  23|          16|          16|
    |grp_fu_763_p2                   |         +|   0|  0|  15|          15|           8|
    |p_yuv_channels_ch1_din          |         +|   0|  0|  15|           8|           5|
    |sub_ln85_fu_543_p2              |         -|   0|  0|  20|          15|          15|
    |sub_ln86_1_fu_583_p2            |         -|   0|  0|  14|          14|          14|
    |sub_ln86_fu_566_p2              |         -|   0|  0|  14|           1|          14|
    |ap_block_pp0_stage0_01001_grp7  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp8  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp9  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp5  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp6  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1261               |       and|   0|  0|   2|           1|           1|
    |ap_condition_1265               |       and|   0|  0|   2|           1|           1|
    |icmp_ln76_fu_257_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln79_fu_280_p2             |      icmp|   0|  0|  23|          16|          16|
    |lshr_ln81_fu_464_p2             |      lshr|   0|  0|  35|          16|          16|
    |lshr_ln82_fu_488_p2             |      lshr|   0|  0|  35|          16|          16|
    |lshr_ln83_fu_512_p2             |      lshr|   0|  0|  35|          16|          16|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001       |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001       |        or|   0|  0|   2|           1|           1|
    |select_ln61_fu_285_p3           |    select|   0|  0|  16|           1|           1|
    |select_ln76_fu_299_p3           |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln85_fu_709_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln86_fu_722_p2              |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 752|         555|         515|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter27              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter14_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter15_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter16_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter17_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter18_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter19_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter20_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter21_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter22_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter23_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter24_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter25_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter26_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   32|         64|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |indvar_flatten_fu_148                 |   9|          2|   32|         64|
    |m_axi_gmem_0_ARADDR                   |  20|          4|   64|        256|
    |p_yuv_channels_ch1_blk_n              |   9|          2|    1|          2|
    |p_yuv_channels_ch2_blk_n              |   9|          2|    1|          2|
    |p_yuv_channels_ch3_blk_n              |   9|          2|    1|          2|
    |x_fu_144                              |   9|          2|   16|         32|
    |y_fu_140                              |   9|          2|   16|         32|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 391|         86|  196|        522|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |B_reg_902                                  |   8|   0|    8|          0|
    |G_reg_885                                  |   8|   0|    8|          0|
    |G_reg_885_pp0_iter26_reg                   |   8|   0|    8|          0|
    |R_reg_868                                  |   8|   0|    8|          0|
    |R_reg_868_pp0_iter26_reg                   |   8|   0|    8|          0|
    |add_ln81_1_reg_825                         |  27|   0|   27|          0|
    |add_ln86_1_reg_919                         |  16|   0|   16|          0|
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp5_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp7_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp8_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp9_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp6_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |bit_sel2_reg_929                           |   1|   0|    1|          0|
    |bit_sel_reg_944                            |   1|   0|    1|          0|
    |gmem_addr_3_read_reg_874                   |  16|   0|   16|          0|
    |gmem_addr_3_reg_841                        |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_890                   |  16|   0|   16|          0|
    |gmem_addr_4_reg_852                        |  64|   0|   64|          0|
    |gmem_addr_read_reg_863                     |  16|   0|   16|          0|
    |gmem_addr_reg_830                          |  64|   0|   64|          0|
    |icmp_ln76_reg_821                          |   1|   0|    1|          0|
    |indvar_flatten_fu_148                      |  32|   0|   32|          0|
    |part_sel4_reg_934                          |   7|   0|    7|          0|
    |part_sel_reg_949                           |   7|   0|    7|          0|
    |trunc_ln3_reg_939                          |   8|   0|    8|          0|
    |trunc_ln81_reg_836                         |   1|   0|    1|          0|
    |trunc_ln82_reg_847                         |   1|   0|    1|          0|
    |trunc_ln83_reg_858                         |   1|   0|    1|          0|
    |x_fu_144                                   |  16|   0|   16|          0|
    |y_fu_140                                   |  16|   0|   16|          0|
    |zext_ln84_1_reg_895                        |   8|   0|   16|          8|
    |zext_ln84_1_reg_895_pp0_iter26_reg         |   8|   0|   16|          8|
    |icmp_ln76_reg_821                          |  64|  32|    1|          0|
    |trunc_ln81_reg_836                         |  64|  32|    1|          0|
    |trunc_ln82_reg_847                         |  64|  32|    1|          0|
    |trunc_ln83_reg_858                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 755| 128|  519|         16|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y|  return value|
|m_axi_gmem_0_AWVALID               |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWREADY               |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWADDR                |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWID                  |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWLEN                 |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWSIZE                |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWBURST               |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWLOCK                |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWCACHE               |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWPROT                |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWQOS                 |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWREGION              |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_AWUSER                |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WVALID                |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WREADY                |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WDATA                 |  out|   16|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WSTRB                 |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WLAST                 |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WID                   |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_WUSER                 |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARVALID               |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARREADY               |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARADDR                |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARID                  |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARLEN                 |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARSIZE                |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARBURST               |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARLOCK                |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARCACHE               |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARPROT                |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARQOS                 |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARREGION              |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_ARUSER                |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RVALID                |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RREADY                |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RDATA                 |   in|   16|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RLAST                 |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RID                   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RFIFONUM              |   in|   10|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RUSER                 |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_RRESP                 |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BVALID                |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BREADY                |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BRESP                 |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BID                   |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_0_BUSER                 |   in|    1|       m_axi|                                              gmem|       pointer|
|p_yuv_channels_ch1_din             |  out|    8|     ap_fifo|                                p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch1_full_n          |   in|    1|     ap_fifo|                                p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch1_write           |  out|    1|     ap_fifo|                                p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch1_num_data_valid  |   in|    3|     ap_fifo|                                p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch1_fifo_cap        |   in|    3|     ap_fifo|                                p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch2_din             |  out|    8|     ap_fifo|                                p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch2_full_n          |   in|    1|     ap_fifo|                                p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch2_write           |  out|    1|     ap_fifo|                                p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch2_num_data_valid  |   in|    3|     ap_fifo|                                p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch2_fifo_cap        |   in|    3|     ap_fifo|                                p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch3_din             |  out|    8|     ap_fifo|                                p_yuv_channels_ch3|       pointer|
|p_yuv_channels_ch3_full_n          |   in|    1|     ap_fifo|                                p_yuv_channels_ch3|       pointer|
|p_yuv_channels_ch3_write           |  out|    1|     ap_fifo|                                p_yuv_channels_ch3|       pointer|
|p_yuv_channels_ch3_num_data_valid  |   in|    3|     ap_fifo|                                p_yuv_channels_ch3|       pointer|
|p_yuv_channels_ch3_fifo_cap        |   in|    3|     ap_fifo|                                p_yuv_channels_ch3|       pointer|
|bound                              |   in|   32|     ap_none|                                             bound|        scalar|
|height                             |   in|   16|     ap_none|                                            height|        scalar|
|in_channels_ch1                    |   in|   64|     ap_none|                                   in_channels_ch1|        scalar|
|in_channels_ch2                    |   in|   64|     ap_none|                                   in_channels_ch2|        scalar|
|in_channels_ch3                    |   in|   64|     ap_none|                                   in_channels_ch3|        scalar|
+-----------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 82


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 82
* Pipeline : 1
  Pipeline-0 : II = 3, D = 82, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 85 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 86 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 87 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_22, i32 0, i32 0, void @empty_16, i32 64, i32 0, void @empty_15, void @empty_14, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%in_channels_ch3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_channels_ch3"   --->   Operation 92 'read' 'in_channels_ch3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%in_channels_ch2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_channels_ch2"   --->   Operation 93 'read' 'in_channels_ch2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%in_channels_ch1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_channels_ch1"   --->   Operation 94 'read' 'in_channels_ch1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height"   --->   Operation 95 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 96 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (1.58ns)   --->   "%store_ln61 = store i16 0, i16 %x" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 98 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln61 = store i16 0, i16 %y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 99 'store' 'store_ln61' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 100 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 101 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (2.55ns)   --->   "%icmp_ln76 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 102 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc83.loopexit.i, void %rgb2yuv.1.exit.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 103 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln76 = add i32 %indvar_flatten_load, i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 104 'add' 'add_ln76' <Predicate = (!icmp_ln76)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln76 = store i32 %add_ln76, i32 %indvar_flatten" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 105 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.10>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%y_load = load i16 %y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 106 'load' 'y_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%x_load = load i16 %x" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 107 'load' 'x_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.07ns)   --->   "%icmp_ln79 = icmp_eq  i16 %y_load, i16 %height_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 108 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.80ns)   --->   "%select_ln61 = select i1 %icmp_ln79, i16 0, i16 %y_load" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 109 'select' 'select_ln61' <Predicate = (!icmp_ln76)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (2.07ns)   --->   "%add_ln76_1 = add i16 %x_load, i16 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 110 'add' 'add_ln76_1' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.80ns)   --->   "%select_ln76 = select i1 %icmp_ln79, i16 %add_ln76_1, i16 %x_load" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 111 'select' 'select_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln76, i10 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 112 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i26 %tmp" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 113 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln76, i8 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 114 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i24 %tmp_10" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 115 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_1 = add i27 %zext_ln79_1, i27 %zext_ln79_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 116 'add' 'add_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i16 %select_ln61" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 117 'zext' 'zext_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln81_1 = add i27 %add_ln79_1, i27 %zext_ln79" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 118 'add' 'add_ln81_1' <Predicate = (!icmp_ln76)> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (2.07ns)   --->   "%add_ln79 = add i16 %select_ln61, i16 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 119 'add' 'add_ln79' <Predicate = (!icmp_ln76)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln61 = store i16 %select_ln76, i16 %x" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 120 'store' 'store_ln61' <Predicate = (!icmp_ln76)> <Delay = 1.58>
ST_2 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln61 = store i16 %add_ln79, i16 %y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 121 'store' 'store_ln61' <Predicate = (!icmp_ln76)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i27 %add_ln81_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 122 'zext' 'zext_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (3.52ns)   --->   "%add_ln81 = add i64 %zext_ln81, i64 %in_channels_ch1_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 123 'add' 'add_ln81' <Predicate = (!icmp_ln76)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln81, i32 1, i32 63" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 124 'partselect' 'trunc_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i63 %trunc_ln" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 125 'sext' 'sext_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %sext_ln81" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 126 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i64 %add_ln81" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 127 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (3.52ns)   --->   "%add_ln82 = add i64 %zext_ln81, i64 %in_channels_ch2_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 128 'add' 'add_ln82' <Predicate = (!icmp_ln76)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln82, i32 1, i32 63" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 129 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i63 %trunc_ln1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 130 'sext' 'sext_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i64 %sext_ln82" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 131 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i64 %add_ln82" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 132 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (3.52ns)   --->   "%add_ln83 = add i64 %zext_ln81, i64 %in_channels_ch3_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 133 'add' 'add_ln83' <Predicate = (!icmp_ln76)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln83, i32 1, i32 63" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 134 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i63 %trunc_ln2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 135 'sext' 'sext_ln83' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i64 %sext_ln83" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 136 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i64 %add_ln83" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 137 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 138 [71/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 139 [70/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 140 [71/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 140 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 141 [69/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 142 [70/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 142 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 143 [71/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 143 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 144 [68/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 145 [69/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 145 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 146 [70/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 146 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 147 [67/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 148 [68/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 148 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 149 [69/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 149 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 150 [66/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 151 [67/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 151 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 152 [68/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 152 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 153 [65/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 154 [66/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 154 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 155 [67/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 155 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 156 [64/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 157 [65/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 157 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 158 [66/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 158 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 159 [63/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 159 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 160 [64/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 160 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 161 [65/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 161 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 162 [62/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 162 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 163 [63/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 163 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 164 [64/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 164 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 165 [61/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 166 [62/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 166 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 167 [63/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 167 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 168 [60/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 168 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 169 [61/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 169 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 170 [62/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 170 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 171 [59/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 171 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 172 [60/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 172 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 173 [61/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 173 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 174 [58/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 174 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 175 [59/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 175 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 176 [60/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 176 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 177 [57/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 177 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 178 [58/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 178 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 179 [59/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 179 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 180 [56/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 180 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 181 [57/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 181 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 182 [58/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 182 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 183 [55/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 183 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 184 [56/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 184 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 185 [57/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 185 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 186 [54/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 186 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 187 [55/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 187 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 188 [56/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 188 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 189 [53/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 189 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 190 [54/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 190 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 191 [55/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 191 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 192 [52/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 192 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 193 [53/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 193 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 194 [54/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 194 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 195 [51/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 195 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 196 [52/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 196 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 197 [53/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 197 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 198 [50/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 198 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 199 [51/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 199 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 200 [52/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 200 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 201 [49/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 201 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 202 [50/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 202 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 203 [51/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 203 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 204 [48/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 204 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 205 [49/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 205 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 206 [50/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 206 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 207 [47/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 207 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 208 [48/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 208 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 209 [49/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 209 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 210 [46/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 210 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 211 [47/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 211 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 212 [48/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 212 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 213 [45/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 213 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 214 [46/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 214 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 215 [47/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 215 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 216 [44/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 216 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 217 [45/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 217 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 218 [46/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 218 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 219 [43/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 219 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 220 [44/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 220 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 221 [45/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 221 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 222 [42/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 222 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 223 [43/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 223 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 224 [44/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 224 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 225 [41/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 225 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 226 [42/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 226 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 227 [43/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 227 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 228 [40/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 228 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 229 [41/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 229 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 230 [42/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 230 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 231 [39/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 231 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 232 [40/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 232 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 233 [41/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 233 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 234 [38/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 234 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 235 [39/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 235 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 236 [40/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 236 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 237 [37/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 237 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 238 [38/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 238 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 239 [39/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 239 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 240 [36/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 240 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 241 [37/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 241 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 242 [38/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 242 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 243 [35/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 243 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 244 [36/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 244 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 245 [37/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 245 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 246 [34/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 246 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 247 [35/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 247 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 248 [36/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 248 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 249 [33/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 249 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 250 [34/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 250 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 251 [35/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 251 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 252 [32/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 252 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 253 [33/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 253 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 254 [34/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 254 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 255 [31/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 255 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 256 [32/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 256 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 257 [33/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 257 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 258 [30/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 258 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 259 [31/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 259 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 260 [32/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 260 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 261 [29/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 261 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 262 [30/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 262 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 263 [31/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 263 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 264 [28/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 264 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 265 [29/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 265 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 266 [30/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 266 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 267 [27/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 267 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 268 [28/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 268 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 269 [29/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 269 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 270 [26/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 270 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 271 [27/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 271 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 272 [28/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 272 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 273 [25/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 273 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 274 [26/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 274 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 275 [27/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 275 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 276 [24/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 276 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 277 [25/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 277 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 278 [26/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 278 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 279 [23/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 280 [24/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 280 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 281 [25/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 281 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 282 [22/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 282 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 283 [23/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 283 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 284 [24/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 284 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 285 [21/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 285 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 286 [22/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 286 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 287 [23/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 287 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 288 [20/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 288 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 289 [21/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 289 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 290 [22/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 290 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 291 [19/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 291 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 292 [20/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 292 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 293 [21/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 293 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 294 [18/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 294 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 295 [19/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 295 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 296 [20/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 296 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 297 [17/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 297 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 298 [18/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 298 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 299 [19/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 299 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 300 [16/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 300 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 301 [17/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 301 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 302 [18/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 302 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 303 [15/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 303 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 304 [16/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 304 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 305 [17/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 305 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 306 [14/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 306 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 307 [15/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 307 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 308 [16/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 308 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 309 [13/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 309 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 310 [14/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 310 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 311 [15/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 311 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 312 [12/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 312 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 313 [13/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 313 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 314 [14/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 314 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 315 [11/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 315 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 316 [12/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 316 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 317 [13/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 317 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 318 [10/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 318 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 319 [11/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 319 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 320 [12/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 320 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 321 [9/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 321 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 322 [10/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 322 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 323 [11/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 323 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 324 [8/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 324 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 325 [9/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 325 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 326 [10/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 326 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 327 [7/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 327 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 328 [8/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 328 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 329 [9/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 329 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 330 [6/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 330 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 331 [7/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 331 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 332 [8/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 332 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 333 [5/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 333 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 334 [6/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 334 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 335 [7/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 335 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 336 [4/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 336 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 337 [5/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 337 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 338 [6/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 338 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 339 [3/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 339 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 340 [4/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 340 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 341 [5/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 341 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 342 [2/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 342 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 343 [3/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 343 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 344 [4/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 344 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 7.30>
ST_74 : Operation 345 [1/71] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 345 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 346 [2/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 346 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 347 [3/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 347 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 7.30>
ST_75 : Operation 348 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 348 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 349 [1/71] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_3, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 349 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 350 [2/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 350 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 7.30>
ST_76 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln81, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 351 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i4 %shl_ln" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 352 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 353 [1/1] (3.98ns)   --->   "%lshr_ln81 = lshr i16 %gmem_addr_read, i16 %zext_ln81_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 353 'lshr' 'lshr_ln81' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 354 [1/1] (0.00ns)   --->   "%R = trunc i16 %lshr_ln81" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 354 'trunc' 'R' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 355 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr_3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 355 'read' 'gmem_addr_3_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 356 [1/71] (7.30ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr_4, i64 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 356 'readreq' 'gmem_load_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_76 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i8 %R" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 357 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 358 [3/3] (1.05ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i15 %zext_ln84, i15 32730" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 358 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 359 [3/3] (1.05ns) (grouped into DSP with root node add_ln86)   --->   "%mul_ln86_1 = mul i15 %zext_ln84, i15 122" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 359 'mul' 'mul_ln86_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 77 <SV = 76> <Delay = 7.30>
ST_77 : Operation 360 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln82, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 360 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i4 %shl_ln1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 361 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 362 [1/1] (3.98ns)   --->   "%lshr_ln82 = lshr i16 %gmem_addr_3_read, i16 %zext_ln82" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 362 'lshr' 'lshr_ln82' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 363 [1/1] (0.00ns)   --->   "%G = trunc i16 %lshr_ln82" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 363 'trunc' 'G' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 364 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr_4" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 364 'read' 'gmem_addr_4_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i8 %G" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 365 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 366 [3/3] (1.05ns) (grouped into DSP with root node add_ln85_2)   --->   "%mul_ln85 = mul i16 %zext_ln84_1, i16 65462" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 366 'mul' 'mul_ln85' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 367 [2/3] (1.05ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i15 %zext_ln84, i15 32730" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 367 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 368 [2/3] (1.05ns) (grouped into DSP with root node add_ln86)   --->   "%mul_ln86_1 = mul i15 %zext_ln84, i15 122" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 368 'mul' 'mul_ln86_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 78 <SV = 77> <Delay = 5.03>
ST_78 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln83, i3 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 369 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %shl_ln2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 370 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 371 [1/1] (3.98ns)   --->   "%lshr_ln83 = lshr i16 %gmem_addr_4_read, i16 %zext_ln83" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 371 'lshr' 'lshr_ln83' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 372 [1/1] (0.00ns)   --->   "%B = trunc i16 %lshr_ln83" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 372 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i8 %B" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 373 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 374 [3/3] (1.05ns) (grouped into DSP with root node add_ln84_1)   --->   "%mul_ln84 = mul i13 %zext_ln84_2, i13 25" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 374 'mul' 'mul_ln84' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 375 [2/3] (1.05ns) (grouped into DSP with root node add_ln85_2)   --->   "%mul_ln85 = mul i16 %zext_ln84_1, i16 65462" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 375 'mul' 'mul_ln85' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 376 [1/3] (0.00ns) (grouped into DSP with root node add_ln85)   --->   "%mul_ln85_1 = mul i15 %zext_ln84, i15 32730" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 376 'mul' 'mul_ln85_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 377 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85 = add i15 %mul_ln85_1, i15 128" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 377 'add' 'add_ln85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 378 [3/3] (1.05ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i16 %zext_ln84_1, i16 65442" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 378 'mul' 'mul_ln86' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 379 [1/3] (0.00ns) (grouped into DSP with root node add_ln86)   --->   "%mul_ln86_1 = mul i15 %zext_ln84, i15 122" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 379 'mul' 'mul_ln86_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 380 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln86 = add i15 %mul_ln86_1, i15 128" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 380 'add' 'add_ln86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 78> <Delay = 6.14>
ST_79 : Operation 381 [2/3] (1.05ns) (grouped into DSP with root node add_ln84_1)   --->   "%mul_ln84 = mul i13 %zext_ln84_2, i13 25" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 381 'mul' 'mul_ln84' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 382 [1/3] (0.00ns) (grouped into DSP with root node add_ln85_2)   --->   "%mul_ln85 = mul i16 %zext_ln84_1, i16 65462" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 382 'mul' 'mul_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 383 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %B, i7 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 383 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %B, i4 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 384 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i12 %tmp_14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 385 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 386 [1/1] (1.94ns)   --->   "%sub_ln85 = sub i15 %p_shl1, i15 %zext_ln85_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 386 'sub' 'sub_ln85' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i15 %sub_ln85" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 387 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 388 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85 = add i15 %mul_ln85_1, i15 128" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 388 'add' 'add_ln85' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i15 %add_ln85" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 389 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 390 [1/1] (1.94ns)   --->   "%add_ln85_1 = add i16 %sext_ln85, i16 %zext_ln85" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 390 'add' 'add_ln85_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 391 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_2 = add i16 %add_ln85_1, i16 %mul_ln85" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 391 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 392 [2/3] (1.05ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i16 %zext_ln84_1, i16 65442" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 392 'mul' 'mul_ln86' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i12 %tmp_14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 393 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln86 = sub i14 0, i14 %zext_ln86_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 394 'sub' 'sub_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %B, i1 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 395 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i9 %tmp_15" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 396 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 397 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%sub_ln86_1 = sub i14 %sub_ln86, i14 %zext_ln86_2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 397 'sub' 'sub_ln86_1' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i14 %sub_ln86_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 398 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 399 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln86 = add i15 %mul_ln86_1, i15 128" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 399 'add' 'add_ln86' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i15 %add_ln86" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 400 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 401 [1/1] (1.94ns)   --->   "%add_ln86_1 = add i16 %zext_ln86, i16 %sext_ln86" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 401 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 438 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 438 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 1.58>

State 80 <SV = 79> <Delay = 5.97>
ST_80 : Operation 402 [1/3] (0.00ns) (grouped into DSP with root node add_ln84_1)   --->   "%mul_ln84 = mul i13 %zext_ln84_2, i13 25" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 402 'mul' 'mul_ln84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 403 [1/1] (0.00ns) (grouped into DSP with root node add_ln84_1)   --->   "%zext_ln84_4 = zext i13 %mul_ln84" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 403 'zext' 'zext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %R, i6 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 404 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i14 %tmp_12" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 405 'zext' 'zext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 406 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i9 %tmp_13" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 407 'zext' 'zext_ln84_7' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_4 = add i15 %zext_ln84_5, i15 %zext_ln84_7" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 408 'add' 'add_ln84_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 409 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln84 = add i15 %add_ln84_4, i15 128" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 409 'add' 'add_ln84' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 410 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln84_1 = add i15 %add_ln84, i15 %zext_ln84_4" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 410 'add' 'add_ln84_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 411 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln85_2 = add i16 %add_ln85_1, i16 %mul_ln85" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 411 'add' 'add_ln85_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 412 [1/1] (0.00ns)   --->   "%bit_sel2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln85_2, i32 15" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 412 'bitselect' 'bit_sel2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 413 [1/1] (0.00ns)   --->   "%part_sel4 = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln85_2, i32 8, i32 14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 413 'partselect' 'part_sel4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 414 [1/3] (0.00ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i16 %zext_ln84_1, i16 65442" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 414 'mul' 'mul_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 415 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln86_2 = add i16 %add_ln86_1, i16 %mul_ln86" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 415 'add' 'add_ln86_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 80> <Delay = 6.00>
ST_81 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %G, i7 0" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 416 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i15 %tmp_11" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 417 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_3 = add i16 %zext_ln84_3, i16 %zext_ln84_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 418 'add' 'add_ln84_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 419 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln84_1 = add i15 %add_ln84, i15 %zext_ln84_4" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 419 'add' 'add_ln84_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i15 %add_ln84_1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 420 'zext' 'zext_ln84_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 421 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln84_2 = add i16 %zext_ln84_6, i16 %add_ln84_3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 421 'add' 'add_ln84_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln84_2, i32 8, i32 15" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 422 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 423 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln86_2 = add i16 %add_ln86_1, i16 %mul_ln86" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 423 'add' 'add_ln86_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 424 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln86_2, i32 15" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 424 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 425 [1/1] (0.00ns)   --->   "%part_sel = partselect i7 @_ssdm_op_PartSelect.i7.i16.i32.i32, i16 %add_ln86_2, i32 8, i32 14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 425 'partselect' 'part_sel' <Predicate = true> <Delay = 0.00>

State 82 <SV = 81> <Delay = 5.54>
ST_82 : Operation 426 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_str"   --->   Operation 426 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 427 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 427 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 428 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg:14->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 428 'specpipeline' 'specpipeline_ln14' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 429 [1/1] (1.91ns)   --->   "%Y = add i8 %trunc_ln3, i8 16" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 429 'add' 'Y' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 430 [1/1] (0.97ns)   --->   "%xor_ln85 = xor i1 %bit_sel2, i1 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 430 'xor' 'xor_ln85' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 431 [1/1] (0.00ns)   --->   "%U = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln85, i7 %part_sel4" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 431 'bitconcatenate' 'U' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 432 [1/1] (0.97ns)   --->   "%xor_ln86 = xor i1 %bit_sel, i1 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 432 'xor' 'xor_ln86' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 433 [1/1] (0.00ns)   --->   "%V = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln86, i7 %part_sel" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 433 'bitconcatenate' 'V' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 434 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %p_yuv_channels_ch1, i8 %Y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:87->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 434 'write' 'write_ln87' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_82 : Operation 435 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln88 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %p_yuv_channels_ch2, i8 %U" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:88->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 435 'write' 'write_ln88' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_82 : Operation 436 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %p_yuv_channels_ch3, i8 %V" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:89->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 436 'write' 'write_ln89' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_82 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc.i" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50]   --->   Operation 437 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_channels_ch1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_channels_ch2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_channels_ch3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_yuv_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_yuv_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_yuv_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000]
x                     (alloca           ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten        (alloca           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_channels_ch3_read  (read             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_channels_ch2_read  (read             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000]
in_channels_ch1_read  (read             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000]
height_read           (read             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000]
bound_read            (read             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln61            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln61            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln76             (icmp             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111000]
br_ln76               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln76              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln76            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
y_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x_load                (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln79             (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln61           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln76_1            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln76           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln79_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln79_2           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln79_1            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln79             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln81_1            (add              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln79              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln61            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln61            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln81             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln81              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln81             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr             (getelementptr    ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111110000000]
trunc_ln81            (trunc            ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111000000]
add_ln82              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln82             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3           (getelementptr    ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111000000]
trunc_ln82            (trunc            ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111100000]
add_ln83              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2             (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln83             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4           (getelementptr    ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111100000]
trunc_ln83            (trunc            ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111110000]
gmem_load_req         (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_read        (read             ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001000000]
gmem_load_2_req       (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln81_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln81             (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R                     (trunc            ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000111100]
gmem_addr_3_read      (read             ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000100000]
gmem_load_3_req       (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84             (zext             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000110000]
shl_ln1               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln82             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln82             (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
G                     (trunc            ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000011110]
gmem_addr_4_read      (read             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000010000]
zext_ln84_1           (zext             ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000011110]
shl_ln2               (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln83             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln83             (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
B                     (trunc            ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000001000]
zext_ln84_2           (zext             ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000001100]
mul_ln85_1            (mul              ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000001000]
mul_ln86_1            (mul              ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000001000]
mul_ln85              (mul              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000100]
p_shl1                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln85_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln85              (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln85             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln85              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln85             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln85_1            (add              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000100]
zext_ln86_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln86              (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86_2           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln86_1            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln86             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln86              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln86             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln86_1            (add              ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000110]
mul_ln84              (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84_4           (zext             ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000010]
tmp_12                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84_5           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84_7           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln84_4            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln84              (add              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000010]
add_ln85_2            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel2              (bitselect        ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000011]
part_sel4             (partselect       ) [ 01010000000000000000000000000000000000000000000000000000000000000000000000000000011]
mul_ln86              (mul              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000010]
tmp_11                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84_3           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln84_3            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln84_1            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln84_6           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln84_2            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln3             (partselect       ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000001]
add_ln86_2            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel               (bitselect        ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000001]
part_sel              (partselect       ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln14     (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Y                     (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln85              (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln86              (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
V                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln87            (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln88            (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln89            (write            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln79               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_yuv_channels_ch1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_yuv_channels_ch2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_yuv_channels_ch3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="y_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="in_channels_ch3_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_channels_ch3_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="in_channels_ch2_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_channels_ch2_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="in_channels_ch1_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_channels_ch1_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="height_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="bound_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_readreq_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="1"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_readreq_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="2"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_readreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="3"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="gmem_addr_read_read_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="72"/>
<pin id="206" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/75 "/>
</bind>
</comp>

<comp id="208" class="1004" name="gmem_addr_3_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="73"/>
<pin id="211" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/76 "/>
</bind>
</comp>

<comp id="213" class="1004" name="gmem_addr_4_read_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="74"/>
<pin id="216" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/77 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln87_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln87/82 "/>
</bind>
</comp>

<comp id="225" class="1004" name="write_ln88_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln88/82 "/>
</bind>
</comp>

<comp id="232" class="1004" name="write_ln89_write_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="0" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="0"/>
<pin id="235" dir="0" index="2" bw="8" slack="0"/>
<pin id="236" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln89/82 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln61_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln61_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln76_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln76_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln76_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="y_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="1"/>
<pin id="276" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="x_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln79_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="1"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln61_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="0" index="2" bw="16" slack="0"/>
<pin id="289" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln61/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add_ln76_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln76_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="0" index="2" bw="16" slack="0"/>
<pin id="303" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="26" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="0" index="2" bw="1" slack="0"/>
<pin id="311" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln79_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="26" slack="0"/>
<pin id="317" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_10_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="24" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln79_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="0"/>
<pin id="329" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln79_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="26" slack="0"/>
<pin id="333" dir="0" index="1" bw="24" slack="0"/>
<pin id="334" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln79_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln81_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="27" slack="0"/>
<pin id="343" dir="0" index="1" bw="16" slack="0"/>
<pin id="344" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln79_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln61_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="1"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln61_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="1"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln81_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="27" slack="1"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln81_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="27" slack="0"/>
<pin id="368" dir="0" index="1" bw="64" slack="2"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="63" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="0" index="3" bw="7" slack="0"/>
<pin id="376" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln81_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="63" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln81/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="gmem_addr_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln81_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="0"/>
<pin id="393" dir="1" index="1" bw="1" slack="73"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln82_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="27" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="2"/>
<pin id="398" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="63" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="0" index="3" bw="7" slack="0"/>
<pin id="405" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln82_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="63" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="gmem_addr_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="0" index="1" bw="64" slack="0"/>
<pin id="417" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln82_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="64" slack="0"/>
<pin id="422" dir="1" index="1" bw="1" slack="74"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln83_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="27" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="2"/>
<pin id="427" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="63" slack="0"/>
<pin id="431" dir="0" index="1" bw="64" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="0" index="3" bw="7" slack="0"/>
<pin id="434" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sext_ln83_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="63" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="gmem_addr_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="0"/>
<pin id="446" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln83_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="0"/>
<pin id="451" dir="1" index="1" bw="1" slack="75"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="73"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/76 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln81_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="0"/>
<pin id="462" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81_1/76 "/>
</bind>
</comp>

<comp id="464" class="1004" name="lshr_ln81_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="1"/>
<pin id="466" dir="0" index="1" bw="4" slack="0"/>
<pin id="467" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln81/76 "/>
</bind>
</comp>

<comp id="469" class="1004" name="R_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="R/76 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln84_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/76 "/>
</bind>
</comp>

<comp id="477" class="1004" name="shl_ln1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="74"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/77 "/>
</bind>
</comp>

<comp id="484" class="1004" name="zext_ln82_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/77 "/>
</bind>
</comp>

<comp id="488" class="1004" name="lshr_ln82_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="1"/>
<pin id="490" dir="0" index="1" bw="4" slack="0"/>
<pin id="491" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln82/77 "/>
</bind>
</comp>

<comp id="493" class="1004" name="G_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="16" slack="0"/>
<pin id="495" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="G/77 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln84_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/77 "/>
</bind>
</comp>

<comp id="501" class="1004" name="shl_ln2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="75"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/78 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln83_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/78 "/>
</bind>
</comp>

<comp id="512" class="1004" name="lshr_ln83_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln83/78 "/>
</bind>
</comp>

<comp id="517" class="1004" name="B_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/78 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln84_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="0"/>
<pin id="523" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/78 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_shl1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="15" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="1"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/79 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_14_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="1"/>
<pin id="535" dir="0" index="2" bw="1" slack="0"/>
<pin id="536" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/79 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln85_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="0"/>
<pin id="541" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/79 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sub_ln85_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="15" slack="0"/>
<pin id="545" dir="0" index="1" bw="12" slack="0"/>
<pin id="546" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/79 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln85_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="15" slack="0"/>
<pin id="551" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/79 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln85_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="15" slack="0"/>
<pin id="555" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/79 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln85_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="15" slack="0"/>
<pin id="558" dir="0" index="1" bw="15" slack="0"/>
<pin id="559" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/79 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln86_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="0"/>
<pin id="564" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/79 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sub_ln86_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86/79 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_15_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="1"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/79 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln86_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2/79 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sub_ln86_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="13" slack="0"/>
<pin id="585" dir="0" index="1" bw="9" slack="0"/>
<pin id="586" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln86_1/79 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln86_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="14" slack="0"/>
<pin id="591" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln86/79 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln86_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="15" slack="0"/>
<pin id="595" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/79 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln86_1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="15" slack="0"/>
<pin id="598" dir="0" index="1" bw="14" slack="0"/>
<pin id="599" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/79 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_12_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="0"/>
<pin id="604" dir="0" index="1" bw="8" slack="4"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/80 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln84_5_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="0"/>
<pin id="611" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_5/80 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_13_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="9" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="4"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/80 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln84_7_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="0"/>
<pin id="622" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_7/80 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln84_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="14" slack="0"/>
<pin id="626" dir="0" index="1" bw="9" slack="0"/>
<pin id="627" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_4/80 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln84_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="15" slack="0"/>
<pin id="632" dir="0" index="1" bw="9" slack="0"/>
<pin id="633" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/80 "/>
</bind>
</comp>

<comp id="636" class="1004" name="bit_sel2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="16" slack="0"/>
<pin id="639" dir="0" index="2" bw="5" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel2/80 "/>
</bind>
</comp>

<comp id="643" class="1004" name="part_sel4_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="0" index="2" bw="5" slack="0"/>
<pin id="647" dir="0" index="3" bw="5" slack="0"/>
<pin id="648" dir="1" index="4" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="part_sel4/80 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_11_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="15" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="4"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/81 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln84_3_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="15" slack="0"/>
<pin id="661" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_3/81 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln84_3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="15" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="4"/>
<pin id="666" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_3/81 "/>
</bind>
</comp>

<comp id="668" class="1004" name="zext_ln84_6_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="15" slack="0"/>
<pin id="670" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_6/81 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln84_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="15" slack="0"/>
<pin id="673" dir="0" index="1" bw="16" slack="0"/>
<pin id="674" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_2/81 "/>
</bind>
</comp>

<comp id="677" class="1004" name="trunc_ln3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="0" index="2" bw="5" slack="0"/>
<pin id="681" dir="0" index="3" bw="5" slack="0"/>
<pin id="682" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/81 "/>
</bind>
</comp>

<comp id="687" class="1004" name="bit_sel_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="0"/>
<pin id="690" dir="0" index="2" bw="5" slack="0"/>
<pin id="691" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/81 "/>
</bind>
</comp>

<comp id="694" class="1004" name="part_sel_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="7" slack="0"/>
<pin id="696" dir="0" index="1" bw="16" slack="0"/>
<pin id="697" dir="0" index="2" bw="5" slack="0"/>
<pin id="698" dir="0" index="3" bw="5" slack="0"/>
<pin id="699" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="part_sel/81 "/>
</bind>
</comp>

<comp id="703" class="1004" name="Y_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="1"/>
<pin id="705" dir="0" index="1" bw="6" slack="0"/>
<pin id="706" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/82 "/>
</bind>
</comp>

<comp id="709" class="1004" name="xor_ln85_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="2"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln85/82 "/>
</bind>
</comp>

<comp id="714" class="1004" name="U_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="0" index="2" bw="7" slack="2"/>
<pin id="718" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="U/82 "/>
</bind>
</comp>

<comp id="722" class="1004" name="xor_ln86_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="1"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln86/82 "/>
</bind>
</comp>

<comp id="727" class="1004" name="V_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="0" index="2" bw="7" slack="1"/>
<pin id="731" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="V/82 "/>
</bind>
</comp>

<comp id="735" class="1007" name="grp_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="0"/>
<pin id="737" dir="0" index="1" bw="7" slack="0"/>
<pin id="738" dir="0" index="2" bw="8" slack="0"/>
<pin id="739" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln85_1/76 add_ln85/78 "/>
</bind>
</comp>

<comp id="744" class="1007" name="grp_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="0"/>
<pin id="746" dir="0" index="1" bw="7" slack="0"/>
<pin id="747" dir="0" index="2" bw="8" slack="0"/>
<pin id="748" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86_1/76 add_ln86/78 "/>
</bind>
</comp>

<comp id="753" class="1007" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="0"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="0" index="2" bw="16" slack="0"/>
<pin id="757" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln85/77 add_ln85_2/79 "/>
</bind>
</comp>

<comp id="763" class="1007" name="grp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="0"/>
<pin id="765" dir="0" index="1" bw="5" slack="0"/>
<pin id="766" dir="0" index="2" bw="15" slack="0"/>
<pin id="767" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln84/78 zext_ln84_4/80 add_ln84_1/80 "/>
</bind>
</comp>

<comp id="772" class="1007" name="grp_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="1"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="776" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln86/78 add_ln86_2/80 "/>
</bind>
</comp>

<comp id="780" class="1005" name="y_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="787" class="1005" name="x_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="794" class="1005" name="indvar_flatten_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="801" class="1005" name="in_channels_ch3_read_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="64" slack="2"/>
<pin id="803" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in_channels_ch3_read "/>
</bind>
</comp>

<comp id="806" class="1005" name="in_channels_ch2_read_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="2"/>
<pin id="808" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in_channels_ch2_read "/>
</bind>
</comp>

<comp id="811" class="1005" name="in_channels_ch1_read_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="64" slack="2"/>
<pin id="813" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="in_channels_ch1_read "/>
</bind>
</comp>

<comp id="816" class="1005" name="height_read_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="1"/>
<pin id="818" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="icmp_ln76_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="825" class="1005" name="add_ln81_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="27" slack="1"/>
<pin id="827" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="add_ln81_1 "/>
</bind>
</comp>

<comp id="830" class="1005" name="gmem_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="836" class="1005" name="trunc_ln81_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="73"/>
<pin id="838" dir="1" index="1" bw="1" slack="73"/>
</pin_list>
<bind>
<opset="trunc_ln81 "/>
</bind>
</comp>

<comp id="841" class="1005" name="gmem_addr_3_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="2"/>
<pin id="843" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="847" class="1005" name="trunc_ln82_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="74"/>
<pin id="849" dir="1" index="1" bw="1" slack="74"/>
</pin_list>
<bind>
<opset="trunc_ln82 "/>
</bind>
</comp>

<comp id="852" class="1005" name="gmem_addr_4_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="3"/>
<pin id="854" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="858" class="1005" name="trunc_ln83_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="75"/>
<pin id="860" dir="1" index="1" bw="1" slack="75"/>
</pin_list>
<bind>
<opset="trunc_ln83 "/>
</bind>
</comp>

<comp id="863" class="1005" name="gmem_addr_read_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="16" slack="1"/>
<pin id="865" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="868" class="1005" name="R_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="4"/>
<pin id="870" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="874" class="1005" name="gmem_addr_3_read_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="1"/>
<pin id="876" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="879" class="1005" name="zext_ln84_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="15" slack="1"/>
<pin id="881" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln84 "/>
</bind>
</comp>

<comp id="885" class="1005" name="G_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="4"/>
<pin id="887" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="890" class="1005" name="gmem_addr_4_read_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="895" class="1005" name="zext_ln84_1_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="1"/>
<pin id="897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln84_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="B_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="8" slack="1"/>
<pin id="904" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="909" class="1005" name="zext_ln84_2_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="13" slack="1"/>
<pin id="911" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln84_2 "/>
</bind>
</comp>

<comp id="914" class="1005" name="add_ln85_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="1"/>
<pin id="916" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln85_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="add_ln86_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="1"/>
<pin id="921" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln86_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="add_ln84_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="15" slack="1"/>
<pin id="926" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="929" class="1005" name="bit_sel2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="2"/>
<pin id="931" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="bit_sel2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="part_sel4_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="7" slack="2"/>
<pin id="936" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="part_sel4 "/>
</bind>
</comp>

<comp id="939" class="1005" name="trunc_ln3_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="8" slack="1"/>
<pin id="941" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="944" class="1005" name="bit_sel_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bit_sel "/>
</bind>
</comp>

<comp id="949" class="1005" name="part_sel_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="7" slack="1"/>
<pin id="951" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="part_sel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="68" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="68" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="138" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="138" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="138" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="176" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="274" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="277" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="280" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="277" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="54" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="299" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="58" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="299" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="315" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="285" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="331" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="285" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="299" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="347" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="363" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="366" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="18" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="384"><net_src comp="371" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="6" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="366" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="363" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="62" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="395" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="18" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="413"><net_src comp="400" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="6" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="395" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="363" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="435"><net_src comp="62" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="424" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="18" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="429" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="6" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="424" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="72" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="74" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="72" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="74" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="487"><net_src comp="477" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="484" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="72" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="74" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="511"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="88" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="90" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="94" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="542"><net_src comp="532" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="525" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="560"><net_src comp="553" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="549" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="532" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="96" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="98" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="100" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="582"><net_src comp="572" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="566" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="600"><net_src comp="593" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="589" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="607"><net_src comp="102" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="104" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="602" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="618"><net_src comp="98" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="100" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="623"><net_src comp="613" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="609" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="620" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="84" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="106" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="108" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="110" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="112" pin="0"/><net_sink comp="643" pin=2"/></net>

<net id="651"><net_src comp="114" pin="0"/><net_sink comp="643" pin=3"/></net>

<net id="657"><net_src comp="88" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="90" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="652" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="675"><net_src comp="668" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="663" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="683"><net_src comp="116" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="671" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="112" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="686"><net_src comp="108" pin="0"/><net_sink comp="677" pin=3"/></net>

<net id="692"><net_src comp="106" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="108" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="700"><net_src comp="110" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="112" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="702"><net_src comp="114" pin="0"/><net_sink comp="694" pin=3"/></net>

<net id="707"><net_src comp="132" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="708"><net_src comp="703" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="713"><net_src comp="134" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="136" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="709" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="714" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="726"><net_src comp="134" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="136" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="727" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="740"><net_src comp="473" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="76" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="84" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="743"><net_src comp="735" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="749"><net_src comp="473" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="78" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="84" pin="0"/><net_sink comp="744" pin=2"/></net>

<net id="752"><net_src comp="744" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="758"><net_src comp="497" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="80" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="556" pin="2"/><net_sink comp="753" pin=2"/></net>

<net id="761"><net_src comp="753" pin="3"/><net_sink comp="636" pin=1"/></net>

<net id="762"><net_src comp="753" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="768"><net_src comp="521" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="82" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="630" pin="2"/><net_sink comp="763" pin=2"/></net>

<net id="771"><net_src comp="763" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="777"><net_src comp="86" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="778"><net_src comp="772" pin="3"/><net_sink comp="687" pin=1"/></net>

<net id="779"><net_src comp="772" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="783"><net_src comp="140" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="790"><net_src comp="144" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="797"><net_src comp="148" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="804"><net_src comp="152" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="809"><net_src comp="158" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="814"><net_src comp="164" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="819"><net_src comp="170" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="824"><net_src comp="257" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="341" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="833"><net_src comp="385" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="839"><net_src comp="391" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="844"><net_src comp="414" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="850"><net_src comp="420" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="477" pin=1"/></net>

<net id="855"><net_src comp="443" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="861"><net_src comp="449" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="866"><net_src comp="203" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="871"><net_src comp="469" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="877"><net_src comp="208" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="882"><net_src comp="473" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="888"><net_src comp="493" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="893"><net_src comp="213" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="898"><net_src comp="497" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="901"><net_src comp="895" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="905"><net_src comp="517" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="908"><net_src comp="902" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="912"><net_src comp="521" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="917"><net_src comp="556" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="922"><net_src comp="596" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="927"><net_src comp="630" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="932"><net_src comp="636" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="937"><net_src comp="643" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="942"><net_src comp="677" pin="4"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="947"><net_src comp="687" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="952"><net_src comp="694" pin="4"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="727" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: p_yuv_channels_ch1 | {82 }
	Port: p_yuv_channels_ch2 | {82 }
	Port: p_yuv_channels_ch3 | {82 }
 - Input state : 
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : bound | {1 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : height | {1 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : in_channels_ch1 | {1 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : gmem | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : in_channels_ch2 | {1 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : in_channels_ch3 | {1 }
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : p_yuv_channels_ch1 | {}
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : p_yuv_channels_ch2 | {}
	Port: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y : p_yuv_channels_ch3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln61 : 1
		store_ln61 : 1
		indvar_flatten_load : 1
		icmp_ln76 : 2
		br_ln76 : 3
		add_ln76 : 2
		store_ln76 : 3
	State 2
		icmp_ln79 : 1
		select_ln61 : 2
		add_ln76_1 : 1
		select_ln76 : 2
		tmp : 3
		zext_ln79_1 : 4
		tmp_10 : 3
		zext_ln79_2 : 4
		add_ln79_1 : 5
		zext_ln79 : 3
		add_ln81_1 : 6
		add_ln79 : 3
		store_ln61 : 3
		store_ln61 : 4
	State 3
		add_ln81 : 1
		trunc_ln : 2
		sext_ln81 : 3
		gmem_addr : 4
		trunc_ln81 : 2
		add_ln82 : 1
		trunc_ln1 : 2
		sext_ln82 : 3
		gmem_addr_3 : 4
		trunc_ln82 : 2
		add_ln83 : 1
		trunc_ln2 : 2
		sext_ln83 : 3
		gmem_addr_4 : 4
		trunc_ln83 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
		zext_ln81_1 : 1
		lshr_ln81 : 2
		R : 3
		zext_ln84 : 4
		mul_ln85_1 : 5
		mul_ln86_1 : 5
	State 77
		zext_ln82 : 1
		lshr_ln82 : 2
		G : 3
		zext_ln84_1 : 4
		mul_ln85 : 5
	State 78
		zext_ln83 : 1
		lshr_ln83 : 2
		B : 3
		zext_ln84_2 : 4
		mul_ln84 : 5
		add_ln85 : 1
		add_ln86 : 1
	State 79
		zext_ln85_1 : 1
		sub_ln85 : 2
		zext_ln85 : 3
		sext_ln85 : 1
		add_ln85_1 : 4
		add_ln85_2 : 5
		zext_ln86_1 : 1
		sub_ln86 : 2
		zext_ln86_2 : 1
		sub_ln86_1 : 3
		sext_ln86 : 4
		zext_ln86 : 1
		add_ln86_1 : 5
	State 80
		zext_ln84_4 : 1
		zext_ln84_5 : 1
		zext_ln84_7 : 1
		add_ln84_4 : 2
		add_ln84 : 3
		add_ln84_1 : 4
		bit_sel2 : 1
		part_sel4 : 1
		add_ln86_2 : 1
	State 81
		zext_ln84_3 : 1
		add_ln84_3 : 2
		zext_ln84_6 : 1
		add_ln84_2 : 3
		trunc_ln3 : 4
		bit_sel : 1
		part_sel : 1
	State 82
		write_ln87 : 1
		write_ln88 : 1
		write_ln89 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |          add_ln76_fu_263         |    0    |    0    |    39   |
|          |         add_ln76_1_fu_293        |    0    |    0    |    23   |
|          |         add_ln79_1_fu_331        |    0    |    0    |    26   |
|          |         add_ln81_1_fu_341        |    0    |    0    |    27   |
|          |          add_ln79_fu_347         |    0    |    0    |    23   |
|          |          add_ln81_fu_366         |    0    |    0    |    71   |
|          |          add_ln82_fu_395         |    0    |    0    |    71   |
|    add   |          add_ln83_fu_424         |    0    |    0    |    71   |
|          |         add_ln85_1_fu_556        |    0    |    0    |    20   |
|          |         add_ln86_1_fu_596        |    0    |    0    |    20   |
|          |         add_ln84_4_fu_624        |    0    |    0    |    14   |
|          |          add_ln84_fu_630         |    0    |    0    |    15   |
|          |         add_ln84_3_fu_663        |    0    |    0    |    15   |
|          |         add_ln84_2_fu_671        |    0    |    0    |    16   |
|          |             Y_fu_703             |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |         lshr_ln81_fu_464         |    0    |    0    |    35   |
|   lshr   |         lshr_ln82_fu_488         |    0    |    0    |    35   |
|          |         lshr_ln83_fu_512         |    0    |    0    |    35   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln76_fu_257         |    0    |    0    |    39   |
|          |         icmp_ln79_fu_280         |    0    |    0    |    23   |
|----------|----------------------------------|---------|---------|---------|
|          |          sub_ln85_fu_543         |    0    |    0    |    20   |
|    sub   |          sub_ln86_fu_566         |    0    |    0    |    12   |
|          |         sub_ln86_1_fu_583        |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|  select  |        select_ln61_fu_285        |    0    |    0    |    16   |
|          |        select_ln76_fu_299        |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_735            |    1    |    0    |    0    |
|          |            grp_fu_744            |    1    |    0    |    0    |
|  muladd  |            grp_fu_753            |    1    |    0    |    0    |
|          |            grp_fu_763            |    1    |    0    |    0    |
|          |            grp_fu_772            |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|    xor   |          xor_ln85_fu_709         |    0    |    0    |    2    |
|          |          xor_ln86_fu_722         |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          | in_channels_ch3_read_read_fu_152 |    0    |    0    |    0    |
|          | in_channels_ch2_read_read_fu_158 |    0    |    0    |    0    |
|          | in_channels_ch1_read_read_fu_164 |    0    |    0    |    0    |
|   read   |      height_read_read_fu_170     |    0    |    0    |    0    |
|          |      bound_read_read_fu_176      |    0    |    0    |    0    |
|          |    gmem_addr_read_read_fu_203    |    0    |    0    |    0    |
|          |   gmem_addr_3_read_read_fu_208   |    0    |    0    |    0    |
|          |   gmem_addr_4_read_read_fu_213   |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        grp_readreq_fu_182        |    0    |    0    |    0    |
|  readreq |        grp_readreq_fu_189        |    0    |    0    |    0    |
|          |        grp_readreq_fu_196        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln87_write_fu_218     |    0    |    0    |    0    |
|   write  |      write_ln88_write_fu_225     |    0    |    0    |    0    |
|          |      write_ln89_write_fu_232     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_307            |    0    |    0    |    0    |
|          |           tmp_10_fu_319          |    0    |    0    |    0    |
|          |           shl_ln_fu_453          |    0    |    0    |    0    |
|          |          shl_ln1_fu_477          |    0    |    0    |    0    |
|          |          shl_ln2_fu_501          |    0    |    0    |    0    |
|          |           p_shl1_fu_525          |    0    |    0    |    0    |
|bitconcatenate|           tmp_14_fu_532          |    0    |    0    |    0    |
|          |           tmp_15_fu_572          |    0    |    0    |    0    |
|          |           tmp_12_fu_602          |    0    |    0    |    0    |
|          |           tmp_13_fu_613          |    0    |    0    |    0    |
|          |           tmp_11_fu_652          |    0    |    0    |    0    |
|          |             U_fu_714             |    0    |    0    |    0    |
|          |             V_fu_727             |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        zext_ln79_1_fu_315        |    0    |    0    |    0    |
|          |        zext_ln79_2_fu_327        |    0    |    0    |    0    |
|          |         zext_ln79_fu_337         |    0    |    0    |    0    |
|          |         zext_ln81_fu_363         |    0    |    0    |    0    |
|          |        zext_ln81_1_fu_460        |    0    |    0    |    0    |
|          |         zext_ln84_fu_473         |    0    |    0    |    0    |
|          |         zext_ln82_fu_484         |    0    |    0    |    0    |
|          |        zext_ln84_1_fu_497        |    0    |    0    |    0    |
|          |         zext_ln83_fu_508         |    0    |    0    |    0    |
|   zext   |        zext_ln84_2_fu_521        |    0    |    0    |    0    |
|          |        zext_ln85_1_fu_539        |    0    |    0    |    0    |
|          |         zext_ln85_fu_549         |    0    |    0    |    0    |
|          |        zext_ln86_1_fu_562        |    0    |    0    |    0    |
|          |        zext_ln86_2_fu_579        |    0    |    0    |    0    |
|          |         zext_ln86_fu_593         |    0    |    0    |    0    |
|          |        zext_ln84_5_fu_609        |    0    |    0    |    0    |
|          |        zext_ln84_7_fu_620        |    0    |    0    |    0    |
|          |        zext_ln84_3_fu_659        |    0    |    0    |    0    |
|          |        zext_ln84_6_fu_668        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          trunc_ln_fu_371         |    0    |    0    |    0    |
|          |         trunc_ln1_fu_400         |    0    |    0    |    0    |
|partselect|         trunc_ln2_fu_429         |    0    |    0    |    0    |
|          |         part_sel4_fu_643         |    0    |    0    |    0    |
|          |         trunc_ln3_fu_677         |    0    |    0    |    0    |
|          |          part_sel_fu_694         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln81_fu_381         |    0    |    0    |    0    |
|          |         sext_ln82_fu_410         |    0    |    0    |    0    |
|   sext   |         sext_ln83_fu_439         |    0    |    0    |    0    |
|          |         sext_ln85_fu_553         |    0    |    0    |    0    |
|          |         sext_ln86_fu_589         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         trunc_ln81_fu_391        |    0    |    0    |    0    |
|          |         trunc_ln82_fu_420        |    0    |    0    |    0    |
|   trunc  |         trunc_ln83_fu_449        |    0    |    0    |    0    |
|          |             R_fu_469             |    0    |    0    |    0    |
|          |             G_fu_493             |    0    |    0    |    0    |
|          |             B_fu_517             |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| bitselect|          bit_sel2_fu_636         |    0    |    0    |    0    |
|          |          bit_sel_fu_687          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |    0    |   714   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_902         |    8   |
|          G_reg_885         |    8   |
|          R_reg_868         |    8   |
|     add_ln81_1_reg_825     |   27   |
|      add_ln84_reg_924      |   15   |
|     add_ln85_1_reg_914     |   16   |
|     add_ln86_1_reg_919     |   16   |
|      bit_sel2_reg_929      |    1   |
|       bit_sel_reg_944      |    1   |
|  gmem_addr_3_read_reg_874  |   16   |
|     gmem_addr_3_reg_841    |   16   |
|  gmem_addr_4_read_reg_890  |   16   |
|     gmem_addr_4_reg_852    |   16   |
|   gmem_addr_read_reg_863   |   16   |
|      gmem_addr_reg_830     |   16   |
|     height_read_reg_816    |   16   |
|      icmp_ln76_reg_821     |    1   |
|in_channels_ch1_read_reg_811|   64   |
|in_channels_ch2_read_reg_806|   64   |
|in_channels_ch3_read_reg_801|   64   |
|   indvar_flatten_reg_794   |   32   |
|      part_sel4_reg_934     |    7   |
|      part_sel_reg_949      |    7   |
|      trunc_ln3_reg_939     |    8   |
|     trunc_ln81_reg_836     |    1   |
|     trunc_ln82_reg_847     |    1   |
|     trunc_ln83_reg_858     |    1   |
|          x_reg_787         |   16   |
|          y_reg_780         |   16   |
|     zext_ln84_1_reg_895    |   16   |
|     zext_ln84_2_reg_909    |   13   |
|      zext_ln84_reg_879     |   15   |
+----------------------------+--------+
|            Total           |   538  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_735 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_744 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_753 |  p0  |   3  |   8  |   24   ||    0    ||    14   |
| grp_fu_763 |  p0  |   3  |   8  |   24   ||    0    ||    14   |
| grp_fu_772 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   96   ||  8.1786 ||    0    ||    55   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   714  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   55   |
|  Register |    -   |    -   |   538  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   538  |   769  |
+-----------+--------+--------+--------+--------+
