--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Block_RAM.twx Block_RAM.ncd -o Block_RAM.twr Block_RAM.pcf

Design file:              Block_RAM.ncd
Physical constraint file: Block_RAM.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
Data_In<0>      |    2.710(R)|      SLOW  |   -1.123(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<1>      |    2.606(R)|      SLOW  |   -1.034(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<2>      |    2.587(R)|      SLOW  |   -1.041(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<3>      |    2.900(R)|      SLOW  |   -1.309(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<4>      |    2.526(R)|      SLOW  |   -0.973(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<5>      |    2.816(R)|      SLOW  |   -1.266(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<6>      |    2.481(R)|      SLOW  |   -1.043(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<7>      |    2.588(R)|      SLOW  |   -1.079(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<8>      |    2.555(R)|      SLOW  |   -1.044(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<9>      |    2.694(R)|      SLOW  |   -1.118(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<10>     |    2.857(R)|      SLOW  |   -1.222(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<11>     |    3.083(R)|      SLOW  |   -1.418(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<12>     |    3.079(R)|      SLOW  |   -1.420(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<13>     |    3.219(R)|      SLOW  |   -1.480(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_In<14>     |    3.143(R)|      SLOW  |   -1.436(R)|      FAST  |Clock_BUFGP       |   0.000|
Read_Address<0> |    3.557(R)|      SLOW  |   -1.741(R)|      FAST  |Clock_BUFGP       |   0.000|
Read_Address<1> |    3.636(R)|      SLOW  |   -1.408(R)|      FAST  |Clock_BUFGP       |   0.000|
Read_Address<2> |    3.570(R)|      SLOW  |   -1.614(R)|      FAST  |Clock_BUFGP       |   0.000|
Read_Address<3> |    3.586(R)|      SLOW  |   -1.457(R)|      FAST  |Clock_BUFGP       |   0.000|
Read_Address<4> |    3.155(R)|      SLOW  |   -1.232(R)|      FAST  |Clock_BUFGP       |   0.000|
Read_Address<5> |    3.679(R)|      SLOW  |   -1.224(R)|      FAST  |Clock_BUFGP       |   0.000|
WE              |    3.043(R)|      SLOW  |   -1.159(R)|      FAST  |Clock_BUFGP       |   0.000|
Write_Address<0>|    3.408(R)|      SLOW  |   -1.389(R)|      FAST  |Clock_BUFGP       |   0.000|
Write_Address<1>|    3.404(R)|      SLOW  |   -1.386(R)|      FAST  |Clock_BUFGP       |   0.000|
Write_Address<2>|    3.495(R)|      SLOW  |   -1.439(R)|      FAST  |Clock_BUFGP       |   0.000|
Write_Address<3>|    2.996(R)|      SLOW  |   -1.191(R)|      FAST  |Clock_BUFGP       |   0.000|
Write_Address<4>|    3.391(R)|      SLOW  |   -1.448(R)|      FAST  |Clock_BUFGP       |   0.000|
Write_Address<5>|    3.243(R)|      SLOW  |   -1.226(R)|      FAST  |Clock_BUFGP       |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Data_Out<0> |         8.930(R)|      SLOW  |         4.874(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<1> |         9.134(R)|      SLOW  |         5.002(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<2> |         8.838(R)|      SLOW  |         4.802(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<3> |         8.947(R)|      SLOW  |         4.877(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<4> |         8.910(R)|      SLOW  |         4.851(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<5> |         9.215(R)|      SLOW  |         5.059(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<6> |         7.601(R)|      SLOW  |         4.066(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<7> |         7.746(R)|      SLOW  |         4.181(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<8> |         7.729(R)|      SLOW  |         4.159(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<9> |         7.628(R)|      SLOW  |         4.067(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<10>|         7.573(R)|      SLOW  |         4.053(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<11>|         7.501(R)|      SLOW  |         3.971(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<12>|         7.677(R)|      SLOW  |         4.132(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<13>|         7.677(R)|      SLOW  |         4.132(R)|      FAST  |Clock_BUFGP       |   0.000|
Data_Out<14>|         8.018(R)|      SLOW  |         4.286(R)|      FAST  |Clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Mon Apr 07 21:31:57 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 213 MB



