Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:47:38 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.230ns (51.195%)  route 1.173ns (48.805%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[4]/Q
                         net (fo=1, unplaced)         0.581     1.534    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.903 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.008     1.911    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__1_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.971 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__1_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.031 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__1_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.091 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.091    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__1_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.151 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__1_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.211 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__1_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.271 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__1/CO[3]
                         net (fo=1, unplaced)         0.000     2.271    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__1_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.491 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__1/O[1]
                         net (fo=1, unplaced)         0.584     3.075    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/grp_fu_146_p1[29]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.230ns (51.195%)  route 1.173ns (48.805%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/Q
                         net (fo=1, unplaced)         0.581     1.534    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.903 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2/CO[3]
                         net (fo=1, unplaced)         0.008     1.911    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.971 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.031 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.091 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.091    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.151 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.211 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.271 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.271    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.491 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__2/O[1]
                         net (fo=1, unplaced)         0.584     3.075    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/grp_fu_157_p1[29]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.230ns (51.195%)  route 1.173ns (48.805%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/Q
                         net (fo=1, unplaced)         0.581     1.534    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.903 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__4/CO[3]
                         net (fo=1, unplaced)         0.008     1.911    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.971 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__4/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.031 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.091 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.091    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.151 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.211 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.271 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.271    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__4_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.491 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__4/O[1]
                         net (fo=1, unplaced)         0.584     3.075    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/grp_fu_179_p1[29]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.233ns (51.363%)  route 1.168ns (48.637%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/Q
                         net (fo=1, unplaced)         0.576     1.529    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[3]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.372     1.901 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.008     1.909    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__0_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.969 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.969    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__0_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.029 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.029    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__0_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.089 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.089    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__0_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.149 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.149    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__0_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.209 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.209    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__0_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.269 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     2.269    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__0_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.489 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U1/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__0/O[1]
                         net (fo=1, unplaced)         0.584     3.073    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/grp_fu_135_p1[30]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U2/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.233ns (51.363%)  route 1.168ns (48.637%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/Q
                         net (fo=1, unplaced)         0.576     1.529    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[3]
                         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.372     1.901 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__5/CO[3]
                         net (fo=1, unplaced)         0.008     1.909    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.969 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__5/CO[3]
                         net (fo=1, unplaced)         0.000     1.969    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.029 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__5/CO[3]
                         net (fo=1, unplaced)         0.000     2.029    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.089 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__5/CO[3]
                         net (fo=1, unplaced)         0.000     2.089    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.149 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.149    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__3_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.209 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__5/CO[3]
                         net (fo=1, unplaced)         0.000     2.209    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__5_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.269 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__5/CO[3]
                         net (fo=1, unplaced)         0.000     2.269    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__5_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.489 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__5/O[1]
                         net (fo=1, unplaced)         0.584     3.073    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/grp_fu_190_p1[29]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U7/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 1.199ns (50.557%)  route 1.173ns (49.443%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/Q
                         net (fo=1, unplaced)         0.581     1.534    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.903 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2/CO[3]
                         net (fo=1, unplaced)         0.008     1.911    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.971 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.031 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.091 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.091    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.151 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.211 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.271 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.271    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.460 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__2/O[3]
                         net (fo=4, unplaced)         0.584     3.044    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/grp_fu_157_p1[31]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.470     4.133    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 1.199ns (50.557%)  route 1.173ns (49.443%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/Q
                         net (fo=1, unplaced)         0.581     1.534    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.903 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2/CO[3]
                         net (fo=1, unplaced)         0.008     1.911    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.971 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.031 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.091 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.091    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.151 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.211 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.271 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.271    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.460 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__2/O[3]
                         net (fo=4, unplaced)         0.584     3.044    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/grp_fu_157_p1[31]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.470     4.133    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 1.199ns (50.557%)  route 1.173ns (49.443%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/Q
                         net (fo=1, unplaced)         0.581     1.534    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.903 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2/CO[3]
                         net (fo=1, unplaced)         0.008     1.911    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.971 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.031 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.091 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.091    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.151 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.211 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.271 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.271    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.460 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__2/O[3]
                         net (fo=4, unplaced)         0.584     3.044    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/grp_fu_157_p1[31]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.470     4.133    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 1.199ns (50.557%)  route 1.173ns (49.443%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/Q
                         net (fo=1, unplaced)         0.581     1.534    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.903 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2/CO[3]
                         net (fo=1, unplaced)         0.008     1.911    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.971 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.031 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.091 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.091    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.151 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.211 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__2_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.271 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.271    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__2_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.460 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U3/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__2/O[3]
                         net (fo=4, unplaced)         0.584     3.044    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/grp_fu_157_p1[31]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.470     4.133    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 1.199ns (50.557%)  route 1.173ns (49.443%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg[3]/Q
                         net (fo=1, unplaced)         0.581     1.534    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.903 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__4/CO[3]
                         net (fo=1, unplaced)         0.008     1.911    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_5__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.971 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__4/CO[3]
                         net (fo=1, unplaced)         0.000     1.971    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_4__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.031 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.031    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_3__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.091 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.091    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_2__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.151 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.151    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg_i_1__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.211 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.211    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__4_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.271 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.271    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__4_n_1
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.460 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__4/O[3]
                         net (fo=4, unplaced)         0.584     3.044    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/grp_fu_179_p1[31]
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.470     4.133    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U6/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                  1.089    




