============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  01:55:01 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

      Pin             Type       Fanout Load Slew Delay Arrival   
                                        (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------
(clock clk)         launch                                    0 R 
stoch2bin_out
  out_reg[1]/CLK                                0             0 R 
  out_reg[1]/Q      DFFSR             1  1.5   10  +115     115 F 
  drc_bufs444/A                                      +0     115   
  drc_bufs444/Y     BUFX2             3 16.6   22   +48     162 F 
  g344/A                                             +0     162   
  g344/YC           HAX1              1  3.4   20   +54     217 F 
  g340/B                                             +0     217   
  g340/YC           HAX1              1  3.4   20   +50     267 F 
  g336/B                                             +0     267   
  g336/YC           HAX1              1  3.4   20   +50     317 F 
  g332/B                                             +0     317   
  g332/YC           HAX1              1  3.4   20   +50     368 F 
  g328/B                                             +0     368   
  g328/YC           HAX1              1  3.4   20   +50     418 F 
  g324/B                                             +0     418   
  g324/YC           HAX1              1  3.4   20   +50     468 F 
  g320/B                                             +0     468   
  g320/YC           HAX1              1  3.4   20   +50     518 F 
  g316/B                                             +0     518   
  g316/YC           HAX1              1  3.4   20   +50     568 F 
  g312/B                                             +0     568   
  g312/YC           HAX1              1  3.4   20   +50     618 F 
  g308/B                                             +0     618   
  g308/YC           HAX1              1  3.4   20   +50     669 F 
  g304/B                                             +0     669   
  g304/YC           HAX1              1  3.4   20   +50     719 F 
  g300/B                                             +0     719   
  g300/YC           HAX1              1  3.4   20   +50     769 F 
  g296/B                                             +0     769   
  g296/YC           HAX1              1  3.4   20   +50     819 F 
  g292/B                                             +0     819   
  g292/YC           HAX1              1  1.8   15   +47     866 F 
  g3/B                                               +0     866   
  g3/Y              AND2X1            1  5.0   25   +50     916 F 
  g474/A                                             +0     916   
  g474/Y            XOR2X1            1  2.0   42   +34     950 R 
  out_reg[15]/D     DFFSR                            +0     950   
  out_reg[15]/CLK   setup                       0   +84    1034 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)         capture                                5000 R 
                    uncertainty                     -50    4950 R 
------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3916ps 
Start-point  : stoch2bin_out/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[15]/D

path   2:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs235/A                                     +0     109   
    drc_bufs235/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp8/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g190/B                                            +0     223   
    g190/Y           AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs196/A                                     +0     248   
    drc_bufs196/Y    BUFX2             1  1.5    2   +33     281 F 
    g189/A                                            +0     281   
    g189/Y           INVX1             1  2.7    0    -0     280 R 
    g188/B                                            +0     280   
    g188/Y           AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs195/A                                     +0     301   
    drc_bufs195/Y    BUFX2             1  2.6    3   +34     336 F 
    g187/B                                            +0     336   
    g187/Y           OAI21X1           1  2.7   44   +40     375 R 
    g186/B                                            +0     375   
    g186/Y           AOI21X1           1  1.5   15   +31     406 F 
    drc_bufs194/A                                     +0     406   
    drc_bufs194/Y    BUFX2             1  2.6    3   +34     441 F 
    g185/B                                            +0     441   
    g185/Y           OAI21X1           1  2.7   44   +40     480 R 
    g184/B                                            +0     480   
    g184/Y           AOI21X1           1  1.5   15   +31     512 F 
    drc_bufs/A                                        +0     512   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     546 F 
    g183/B                                            +0     546   
    g183/Y           OAI21X1           1  2.3   43   +38     584 R 
  comp8/a_gt_b 
prg_a/sn_out 
mul/a 
  g8/B                                                +0     584   
  g8/Y               AND2X1           16 65.1  330  +234     818 R 
mul/y 
stoch2bin_out/en 
  g342/S                                              +0     818   
  g342/Y             MUX2X1            1  1.5   40   +86     904 F 
  g341/A                                              +0     904   
  g341/Y             INVX1             1  2.0    0   +11     915 R 
  out_reg[1]/D       DFFSR                            +0     915   
  out_reg[1]/CLK     setup                       0   +70     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3964ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[1]/D

path   3:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs235/A                                     +0     109   
    drc_bufs235/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp8/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g190/B                                            +0     223   
    g190/Y           AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs196/A                                     +0     248   
    drc_bufs196/Y    BUFX2             1  1.5    2   +33     281 F 
    g189/A                                            +0     281   
    g189/Y           INVX1             1  2.7    0    -0     280 R 
    g188/B                                            +0     280   
    g188/Y           AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs195/A                                     +0     301   
    drc_bufs195/Y    BUFX2             1  2.6    3   +34     336 F 
    g187/B                                            +0     336   
    g187/Y           OAI21X1           1  2.7   44   +40     375 R 
    g186/B                                            +0     375   
    g186/Y           AOI21X1           1  1.5   15   +31     406 F 
    drc_bufs194/A                                     +0     406   
    drc_bufs194/Y    BUFX2             1  2.6    3   +34     441 F 
    g185/B                                            +0     441   
    g185/Y           OAI21X1           1  2.7   44   +40     480 R 
    g184/B                                            +0     480   
    g184/Y           AOI21X1           1  1.5   15   +31     512 F 
    drc_bufs/A                                        +0     512   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     546 F 
    g183/B                                            +0     546   
    g183/Y           OAI21X1           1  2.3   43   +38     584 R 
  comp8/a_gt_b 
prg_a/sn_out 
mul/a 
  g8/B                                                +0     584   
  g8/Y               AND2X1           16 65.1  330  +234     818 R 
mul/y 
stoch2bin_out/en 
  g338/S                                              +0     818   
  g338/Y             MUX2X1            1  1.5   40   +86     904 F 
  g337/A                                              +0     904   
  g337/Y             INVX1             1  2.0    0   +11     915 R 
  out_reg[2]/D       DFFSR                            +0     915   
  out_reg[2]/CLK     setup                       0   +70     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3964ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[2]/D

path   4:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs235/A                                     +0     109   
    drc_bufs235/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp8/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g190/B                                            +0     223   
    g190/Y           AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs196/A                                     +0     248   
    drc_bufs196/Y    BUFX2             1  1.5    2   +33     281 F 
    g189/A                                            +0     281   
    g189/Y           INVX1             1  2.7    0    -0     280 R 
    g188/B                                            +0     280   
    g188/Y           AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs195/A                                     +0     301   
    drc_bufs195/Y    BUFX2             1  2.6    3   +34     336 F 
    g187/B                                            +0     336   
    g187/Y           OAI21X1           1  2.7   44   +40     375 R 
    g186/B                                            +0     375   
    g186/Y           AOI21X1           1  1.5   15   +31     406 F 
    drc_bufs194/A                                     +0     406   
    drc_bufs194/Y    BUFX2             1  2.6    3   +34     441 F 
    g185/B                                            +0     441   
    g185/Y           OAI21X1           1  2.7   44   +40     480 R 
    g184/B                                            +0     480   
    g184/Y           AOI21X1           1  1.5   15   +31     512 F 
    drc_bufs/A                                        +0     512   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     546 F 
    g183/B                                            +0     546   
    g183/Y           OAI21X1           1  2.3   43   +38     584 R 
  comp8/a_gt_b 
prg_a/sn_out 
mul/a 
  g8/B                                                +0     584   
  g8/Y               AND2X1           16 65.1  330  +234     818 R 
mul/y 
stoch2bin_out/en 
  g334/S                                              +0     818   
  g334/Y             MUX2X1            1  1.5   40   +86     904 F 
  g333/A                                              +0     904   
  g333/Y             INVX1             1  2.0    0   +11     915 R 
  out_reg[3]/D       DFFSR                            +0     915   
  out_reg[3]/CLK     setup                       0   +70     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3964ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[3]/D

path   5:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs235/A                                     +0     109   
    drc_bufs235/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp8/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g190/B                                            +0     223   
    g190/Y           AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs196/A                                     +0     248   
    drc_bufs196/Y    BUFX2             1  1.5    2   +33     281 F 
    g189/A                                            +0     281   
    g189/Y           INVX1             1  2.7    0    -0     280 R 
    g188/B                                            +0     280   
    g188/Y           AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs195/A                                     +0     301   
    drc_bufs195/Y    BUFX2             1  2.6    3   +34     336 F 
    g187/B                                            +0     336   
    g187/Y           OAI21X1           1  2.7   44   +40     375 R 
    g186/B                                            +0     375   
    g186/Y           AOI21X1           1  1.5   15   +31     406 F 
    drc_bufs194/A                                     +0     406   
    drc_bufs194/Y    BUFX2             1  2.6    3   +34     441 F 
    g185/B                                            +0     441   
    g185/Y           OAI21X1           1  2.7   44   +40     480 R 
    g184/B                                            +0     480   
    g184/Y           AOI21X1           1  1.5   15   +31     512 F 
    drc_bufs/A                                        +0     512   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     546 F 
    g183/B                                            +0     546   
    g183/Y           OAI21X1           1  2.3   43   +38     584 R 
  comp8/a_gt_b 
prg_a/sn_out 
mul/a 
  g8/B                                                +0     584   
  g8/Y               AND2X1           16 65.1  330  +234     818 R 
mul/y 
stoch2bin_out/en 
  g330/S                                              +0     818   
  g330/Y             MUX2X1            1  1.5   40   +86     904 F 
  g329/A                                              +0     904   
  g329/Y             INVX1             1  2.0    0   +11     915 R 
  out_reg[4]/D       DFFSR                            +0     915   
  out_reg[4]/CLK     setup                       0   +70     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3964ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[4]/D

path   6:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs235/A                                     +0     109   
    drc_bufs235/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp8/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g190/B                                            +0     223   
    g190/Y           AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs196/A                                     +0     248   
    drc_bufs196/Y    BUFX2             1  1.5    2   +33     281 F 
    g189/A                                            +0     281   
    g189/Y           INVX1             1  2.7    0    -0     280 R 
    g188/B                                            +0     280   
    g188/Y           AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs195/A                                     +0     301   
    drc_bufs195/Y    BUFX2             1  2.6    3   +34     336 F 
    g187/B                                            +0     336   
    g187/Y           OAI21X1           1  2.7   44   +40     375 R 
    g186/B                                            +0     375   
    g186/Y           AOI21X1           1  1.5   15   +31     406 F 
    drc_bufs194/A                                     +0     406   
    drc_bufs194/Y    BUFX2             1  2.6    3   +34     441 F 
    g185/B                                            +0     441   
    g185/Y           OAI21X1           1  2.7   44   +40     480 R 
    g184/B                                            +0     480   
    g184/Y           AOI21X1           1  1.5   15   +31     512 F 
    drc_bufs/A                                        +0     512   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     546 F 
    g183/B                                            +0     546   
    g183/Y           OAI21X1           1  2.3   43   +38     584 R 
  comp8/a_gt_b 
prg_a/sn_out 
mul/a 
  g8/B                                                +0     584   
  g8/Y               AND2X1           16 65.1  330  +234     818 R 
mul/y 
stoch2bin_out/en 
  g326/S                                              +0     818   
  g326/Y             MUX2X1            1  1.5   40   +86     904 F 
  g325/A                                              +0     904   
  g325/Y             INVX1             1  2.0    0   +11     915 R 
  out_reg[5]/D       DFFSR                            +0     915   
  out_reg[5]/CLK     setup                       0   +70     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3964ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[5]/D

path   7:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs235/A                                     +0     109   
    drc_bufs235/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp8/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g190/B                                            +0     223   
    g190/Y           AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs196/A                                     +0     248   
    drc_bufs196/Y    BUFX2             1  1.5    2   +33     281 F 
    g189/A                                            +0     281   
    g189/Y           INVX1             1  2.7    0    -0     280 R 
    g188/B                                            +0     280   
    g188/Y           AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs195/A                                     +0     301   
    drc_bufs195/Y    BUFX2             1  2.6    3   +34     336 F 
    g187/B                                            +0     336   
    g187/Y           OAI21X1           1  2.7   44   +40     375 R 
    g186/B                                            +0     375   
    g186/Y           AOI21X1           1  1.5   15   +31     406 F 
    drc_bufs194/A                                     +0     406   
    drc_bufs194/Y    BUFX2             1  2.6    3   +34     441 F 
    g185/B                                            +0     441   
    g185/Y           OAI21X1           1  2.7   44   +40     480 R 
    g184/B                                            +0     480   
    g184/Y           AOI21X1           1  1.5   15   +31     512 F 
    drc_bufs/A                                        +0     512   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     546 F 
    g183/B                                            +0     546   
    g183/Y           OAI21X1           1  2.3   43   +38     584 R 
  comp8/a_gt_b 
prg_a/sn_out 
mul/a 
  g8/B                                                +0     584   
  g8/Y               AND2X1           16 65.1  330  +234     818 R 
mul/y 
stoch2bin_out/en 
  g322/S                                              +0     818   
  g322/Y             MUX2X1            1  1.5   40   +86     904 F 
  g321/A                                              +0     904   
  g321/Y             INVX1             1  2.0    0   +11     915 R 
  out_reg[6]/D       DFFSR                            +0     915   
  out_reg[6]/CLK     setup                       0   +70     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3964ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[6]/D

path   8:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs235/A                                     +0     109   
    drc_bufs235/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp8/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g190/B                                            +0     223   
    g190/Y           AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs196/A                                     +0     248   
    drc_bufs196/Y    BUFX2             1  1.5    2   +33     281 F 
    g189/A                                            +0     281   
    g189/Y           INVX1             1  2.7    0    -0     280 R 
    g188/B                                            +0     280   
    g188/Y           AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs195/A                                     +0     301   
    drc_bufs195/Y    BUFX2             1  2.6    3   +34     336 F 
    g187/B                                            +0     336   
    g187/Y           OAI21X1           1  2.7   44   +40     375 R 
    g186/B                                            +0     375   
    g186/Y           AOI21X1           1  1.5   15   +31     406 F 
    drc_bufs194/A                                     +0     406   
    drc_bufs194/Y    BUFX2             1  2.6    3   +34     441 F 
    g185/B                                            +0     441   
    g185/Y           OAI21X1           1  2.7   44   +40     480 R 
    g184/B                                            +0     480   
    g184/Y           AOI21X1           1  1.5   15   +31     512 F 
    drc_bufs/A                                        +0     512   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     546 F 
    g183/B                                            +0     546   
    g183/Y           OAI21X1           1  2.3   43   +38     584 R 
  comp8/a_gt_b 
prg_a/sn_out 
mul/a 
  g8/B                                                +0     584   
  g8/Y               AND2X1           16 65.1  330  +234     818 R 
mul/y 
stoch2bin_out/en 
  g318/S                                              +0     818   
  g318/Y             MUX2X1            1  1.5   40   +86     904 F 
  g317/A                                              +0     904   
  g317/Y             INVX1             1  2.0    0   +11     915 R 
  out_reg[7]/D       DFFSR                            +0     915   
  out_reg[7]/CLK     setup                       0   +70     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3964ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[7]/D

path   9:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs235/A                                     +0     109   
    drc_bufs235/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp8/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g190/B                                            +0     223   
    g190/Y           AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs196/A                                     +0     248   
    drc_bufs196/Y    BUFX2             1  1.5    2   +33     281 F 
    g189/A                                            +0     281   
    g189/Y           INVX1             1  2.7    0    -0     280 R 
    g188/B                                            +0     280   
    g188/Y           AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs195/A                                     +0     301   
    drc_bufs195/Y    BUFX2             1  2.6    3   +34     336 F 
    g187/B                                            +0     336   
    g187/Y           OAI21X1           1  2.7   44   +40     375 R 
    g186/B                                            +0     375   
    g186/Y           AOI21X1           1  1.5   15   +31     406 F 
    drc_bufs194/A                                     +0     406   
    drc_bufs194/Y    BUFX2             1  2.6    3   +34     441 F 
    g185/B                                            +0     441   
    g185/Y           OAI21X1           1  2.7   44   +40     480 R 
    g184/B                                            +0     480   
    g184/Y           AOI21X1           1  1.5   15   +31     512 F 
    drc_bufs/A                                        +0     512   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     546 F 
    g183/B                                            +0     546   
    g183/Y           OAI21X1           1  2.3   43   +38     584 R 
  comp8/a_gt_b 
prg_a/sn_out 
mul/a 
  g8/B                                                +0     584   
  g8/Y               AND2X1           16 65.1  330  +234     818 R 
mul/y 
stoch2bin_out/en 
  g314/S                                              +0     818   
  g314/Y             MUX2X1            1  1.5   40   +86     904 F 
  g313/A                                              +0     904   
  g313/Y             INVX1             1  2.0    0   +11     915 R 
  out_reg[8]/D       DFFSR                            +0     915   
  out_reg[8]/CLK     setup                       0   +70     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3964ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[8]/D

path  10:

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
prg_a
  ctr4
    out_reg[1]/CLK                               0             0 R 
    out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
    drc_bufs235/A                                     +0     109   
    drc_bufs235/Y    BUFX2             3  8.9   22   +43     152 R 
  ctr4/out[1] 
  comp8/b[1] 
    comp1/b 
      g28/A                                           +0     152   
      g28/Y          INVX1             1  3.4   14   +21     173 F 
      g27/B                                           +0     173   
      g27/YS         HAX1              1  2.7   18   +50     223 R 
    comp1/equal 
    g190/B                                            +0     223   
    g190/Y           AOI21X1           1  1.5   15   +25     248 F 
    drc_bufs196/A                                     +0     248   
    drc_bufs196/Y    BUFX2             1  1.5    2   +33     281 F 
    g189/A                                            +0     281   
    g189/Y           INVX1             1  2.7    0    -0     280 R 
    g188/B                                            +0     280   
    g188/Y           AOI21X1           1  1.5   16   +21     301 F 
    drc_bufs195/A                                     +0     301   
    drc_bufs195/Y    BUFX2             1  2.6    3   +34     336 F 
    g187/B                                            +0     336   
    g187/Y           OAI21X1           1  2.7   44   +40     375 R 
    g186/B                                            +0     375   
    g186/Y           AOI21X1           1  1.5   15   +31     406 F 
    drc_bufs194/A                                     +0     406   
    drc_bufs194/Y    BUFX2             1  2.6    3   +34     441 F 
    g185/B                                            +0     441   
    g185/Y           OAI21X1           1  2.7   44   +40     480 R 
    g184/B                                            +0     480   
    g184/Y           AOI21X1           1  1.5   15   +31     512 F 
    drc_bufs/A                                        +0     512   
    drc_bufs/Y       BUFX2             1  2.6    3   +34     546 F 
    g183/B                                            +0     546   
    g183/Y           OAI21X1           1  2.3   43   +38     584 R 
  comp8/a_gt_b 
prg_a/sn_out 
mul/a 
  g8/B                                                +0     584   
  g8/Y               AND2X1           16 65.1  330  +234     818 R 
mul/y 
stoch2bin_out/en 
  g310/S                                              +0     818   
  g310/Y             MUX2X1            1  1.5   40   +86     904 F 
  g309/A                                              +0     904   
  g309/Y             INVX1             1  2.0    0   +11     915 R 
  out_reg[9]/D       DFFSR                            +0     915   
  out_reg[9]/CLK     setup                       0   +70     986 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                5000 R 
                     uncertainty                     -50    4950 R 
-------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3964ps 
Start-point  : prg_a/ctr4/out_reg[1]/CLK
End-point    : stoch2bin_out/out_reg[9]/D
