Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec  5 13:13:43 2025
| Host         : pp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.100        0.000                      0                  396        0.154        0.000                      0                  396        4.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.100        0.000                      0                  396        0.154        0.000                      0                  396        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.174ns (22.547%)  route 4.033ns (77.453%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.691    10.528    db1/counter[20]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  db1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601    15.024    db1/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  db1/counter_reg[1]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y62          FDRE (Setup_fdre_C_R)       -0.636    14.627    db1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.174ns (22.547%)  route 4.033ns (77.453%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.691    10.528    db1/counter[20]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  db1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601    15.024    db1/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  db1/counter_reg[2]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y62          FDRE (Setup_fdre_C_R)       -0.636    14.627    db1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.174ns (22.547%)  route 4.033ns (77.453%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.691    10.528    db1/counter[20]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  db1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601    15.024    db1/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  db1/counter_reg[3]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y62          FDRE (Setup_fdre_C_R)       -0.636    14.627    db1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.207ns  (logic 1.174ns (22.547%)  route 4.033ns (77.453%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.691    10.528    db1/counter[20]_i_1_n_0
    SLICE_X3Y62          FDRE                                         r  db1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.601    15.024    db1/sys_clk_IBUF_BUFG
    SLICE_X3Y62          FDRE                                         r  db1/counter_reg[4]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y62          FDRE (Setup_fdre_C_R)       -0.636    14.627    db1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.174ns (22.564%)  route 4.029ns (77.436%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.688    10.524    db1/counter[20]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  db1/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.598    15.021    db1/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  db1/counter_reg[19]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.636    14.624    db1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.101ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 1.174ns (22.564%)  route 4.029ns (77.436%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.688    10.524    db1/counter[20]_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  db1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.598    15.021    db1/sys_clk_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  db1/counter_reg[20]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X3Y66          FDRE (Setup_fdre_C_R)       -0.636    14.624    db1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                         -10.524    
  -------------------------------------------------------------------
                         slack                                  4.101    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.174ns (22.699%)  route 3.998ns (77.301%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.656    10.493    db1/counter[20]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  db1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.600    15.023    db1/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  db1/counter_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.636    14.626    db1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.174ns (22.699%)  route 3.998ns (77.301%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.656    10.493    db1/counter[20]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  db1/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.600    15.023    db1/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  db1/counter_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.636    14.626    db1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.174ns (22.699%)  route 3.998ns (77.301%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.656    10.493    db1/counter[20]_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  db1/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.600    15.023    db1/sys_clk_IBUF_BUFG
    SLICE_X3Y64          FDRE                                         r  db1/counter_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.636    14.626    db1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                  4.134    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 db1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.073ns  (logic 1.174ns (23.140%)  route 3.899ns (76.860%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.718     5.321    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y65          FDRE                                         r  db1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.478     5.799 f  db1/counter_reg[17]/Q
                         net (fo=3, routed)           0.879     6.678    db1/counter[17]
    SLICE_X2Y65          LUT4 (Prop_lut4_I3_O)        0.295     6.973 f  db1/counter[20]_i_4/O
                         net (fo=1, routed)           0.805     7.778    db1/counter[20]_i_4_n_0
    SLICE_X2Y63          LUT6 (Prop_lut6_I2_O)        0.124     7.902 f  db1/counter[20]_i_3/O
                         net (fo=1, routed)           0.593     8.495    db1/counter[20]_i_3_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.124     8.619 f  db1/counter[20]_i_2/O
                         net (fo=25, routed)          1.064     9.683    db1/p_2_in
    SLICE_X2Y65          LUT3 (Prop_lut3_I0_O)        0.153     9.836 r  db1/counter[20]_i_1/O
                         net (fo=14, routed)          0.558    10.394    db1/counter[20]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  db1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.600    15.023    db1/sys_clk_IBUF_BUFG
    SLICE_X2Y63          FDRE                                         r  db1/counter_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.731    14.531    db1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.531    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  4.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  rng/lfsr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  rng/lfsr_reg[8]/Q
                         net (fo=1, routed)           0.064     1.704    rng/lfsr[8]
    SLICE_X5Y72          FDRE                                         r  rng/lfsr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  rng/lfsr_reg[9]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.025     1.550    rng/lfsr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDSE                                         r  rng/lfsr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDSE (Prop_fdse_C_Q)         0.141     1.653 r  rng/lfsr_reg[7]/Q
                         net (fo=1, routed)           0.115     1.768    rng/lfsr[7]
    SLICE_X4Y72          FDRE                                         r  rng/lfsr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  rng/lfsr_reg[8]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.071     1.583    rng/lfsr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.800%)  route 0.061ns (32.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDRE                                         r  rng/lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  rng/lfsr_reg[4]/Q
                         net (fo=1, routed)           0.061     1.701    rng/lfsr[4]
    SLICE_X4Y72          FDSE                                         r  rng/lfsr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    rng/sys_clk_IBUF_BUFG
    SLICE_X4Y72          FDSE                                         r  rng/lfsr_reg[5]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X4Y72          FDSE (Hold_fdse_C_D)        -0.007     1.505    rng/lfsr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDSE                                         r  rng/lfsr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDSE (Prop_fdse_C_Q)         0.141     1.653 r  rng/lfsr_reg[13]/Q
                         net (fo=2, routed)           0.128     1.781    rng/lfsr[13]
    SLICE_X5Y72          FDRE                                         r  rng/lfsr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  rng/lfsr_reg[14]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.071     1.583    rng/lfsr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.367%)  route 0.068ns (34.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDSE                                         r  rng/lfsr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDSE (Prop_fdse_C_Q)         0.128     1.640 r  rng/lfsr_reg[10]/Q
                         net (fo=2, routed)           0.068     1.708    rng/lfsr[10]
    SLICE_X5Y72          FDSE                                         r  rng/lfsr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDSE                                         r  rng/lfsr_reg[11]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y72          FDSE (Hold_fdse_C_D)        -0.007     1.505    rng/lfsr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDSE                                         r  rng/lfsr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDSE (Prop_fdse_C_Q)         0.128     1.640 r  rng/lfsr_reg[10]/Q
                         net (fo=2, routed)           0.069     1.709    rng/lfsr[10]
    SLICE_X5Y72          LUT4 (Prop_lut4_I3_O)        0.099     1.808 r  rng/p_0_out/O
                         net (fo=1, routed)           0.000     1.808    rng/p_0_out__0[0]
    SLICE_X5Y72          FDRE                                         r  rng/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  rng/lfsr_reg[0]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.091     1.603    rng/lfsr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.471%)  route 0.156ns (52.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  rng/lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rng/lfsr_reg[0]/Q
                         net (fo=10, routed)          0.156     1.809    rng/rng_card[0]
    SLICE_X5Y70          FDSE                                         r  rng/lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.863     2.028    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y70          FDSE                                         r  rng/lfsr_reg[1]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y70          FDSE (Hold_fdse_C_D)         0.070     1.597    rng/lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dealer/score_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.594     1.513    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y70          FDSE                                         r  rng/lfsr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  rng/lfsr_reg[1]/Q
                         net (fo=10, routed)          0.132     1.787    rng/rng_card[1]
    SLICE_X4Y70          LUT6 (Prop_lut6_I3_O)        0.045     1.832 r  rng/score[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    dealer/D[0]
    SLICE_X4Y70          FDRE                                         r  dealer/score_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.863     2.028    dealer/sys_clk_IBUF_BUFG
    SLICE_X4Y70          FDRE                                         r  dealer/score_reg[0]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.091     1.617    dealer/score_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  rng/lfsr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rng/lfsr_reg[12]/Q
                         net (fo=2, routed)           0.124     1.777    rng/lfsr[12]
    SLICE_X5Y72          FDSE                                         r  rng/lfsr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDSE                                         r  rng/lfsr_reg[13]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y72          FDSE (Hold_fdse_C_D)         0.047     1.559    rng/lfsr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rng/lfsr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rng/lfsr_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.593     1.512    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  rng/lfsr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.128     1.640 r  rng/lfsr_reg[14]/Q
                         net (fo=1, routed)           0.120     1.760    rng/lfsr[14]
    SLICE_X5Y72          FDSE                                         r  rng/lfsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    rng/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDSE                                         r  rng/lfsr_reg[15]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X5Y72          FDSE (Hold_fdse_C_D)         0.023     1.535    rng/lfsr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     blackjack_fsm/current_bet_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67     blackjack_fsm/current_bet_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     blackjack_fsm/current_bet_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y67     blackjack_fsm/current_bet_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y68     blackjack_fsm/current_bet_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     blackjack_fsm/current_bet_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     blackjack_fsm/current_bet_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y68     blackjack_fsm/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     blackjack_fsm/current_bet_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     blackjack_fsm/current_bet_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y68     blackjack_fsm/current_bet_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.861ns  (logic 4.744ns (43.681%)  route 6.117ns (56.319%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          1.276     7.001    seven_seg/digit_select[1]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.325     7.326 r  seven_seg/anode_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.818     8.144    player/anode_OBUF[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.326     8.470 r  player/seg_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           1.016     9.487    dealer/seg[6]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124     9.611 r  dealer/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.007    12.617    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.168 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.168    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.555ns  (logic 4.466ns (42.307%)  route 6.089ns (57.693%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          0.971     6.697    seven_seg/digit_select[1]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.327     7.024 r  seven_seg/anode_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           5.118    12.142    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.720    15.862 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.862    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.444ns  (logic 5.001ns (47.882%)  route 5.443ns (52.118%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          1.276     7.001    seven_seg/digit_select[1]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.325     7.326 r  seven_seg/anode_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.818     8.144    player/anode_OBUF[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.326     8.470 r  player/seg_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           1.016     9.487    dealer/seg[6]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.152     9.639 r  dealer/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.333    11.972    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    15.751 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.751    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.220ns  (logic 4.757ns (46.549%)  route 5.463ns (53.451%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          1.362     7.087    player/digit_select[1]
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.299     7.386 r  player/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.665     8.051    dealer/seg_OBUF[1]_inst_i_1_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.175 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.954     9.129    dealer/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y73          LUT3 (Prop_lut3_I0_O)        0.152     9.281 r  dealer/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.482    11.764    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.763    15.527 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.527    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 4.736ns (46.384%)  route 5.475ns (53.616%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          1.362     7.087    player/digit_select[1]
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.299     7.386 r  player/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.665     8.051    dealer/seg_OBUF[1]_inst_i_1_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.175 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.160     9.335    dealer/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.154     9.489 r  dealer/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.289    11.777    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    15.518 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.518    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 4.689ns (46.901%)  route 5.309ns (53.099%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          0.971     6.697    seven_seg/digit_select[1]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.327     7.024 r  seven_seg/anode_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.798     7.822    dealer/anode_OBUF[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.326     8.148 r  dealer/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.839     8.988    dealer/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y73          LUT3 (Prop_lut3_I1_O)        0.124     9.112 r  dealer/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.700    11.812    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.305 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.305    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.786ns  (logic 4.527ns (46.256%)  route 5.260ns (53.744%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          1.362     7.087    player/digit_select[1]
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.299     7.386 r  player/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.665     8.051    dealer/seg_OBUF[1]_inst_i_1_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.175 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.160     9.335    dealer/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.124     9.459 r  dealer/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.073    11.532    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    15.093 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.093    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.154ns  (logic 4.500ns (49.154%)  route 4.654ns (50.846%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          1.362     7.087    player/digit_select[1]
    SLICE_X1Y72          LUT6 (Prop_lut6_I0_O)        0.299     7.386 r  player/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.665     8.051    dealer/seg_OBUF[1]_inst_i_1_0
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124     8.175 r  dealer/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.954     9.129    dealer/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.124     9.253 r  dealer/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674    10.927    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.461 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.461    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.749ns  (logic 4.482ns (51.223%)  route 4.268ns (48.777%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 r  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          1.276     7.001    seven_seg/digit_select[1]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.325     7.326 r  seven_seg/anode_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.992    10.318    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    14.056 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.056    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 4.271ns (55.544%)  route 3.419ns (44.456%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.704     5.307    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.419     5.726 f  seven_seg/digit_select_reg[1]/Q
                         net (fo=13, routed)          1.276     7.001    seven_seg/digit_select[1]
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.299     7.300 r  seven_seg/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.143     9.443    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    12.997 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.997    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.393ns (79.006%)  route 0.370ns (20.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.596     1.515    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  blackjack_fsm/money_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  blackjack_fsm/money_out_reg[12]/Q
                         net (fo=8, routed)           0.370     2.027    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.279 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.279    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.373ns (77.047%)  route 0.409ns (22.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.596     1.515    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  blackjack_fsm/money_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  blackjack_fsm/money_out_reg[11]/Q
                         net (fo=8, routed)           0.409     2.065    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.298 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.298    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 1.396ns (77.651%)  route 0.402ns (22.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.596     1.515    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  blackjack_fsm/money_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  blackjack_fsm/money_out_reg[9]/Q
                         net (fo=8, routed)           0.402     2.058    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.313 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.313    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.389ns (76.700%)  route 0.422ns (23.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.597     1.516    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y68          FDCE                                         r  blackjack_fsm/money_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  blackjack_fsm/money_out_reg[8]/Q
                         net (fo=8, routed)           0.422     2.079    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.328 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.328    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.397ns (74.837%)  route 0.470ns (25.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.597     1.516    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y67          FDCE                                         r  blackjack_fsm/money_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  blackjack_fsm/money_out_reg[7]/Q
                         net (fo=8, routed)           0.470     2.127    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.383 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.383    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/rgb_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.359ns (72.498%)  route 0.516ns (27.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.595     1.514    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X5Y69          FDCE                                         r  blackjack_fsm/rgb_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  blackjack_fsm/rgb_r_reg/Q
                         net (fo=1, routed)           0.516     2.171    rgb_r_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.389 r  rgb_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.389    rgb_r
    N15                                                               r  rgb_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/rgb_g_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.363ns (72.273%)  route 0.523ns (27.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.595     1.514    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y69          FDCE                                         r  blackjack_fsm/rgb_g_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  blackjack_fsm/rgb_g_reg/Q
                         net (fo=1, routed)           0.523     2.178    rgb_g_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     3.400 r  rgb_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.400    rgb_g
    M16                                                               r  rgb_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.393ns (73.890%)  route 0.492ns (26.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.597     1.516    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X4Y67          FDPE                                         r  blackjack_fsm/money_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDPE (Prop_fdpe_C_Q)         0.141     1.657 r  blackjack_fsm/money_out_reg[5]/Q
                         net (fo=8, routed)           0.492     2.150    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.402 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.402    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.420ns (74.566%)  route 0.484ns (25.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.595     1.514    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X2Y70          FDPE                                         r  blackjack_fsm/money_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDPE (Prop_fdpe_C_Q)         0.164     1.678 r  blackjack_fsm/money_out_reg[6]/Q
                         net (fo=8, routed)           0.484     2.163    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.418 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.418    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blackjack_fsm/money_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.410ns (72.058%)  route 0.547ns (27.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.596     1.515    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X3Y69          FDCE                                         r  blackjack_fsm/money_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  blackjack_fsm/money_out_reg[15]/Q
                         net (fo=6, routed)           0.547     2.203    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.473 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.473    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           283 Endpoints
Min Delay           283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.955ns  (logic 2.237ns (24.975%)  route 6.719ns (75.025%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.638     7.334    db1/CO[0]
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.124     7.458 r  db1/deal_counter[3]_i_3/O
                         net (fo=1, routed)           0.667     8.125    blackjack_fsm/deal_counter_reg[0]_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.249 r  blackjack_fsm/deal_counter[3]_i_1/O
                         net (fo=4, routed)           0.706     8.955    blackjack_fsm/deal_counter[3]_i_1_n_0
    SLICE_X8Y69          FDRE                                         r  blackjack_fsm/deal_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.513     4.936    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  blackjack_fsm/deal_counter_reg[0]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.955ns  (logic 2.237ns (24.975%)  route 6.719ns (75.025%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.638     7.334    db1/CO[0]
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.124     7.458 r  db1/deal_counter[3]_i_3/O
                         net (fo=1, routed)           0.667     8.125    blackjack_fsm/deal_counter_reg[0]_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.249 r  blackjack_fsm/deal_counter[3]_i_1/O
                         net (fo=4, routed)           0.706     8.955    blackjack_fsm/deal_counter[3]_i_1_n_0
    SLICE_X8Y69          FDRE                                         r  blackjack_fsm/deal_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.513     4.936    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X8Y69          FDRE                                         r  blackjack_fsm/deal_counter_reg[1]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.898ns  (logic 2.237ns (25.136%)  route 6.661ns (74.864%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.131     7.828    blackjack_fsm/CO[0]
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.952 r  blackjack_fsm/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.822     8.774    blackjack_fsm/FSM_sequential_state[2]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.898 r  blackjack_fsm/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.898    blackjack_fsm/FSM_sequential_state[0]_i_1_n_0
    SLICE_X6Y68          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.593     5.016    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.593ns  (logic 2.237ns (26.027%)  route 6.357ns (73.973%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.638     7.334    db1/CO[0]
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.124     7.458 r  db1/deal_counter[3]_i_3/O
                         net (fo=1, routed)           0.667     8.125    blackjack_fsm/deal_counter_reg[0]_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.249 r  blackjack_fsm/deal_counter[3]_i_1/O
                         net (fo=4, routed)           0.344     8.593    blackjack_fsm/deal_counter[3]_i_1_n_0
    SLICE_X7Y69          FDRE                                         r  blackjack_fsm/deal_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.592     5.015    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  blackjack_fsm/deal_counter_reg[2]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/deal_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.593ns  (logic 2.237ns (26.027%)  route 6.357ns (73.973%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.638     7.334    db1/CO[0]
    SLICE_X4Y68          LUT2 (Prop_lut2_I1_O)        0.124     7.458 r  db1/deal_counter[3]_i_3/O
                         net (fo=1, routed)           0.667     8.125    blackjack_fsm/deal_counter_reg[0]_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     8.249 r  blackjack_fsm/deal_counter[3]_i_1/O
                         net (fo=4, routed)           0.344     8.593    blackjack_fsm/deal_counter[3]_i_1_n_0
    SLICE_X7Y69          FDRE                                         r  blackjack_fsm/deal_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.592     5.015    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X7Y69          FDRE                                         r  blackjack_fsm/deal_counter_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.514ns  (logic 2.237ns (26.270%)  route 6.277ns (73.730%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.131     7.828    blackjack_fsm/CO[0]
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.952 r  blackjack_fsm/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.438     8.390    blackjack_fsm/FSM_sequential_state[2]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.514 r  blackjack_fsm/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.514    blackjack_fsm/FSM_sequential_state[2]_i_1_n_0
    SLICE_X6Y68          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.593     5.016    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.503ns  (logic 2.237ns (26.304%)  route 6.266ns (73.696%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.131     7.828    blackjack_fsm/CO[0]
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.952 r  blackjack_fsm/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.427     8.379    blackjack_fsm/FSM_sequential_state[2]_i_3_n_0
    SLICE_X6Y68          LUT6 (Prop_lut6_I3_O)        0.124     8.503 r  blackjack_fsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.503    blackjack_fsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X6Y68          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.593     5.016    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDCE                                         r  blackjack_fsm/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.454ns  (logic 2.113ns (24.990%)  route 6.341ns (75.010%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.920     7.617    blackjack_fsm/CO[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.713     8.454    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.597     5.020    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[11]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.454ns  (logic 2.113ns (24.990%)  route 6.341ns (75.010%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.920     7.617    blackjack_fsm/CO[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.713     8.454    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.597     5.020    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[13]/C

Slack:                    inf
  Source:                 sw_bet[12]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.454ns  (logic 2.113ns (24.990%)  route 6.341ns (75.010%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  sw_bet[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  sw_bet_IBUF[12]_inst/O
                         net (fo=4, routed)           4.708     6.175    blackjack_fsm/sw_bet_IBUF[12]
    SLICE_X1Y68          LUT4 (Prop_lut4_I3_O)        0.124     6.299 r  blackjack_fsm/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     6.299    blackjack_fsm/i__carry__0_i_6_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.697 r  blackjack_fsm/state1_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.920     7.617    blackjack_fsm/CO[0]
    SLICE_X4Y68          LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  blackjack_fsm/current_bet[15]_i_1/O
                         net (fo=16, routed)          0.713     8.454    blackjack_fsm/current_bet[15]_i_1_n_0
    SLICE_X0Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.597     5.020    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_bet[10]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.250ns (37.213%)  route 0.422ns (62.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw_bet[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sw_bet_IBUF[10]_inst/O
                         net (fo=4, routed)           0.422     0.672    blackjack_fsm/sw_bet_IBUF[10]
    SLICE_X1Y68          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.868     2.033    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  blackjack_fsm/current_bet_reg[10]/C

Slack:                    inf
  Source:                 sw_bet[3]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.245ns (35.696%)  route 0.441ns (64.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  sw_bet[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_bet_IBUF[3]_inst/O
                         net (fo=4, routed)           0.441     0.686    blackjack_fsm/sw_bet_IBUF[3]
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.870     2.035    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  blackjack_fsm/current_bet_reg[3]/C

Slack:                    inf
  Source:                 sw_bet[6]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.262ns (36.000%)  route 0.465ns (64.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw_bet[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_bet_IBUF[6]_inst/O
                         net (fo=4, routed)           0.465     0.727    blackjack_fsm/sw_bet_IBUF[6]
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.869     2.034    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  blackjack_fsm/current_bet_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            db2/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.248ns (32.933%)  route 0.505ns (67.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=92, routed)          0.505     0.753    db2/sys_rst_IBUF
    SLICE_X2Y75          FDRE                                         r  db2/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    db2/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  db2/counter_reg[18]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            db2/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.248ns (32.933%)  route 0.505ns (67.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=92, routed)          0.505     0.753    db2/sys_rst_IBUF
    SLICE_X2Y75          FDRE                                         r  db2/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    db2/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  db2/counter_reg[21]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            seven_seg/digit_select_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.248ns (31.150%)  route 0.548ns (68.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=92, routed)          0.548     0.796    seven_seg/sys_rst_IBUF
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     2.023    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            seven_seg/digit_select_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.248ns (31.150%)  route 0.548ns (68.850%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=92, routed)          0.548     0.796    seven_seg/sys_rst_IBUF
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.858     2.023    seven_seg/sys_clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  seven_seg/digit_select_reg[1]/C

Slack:                    inf
  Source:                 sw_bet[14]
                            (input port)
  Destination:            blackjack_fsm/current_bet_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.831ns  (logic 0.277ns (33.391%)  route 0.553ns (66.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  sw_bet[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_bet[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sw_bet_IBUF[14]_inst/O
                         net (fo=4, routed)           0.553     0.831    blackjack_fsm/sw_bet_IBUF[14]
    SLICE_X1Y68          FDRE                                         r  blackjack_fsm/current_bet_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.868     2.033    blackjack_fsm/sys_clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  blackjack_fsm/current_bet_reg[14]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            db2/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.248ns (29.688%)  route 0.587ns (70.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=92, routed)          0.587     0.835    db2/sys_rst_IBUF
    SLICE_X2Y74          FDRE                                         r  db2/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    db2/sys_clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  db2/counter_reg[13]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            db2/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.248ns (29.688%)  route 0.587ns (70.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  sys_rst_IBUF_inst/O
                         net (fo=92, routed)          0.587     0.835    db2/sys_rst_IBUF
    SLICE_X2Y74          FDRE                                         r  db2/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.861     2.026    db2/sys_clk_IBUF_BUFG
    SLICE_X2Y74          FDRE                                         r  db2/counter_reg[17]/C





