```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  
); 

    // Simplified expression based on the K-map
    assign out = (a & c) | (b & ~d) | (c & ~d);

endmodule
```