# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Update_Position.vhd" \
"../../../../Update_Position_test.vhd" \

# Do not sort compile order
nosort
