Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Feb 17 13:11:58 2022
| Host         : anubhav-acer running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.219       -1.334                     15                28408        0.011        0.000                      0                28408        4.020        0.000                       0                 11430  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.219       -1.334                     15                28408        0.011        0.000                      0                28408        4.020        0.000                       0                 11430  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           15  Failing Endpoints,  Worst Slack       -0.219ns,  Total Violation       -1.334ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 4.644ns (47.188%)  route 5.197ns (52.812%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.522    11.990    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp/O
                         net (fo=64, routed)          0.737    12.850    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360
    SLICE_X58Y32         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.546    12.726    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X58Y32         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[27]/C
                         clock pessimism              0.230    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X58Y32         FDRE (Setup_fdre_C_CE)      -0.169    12.632    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[27]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.841ns  (logic 4.644ns (47.188%)  route 5.197ns (52.812%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.522    11.990    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp/O
                         net (fo=64, routed)          0.737    12.850    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360
    SLICE_X58Y32         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.546    12.726    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X58Y32         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[28]/C
                         clock pessimism              0.230    12.955    
                         clock uncertainty           -0.154    12.801    
    SLICE_X58Y32         FDRE (Setup_fdre_C_CE)      -0.169    12.632    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[28]
  -------------------------------------------------------------------
                         required time                         12.632    
                         arrival time                         -12.850    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 4.644ns (47.997%)  route 5.032ns (52.003%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.522    11.990    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp/O
                         net (fo=64, routed)          0.571    12.685    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360
    SLICE_X57Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.547    12.726    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X57Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]/C
                         clock pessimism              0.230    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X57Y33         FDRE (Setup_fdre_C_CE)      -0.205    12.597    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[23]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 4.644ns (47.997%)  route 5.032ns (52.003%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.522    11.990    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp/O
                         net (fo=64, routed)          0.571    12.685    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360
    SLICE_X57Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.547    12.726    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X57Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[24]/C
                         clock pessimism              0.230    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X57Y33         FDRE (Setup_fdre_C_CE)      -0.205    12.597    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[24]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 4.644ns (47.997%)  route 5.032ns (52.003%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.522    11.990    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp/O
                         net (fo=64, routed)          0.571    12.685    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360
    SLICE_X57Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.547    12.726    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X57Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[45]/C
                         clock pessimism              0.230    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X57Y33         FDRE (Setup_fdre_C_CE)      -0.205    12.597    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[45]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.088ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.676ns  (logic 4.644ns (47.997%)  route 5.032ns (52.003%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.522    11.990    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp/O
                         net (fo=64, routed)          0.571    12.685    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360
    SLICE_X57Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.547    12.726    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X57Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[46]/C
                         clock pessimism              0.230    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X57Y33         FDRE (Setup_fdre_C_CE)      -0.205    12.597    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[46]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                         -12.685    
  -------------------------------------------------------------------
                         slack                                 -0.088    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_2032_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.922ns  (logic 4.768ns (48.055%)  route 5.154ns (51.945%))
  Logic Levels:           24  (CARRY4=16 LUT3=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.498    11.966    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X67Y39         LUT5 (Prop_lut5_I1_O)        0.124    12.090 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_2/O
                         net (fo=1, routed)           0.717    12.807    design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_20320
    SLICE_X65Y28         LUT3 (Prop_lut3_I1_O)        0.124    12.931 r  design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_2032[0]_i_1/O
                         net (fo=1, routed)           0.000    12.931    design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_2032[0]_i_1_n_2
    SLICE_X65Y28         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_2032_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.545    12.724    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X65Y28         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_2032_reg[0]/C
                         clock pessimism              0.265    12.989    
                         clock uncertainty           -0.154    12.835    
    SLICE_X65Y28         FDRE (Setup_fdre_C_D)        0.029    12.864    design_1_i/backward_fcc_0/inst/icmp_ln46_9_reg_2032_reg[0]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 4.644ns (47.941%)  route 5.043ns (52.059%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.522    11.990    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp/O
                         net (fo=64, routed)          0.582    12.696    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360
    SLICE_X62Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.549    12.729    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X62Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[35]/C
                         clock pessimism              0.230    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X62Y33         FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[35]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 4.644ns (47.941%)  route 5.043ns (52.059%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.522    11.990    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp/O
                         net (fo=64, routed)          0.582    12.696    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360
    SLICE_X62Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.549    12.729    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X62Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[36]/C
                         clock pessimism              0.230    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X62Y33         FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[36]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.687ns  (logic 4.644ns (47.941%)  route 5.043ns (52.059%))
  Logic Levels:           23  (CARRY4=16 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.715     3.009    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X67Y27         FDRE                                         r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  design_1_i/backward_fcc_0/inst/icmp_ln46_1_reg_1990_reg[0]/Q
                         net (fo=10, routed)          0.820     4.285    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_9_reg_2116_reg[0]_0
    SLICE_X67Y27         LUT5 (Prop_lut5_I1_O)        0.124     4.409 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/dx_t_addr_8_reg_2106[6]_i_3/O
                         net (fo=5, routed)           0.178     4.588    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_2_reg_2004_reg[0]
    SLICE_X67Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.712 f  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[63]_i_2/O
                         net (fo=144, routed)         0.249     4.960    design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/icmp_ln46_9_reg_2032_reg[0]
    SLICE_X67Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.084 r  design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/i_0_reg_693[62]_i_2/O
                         net (fo=522, routed)         0.750     5.834    design_1_i/backward_fcc_0/inst/w_t_U_n_130
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     5.958 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109/O
                         net (fo=1, routed)           0.000     5.958    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_109_n_2
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.471 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.471    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_85_n_2
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.588 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000     6.588    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_84_n_2
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.705 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83/CO[3]
                         net (fo=1, routed)           0.000     6.705    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_83_n_2
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.822 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.822    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_70_n_2
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.939 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.939    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_69_n_2
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.056 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68/CO[3]
                         net (fo=1, routed)           0.000     7.056    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_68_n_2
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.173 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.173    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_51_n_2
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.290 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.290    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_50_n_2
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.407 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     7.407    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_49_n_2
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.524 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.524    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_31_n_2
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.641 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     7.641    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_30_n_2
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.758 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.758    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_29_n_2
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.875 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.875    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_19_n_2
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.198 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_18/O[1]
                         net (fo=1, routed)           0.934     9.132    design_1_i/backward_fcc_0/inst/add_ln46_1_fu_1151_p2[53]
    SLICE_X54Y35         LUT3 (Prop_lut3_I0_O)        0.306     9.438 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9/O
                         net (fo=1, routed)           0.000     9.438    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004[0]_i_9_n_2
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.971 r  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.971    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_3_n_2
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.128 f  design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2/CO[1]
                         net (fo=4, routed)           1.007    11.136    design_1_i/backward_fcc_0/inst/icmp_ln46_2_reg_2004_reg[0]_i_2_n_4
    SLICE_X59Y41         LUT6 (Prop_lut6_I1_O)        0.332    11.468 f  design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2/O
                         net (fo=6, routed)           0.522    11.990    design_1_i/backward_fcc_0/inst/icmp_ln46_5_reg_2016[0]_i_2_n_2
    SLICE_X59Y34         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036[0]_i_1_comp/O
                         net (fo=64, routed)          0.582    12.696    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_20360
    SLICE_X62Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       1.549    12.729    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X62Y33         FDRE                                         r  design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[41]/C
                         clock pessimism              0.230    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X62Y33         FDRE (Setup_fdre_C_CE)      -0.169    12.635    design_1_i/backward_fcc_0/inst/add_ln46_9_reg_2036_reg[41]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                 -0.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.048%)  route 0.202ns (58.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.551     0.887    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X52Y59         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[12]/Q
                         net (fo=1, routed)           0.202     1.230    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata_n_39
    SLICE_X49Y60         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.822     1.188    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X49Y60         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[12]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.066     1.219    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.637     0.973    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X48Y106        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[63]/Q
                         net (fo=1, routed)           0.211     1.325    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[13]_0[34]
    SLICE_X51Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.906     1.272    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X51Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.075     1.308    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/control_s_axi_U/int_w_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/w_read_reg_1738_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.356%)  route 0.200ns (58.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.591     0.927    design_1_i/backward_fcc_0/inst/control_s_axi_U/ap_clk
    SLICE_X31Y49         FDRE                                         r  design_1_i/backward_fcc_0/inst/control_s_axi_U/int_w_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_1_i/backward_fcc_0/inst/control_s_axi_U/int_w_reg[16]/Q
                         net (fo=3, routed)           0.200     1.267    design_1_i/backward_fcc_0/inst/w[16]
    SLICE_X31Y50         FDRE                                         r  design_1_i/backward_fcc_0/inst/w_read_reg_1738_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.845     1.211    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X31Y50         FDRE                                         r  design_1_i/backward_fcc_0/inst/w_read_reg_1738_reg[16]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.070     1.251    design_1_i/backward_fcc_0/inst/w_read_reg_1738_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.908%)  route 0.195ns (58.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.551     0.887    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X52Y59         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[18]/Q
                         net (fo=1, routed)           0.195     1.223    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata_n_33
    SLICE_X49Y59         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.823     1.189    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X49Y59         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[18]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)         0.047     1.201    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.559     0.895    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg[18]/Q
                         net (fo=1, routed)           0.200     1.235    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p2_reg_n_2_[18]
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.280 r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1[18]_i_1__0/O
                         net (fo=1, routed)           0.000     1.280    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1[18]_i_1__0_n_2
    SLICE_X35Y49         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.831     1.197    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X35Y49         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[18]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.091     1.258    design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/data_p1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.128ns (43.851%)  route 0.164ns (56.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.551     0.887    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X53Y59         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/dout_buf_reg[17]/Q
                         net (fo=1, routed)           0.164     1.178    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata_n_34
    SLICE_X49Y59         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.823     1.189    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/ap_clk
    SLICE_X49Y59         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[17]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y59         FDRE (Hold_fdre_C_D)        -0.008     1.146    design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.318ns (67.834%)  route 0.151ns (32.166%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.607     0.943    design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X92Y50         FDRE                                         r  design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=20, routed)          0.151     1.257    design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg_n_1_[3]
    SLICE_X92Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.302 r  design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_ZERO_DET/lopt_4
    SLICE_X92Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.411 r  design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     1.411    design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/zeros_14_align
    SLICE_X92Y48         FDRE                                         r  design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.883     1.249    design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/aclk
    SLICE_X92Y48         FDRE                                         r  design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.030     1.219    
    SLICE_X92Y48         FDRE (Hold_fdre_C_D)         0.159     1.378    design_1_i/forward_fcc_0/inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/forward_fcc_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/Z_14_LZD_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/backward_fcc_0/inst/gmem_addr_4_read_reg_1920_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/backward_fcc_0/inst/dy_t_U/backward_fcc_x_t_ram_U/ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.557     0.892    design_1_i/backward_fcc_0/inst/ap_clk
    SLICE_X33Y18         FDRE                                         r  design_1_i/backward_fcc_0/inst/gmem_addr_4_read_reg_1920_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/backward_fcc_0/inst/gmem_addr_4_read_reg_1920_reg[21]/Q
                         net (fo=1, routed)           0.107     1.140    design_1_i/backward_fcc_0/inst/dy_t_U/backward_fcc_x_t_ram_U/Q[21]
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/backward_fcc_0/inst/dy_t_U/backward_fcc_x_t_ram_U/ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.865     1.231    design_1_i/backward_fcc_0/inst/dy_t_U/backward_fcc_x_t_ram_U/ap_clk
    RAMB18_X2Y7          RAMB18E1                                     r  design_1_i/backward_fcc_0/inst/dy_t_U/backward_fcc_x_t_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.280     0.951    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.106    design_1_i/backward_fcc_0/inst/dy_t_U/backward_fcc_x_t_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/forward_fcc_0/inst/gmem_addr_2_read_reg_1886_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.577     0.913    design_1_i/forward_fcc_0/inst/ap_clk
    SLICE_X55Y51         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_addr_2_read_reg_1886_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/forward_fcc_0/inst/gmem_addr_2_read_reg_1886_reg[23]/Q
                         net (fo=1, routed)           0.107     1.160    design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/Q[23]
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.888     1.254    design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ap_clk
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.971    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[5])
                                                      0.155     1.126    design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/forward_fcc_0/inst/gmem_addr_2_read_reg_1886_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.577     0.913    design_1_i/forward_fcc_0/inst/ap_clk
    SLICE_X55Y51         FDRE                                         r  design_1_i/forward_fcc_0/inst/gmem_addr_2_read_reg_1886_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/forward_fcc_0/inst/gmem_addr_2_read_reg_1886_reg[24]/Q
                         net (fo=1, routed)           0.107     1.160    design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/Q[24]
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11440, routed)       0.888     1.254    design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ap_clk
    RAMB18_X3Y20         RAMB18E1                                     r  design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.971    
    RAMB18_X3Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.126    design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y16    design_1_i/backward_fcc_0/inst/mul_32s_32s_32_2_1_U4/backward_fcc_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y29    design_1_i/forward_fcc_0/inst/mul_32s_32s_32_2_1_U3/forward_fcc_mul_32s_32s_32_2_1_Multiplier_0_U/tmp_product/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y28    design_1_i/forward_fcc_0/inst/mul_32s_32s_32_2_1_U3/forward_fcc_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y18    design_1_i/backward_fcc_0/inst/mul_32s_32s_32_2_1_U4/backward_fcc_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14   design_1_i/backward_fcc_0/inst/x_t_U/backward_fcc_x_t_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14   design_1_i/backward_fcc_0/inst/x_t_U/backward_fcc_x_t_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22   design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22   design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y20   design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y20   design_1_i/forward_fcc_0/inst/w_t_U/forward_fcc_x_t_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[10].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[11].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[12].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[13].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[8].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y104  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[9].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78   design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78   design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78   design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y78   design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y102  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y102  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y102  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y102  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y102  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y102  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y102  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y102  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y73   design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y74   design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5/CLK



