`timescale 1ns / 1ps

module LUT_atan_two_ith_inverse(out,in);
output reg [15:0]out;
input [3:0] in;

always@(in)
begin
    case(in)
       /*4'd0: out = 10'b00011_00100;
       4'd1: out = 10'b00001_11011;
       4'd2: out = 10'b00000_11111;
       4'd3: out = 10'b00000_01111;
       4'd4: out = 10'b00000_00111;
       4'd5: out = 10'b00000_00011;
       4'd6: out = 10'b00000_00001;*/
       4'd0: out = 16'b0001_1001_0010_0001;
       4'd1: out = 16'b0000_1110_1101_0110;
       4'd2: out = 16'b0000_0111_1101_0110;
       4'd3: out = 16'b0000_0011_1111_1010;
       4'd4: out = 16'b0000_0001_1111_1111;
       4'd5: out = 16'b0000_0000_1111_1111;
       4'd6: out = 16'b0000_0000_0111_1111;
       4'd7: out = 16'b0000_0000_0011_1111;
       4'd8: out = 16'b0000_0000_0001_1111;
       4'd9: out = 16'b0000_0000_0000_1111;
       4'd10: out = 16'b0000_0000_0000_0111;
       4'd11: out = 16'b0000_0000_0000_0011;
       4'd12: out = 16'b0000_0000_0000_0001;
       default: out = 16'b0000_0000_0000_0000;
    endcase
end

endmodule
