# Shared-Memory-Project---FPGA-Design-pdf
This repository contains the final report and simulation results for a Verilog-based Shared Memory System project. The project implements a multi-core communication network that connects several processing cores to a shared memory through a butterfly network topology, designed for efficient and parallel data access
