Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Mar 17 15:42:32 2025
| Host         : WPS-171005 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file example_ibert_ultrascale_gth_1_utilization_placed.rpt -pb example_ibert_ultrascale_gth_1_utilization_placed.pb
| Design       : example_ibert_ultrascale_gth_1
| Device       : xczu6eg-ffvb1156-1-e
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 18745 |     0 |          0 |    214604 |  8.73 |
|   LUT as Logic             | 18058 |     0 |          0 |    214604 |  8.41 |
|   LUT as Memory            |   687 |     0 |          0 |    144000 |  0.48 |
|     LUT as Distributed RAM |   276 |     0 |            |           |       |
|     LUT as Shift Register  |   411 |     0 |            |           |       |
| CLB Registers              | 36181 |     0 |          0 |    429208 |  8.43 |
|   Register as Flip Flop    | 36181 |     0 |          0 |    429208 |  8.43 |
|   Register as Latch        |     0 |     0 |          0 |    429208 |  0.00 |
| CARRY8                     |   321 |     0 |          0 |     34260 |  0.94 |
| F7 Muxes                   |  1177 |     0 |          0 |    137040 |  0.86 |
| F8 Muxes                   |   128 |     0 |          0 |     68520 |  0.19 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 585   |          Yes |           - |          Set |
| 1164  |          Yes |           - |        Reset |
| 621   |          Yes |         Set |            - |
| 33811 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4833 |     0 |          0 |     34260 | 14.11 |
|   CLBL                                     |  2343 |     0 |            |           |       |
|   CLBM                                     |  2490 |     0 |            |           |       |
| LUT as Logic                               | 18058 |     0 |          0 |    214604 |  8.41 |
|   using O5 output only                     |   493 |       |            |           |       |
|   using O6 output only                     | 13380 |       |            |           |       |
|   using O5 and O6                          |  4185 |       |            |           |       |
| LUT as Memory                              |   687 |     0 |          0 |    144000 |  0.48 |
|   LUT as Distributed RAM                   |   276 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    16 |       |            |           |       |
|     using O5 and O6                        |   260 |       |            |           |       |
|   LUT as Shift Register                    |   411 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   271 |       |            |           |       |
|     using O5 and O6                        |   140 |       |            |           |       |
| CLB Registers                              | 36181 |     0 |          0 |    429208 |  8.43 |
|   Register driven from within the CLB      | 13066 |       |            |           |       |
|   Register driven from outside the CLB     | 23115 |       |            |           |       |
|     LUT in front of the register is unused | 14403 |       |            |           |       |
|     LUT in front of the register is used   |  8712 |       |            |           |       |
| Unique Control Sets                        |  1750 |       |          0 |     68520 |  2.55 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   40 |     0 |          0 |       714 |  5.60 |
|   RAMB36/FIFO*    |   40 |     0 |          0 |       714 |  5.60 |
|     RAMB36E2 only |   40 |       |            |           |       |
|   RAMB18          |    0 |     0 |          0 |      1428 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   16 |     0 |          0 |      1973 |  0.81 |
|   DSP48E2 only |   16 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    2 |     2 |          0 |       328 |  0.61 |
| HPIOB_M          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |        96 |  1.04 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   44 |     0 |          0 |       404 | 10.89 |
|   BUFGCE             |    3 |     0 |          0 |       116 |  2.59 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |   40 |     0 |          0 |       168 | 23.81 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    1 |     0 |          0 |         8 | 12.50 |
| MMCM                 |    1 |     0 |          0 |         4 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    8 |     8 |          0 |        24 |  33.33 |
| GTHE4_COMMON    |    2 |     2 |          0 |         6 |  33.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 33811 |            Register |
| LUT6          |  7166 |                 CLB |
| LUT5          |  4665 |                 CLB |
| LUT4          |  4235 |                 CLB |
| LUT2          |  3528 |                 CLB |
| LUT3          |  2261 |                 CLB |
| MUXF7         |  1177 |                 CLB |
| FDCE          |  1164 |            Register |
| FDSE          |   621 |            Register |
| FDPE          |   585 |            Register |
| SRL16E        |   517 |                 CLB |
| RAMD32        |   504 |                 CLB |
| LUT1          |   388 |                 CLB |
| CARRY8        |   321 |                 CLB |
| MUXF8         |   128 |                 CLB |
| RAMB36E2      |    40 |            BLOCKRAM |
| BUFG_GT       |    40 |               Clock |
| SRLC32E       |    34 |                 CLB |
| RAMS32        |    32 |                 CLB |
| BUFG_GT_SYNC  |    24 |               Clock |
| DSP48E2       |    16 |          Arithmetic |
| GTHE4_CHANNEL |     8 |            Advanced |
| BUFGCE        |     3 |               Clock |
| OBUF          |     2 |                 I/O |
| IBUFDS_GTE4   |     2 |                 I/O |
| GTHE4_COMMON  |     2 |            Advanced |
| PS8           |     1 |            Advanced |
| PLLE4_ADV     |     1 |               Clock |
| MMCME4_ADV    |     1 |               Clock |
| BUFG_PS       |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+-----------------------------------------------------------------+------+
|                             Ref Name                            | Used |
+-----------------------------------------------------------------+------+
| top_smartconnect_0_0_sc_node_v1_0_14_si_handler__parameterized2 |    1 |
| top_smartconnect_0_0_sc_node_v1_0_14_si_handler__parameterized1 |    1 |
+-----------------------------------------------------------------+------+


11. Instantiated Netlists
-------------------------

+-------------------------+------+
|         Ref Name        | Used |
+-------------------------+------+
| top_zynq_ultra_ps_e_0_0 |    1 |
| top_smartconnect_0_0    |    1 |
| ibert_ultrascale_gth_1  |    1 |
| dbg_hub                 |    1 |
| clk_wiz_0               |    1 |
+-------------------------+------+


