$date
  Sun Oct 26 00:54:30 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module andgate_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$scope module and_g $end
$var reg 1 $ input1 $end
$var reg 1 % input2 $end
$var reg 1 & and_result $end
$var reg 1 ' and_gate $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
0$
0%
U&
U'
#10000000
0'
#15000000
U&
#25000000
0#
0&
#30000000
1!
1"
1$
1%
#40000000
1'
#45000000
0!
0$
#55000000
1#
1&
0'
#70000000
0#
0&
#75000000
0"
0%
#85000000
#105000000
1!
1"
1$
1%
#110000000
0!
0$
#120000000
#140000000
0"
0%
#150000000
#170000000
1!
1"
1$
1%
#171000000
0!
0$
#181000000
#201000000
