

================================================================
== Vitis HLS Report for 'reshape_concate_layer_stream'
================================================================
* Date:           Fri Aug  1 07:20:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.57 ns|  2.607 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|       2|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        0|     351|    -|
|Register         |        -|     -|        3|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        3|     353|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |conv_out3_0_0_blk_n       |   9|          2|    1|          2|
    |conv_out3_0_1_blk_n       |   9|          2|    1|          2|
    |conv_out3_0_2_blk_n       |   9|          2|    1|          2|
    |conv_out3_0_3_blk_n       |   9|          2|    1|          2|
    |conv_out3_0_4_blk_n       |   9|          2|    1|          2|
    |conv_out3_0_5_blk_n       |   9|          2|    1|          2|
    |conv_out3_0_6_blk_n       |   9|          2|    1|          2|
    |conv_out3_1_0_blk_n       |   9|          2|    1|          2|
    |conv_out3_1_1_blk_n       |   9|          2|    1|          2|
    |conv_out3_1_2_blk_n       |   9|          2|    1|          2|
    |conv_out3_1_3_blk_n       |   9|          2|    1|          2|
    |conv_out3_1_4_blk_n       |   9|          2|    1|          2|
    |conv_out3_1_5_blk_n       |   9|          2|    1|          2|
    |conv_out3_1_6_blk_n       |   9|          2|    1|          2|
    |conv_out4_0_0_blk_n       |   9|          2|    1|          2|
    |conv_out4_0_1_blk_n       |   9|          2|    1|          2|
    |conv_out4_0_2_blk_n       |   9|          2|    1|          2|
    |conv_out4_0_3_blk_n       |   9|          2|    1|          2|
    |conv_out4_0_4_blk_n       |   9|          2|    1|          2|
    |conv_out4_0_5_blk_n       |   9|          2|    1|          2|
    |conv_out4_1_0_blk_n       |   9|          2|    1|          2|
    |conv_out4_1_1_blk_n       |   9|          2|    1|          2|
    |conv_out4_1_2_blk_n       |   9|          2|    1|          2|
    |conv_out4_1_3_blk_n       |   9|          2|    1|          2|
    |conv_out4_1_4_blk_n       |   9|          2|    1|          2|
    |conv_out4_1_5_blk_n       |   9|          2|    1|          2|
    |conv_out5_0_0_blk_n       |   9|          2|    1|          2|
    |conv_out5_0_1_blk_n       |   9|          2|    1|          2|
    |conv_out5_0_2_blk_n       |   9|          2|    1|          2|
    |conv_out5_0_3_blk_n       |   9|          2|    1|          2|
    |conv_out5_0_4_blk_n       |   9|          2|    1|          2|
    |conv_out5_1_0_blk_n       |   9|          2|    1|          2|
    |conv_out5_1_1_blk_n       |   9|          2|    1|          2|
    |conv_out5_1_2_blk_n       |   9|          2|    1|          2|
    |conv_out5_1_3_blk_n       |   9|          2|    1|          2|
    |conv_out5_1_4_blk_n       |   9|          2|    1|          2|
    |feature2_embedding_blk_n  |   9|          2|    1|          2|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 351|         78|   39|         78|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+------+------------+------------------------------+--------------+
|             RTL Ports             | Dir | Bits |  Protocol  |         Source Object        |    C Type    |
+-----------------------------------+-----+------+------------+------------------------------+--------------+
|ap_clk                             |   in|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|ap_rst                             |   in|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|ap_start                           |   in|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|start_full_n                       |   in|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|ap_done                            |  out|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|ap_continue                        |   in|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|ap_idle                            |  out|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|ap_ready                           |  out|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|start_out                          |  out|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|start_write                        |  out|     1|  ap_ctrl_hs|  reshape_concate_layer_stream|  return value|
|conv_out3_0_0_dout                 |   in|    32|     ap_fifo|                 conv_out3_0_0|       pointer|
|conv_out3_0_0_empty_n              |   in|     1|     ap_fifo|                 conv_out3_0_0|       pointer|
|conv_out3_0_0_read                 |  out|     1|     ap_fifo|                 conv_out3_0_0|       pointer|
|conv_out3_0_0_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_0_0|       pointer|
|conv_out3_0_0_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_0_0|       pointer|
|conv_out3_0_1_dout                 |   in|    32|     ap_fifo|                 conv_out3_0_1|       pointer|
|conv_out3_0_1_empty_n              |   in|     1|     ap_fifo|                 conv_out3_0_1|       pointer|
|conv_out3_0_1_read                 |  out|     1|     ap_fifo|                 conv_out3_0_1|       pointer|
|conv_out3_0_1_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_0_1|       pointer|
|conv_out3_0_1_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_0_1|       pointer|
|conv_out3_0_2_dout                 |   in|    32|     ap_fifo|                 conv_out3_0_2|       pointer|
|conv_out3_0_2_empty_n              |   in|     1|     ap_fifo|                 conv_out3_0_2|       pointer|
|conv_out3_0_2_read                 |  out|     1|     ap_fifo|                 conv_out3_0_2|       pointer|
|conv_out3_0_2_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_0_2|       pointer|
|conv_out3_0_2_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_0_2|       pointer|
|conv_out3_0_3_dout                 |   in|    32|     ap_fifo|                 conv_out3_0_3|       pointer|
|conv_out3_0_3_empty_n              |   in|     1|     ap_fifo|                 conv_out3_0_3|       pointer|
|conv_out3_0_3_read                 |  out|     1|     ap_fifo|                 conv_out3_0_3|       pointer|
|conv_out3_0_3_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_0_3|       pointer|
|conv_out3_0_3_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_0_3|       pointer|
|conv_out3_0_4_dout                 |   in|    32|     ap_fifo|                 conv_out3_0_4|       pointer|
|conv_out3_0_4_empty_n              |   in|     1|     ap_fifo|                 conv_out3_0_4|       pointer|
|conv_out3_0_4_read                 |  out|     1|     ap_fifo|                 conv_out3_0_4|       pointer|
|conv_out3_0_4_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_0_4|       pointer|
|conv_out3_0_4_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_0_4|       pointer|
|conv_out3_0_5_dout                 |   in|    32|     ap_fifo|                 conv_out3_0_5|       pointer|
|conv_out3_0_5_empty_n              |   in|     1|     ap_fifo|                 conv_out3_0_5|       pointer|
|conv_out3_0_5_read                 |  out|     1|     ap_fifo|                 conv_out3_0_5|       pointer|
|conv_out3_0_5_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_0_5|       pointer|
|conv_out3_0_5_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_0_5|       pointer|
|conv_out3_0_6_dout                 |   in|    32|     ap_fifo|                 conv_out3_0_6|       pointer|
|conv_out3_0_6_empty_n              |   in|     1|     ap_fifo|                 conv_out3_0_6|       pointer|
|conv_out3_0_6_read                 |  out|     1|     ap_fifo|                 conv_out3_0_6|       pointer|
|conv_out3_0_6_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_0_6|       pointer|
|conv_out3_0_6_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_0_6|       pointer|
|conv_out3_1_0_dout                 |   in|    32|     ap_fifo|                 conv_out3_1_0|       pointer|
|conv_out3_1_0_empty_n              |   in|     1|     ap_fifo|                 conv_out3_1_0|       pointer|
|conv_out3_1_0_read                 |  out|     1|     ap_fifo|                 conv_out3_1_0|       pointer|
|conv_out3_1_0_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_1_0|       pointer|
|conv_out3_1_0_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_1_0|       pointer|
|conv_out3_1_1_dout                 |   in|    32|     ap_fifo|                 conv_out3_1_1|       pointer|
|conv_out3_1_1_empty_n              |   in|     1|     ap_fifo|                 conv_out3_1_1|       pointer|
|conv_out3_1_1_read                 |  out|     1|     ap_fifo|                 conv_out3_1_1|       pointer|
|conv_out3_1_1_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_1_1|       pointer|
|conv_out3_1_1_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_1_1|       pointer|
|conv_out3_1_2_dout                 |   in|    32|     ap_fifo|                 conv_out3_1_2|       pointer|
|conv_out3_1_2_empty_n              |   in|     1|     ap_fifo|                 conv_out3_1_2|       pointer|
|conv_out3_1_2_read                 |  out|     1|     ap_fifo|                 conv_out3_1_2|       pointer|
|conv_out3_1_2_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_1_2|       pointer|
|conv_out3_1_2_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_1_2|       pointer|
|conv_out3_1_3_dout                 |   in|    32|     ap_fifo|                 conv_out3_1_3|       pointer|
|conv_out3_1_3_empty_n              |   in|     1|     ap_fifo|                 conv_out3_1_3|       pointer|
|conv_out3_1_3_read                 |  out|     1|     ap_fifo|                 conv_out3_1_3|       pointer|
|conv_out3_1_3_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_1_3|       pointer|
|conv_out3_1_3_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_1_3|       pointer|
|conv_out3_1_4_dout                 |   in|    32|     ap_fifo|                 conv_out3_1_4|       pointer|
|conv_out3_1_4_empty_n              |   in|     1|     ap_fifo|                 conv_out3_1_4|       pointer|
|conv_out3_1_4_read                 |  out|     1|     ap_fifo|                 conv_out3_1_4|       pointer|
|conv_out3_1_4_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_1_4|       pointer|
|conv_out3_1_4_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_1_4|       pointer|
|conv_out3_1_5_dout                 |   in|    32|     ap_fifo|                 conv_out3_1_5|       pointer|
|conv_out3_1_5_empty_n              |   in|     1|     ap_fifo|                 conv_out3_1_5|       pointer|
|conv_out3_1_5_read                 |  out|     1|     ap_fifo|                 conv_out3_1_5|       pointer|
|conv_out3_1_5_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_1_5|       pointer|
|conv_out3_1_5_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_1_5|       pointer|
|conv_out3_1_6_dout                 |   in|    32|     ap_fifo|                 conv_out3_1_6|       pointer|
|conv_out3_1_6_empty_n              |   in|     1|     ap_fifo|                 conv_out3_1_6|       pointer|
|conv_out3_1_6_read                 |  out|     1|     ap_fifo|                 conv_out3_1_6|       pointer|
|conv_out3_1_6_num_data_valid       |   in|     3|     ap_fifo|                 conv_out3_1_6|       pointer|
|conv_out3_1_6_fifo_cap             |   in|     3|     ap_fifo|                 conv_out3_1_6|       pointer|
|conv_out4_0_0_dout                 |   in|    32|     ap_fifo|                 conv_out4_0_0|       pointer|
|conv_out4_0_0_empty_n              |   in|     1|     ap_fifo|                 conv_out4_0_0|       pointer|
|conv_out4_0_0_read                 |  out|     1|     ap_fifo|                 conv_out4_0_0|       pointer|
|conv_out4_0_0_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_0_0|       pointer|
|conv_out4_0_0_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_0_0|       pointer|
|conv_out4_0_1_dout                 |   in|    32|     ap_fifo|                 conv_out4_0_1|       pointer|
|conv_out4_0_1_empty_n              |   in|     1|     ap_fifo|                 conv_out4_0_1|       pointer|
|conv_out4_0_1_read                 |  out|     1|     ap_fifo|                 conv_out4_0_1|       pointer|
|conv_out4_0_1_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_0_1|       pointer|
|conv_out4_0_1_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_0_1|       pointer|
|conv_out4_0_2_dout                 |   in|    32|     ap_fifo|                 conv_out4_0_2|       pointer|
|conv_out4_0_2_empty_n              |   in|     1|     ap_fifo|                 conv_out4_0_2|       pointer|
|conv_out4_0_2_read                 |  out|     1|     ap_fifo|                 conv_out4_0_2|       pointer|
|conv_out4_0_2_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_0_2|       pointer|
|conv_out4_0_2_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_0_2|       pointer|
|conv_out4_0_3_dout                 |   in|    32|     ap_fifo|                 conv_out4_0_3|       pointer|
|conv_out4_0_3_empty_n              |   in|     1|     ap_fifo|                 conv_out4_0_3|       pointer|
|conv_out4_0_3_read                 |  out|     1|     ap_fifo|                 conv_out4_0_3|       pointer|
|conv_out4_0_3_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_0_3|       pointer|
|conv_out4_0_3_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_0_3|       pointer|
|conv_out4_0_4_dout                 |   in|    32|     ap_fifo|                 conv_out4_0_4|       pointer|
|conv_out4_0_4_empty_n              |   in|     1|     ap_fifo|                 conv_out4_0_4|       pointer|
|conv_out4_0_4_read                 |  out|     1|     ap_fifo|                 conv_out4_0_4|       pointer|
|conv_out4_0_4_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_0_4|       pointer|
|conv_out4_0_4_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_0_4|       pointer|
|conv_out4_0_5_dout                 |   in|    32|     ap_fifo|                 conv_out4_0_5|       pointer|
|conv_out4_0_5_empty_n              |   in|     1|     ap_fifo|                 conv_out4_0_5|       pointer|
|conv_out4_0_5_read                 |  out|     1|     ap_fifo|                 conv_out4_0_5|       pointer|
|conv_out4_0_5_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_0_5|       pointer|
|conv_out4_0_5_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_0_5|       pointer|
|conv_out4_1_0_dout                 |   in|    32|     ap_fifo|                 conv_out4_1_0|       pointer|
|conv_out4_1_0_empty_n              |   in|     1|     ap_fifo|                 conv_out4_1_0|       pointer|
|conv_out4_1_0_read                 |  out|     1|     ap_fifo|                 conv_out4_1_0|       pointer|
|conv_out4_1_0_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_1_0|       pointer|
|conv_out4_1_0_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_1_0|       pointer|
|conv_out4_1_1_dout                 |   in|    32|     ap_fifo|                 conv_out4_1_1|       pointer|
|conv_out4_1_1_empty_n              |   in|     1|     ap_fifo|                 conv_out4_1_1|       pointer|
|conv_out4_1_1_read                 |  out|     1|     ap_fifo|                 conv_out4_1_1|       pointer|
|conv_out4_1_1_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_1_1|       pointer|
|conv_out4_1_1_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_1_1|       pointer|
|conv_out4_1_2_dout                 |   in|    32|     ap_fifo|                 conv_out4_1_2|       pointer|
|conv_out4_1_2_empty_n              |   in|     1|     ap_fifo|                 conv_out4_1_2|       pointer|
|conv_out4_1_2_read                 |  out|     1|     ap_fifo|                 conv_out4_1_2|       pointer|
|conv_out4_1_2_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_1_2|       pointer|
|conv_out4_1_2_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_1_2|       pointer|
|conv_out4_1_3_dout                 |   in|    32|     ap_fifo|                 conv_out4_1_3|       pointer|
|conv_out4_1_3_empty_n              |   in|     1|     ap_fifo|                 conv_out4_1_3|       pointer|
|conv_out4_1_3_read                 |  out|     1|     ap_fifo|                 conv_out4_1_3|       pointer|
|conv_out4_1_3_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_1_3|       pointer|
|conv_out4_1_3_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_1_3|       pointer|
|conv_out4_1_4_dout                 |   in|    32|     ap_fifo|                 conv_out4_1_4|       pointer|
|conv_out4_1_4_empty_n              |   in|     1|     ap_fifo|                 conv_out4_1_4|       pointer|
|conv_out4_1_4_read                 |  out|     1|     ap_fifo|                 conv_out4_1_4|       pointer|
|conv_out4_1_4_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_1_4|       pointer|
|conv_out4_1_4_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_1_4|       pointer|
|conv_out4_1_5_dout                 |   in|    32|     ap_fifo|                 conv_out4_1_5|       pointer|
|conv_out4_1_5_empty_n              |   in|     1|     ap_fifo|                 conv_out4_1_5|       pointer|
|conv_out4_1_5_read                 |  out|     1|     ap_fifo|                 conv_out4_1_5|       pointer|
|conv_out4_1_5_num_data_valid       |   in|     3|     ap_fifo|                 conv_out4_1_5|       pointer|
|conv_out4_1_5_fifo_cap             |   in|     3|     ap_fifo|                 conv_out4_1_5|       pointer|
|conv_out5_0_0_dout                 |   in|    32|     ap_fifo|                 conv_out5_0_0|       pointer|
|conv_out5_0_0_empty_n              |   in|     1|     ap_fifo|                 conv_out5_0_0|       pointer|
|conv_out5_0_0_read                 |  out|     1|     ap_fifo|                 conv_out5_0_0|       pointer|
|conv_out5_0_0_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_0_0|       pointer|
|conv_out5_0_0_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_0_0|       pointer|
|conv_out5_0_1_dout                 |   in|    32|     ap_fifo|                 conv_out5_0_1|       pointer|
|conv_out5_0_1_empty_n              |   in|     1|     ap_fifo|                 conv_out5_0_1|       pointer|
|conv_out5_0_1_read                 |  out|     1|     ap_fifo|                 conv_out5_0_1|       pointer|
|conv_out5_0_1_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_0_1|       pointer|
|conv_out5_0_1_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_0_1|       pointer|
|conv_out5_0_2_dout                 |   in|    32|     ap_fifo|                 conv_out5_0_2|       pointer|
|conv_out5_0_2_empty_n              |   in|     1|     ap_fifo|                 conv_out5_0_2|       pointer|
|conv_out5_0_2_read                 |  out|     1|     ap_fifo|                 conv_out5_0_2|       pointer|
|conv_out5_0_2_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_0_2|       pointer|
|conv_out5_0_2_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_0_2|       pointer|
|conv_out5_0_3_dout                 |   in|    32|     ap_fifo|                 conv_out5_0_3|       pointer|
|conv_out5_0_3_empty_n              |   in|     1|     ap_fifo|                 conv_out5_0_3|       pointer|
|conv_out5_0_3_read                 |  out|     1|     ap_fifo|                 conv_out5_0_3|       pointer|
|conv_out5_0_3_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_0_3|       pointer|
|conv_out5_0_3_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_0_3|       pointer|
|conv_out5_0_4_dout                 |   in|    32|     ap_fifo|                 conv_out5_0_4|       pointer|
|conv_out5_0_4_empty_n              |   in|     1|     ap_fifo|                 conv_out5_0_4|       pointer|
|conv_out5_0_4_read                 |  out|     1|     ap_fifo|                 conv_out5_0_4|       pointer|
|conv_out5_0_4_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_0_4|       pointer|
|conv_out5_0_4_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_0_4|       pointer|
|conv_out5_1_0_dout                 |   in|    32|     ap_fifo|                 conv_out5_1_0|       pointer|
|conv_out5_1_0_empty_n              |   in|     1|     ap_fifo|                 conv_out5_1_0|       pointer|
|conv_out5_1_0_read                 |  out|     1|     ap_fifo|                 conv_out5_1_0|       pointer|
|conv_out5_1_0_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_1_0|       pointer|
|conv_out5_1_0_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_1_0|       pointer|
|conv_out5_1_1_dout                 |   in|    32|     ap_fifo|                 conv_out5_1_1|       pointer|
|conv_out5_1_1_empty_n              |   in|     1|     ap_fifo|                 conv_out5_1_1|       pointer|
|conv_out5_1_1_read                 |  out|     1|     ap_fifo|                 conv_out5_1_1|       pointer|
|conv_out5_1_1_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_1_1|       pointer|
|conv_out5_1_1_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_1_1|       pointer|
|conv_out5_1_2_dout                 |   in|    32|     ap_fifo|                 conv_out5_1_2|       pointer|
|conv_out5_1_2_empty_n              |   in|     1|     ap_fifo|                 conv_out5_1_2|       pointer|
|conv_out5_1_2_read                 |  out|     1|     ap_fifo|                 conv_out5_1_2|       pointer|
|conv_out5_1_2_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_1_2|       pointer|
|conv_out5_1_2_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_1_2|       pointer|
|conv_out5_1_3_dout                 |   in|    32|     ap_fifo|                 conv_out5_1_3|       pointer|
|conv_out5_1_3_empty_n              |   in|     1|     ap_fifo|                 conv_out5_1_3|       pointer|
|conv_out5_1_3_read                 |  out|     1|     ap_fifo|                 conv_out5_1_3|       pointer|
|conv_out5_1_3_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_1_3|       pointer|
|conv_out5_1_3_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_1_3|       pointer|
|conv_out5_1_4_dout                 |   in|    32|     ap_fifo|                 conv_out5_1_4|       pointer|
|conv_out5_1_4_empty_n              |   in|     1|     ap_fifo|                 conv_out5_1_4|       pointer|
|conv_out5_1_4_read                 |  out|     1|     ap_fifo|                 conv_out5_1_4|       pointer|
|conv_out5_1_4_num_data_valid       |   in|     3|     ap_fifo|                 conv_out5_1_4|       pointer|
|conv_out5_1_4_fifo_cap             |   in|     3|     ap_fifo|                 conv_out5_1_4|       pointer|
|feature2_embedding_din             |  out|  1152|     ap_fifo|            feature2_embedding|       pointer|
|feature2_embedding_full_n          |   in|     1|     ap_fifo|            feature2_embedding|       pointer|
|feature2_embedding_write           |  out|     1|     ap_fifo|            feature2_embedding|       pointer|
|feature2_embedding_num_data_valid  |   in|     3|     ap_fifo|            feature2_embedding|       pointer|
|feature2_embedding_fifo_cap        |   in|     3|     ap_fifo|            feature2_embedding|       pointer|
+-----------------------------------+-----+------+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1152 %feature2_embedding, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_1_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_1_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_1_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_1_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_1_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_0_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_0_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out5_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_1_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_1_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_1_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_1_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_1_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_1_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_0_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_0_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_0_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out4_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_1_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_1_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_1_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_1_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_1_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_1_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_1_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_0_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_0_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_0_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_0_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_out3_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] ( I:1.30ns O:1.30ns )   --->   "%fe = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_0_0" [./ComponentStream.h:299]   --->   Operation 39 'read' 'fe' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 40 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_1_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_1_0" [./ComponentStream.h:300]   --->   Operation 40 'read' 'conv_out3_1_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 41 [1/1] ( I:1.30ns O:1.30ns )   --->   "%fe_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_0_1" [./ComponentStream.h:299]   --->   Operation 41 'read' 'fe_1' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 42 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_1_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_1_1" [./ComponentStream.h:300]   --->   Operation 42 'read' 'conv_out3_1_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 43 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_0_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_0_2" [./ComponentStream.h:299]   --->   Operation 43 'read' 'conv_out3_0_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 44 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_1_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_1_2" [./ComponentStream.h:300]   --->   Operation 44 'read' 'conv_out3_1_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 45 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_0_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_0_3" [./ComponentStream.h:299]   --->   Operation 45 'read' 'conv_out3_0_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 46 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_1_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_1_3" [./ComponentStream.h:300]   --->   Operation 46 'read' 'conv_out3_1_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 47 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_0_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_0_4" [./ComponentStream.h:299]   --->   Operation 47 'read' 'conv_out3_0_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 48 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_1_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_1_4" [./ComponentStream.h:300]   --->   Operation 48 'read' 'conv_out3_1_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 49 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_0_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_0_5" [./ComponentStream.h:299]   --->   Operation 49 'read' 'conv_out3_0_5_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 50 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_1_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_1_5" [./ComponentStream.h:300]   --->   Operation 50 'read' 'conv_out3_1_5_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 51 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_0_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_0_6" [./ComponentStream.h:299]   --->   Operation 51 'read' 'conv_out3_0_6_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 52 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out3_1_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out3_1_6" [./ComponentStream.h:300]   --->   Operation 52 'read' 'conv_out3_1_6_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 53 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_0_0" [./ComponentStream.h:304]   --->   Operation 53 'read' 'conv_out4_0_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 54 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_1_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_1_0" [./ComponentStream.h:305]   --->   Operation 54 'read' 'conv_out4_1_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 55 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_0_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_0_1" [./ComponentStream.h:304]   --->   Operation 55 'read' 'conv_out4_0_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 56 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_1_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_1_1" [./ComponentStream.h:305]   --->   Operation 56 'read' 'conv_out4_1_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 57 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_0_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_0_2" [./ComponentStream.h:304]   --->   Operation 57 'read' 'conv_out4_0_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 58 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_1_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_1_2" [./ComponentStream.h:305]   --->   Operation 58 'read' 'conv_out4_1_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 59 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_0_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_0_3" [./ComponentStream.h:304]   --->   Operation 59 'read' 'conv_out4_0_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 60 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_1_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_1_3" [./ComponentStream.h:305]   --->   Operation 60 'read' 'conv_out4_1_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 61 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_0_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_0_4" [./ComponentStream.h:304]   --->   Operation 61 'read' 'conv_out4_0_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 62 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_1_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_1_4" [./ComponentStream.h:305]   --->   Operation 62 'read' 'conv_out4_1_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 63 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_0_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_0_5" [./ComponentStream.h:304]   --->   Operation 63 'read' 'conv_out4_0_5_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 64 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out4_1_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out4_1_5" [./ComponentStream.h:305]   --->   Operation 64 'read' 'conv_out4_1_5_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 65 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_0_0" [./ComponentStream.h:309]   --->   Operation 65 'read' 'conv_out5_0_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 66 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_1_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_1_0" [./ComponentStream.h:310]   --->   Operation 66 'read' 'conv_out5_1_0_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 67 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_0_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_0_1" [./ComponentStream.h:309]   --->   Operation 67 'read' 'conv_out5_0_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 68 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_1_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_1_1" [./ComponentStream.h:310]   --->   Operation 68 'read' 'conv_out5_1_1_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 69 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_0_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_0_2" [./ComponentStream.h:309]   --->   Operation 69 'read' 'conv_out5_0_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 70 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_1_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_1_2" [./ComponentStream.h:310]   --->   Operation 70 'read' 'conv_out5_1_2_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 71 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_0_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_0_3" [./ComponentStream.h:309]   --->   Operation 71 'read' 'conv_out5_0_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 72 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_1_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_1_3" [./ComponentStream.h:310]   --->   Operation 72 'read' 'conv_out5_1_3_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 73 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_0_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_0_4" [./ComponentStream.h:309]   --->   Operation 73 'read' 'conv_out5_0_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 74 [1/1] ( I:1.30ns O:1.30ns )   --->   "%conv_out5_1_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_out5_1_4" [./ComponentStream.h:310]   --->   Operation 74 'read' 'conv_out5_1_4_read' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i1152 @_ssdm_op_BitConcatenate.i1152.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %conv_out5_1_4_read, i32 %conv_out5_1_3_read, i32 %conv_out5_1_2_read, i32 %conv_out5_1_1_read, i32 %conv_out5_1_0_read, i32 %conv_out5_0_4_read, i32 %conv_out5_0_3_read, i32 %conv_out5_0_2_read, i32 %conv_out5_0_1_read, i32 %conv_out5_0_0_read, i32 %conv_out4_1_5_read, i32 %conv_out4_1_4_read, i32 %conv_out4_1_3_read, i32 %conv_out4_1_2_read, i32 %conv_out4_1_1_read, i32 %conv_out4_1_0_read, i32 %conv_out4_0_5_read, i32 %conv_out4_0_4_read, i32 %conv_out4_0_3_read, i32 %conv_out4_0_2_read, i32 %conv_out4_0_1_read, i32 %conv_out4_0_0_read, i32 %conv_out3_1_6_read, i32 %conv_out3_1_5_read, i32 %conv_out3_1_4_read, i32 %conv_out3_1_3_read, i32 %conv_out3_1_2_read, i32 %conv_out3_1_1_read, i32 %conv_out3_1_0_read, i32 %conv_out3_0_6_read, i32 %conv_out3_0_5_read, i32 %conv_out3_0_4_read, i32 %conv_out3_0_3_read, i32 %conv_out3_0_2_read, i32 %fe_1, i32 %fe" [./ComponentStream.h:312]   --->   Operation 75 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] ( I:1.30ns O:1.30ns )   --->   "%write_ln312 = write void @_ssdm_op_Write.ap_fifo.volatile.i1152P0A, i1152 %feature2_embedding, i1152 %p_0" [./ComponentStream.h:312]   --->   Operation 76 'write' 'write_ln312' <Predicate = true> <Delay = 1.30> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1152> <Depth = 4> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln313 = ret" [./ComponentStream.h:313]   --->   Operation 77 'ret' 'ret_ln313' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out3_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out3_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out4_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out5_1_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ feature2_embedding]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
fe                 (read          ) [ 00]
conv_out3_1_0_read (read          ) [ 00]
fe_1               (read          ) [ 00]
conv_out3_1_1_read (read          ) [ 00]
conv_out3_0_2_read (read          ) [ 00]
conv_out3_1_2_read (read          ) [ 00]
conv_out3_0_3_read (read          ) [ 00]
conv_out3_1_3_read (read          ) [ 00]
conv_out3_0_4_read (read          ) [ 00]
conv_out3_1_4_read (read          ) [ 00]
conv_out3_0_5_read (read          ) [ 00]
conv_out3_1_5_read (read          ) [ 00]
conv_out3_0_6_read (read          ) [ 00]
conv_out3_1_6_read (read          ) [ 00]
conv_out4_0_0_read (read          ) [ 00]
conv_out4_1_0_read (read          ) [ 00]
conv_out4_0_1_read (read          ) [ 00]
conv_out4_1_1_read (read          ) [ 00]
conv_out4_0_2_read (read          ) [ 00]
conv_out4_1_2_read (read          ) [ 00]
conv_out4_0_3_read (read          ) [ 00]
conv_out4_1_3_read (read          ) [ 00]
conv_out4_0_4_read (read          ) [ 00]
conv_out4_1_4_read (read          ) [ 00]
conv_out4_0_5_read (read          ) [ 00]
conv_out4_1_5_read (read          ) [ 00]
conv_out5_0_0_read (read          ) [ 00]
conv_out5_1_0_read (read          ) [ 00]
conv_out5_0_1_read (read          ) [ 00]
conv_out5_1_1_read (read          ) [ 00]
conv_out5_0_2_read (read          ) [ 00]
conv_out5_1_2_read (read          ) [ 00]
conv_out5_0_3_read (read          ) [ 00]
conv_out5_1_3_read (read          ) [ 00]
conv_out5_0_4_read (read          ) [ 00]
conv_out5_1_4_read (read          ) [ 00]
p_0                (bitconcatenate) [ 00]
write_ln312        (write         ) [ 00]
ret_ln313          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out3_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out3_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out3_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_0_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out3_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_0_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_out3_0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_0_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_out3_0_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_0_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_out3_0_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_0_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_out3_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_1_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_out3_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_1_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_out3_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_1_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_out3_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_1_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_out3_1_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_1_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_out3_1_5">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_1_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_out3_1_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out3_1_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_out4_0_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_0_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_out4_0_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_0_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv_out4_0_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_0_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_out4_0_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_0_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_out4_0_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_0_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_out4_0_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_0_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_out4_1_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_1_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_out4_1_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_1_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_out4_1_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_1_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_out4_1_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_1_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_out4_1_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_1_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_out4_1_5">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out4_1_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_out5_0_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_0_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_out5_0_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_0_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_out5_0_2">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_0_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_out5_0_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_0_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_out5_0_4">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_0_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_out5_1_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_1_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_out5_1_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_1_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_out5_1_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_1_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv_out5_1_3">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_1_3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="conv_out5_1_4">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out5_1_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="feature2_embedding">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature2_embedding"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i1152.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1152P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="fe_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fe/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv_out3_1_0_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_1_0_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="fe_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fe_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="conv_out3_1_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_1_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv_out3_0_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_0_2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_out3_1_2_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_1_2_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv_out3_0_3_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_0_3_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_out3_1_3_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_1_3_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="conv_out3_0_4_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_0_4_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv_out3_1_4_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_1_4_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="conv_out3_0_5_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_0_5_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="conv_out3_1_5_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_1_5_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv_out3_0_6_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_0_6_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_out3_1_6_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out3_1_6_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv_out4_0_0_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_0_0_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv_out4_1_0_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_1_0_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv_out4_0_1_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_0_1_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_out4_1_1_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_1_1_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_out4_0_2_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_0_2_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_out4_1_2_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_1_2_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_out4_0_3_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_0_3_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv_out4_1_3_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_1_3_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_out4_0_4_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_0_4_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="conv_out4_1_4_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_1_4_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_out4_0_5_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_0_5_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="conv_out4_1_5_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out4_1_5_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv_out5_0_0_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_0_0_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv_out5_1_0_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_1_0_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv_out5_0_1_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_0_1_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="conv_out5_1_1_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_1_1_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv_out5_0_2_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_0_2_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="conv_out5_1_2_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_1_2_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv_out5_0_3_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_0_3_read/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="conv_out5_1_3_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_1_3_read/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv_out5_0_4_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_0_4_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="conv_out5_1_4_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_out5_1_4_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="write_ln312_write_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="1152" slack="0"/>
<pin id="309" dir="0" index="2" bw="1152" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln312/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_0_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1152" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="32" slack="0"/>
<pin id="317" dir="0" index="3" bw="32" slack="0"/>
<pin id="318" dir="0" index="4" bw="32" slack="0"/>
<pin id="319" dir="0" index="5" bw="32" slack="0"/>
<pin id="320" dir="0" index="6" bw="32" slack="0"/>
<pin id="321" dir="0" index="7" bw="32" slack="0"/>
<pin id="322" dir="0" index="8" bw="32" slack="0"/>
<pin id="323" dir="0" index="9" bw="32" slack="0"/>
<pin id="324" dir="0" index="10" bw="32" slack="0"/>
<pin id="325" dir="0" index="11" bw="32" slack="0"/>
<pin id="326" dir="0" index="12" bw="32" slack="0"/>
<pin id="327" dir="0" index="13" bw="32" slack="0"/>
<pin id="328" dir="0" index="14" bw="32" slack="0"/>
<pin id="329" dir="0" index="15" bw="32" slack="0"/>
<pin id="330" dir="0" index="16" bw="32" slack="0"/>
<pin id="331" dir="0" index="17" bw="32" slack="0"/>
<pin id="332" dir="0" index="18" bw="32" slack="0"/>
<pin id="333" dir="0" index="19" bw="32" slack="0"/>
<pin id="334" dir="0" index="20" bw="32" slack="0"/>
<pin id="335" dir="0" index="21" bw="32" slack="0"/>
<pin id="336" dir="0" index="22" bw="32" slack="0"/>
<pin id="337" dir="0" index="23" bw="32" slack="0"/>
<pin id="338" dir="0" index="24" bw="32" slack="0"/>
<pin id="339" dir="0" index="25" bw="32" slack="0"/>
<pin id="340" dir="0" index="26" bw="32" slack="0"/>
<pin id="341" dir="0" index="27" bw="32" slack="0"/>
<pin id="342" dir="0" index="28" bw="32" slack="0"/>
<pin id="343" dir="0" index="29" bw="32" slack="0"/>
<pin id="344" dir="0" index="30" bw="32" slack="0"/>
<pin id="345" dir="0" index="31" bw="32" slack="0"/>
<pin id="346" dir="0" index="32" bw="32" slack="0"/>
<pin id="347" dir="0" index="33" bw="32" slack="0"/>
<pin id="348" dir="0" index="34" bw="32" slack="0"/>
<pin id="349" dir="0" index="35" bw="32" slack="0"/>
<pin id="350" dir="0" index="36" bw="32" slack="0"/>
<pin id="351" dir="1" index="37" bw="1152" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="84" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="84" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="84" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="84" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="84" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="84" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="84" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="84" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="84" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="84" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="84" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="84" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="84" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="84" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="84" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="84" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="84" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="84" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="84" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="84" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="84" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="84" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="84" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="84" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="48" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="84" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="84" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="50" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="84" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="52" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="84" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="84" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="84" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="84" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="84" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="66" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="84" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="84" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="68" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="84" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="84" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="88" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="72" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="352"><net_src comp="86" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="353"><net_src comp="300" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="354"><net_src comp="288" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="355"><net_src comp="276" pin="2"/><net_sink comp="313" pin=3"/></net>

<net id="356"><net_src comp="264" pin="2"/><net_sink comp="313" pin=4"/></net>

<net id="357"><net_src comp="252" pin="2"/><net_sink comp="313" pin=5"/></net>

<net id="358"><net_src comp="294" pin="2"/><net_sink comp="313" pin=6"/></net>

<net id="359"><net_src comp="282" pin="2"/><net_sink comp="313" pin=7"/></net>

<net id="360"><net_src comp="270" pin="2"/><net_sink comp="313" pin=8"/></net>

<net id="361"><net_src comp="258" pin="2"/><net_sink comp="313" pin=9"/></net>

<net id="362"><net_src comp="246" pin="2"/><net_sink comp="313" pin=10"/></net>

<net id="363"><net_src comp="240" pin="2"/><net_sink comp="313" pin=11"/></net>

<net id="364"><net_src comp="228" pin="2"/><net_sink comp="313" pin=12"/></net>

<net id="365"><net_src comp="216" pin="2"/><net_sink comp="313" pin=13"/></net>

<net id="366"><net_src comp="204" pin="2"/><net_sink comp="313" pin=14"/></net>

<net id="367"><net_src comp="192" pin="2"/><net_sink comp="313" pin=15"/></net>

<net id="368"><net_src comp="180" pin="2"/><net_sink comp="313" pin=16"/></net>

<net id="369"><net_src comp="234" pin="2"/><net_sink comp="313" pin=17"/></net>

<net id="370"><net_src comp="222" pin="2"/><net_sink comp="313" pin=18"/></net>

<net id="371"><net_src comp="210" pin="2"/><net_sink comp="313" pin=19"/></net>

<net id="372"><net_src comp="198" pin="2"/><net_sink comp="313" pin=20"/></net>

<net id="373"><net_src comp="186" pin="2"/><net_sink comp="313" pin=21"/></net>

<net id="374"><net_src comp="174" pin="2"/><net_sink comp="313" pin=22"/></net>

<net id="375"><net_src comp="168" pin="2"/><net_sink comp="313" pin=23"/></net>

<net id="376"><net_src comp="156" pin="2"/><net_sink comp="313" pin=24"/></net>

<net id="377"><net_src comp="144" pin="2"/><net_sink comp="313" pin=25"/></net>

<net id="378"><net_src comp="132" pin="2"/><net_sink comp="313" pin=26"/></net>

<net id="379"><net_src comp="120" pin="2"/><net_sink comp="313" pin=27"/></net>

<net id="380"><net_src comp="108" pin="2"/><net_sink comp="313" pin=28"/></net>

<net id="381"><net_src comp="96" pin="2"/><net_sink comp="313" pin=29"/></net>

<net id="382"><net_src comp="162" pin="2"/><net_sink comp="313" pin=30"/></net>

<net id="383"><net_src comp="150" pin="2"/><net_sink comp="313" pin=31"/></net>

<net id="384"><net_src comp="138" pin="2"/><net_sink comp="313" pin=32"/></net>

<net id="385"><net_src comp="126" pin="2"/><net_sink comp="313" pin=33"/></net>

<net id="386"><net_src comp="114" pin="2"/><net_sink comp="313" pin=34"/></net>

<net id="387"><net_src comp="102" pin="2"/><net_sink comp="313" pin=35"/></net>

<net id="388"><net_src comp="90" pin="2"/><net_sink comp="313" pin=36"/></net>

<net id="389"><net_src comp="313" pin="37"/><net_sink comp="306" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: feature2_embedding | {1 }
 - Input state : 
	Port: reshape_concate_layer_stream : conv_out3_0_0 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_0_1 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_0_2 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_0_3 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_0_4 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_0_5 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_0_6 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_1_0 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_1_1 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_1_2 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_1_3 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_1_4 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_1_5 | {1 }
	Port: reshape_concate_layer_stream : conv_out3_1_6 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_0_0 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_0_1 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_0_2 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_0_3 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_0_4 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_0_5 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_1_0 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_1_1 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_1_2 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_1_3 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_1_4 | {1 }
	Port: reshape_concate_layer_stream : conv_out4_1_5 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_0_0 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_0_1 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_0_2 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_0_3 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_0_4 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_1_0 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_1_1 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_1_2 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_1_3 | {1 }
	Port: reshape_concate_layer_stream : conv_out5_1_4 | {1 }
	Port: reshape_concate_layer_stream : feature2_embedding | {}
  - Chain level:
	State 1
		write_ln312 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|
| Operation|         Functional Unit        |
|----------|--------------------------------|
|          |          fe_read_fu_90         |
|          |  conv_out3_1_0_read_read_fu_96 |
|          |        fe_1_read_fu_102        |
|          | conv_out3_1_1_read_read_fu_108 |
|          | conv_out3_0_2_read_read_fu_114 |
|          | conv_out3_1_2_read_read_fu_120 |
|          | conv_out3_0_3_read_read_fu_126 |
|          | conv_out3_1_3_read_read_fu_132 |
|          | conv_out3_0_4_read_read_fu_138 |
|          | conv_out3_1_4_read_read_fu_144 |
|          | conv_out3_0_5_read_read_fu_150 |
|          | conv_out3_1_5_read_read_fu_156 |
|          | conv_out3_0_6_read_read_fu_162 |
|          | conv_out3_1_6_read_read_fu_168 |
|          | conv_out4_0_0_read_read_fu_174 |
|          | conv_out4_1_0_read_read_fu_180 |
|          | conv_out4_0_1_read_read_fu_186 |
|   read   | conv_out4_1_1_read_read_fu_192 |
|          | conv_out4_0_2_read_read_fu_198 |
|          | conv_out4_1_2_read_read_fu_204 |
|          | conv_out4_0_3_read_read_fu_210 |
|          | conv_out4_1_3_read_read_fu_216 |
|          | conv_out4_0_4_read_read_fu_222 |
|          | conv_out4_1_4_read_read_fu_228 |
|          | conv_out4_0_5_read_read_fu_234 |
|          | conv_out4_1_5_read_read_fu_240 |
|          | conv_out5_0_0_read_read_fu_246 |
|          | conv_out5_1_0_read_read_fu_252 |
|          | conv_out5_0_1_read_read_fu_258 |
|          | conv_out5_1_1_read_read_fu_264 |
|          | conv_out5_0_2_read_read_fu_270 |
|          | conv_out5_1_2_read_read_fu_276 |
|          | conv_out5_0_3_read_read_fu_282 |
|          | conv_out5_1_3_read_read_fu_288 |
|          | conv_out5_0_4_read_read_fu_294 |
|          | conv_out5_1_4_read_read_fu_300 |
|----------|--------------------------------|
|   write  |    write_ln312_write_fu_306    |
|----------|--------------------------------|
|bitconcatenate|           p_0_fu_313           |
|----------|--------------------------------|
|   Total  |                                |
|----------|--------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
