<h1 id="id-2019-05-26Progress:-Highlights:"><style>[data-colorid=qt9mu2zsve]{color:#808080} html[data-color-mode=dark] [data-colorid=qt9mu2zsve]{color:#7f7f7f}</style><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>Continued working runsim flow with VERILATOR and RTL_TOP compile to be able to find issues much earlier and save days of debugging time... currently facing a roadblock (<a class="external-link" href="https://arterisip.atlassian.net/browse/TACHL-71" rel="nofollow">TACHL-71</a>). We have temporary workaround but TACHL need to add this support.</li><li>Started working on adding support for multiple dynamic RESETs in top_smi testbench.</li><li>CTL_layer verification &ndash; Started verifying split-wrap feature... found a bug <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-1053" rel="nofollow">SYM-1053</a>.</li><li>CTL_layer verification&nbsp;&ndash; Started initial testbench infrastructure of 1x4 configuration to verify striping feature.</li><li>Started working on IPXACT &amp; RAL integration flow into Symphony simulation environment.</li><li>Completed TOP_AXI testbench (with 1x4 configuration) with latest CTL_layer features to verify at AXI level as well.</li><li>Continued verification of APB_ATU initiator --&gt; APB_ATI target... found couple of new bugs.</li><li>Symphony <span class="legacy-color-text-default"><strong>RTL only bugs</strong> s</span>tatistics in last week: <strong>Created=8 (<span class="legacy-color-text-pink2"><span data-colorid="qt9mu2zsve">APB_ATU = 2, AXI_ATU=1, CTL_layer=4, DWA=1</span>,</span> )</strong><strong>, Resolved=4, Updated=11.</strong></li><li>Symphony&nbsp;<strong>RTL+DV&nbsp;bugs</strong>&nbsp;statistics in last week:&nbsp;<strong>Created=8, Resolved=4, Updated=11.</strong>&nbsp;Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=12000</a></li><li>Symphony nightly regression passing rate are now 97% (<strong>drop due to AXI_ATU and CTL failures</strong>).</li><li>Sync-up meeting to with on all-in-one adapter configuration (RTL_TOP).</li><li>Sync-up meeting on Symphony verification dependencies and timeline... follow up meeting is required.&nbsp;<br /><br /></li></ol><h1 id="id-2019-05-26Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-05-26Progress:-Blocker/CriticalIssues:Livelink>>>ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11812" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16161391/blockers.jpg?api=v2" /></span></p><h2 style="margin-left: 30.0px;" id="id-2019-05-26Progress:-BugsStatistics:Livelink>>>ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16161391/bugs_table.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16161391/bugs_trend.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;">&nbsp;</p><h2 style="margin-left: 30.0px;" id="id-2019-05-26Progress:-Symphonyregressiontrendanddetails:Livelink>>>ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16161391/regr.jpg?api=v2" /></span></p><p style="margin-left: 60.0px;">&nbsp;</p><h2 style="margin-left: 30.0px;" id="id-2019-05-26Progress:-LegatoTACHLCoverageDetails:Livelink>>>ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt;&nbsp;<a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16161391/tachl_cov.jpg?api=v2" /></span></p><h2 style="margin-left: 30.0px;" id="id-2019-05-26Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Started working on adding support for multiple dynamic RESETs in top_smi testbench.</li><li>Mesh 16x16 configuration changes to correlate with the rtl(1 and 1/2 day)</li><li>Added traffic pattern similar to Simulation for correlation purposed(1 day)</li><li>Started working on cmake setup for Ncore/Legato top level modeling(1 day )</li><li>DV task related to multiple reset( 1 and &frac12; day)</li><li>Finished TACHLizing the CTL bench</li><li>Added split wrap support: all split methods are now in and are being co-debugged with RTL</li><li>opened SYM-1053, a bug in the CTL line protocol which is currently causing most CTL tests to fail</li><li>Added/Debugged AXI fixed un-align and narrow bursts support in slave driver - Done(999/663)</li><li>Migration AXI* configs into new interface format - Ongoing(1010)</li><li>Added different features axi tests(incr/wrap/fixed) in runsim_testlist.</li><li>Added test for top_axi_1x4 configuration - Done(1051)</li><li>Analyzed wrap for top_axi_atu configurations - (1054)</li><li>JIRA :<ul><li>1051 - Add/Debug TB issue.</li><li>1052 - RTL issue debug.</li><li>1054 - RTL issue debug.</li><li>999 - Add/debug features in VIP.</li><li>663 - Add/debug features in VIP.</li><li>1010 - Debug TB issue.</li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Regression fail debug/fixes.<ul><li>JIRA&nbsp;</li></ul><ul><li>1010 &ndash; top_axi_atu migration</li><li>1043 &ndash; top_apb_apb tb changes/fixes.</li><li>1047 &ndash; RTL issue debug</li><li>1049 &ndash; RTL issue debug</li><li>1050 &ndash; RTL issue debug</li><li>1048 &ndash; look into RAL integration procedure</li></ul></li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress this week.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-26Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li><p><span class="legacy-color-text-default">Worked with David to debug regressions &amp; get back on track after another breakdown on the weekend.</span></p></li><li><span class="legacy-color-text-default">Added crude new flow in runsim to run any top_atp/top_smi config. Had to add bunch of scripting hacks (dffre.v/dofile etc) for the time being. Will clean up along the way.</span></li><li><span class="legacy-color-text-default">Optimization, understanding &amp; several trial runs of the vlog/vopt/vsim command, will upload the excel sheet with the final version.</span></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-26Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Sync-up meeting to with on all-in-one adapter configuration (RTL_TOP).</li><li>Sync-up meeting on Symphony verification dependencies and timeline... follow up meeting is required.&nbsp;</li><li>Maestro release to HW meeting.</li><li>Multiple dynamic reset meeting with Neha and Chandra.</li><li>Multiple runsim meetings with Kavish.</li><li>CTL verification meetings with Eric, Jason &amp; Andrew.</li><li>Frequent Sync-up meetings with Archit &amp; Prayank (our Consultants from AumRaj India) to make sure we all are in-sync with progress and priorities.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-26Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Andrew &ndash; PTO: half day of 5/24</li><li>Saad&nbsp;&ndash; PTO: Two weeks in August 2019 (dates are not confirmed yet)</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-05-26Progress:-LegatoDeliveryStatus:"><u><strong>Legato Delivery Status:</strong></u></h2><p style="margin-left: 30.0px;"><u><strong><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16161391/legato_status.jpg?api=v2" /></span><br /></strong></u></p>