Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Thu Apr 09 15:15:47 2015
| Host         : nfxz-pc running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file CPU_chip_test_clock_utilization_placed.rpt
| Design       : CPU_chip_test
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+---------------+-----------+
|       |                    |               |   Num Loads  |       |               |           |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |   29 |    24 |    no |         1.871 |     0.288 |
|     2 | nclk_BUFG_inst     | nclk_BUFG     |  164 |   104 |    no |         1.879 |     0.252 |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------------+-------------------------------------+--------------+-------+---------------+-----------+
|       |                                 |                                     |   Num Loads  |       |               |           |
+-------+---------------------------------+-------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                   | Net Name                            | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------------+-------------------------------------+------+-------+-------+---------------+-----------+
|     1 | sw_IBUF[0]_inst                 | sw_IBUF[0]                          |    1 |     1 |   yes |         2.219 |     0.128 |
|     2 | sn/tmp_reg[10]                  | sn/n_0_tmp_reg[10]                  |    4 |     2 |    no |         0.505 |     0.052 |
|     3 | cpu_test/m_fsm/dout_reg[7]_i_2  | cpu_test/m_fsm/n_0_dout_reg[7]_i_2  |    8 |     3 |    no |         1.128 |     0.348 |
|     4 | cpu_test/a_fsm/ADDR_reg[15]_i_2 | cpu_test/a_fsm/n_0_ADDR_reg[15]_i_2 |   16 |    12 |    no |         1.161 |     0.579 |
|     5 | cpu_test/m_fsm/INS[7]_i_1       | cpu_test/m_fsm/E[0]                 |   31 |    15 |    no |         1.407 |     0.991 |
+-------+---------------------------------+-------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  228 | 15200 |    0 |  2600 |    1 |    60 |    8 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |        18 |       0 |       0 |  20 |     0 |        0 | clk_IBUF_BUFG  |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 164 |     0 |        0 | nclk_BUFG      |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y0 [get_cells nclk_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "cpu_test/a_fsm/n_0_ADDR_reg[15]_i_2" driven by instance "cpu_test/a_fsm/ADDR_reg[15]_i_2" located at site "SLICE_X78Y64"
#startgroup
create_pblock CLKAG_cpu_test/a_fsm/n_0_ADDR_reg[15]_i_2
add_cells_to_pblock [get_pblocks  CLKAG_cpu_test/a_fsm/n_0_ADDR_reg[15]_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cpu_test/a_fsm/n_0_ADDR_reg[15]_i_2"}]]]
resize_pblock [get_pblocks CLKAG_cpu_test/a_fsm/n_0_ADDR_reg[15]_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "cpu_test/m_fsm/E[0]" driven by instance "cpu_test/m_fsm/INS[7]_i_1" located at site "SLICE_X84Y72"
#startgroup
create_pblock CLKAG_cpu_test/m_fsm/E[0]
add_cells_to_pblock [get_pblocks  CLKAG_cpu_test/m_fsm/E[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cpu_test/m_fsm/E[0]"}]]]
resize_pblock [get_pblocks CLKAG_cpu_test/m_fsm/E[0]] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "cpu_test/m_fsm/n_0_dout_reg[7]_i_2" driven by instance "cpu_test/m_fsm/dout_reg[7]_i_2" located at site "SLICE_X84Y75"
#startgroup
create_pblock CLKAG_cpu_test/m_fsm/n_0_dout_reg[7]_i_2
add_cells_to_pblock [get_pblocks  CLKAG_cpu_test/m_fsm/n_0_dout_reg[7]_i_2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="cpu_test/m_fsm/n_0_dout_reg[7]_i_2"}]]]
resize_pblock [get_pblocks CLKAG_cpu_test/m_fsm/n_0_dout_reg[7]_i_2] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "nclk_BUFG" driven by instance "nclk_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_nclk_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_nclk_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="nclk_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_nclk_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "sn/n_0_tmp_reg[10]" driven by instance "sn/tmp_reg[10]" located at site "SLICE_X88Y77"
#startgroup
create_pblock CLKAG_sn/n_0_tmp_reg[10]
add_cells_to_pblock [get_pblocks  CLKAG_sn/n_0_tmp_reg[10]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sn/n_0_tmp_reg[10]"}]]]
resize_pblock [get_pblocks CLKAG_sn/n_0_tmp_reg[10]] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "sw_IBUF[0]" driven by instance "sw_IBUF[0]_inst" located at site "IOB_X1Y58"
#startgroup
create_pblock CLKAG_sw_IBUF[0]
add_cells_to_pblock [get_pblocks  CLKAG_sw_IBUF[0]] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="sw_IBUF[0]"}]]]
resize_pblock [get_pblocks CLKAG_sw_IBUF[0]] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
