# ðŸ”¹ Ä°ÅŸlemci ve Test Dizini (Tam Yollar)
HOME_DIR         = /home/kerim
TCORE_DIR        = $(HOME_DIR)/tcore-rv32imc

# ISA testlerinin bulunduÄŸu dizin
ISA_TESTS_DIR    = $(TCORE_DIR)/tests/riscv-tests/isa

# Imperas ve riscv-arch-test tabanlÄ± HEX dosyalarÄ±nÄ±n bulunduÄŸu dizinler
IMPERAS_HEX_DIR  = $(TCORE_DIR)/tests/imperas-riscv-tests/work/rv32i_m/I/hex \
									 $(TCORE_DIR)/tests/imperas-riscv-tests/work/rv32i_m/M/hex \
									 $(TCORE_DIR)/tests/imperas-riscv-tests/work/rv32i_m/C/hex
ARCH_HEX_DIR     = $(TCORE_DIR)/tests/riscv-arch-test/work/rv32i_m/I/hex \
									 $(TCORE_DIR)/tests/riscv-arch-test/work/rv32i_m/M/hex \
									 $(TCORE_DIR)/tests/riscv-arch-test/work/rv32i_m/C/hex

# TÃ¼m HEX dosyalarÄ±nÄ± bir araya getiren deÄŸiÅŸken:
HEX_FILES = $(wildcard $(IMPERAS_HEX_DIR)/*.hex) \
            $(wildcard $(ARCH_HEX_DIR)/*.hex) \
            $(wildcard $(ISA_TESTS_DIR)/*.hex)


# ðŸ”¹ ModelSim/QuestaSim AyarlarÄ± (HÄ±zlandÄ±rma Ä°Ã§in Optimize Edildi)
INC_FILE = $(TCORE_DIR)/rtl/include/
SUPPRESS_CMD = -suppress vlog-2583 -suppress vopt-8386 -suppress vlog-2275 -svinputport=relaxed
VLOG_OPTS = -sv ${SUPPRESS_CMD} +acc=npr +incdir+${INC_FILE} -work $(WORK_DIR) -mfcu -quiet
DEFINE_MACROS = +define+

# ðŸ”¹ SystemVerilog & Verilog Kaynak DosyalarÄ±
SV_SOURCES =  $(TCORE_DIR)/rtl/pkg/tcore_param.sv \
              $(wildcard $(TCORE_DIR)/rtl/core/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/pmp_pma/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/stage01_fetch/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/stage02_decode/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/stage03_execute/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/stage03_execute/mul_div/wallace32x32/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/stage03_execute/mul_div/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/stage03_execute/mul_div/wallace8x8/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/stage04_memory/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/stage05_writeback/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/core/mmu/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/periph/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/ram/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/wrapper/*.sv) \
              $(wildcard $(TCORE_DIR)/rtl/wrapper/*.v)

# ðŸ”¹ Test Bench ve Wrapper (ModelSim iÃ§in)
TB_FILE = $(TCORE_DIR)/rtl/tb/tb_wrapper.sv
TOP_LEVEL = tb_wrapper
LIBRARY = work
VSIM = vsim
VLOG = vlog
VOPT = vopt
VLIB = vlib
WORK_DIR = work

# ðŸ”¹ Dump & Fetch Log DosyalarÄ±
FETCH_LOG = fetch_log.txt
PASS_FAIL_ADDR = pass_fail_addr.txt
CHECK_SCRIPT = $(TCORE_DIR)/sw/check_pass_fail.py
DUMP_PARSER = $(TCORE_DIR)/sw/dump_parser.py

# ðŸ”¹ RAM Ä°Ã§in Sabit Test YÃ¼kleme DosyasÄ±
MEM_FILE = $(TCORE_DIR)/coremark_baremetal_static.mem
# ðŸ”¹ SimÃ¼lasyon SÃ¼resi (ModelSim iÃ§in)
SIM_TIME = 20000ns

# ----------------------------------------------------------------------
# Hedefler: ModelSim/QuestaSim ile Ã§alÄ±ÅŸtÄ±rma
# ----------------------------------------------------------------------

# VarsayÄ±lan hedef (TÃ¼m testleri ModelSim ile Ã§alÄ±ÅŸtÄ±r)
all: compile test_all

# TÃ¼m Hex testlerini sÄ±ralÄ± Ã§alÄ±ÅŸtÄ±r (ModelSim)
test_all: $(HEX_FILES)
	@echo "ðŸ”„ Running all RISC-V tests sequentially (ModelSim)..."
	@rm -f test_results.txt sim_log.txt  # Ã–nceki test ve loglarÄ± temizle
	@for hexfile in $(HEX_FILES); do \
		echo "â–¶ Running test with $$hexfile..."; \
		make -f makefile single_test TEST_FILE="$$hexfile"; \
	done
	@echo "âœ… All tests completed! Check test_results.txt for results."

# Tek bir testin Ã§alÄ±ÅŸtÄ±rÄ±lmasÄ± (ModelSim)
single_test:
	@echo "ðŸ” Running test: $(TEST_FILE)"
	@rm -f $(MEM_FILE)  # Ã–nceki RAM dosyasÄ±nÄ± temizle
	@cp "$(TEST_FILE)" "$(MEM_FILE)"  # RAM'e yeni test yÃ¼kle
	@make simulate > /dev/null 2>&1  # Batch modda simÃ¼lasyonu sessiz Ã§alÄ±ÅŸtÄ±r
	@python3 $(DUMP_PARSER) $(TEST_FILE:.hex=.dump) > /dev/null 2>&1  # Dump dosyasÄ±nÄ± sessizce iÅŸle
	@echo -n "[ $(notdir $(TEST_FILE)) ]: " >> test_results.txt  # Test ismini yaz
	@python3 $(CHECK_SCRIPT) $(PASS_FAIL_ADDR) $(FETCH_LOG) | tee -a test_results.txt  # PASS/FAIL durumunu ekle

# ModelSim/QuestaSim ile Batch modda simÃ¼lasyon
simulate: compile
	$(VSIM) -c $(LIBRARY).$(TOP_LEVEL) -do "run $(SIM_TIME); quit" -t ns -voptargs=+acc=npr

# ModelSim/QuestaSim ile GUI modunda simÃ¼lasyon (Eski yÃ¶ntem)
simulate_gui: compile
	$(VSIM) $(LIBRARY).$(TOP_LEVEL) -do "questa.do" -t ns -voptargs=+acc=npr

# ----------------------------------------------------------------------
# Yeni Hedefler: Verilator ile Ã§alÄ±ÅŸtÄ±rma
# ----------------------------------------------------------------------
# Not: Verilator kullanabilmek iÃ§in tasarÄ±mÄ±nÄ±zÄ±n synthesizable olmasÄ±
# ve C++ testbench dosyanÄ±zÄ±n (Ã¶rneÄŸin, tb_wrapper.cpp) mevcut olmasÄ± gerekir.
# AÅŸaÄŸÄ±da, Verilator ile simÃ¼lasyon yapacak hedefler eklenmiÅŸtir.

# Verilator ile derleme iÃ§in C++ testbench dosyasÄ±nÄ±n yolu (dÃ¼zenleyin gerekirse)
VERILATOR_TB = $(TCORE_DIR)/tb_wrapper.cpp

# Verilator ile simÃ¼lasyonu derleyip Ã§alÄ±ÅŸtÄ±rma
simulate_verilator: compile_verilator
	@echo "ðŸ” Running simulation with Verilator..."
	@./obj_dir/V$(TOP_LEVEL) | tee -a test_results.txt

# Verilator ile derleme
compile_verilator:
	@echo "Compiling design with Verilator..."
	verilator --cc $(SV_SOURCES) $(TB_FILE) --exe $(VERILATOR_TB) --top-module $(TOP_LEVEL) --trace --trace-fst --trace-structs --build -I$(TCORE_DIR)/rtl/include --timing

# Tek bir testin Verilator ile Ã§alÄ±ÅŸtÄ±rÄ±lmasÄ±
single_test_verilator:
	@echo "ðŸ” Running test with Verilator: $(TEST_FILE)"
	@rm -f $(MEM_FILE)
	@cp "$(TEST_FILE)" "$(MEM_FILE)"
	@make simulate_verilator
	@python3 $(DUMP_PARSER) $(TEST_FILE:.hex=.dump) > /dev/null 2>&1
	@echo -n "[ $(notdir $(TEST_FILE)) ] (Verilator): " >> test_results.txt
	@python3 $(CHECK_SCRIPT) $(PASS_FAIL_ADDR) $(FETCH_LOG) | tee -a test_results.txt

# ----------------------------------------------------------------------
# Derleme (ModelSim/QuestaSim iÃ§in)
$(WORK_DIR):
	$(VLIB) $(WORK_DIR)

compile: $(WORK_DIR)
	$(VLOG) -work $(WORK_DIR) $(VLOG_OPTS) $(SV_SOURCES) $(TB_FILE) $(DEFINE_MACROS)
	#$(VOPT) $(VOPT_OPTS) $(LIBRARY).$(TOP_LEVEL)

# ----------------------------------------------------------------------
# Optimizasyon (isteÄŸe baÄŸlÄ±, ModelSim/QuestaSim iÃ§in)
#optimize: compile
#	$(VOPT) -o $(WORK_DIR).$(TOP_LEVEL) $(LIBRARY).$(TOP_LEVEL)

# ----------------------------------------------------------------------
# Dump'tan PASS ve FAIL Adreslerini Ã‡Ä±kar
extract:
	python3 $(DUMP_PARSER) $(DUMP_FILE) > /dev/null 2>&1

# Test Sonucunu Kontrol Et
check: extract
	python3 $(CHECK_SCRIPT) $(PASS_FAIL_ADDR) $(FETCH_LOG) > /dev/null 2>&1

# ----------------------------------------------------------------------
# Temizlik
clean:
	rm -rf $(WORK_DIR)
	rm -f transcript vsim.wlf modelsim.ini test_results.txt fetch_log.txt pass_fail_addr.txt sim_log.txt

.PHONY: all compile simulate simulate_gui simulate_verilator single_test single_test_verilator optimize extract check clean
