Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Tue Apr  9 20:08:36 2024
| Host         : Hephaestion running 64-bit Ubuntu 23.10
| Command      : report_timing_summary -file ./report/LinearContrastStretching_timing_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (96)
6. checking no_output_delay (150)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (96)
-------------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (150)
---------------------------------
 There are 150 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.071        0.000                      0                18331        0.193        0.000                      0                18331        4.020        0.000                       0                  9005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.071        0.000                      0                18331        0.193        0.000                      0                18331        4.020        0.000                       0                  9005  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.445ns  (logic 4.849ns (75.240%)  route 1.596ns (24.760%))
  Logic Levels:           2  (DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410_reg[16]/Q
                         net (fo=1, unplaced)         0.741     2.232    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/sub_ln32_reg_410[16]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.527 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/tmp_product__0_i_1/O
                         net (fo=1, unplaced)         0.800     3.327    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/grp_fu_197_p0[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[0])
                                                      4.036     7.363 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0/PCOUT[0]
                         net (fo=1, unplaced)         0.055     7.418    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/tmp_product__0_n_153
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400     9.489    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U2/buff0_reg
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                  2.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter32_reg_reg[10]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter39_reg_reg[10]_srl7/D
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter32_reg_reg[10]_srl32/CLK
  -------------------------------------------------------------------    -------------------
                         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     0.742 r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter32_reg_reg[10]_srl32/Q31
                         net (fo=1, unplaced)         0.000     0.742    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter32_reg_reg[10]_srl32_n_1
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter39_reg_reg[10]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9005, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter39_reg_reg[10]_srl7/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter39_reg_reg[10]_srl7
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116                bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/mul_32s_32s_32_2_1_U1/buff0_reg/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter32_reg_reg[10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020                bd_0_i/hls_inst/inst/grp_LinearContrastStretching_Pipeline_VITIS_LOOP_24_1_fu_134/add_ln26_reg_383_pp0_iter32_reg_reg[10]_srl32/CLK



