srcscan starts
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module DFF_SSR (VERI-9002)
INFO: analyzing module detect_edge (VERI-9002)
INFO: analyzing module tb_detect_edge (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:tb_detect_edge
END of tops
C:/Users/coe_user/Documents/ECE574/homework/hw2/Assignment2.srcs/sim_1/new/tb_detect_edge.sv(23): INFO: compiling module 'tb_detect_edge_default' (VERI-1018)
srcscan exits with return value 0
