{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571717413109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571717413124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 21:10:12 2019 " "Processing started: Mon Oct 21 21:10:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571717413124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717413124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717413124 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571717414800 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571717414800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/User/Desktop/Lab6/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 4 4 " "Found 4 design units, including 4 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430299 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430299 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Found entity 3: mux8" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430299 ""} { "Info" "ISGN_ENTITY_NAME" "4 vDFFE " "Found entity 4: vDFFE" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_top.v 4 4 " "Found 4 design units, including 4 entities, in source file lab6_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430315 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430315 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430315 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/User/Desktop/Lab6/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430330 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2b " "Found entity 2: mux2b" {  } { { "datapath.v" "" { Text "C:/Users/User/Desktop/Lab6/datapath.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430330 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4h " "Found entity 3: mux4h" {  } { { "datapath.v" "" { Text "C:/Users/User/Desktop/Lab6/datapath.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 4 4 " "Found 4 design units, including 4 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430330 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instruction_Decoder " "Found entity 2: Instruction_Decoder" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430330 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux3h " "Found entity 3: mux3h" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430330 ""} { "Info" "ISGN_ENTITY_NAME" "4 Counter6 " "Found entity 4: Counter6" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/User/Desktop/Lab6/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430346 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder1 " "Found entity 2: Adder1" {  } { { "alu.v" "" { Text "C:/Users/User/Desktop/Lab6/alu.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430346 ""} { "Info" "ISGN_ENTITY_NAME" "3 AddSub " "Found entity 3: AddSub" {  } { { "alu.v" "" { Text "C:/Users/User/Desktop/Lab6/alu.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571717430346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430346 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_top " "Elaborating entity \"lab6_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571717430424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_iface input_iface:IN " "Elaborating entity \"input_iface\" for hierarchy \"input_iface:IN\"" {  } { { "lab6_top.v" "IN" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF input_iface:IN\|vDFF:REG " "Elaborating entity \"vDFF\" for hierarchy \"input_iface:IN\|vDFF:REG\"" {  } { { "lab6_top.v" "REG" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:U " "Elaborating entity \"cpu\" for hierarchy \"cpu:U\"" {  } { { "lab6_top.v" "U" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cpu.v(137) " "Verilog HDL Case Statement warning at cpu.v(137): incomplete case statement has no default case item" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 137 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset1 cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"reset1\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "vsel cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"vsel\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"write\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nsel cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"nsel\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loada cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"loada\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loadb cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"loadb\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loadc cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"loadc\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loads cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"loads\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "asel cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"asel\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bsel cpu.v(65) " "Verilog HDL Always Construct warning at cpu.v(65): inferring latch(es) for variable \"bsel\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadb cpu.v(135) " "Inferred latch for \"loadb\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loada cpu.v(135) " "Inferred latch for \"loada\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loads cpu.v(135) " "Inferred latch for \"loads\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loadc cpu.v(135) " "Inferred latch for \"loadc\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bsel cpu.v(135) " "Inferred latch for \"bsel\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "asel cpu.v(135) " "Inferred latch for \"asel\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset1 cpu.v(135) " "Inferred latch for \"reset1\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsel\[0\] cpu.v(135) " "Inferred latch for \"nsel\[0\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsel\[1\] cpu.v(135) " "Inferred latch for \"nsel\[1\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nsel\[2\] cpu.v(135) " "Inferred latch for \"nsel\[2\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write cpu.v(135) " "Inferred latch for \"write\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsel\[0\] cpu.v(135) " "Inferred latch for \"vsel\[0\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsel\[1\] cpu.v(135) " "Inferred latch for \"vsel\[1\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsel\[2\] cpu.v(135) " "Inferred latch for \"vsel\[2\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vsel\[3\] cpu.v(135) " "Inferred latch for \"vsel\[3\]\" at cpu.v(135)" {  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 "|lab6_top|cpu:U"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|vDFFE:INST_REG " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|vDFFE:INST_REG\"" {  } { { "cpu.v" "INST_REG" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decoder cpu:U\|Instruction_Decoder:Inst_Dec " "Elaborating entity \"Instruction_Decoder\" for hierarchy \"cpu:U\|Instruction_Decoder:Inst_Dec\"" {  } { { "cpu.v" "Inst_Dec" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3h cpu:U\|Instruction_Decoder:Inst_Dec\|mux3h:Inst_mux " "Elaborating entity \"mux3h\" for hierarchy \"cpu:U\|Instruction_Decoder:Inst_Dec\|mux3h:Inst_mux\"" {  } { { "cpu.v" "Inst_mux" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:U\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:U\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4h cpu:U\|datapath:DP\|mux4h:vmux " "Elaborating entity \"mux4h\" for hierarchy \"cpu:U\|datapath:DP\|mux4h:vmux\"" {  } { { "datapath.v" "vmux" { Text "C:/Users/User/Desktop/Lab6/datapath.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:U\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/User/Desktop/Lab6/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec cpu:U\|datapath:DP\|regfile:REGFILE\|Dec:dec1 " "Elaborating entity \"Dec\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\|Dec:dec1\"" {  } { { "regfile.v" "dec1" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(37) " "Verilog HDL assignment warning at regfile.v(37): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571717430471 "|lab6_top|cpu:U|datapath:DP|regfile:REGFILE|Dec:dec1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 cpu:U\|datapath:DP\|regfile:REGFILE\|mux8:reg_mux " "Elaborating entity \"mux8\" for hierarchy \"cpu:U\|datapath:DP\|regfile:REGFILE\|mux8:reg_mux\"" {  } { { "regfile.v" "reg_mux" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:U\|datapath:DP\|shifter:move " "Elaborating entity \"shifter\" for hierarchy \"cpu:U\|datapath:DP\|shifter:move\"" {  } { { "datapath.v" "move" { Text "C:/Users/User/Desktop/Lab6/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2b cpu:U\|datapath:DP\|mux2b:amux " "Elaborating entity \"mux2b\" for hierarchy \"cpu:U\|datapath:DP\|mux2b:amux\"" {  } { { "datapath.v" "amux" { Text "C:/Users/User/Desktop/Lab6/datapath.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:U\|datapath:DP\|ALU:arith " "Elaborating entity \"ALU\" for hierarchy \"cpu:U\|datapath:DP\|ALU:arith\"" {  } { { "datapath.v" "arith" { Text "C:/Users/User/Desktop/Lab6/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub cpu:U\|datapath:DP\|ALU:arith\|AddSub:adder " "Elaborating entity \"AddSub\" for hierarchy \"cpu:U\|datapath:DP\|ALU:arith\|AddSub:adder\"" {  } { { "alu.v" "adder" { Text "C:/Users/User/Desktop/Lab6/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:U\|datapath:DP\|ALU:arith\|AddSub:adder\|Adder1:ai " "Elaborating entity \"Adder1\" for hierarchy \"cpu:U\|datapath:DP\|ALU:arith\|AddSub:adder\|Adder1:ai\"" {  } { { "alu.v" "ai" { Text "C:/Users/User/Desktop/Lab6/alu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1 cpu:U\|datapath:DP\|ALU:arith\|AddSub:adder\|Adder1:as " "Elaborating entity \"Adder1\" for hierarchy \"cpu:U\|datapath:DP\|ALU:arith\|AddSub:adder\|Adder1:as\"" {  } { { "alu.v" "as" { Text "C:/Users/User/Desktop/Lab6/alu.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:U\|datapath:DP\|vDFFE:stat " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:U\|datapath:DP\|vDFFE:stat\"" {  } { { "datapath.v" "stat" { Text "C:/Users/User/Desktop/Lab6/datapath.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter6 cpu:U\|Counter6:Statecount " "Elaborating entity \"Counter6\" for hierarchy \"cpu:U\|Counter6:Statecount\"" {  } { { "cpu.v" "Statecount" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF cpu:U\|Counter6:Statecount\|vDFF:count " "Elaborating entity \"vDFF\" for hierarchy \"cpu:U\|Counter6:Statecount\|vDFF:count\"" {  } { { "cpu.v" "count" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:H0 " "Elaborating entity \"sseg\" for hierarchy \"sseg:H0\"" {  } { { "lab6_top.v" "H0" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717430533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|asel " "Latch cpu:U\|asel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFFE:INST_REG\|out\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFFE:INST_REG\|out\[13\]" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431571 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|loadc " "Latch cpu:U\|loadc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFFE:INST_REG\|out\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFFE:INST_REG\|out\[13\]" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431571 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|reset1 " "Latch cpu:U\|reset1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[1\]" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431571 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|nsel\[0\] " "Latch cpu:U\|nsel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[0\]" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431571 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|nsel\[1\] " "Latch cpu:U\|nsel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[1\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[1\]" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431571 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|nsel\[2\] " "Latch cpu:U\|nsel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[0\]" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431571 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431571 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|loada " "Latch cpu:U\|loada has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFFE:INST_REG\|out\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFFE:INST_REG\|out\[13\]" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431576 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|loadb " "Latch cpu:U\|loadb has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[0\]" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431576 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|vsel\[0\] " "Latch cpu:U\|vsel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFFE:INST_REG\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFFE:INST_REG\|out\[11\]" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431576 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|vsel\[2\] " "Latch cpu:U\|vsel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[0\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|Counter6:Statecount\|vDFF:count\|Q\[0\]" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 85 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431576 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:U\|write " "Latch cpu:U\|write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:U\|vDFFE:INST_REG\|out\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:U\|vDFFE:INST_REG\|out\[11\]" {  } { { "regfile.v" "" { Text "C:/Users/User/Desktop/Lab6/regfile.v" 59 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571717431576 ""}  } { { "cpu.v" "" { Text "C:/Users/User/Desktop/Lab6/cpu.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571717431576 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571717431696 "|lab6_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571717431696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571717431846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571717432539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571717432539 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab6_top.v" "" { Text "C:/Users/User/Desktop/Lab6/lab6_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571717432706 "|lab6_top|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571717432706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "498 " "Implemented 498 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571717432706 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571717432706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "431 " "Implemented 431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571717432706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571717432706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571717432742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 21:10:32 2019 " "Processing ended: Mon Oct 21 21:10:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571717432742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571717432742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571717432742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571717432742 ""}
