<profile>

<section name = "Vitis HLS Report for 'bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3'" level="0">
<item name = "Date">Sun Nov 10 15:48:06 2024
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">bnn.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.284 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_23_2_VITIS_LOOP_24_3">256, 256, 2, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 31, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_fu_373_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln25_1_fu_433_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln25_fu_444_p2">+, 0, 0, 12, 5, 1</column>
<column name="indvars_iv_next112_fu_385_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln23_fu_367_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="icmp_ln24_fu_391_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="select_ln23_1_fu_409_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln23_fu_397_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_x_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_y_load">9, 2, 5, 10</column>
<column name="indvar_flatten_fu_108">9, 2, 9, 18</column>
<column name="x_fu_104">9, 2, 5, 10</column>
<column name="y_fu_100">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln25_reg_517">5, 0, 5, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_108">9, 0, 9, 0</column>
<column name="trunc_ln23_1_reg_508">4, 0, 4, 0</column>
<column name="x_fu_104">5, 0, 5, 0</column>
<column name="y_fu_100">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bnn_xcel_Pipeline_VITIS_LOOP_23_2_VITIS_LOOP_24_3, return value</column>
<column name="input_0_address0">out, 8, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 1, ap_memory, input_0, array</column>
<column name="input_padded_address0">out, 5, ap_memory, input_padded, array</column>
<column name="input_padded_ce0">out, 1, ap_memory, input_padded, array</column>
<column name="input_padded_we0">out, 1, ap_memory, input_padded, array</column>
<column name="input_padded_d0">out, 1, ap_memory, input_padded, array</column>
<column name="input_padded_1_address0">out, 5, ap_memory, input_padded_1, array</column>
<column name="input_padded_1_ce0">out, 1, ap_memory, input_padded_1, array</column>
<column name="input_padded_1_we0">out, 1, ap_memory, input_padded_1, array</column>
<column name="input_padded_1_d0">out, 1, ap_memory, input_padded_1, array</column>
<column name="input_padded_2_address0">out, 5, ap_memory, input_padded_2, array</column>
<column name="input_padded_2_ce0">out, 1, ap_memory, input_padded_2, array</column>
<column name="input_padded_2_we0">out, 1, ap_memory, input_padded_2, array</column>
<column name="input_padded_2_d0">out, 1, ap_memory, input_padded_2, array</column>
<column name="input_padded_3_address0">out, 5, ap_memory, input_padded_3, array</column>
<column name="input_padded_3_ce0">out, 1, ap_memory, input_padded_3, array</column>
<column name="input_padded_3_we0">out, 1, ap_memory, input_padded_3, array</column>
<column name="input_padded_3_d0">out, 1, ap_memory, input_padded_3, array</column>
<column name="input_padded_4_address0">out, 5, ap_memory, input_padded_4, array</column>
<column name="input_padded_4_ce0">out, 1, ap_memory, input_padded_4, array</column>
<column name="input_padded_4_we0">out, 1, ap_memory, input_padded_4, array</column>
<column name="input_padded_4_d0">out, 1, ap_memory, input_padded_4, array</column>
<column name="input_padded_5_address0">out, 5, ap_memory, input_padded_5, array</column>
<column name="input_padded_5_ce0">out, 1, ap_memory, input_padded_5, array</column>
<column name="input_padded_5_we0">out, 1, ap_memory, input_padded_5, array</column>
<column name="input_padded_5_d0">out, 1, ap_memory, input_padded_5, array</column>
<column name="input_padded_6_address0">out, 5, ap_memory, input_padded_6, array</column>
<column name="input_padded_6_ce0">out, 1, ap_memory, input_padded_6, array</column>
<column name="input_padded_6_we0">out, 1, ap_memory, input_padded_6, array</column>
<column name="input_padded_6_d0">out, 1, ap_memory, input_padded_6, array</column>
<column name="input_padded_7_address0">out, 5, ap_memory, input_padded_7, array</column>
<column name="input_padded_7_ce0">out, 1, ap_memory, input_padded_7, array</column>
<column name="input_padded_7_we0">out, 1, ap_memory, input_padded_7, array</column>
<column name="input_padded_7_d0">out, 1, ap_memory, input_padded_7, array</column>
<column name="input_padded_8_address0">out, 5, ap_memory, input_padded_8, array</column>
<column name="input_padded_8_ce0">out, 1, ap_memory, input_padded_8, array</column>
<column name="input_padded_8_we0">out, 1, ap_memory, input_padded_8, array</column>
<column name="input_padded_8_d0">out, 1, ap_memory, input_padded_8, array</column>
<column name="input_padded_9_address0">out, 5, ap_memory, input_padded_9, array</column>
<column name="input_padded_9_ce0">out, 1, ap_memory, input_padded_9, array</column>
<column name="input_padded_9_we0">out, 1, ap_memory, input_padded_9, array</column>
<column name="input_padded_9_d0">out, 1, ap_memory, input_padded_9, array</column>
<column name="input_padded_10_address0">out, 5, ap_memory, input_padded_10, array</column>
<column name="input_padded_10_ce0">out, 1, ap_memory, input_padded_10, array</column>
<column name="input_padded_10_we0">out, 1, ap_memory, input_padded_10, array</column>
<column name="input_padded_10_d0">out, 1, ap_memory, input_padded_10, array</column>
<column name="input_padded_11_address0">out, 5, ap_memory, input_padded_11, array</column>
<column name="input_padded_11_ce0">out, 1, ap_memory, input_padded_11, array</column>
<column name="input_padded_11_we0">out, 1, ap_memory, input_padded_11, array</column>
<column name="input_padded_11_d0">out, 1, ap_memory, input_padded_11, array</column>
<column name="input_padded_12_address0">out, 5, ap_memory, input_padded_12, array</column>
<column name="input_padded_12_ce0">out, 1, ap_memory, input_padded_12, array</column>
<column name="input_padded_12_we0">out, 1, ap_memory, input_padded_12, array</column>
<column name="input_padded_12_d0">out, 1, ap_memory, input_padded_12, array</column>
<column name="input_padded_13_address0">out, 5, ap_memory, input_padded_13, array</column>
<column name="input_padded_13_ce0">out, 1, ap_memory, input_padded_13, array</column>
<column name="input_padded_13_we0">out, 1, ap_memory, input_padded_13, array</column>
<column name="input_padded_13_d0">out, 1, ap_memory, input_padded_13, array</column>
<column name="input_padded_14_address0">out, 5, ap_memory, input_padded_14, array</column>
<column name="input_padded_14_ce0">out, 1, ap_memory, input_padded_14, array</column>
<column name="input_padded_14_we0">out, 1, ap_memory, input_padded_14, array</column>
<column name="input_padded_14_d0">out, 1, ap_memory, input_padded_14, array</column>
<column name="input_padded_15_address0">out, 5, ap_memory, input_padded_15, array</column>
<column name="input_padded_15_ce0">out, 1, ap_memory, input_padded_15, array</column>
<column name="input_padded_15_we0">out, 1, ap_memory, input_padded_15, array</column>
<column name="input_padded_15_d0">out, 1, ap_memory, input_padded_15, array</column>
</table>
</item>
</section>
</profile>
