
study_stm_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d78  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08004f10  08004f10  00005f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f40  08004f40  00006010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004f40  08004f40  00006010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004f40  08004f40  00006010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f40  08004f40  00005f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f44  08004f44  00005f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08004f48  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006010  2**0
                  CONTENTS
 10 .bss          00000904  20000010  20000010  00006010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000914  20000914  00006010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d075  00000000  00000000  00006040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001f58  00000000  00000000  000130b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cc0  00000000  00000000  00015010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009dd  00000000  00000000  00015cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020807  00000000  00000000  000166ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010318  00000000  00000000  00036eb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc323  00000000  00000000  000471cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001134ef  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000036c4  00000000  00000000  00113534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  00116bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000010 	.word	0x20000010
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004ef8 	.word	0x08004ef8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000014 	.word	0x20000014
 80001d4:	08004ef8 	.word	0x08004ef8

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2uiz>:
 8000974:	004a      	lsls	r2, r1, #1
 8000976:	d211      	bcs.n	800099c <__aeabi_d2uiz+0x28>
 8000978:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800097c:	d211      	bcs.n	80009a2 <__aeabi_d2uiz+0x2e>
 800097e:	d50d      	bpl.n	800099c <__aeabi_d2uiz+0x28>
 8000980:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000984:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000988:	d40e      	bmi.n	80009a8 <__aeabi_d2uiz+0x34>
 800098a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800098e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000992:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000996:	fa23 f002 	lsr.w	r0, r3, r2
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d102      	bne.n	80009ae <__aeabi_d2uiz+0x3a>
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	4770      	bx	lr
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	4770      	bx	lr

080009b4 <__aeabi_d2f>:
 80009b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009bc:	bf24      	itt	cs
 80009be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009c6:	d90d      	bls.n	80009e4 <__aeabi_d2f+0x30>
 80009c8:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009d4:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009dc:	bf08      	it	eq
 80009de:	f020 0001 	biceq.w	r0, r0, #1
 80009e2:	4770      	bx	lr
 80009e4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009e8:	d121      	bne.n	8000a2e <__aeabi_d2f+0x7a>
 80009ea:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ee:	bfbc      	itt	lt
 80009f0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009f4:	4770      	bxlt	lr
 80009f6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009fe:	f1c2 0218 	rsb	r2, r2, #24
 8000a02:	f1c2 0c20 	rsb	ip, r2, #32
 8000a06:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a0a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a0e:	bf18      	it	ne
 8000a10:	f040 0001 	orrne.w	r0, r0, #1
 8000a14:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a18:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a1c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a20:	ea40 000c 	orr.w	r0, r0, ip
 8000a24:	fa23 f302 	lsr.w	r3, r3, r2
 8000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a2c:	e7cc      	b.n	80009c8 <__aeabi_d2f+0x14>
 8000a2e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a32:	d107      	bne.n	8000a44 <__aeabi_d2f+0x90>
 8000a34:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a38:	bf1e      	ittt	ne
 8000a3a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a3e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a42:	4770      	bxne	lr
 8000a44:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a48:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a4c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <raiseToPow>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
double raiseToPow(double x, int power)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b088      	sub	sp, #32
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	ed87 0b02 	vstr	d0, [r7, #8]
 8000a5e:	6078      	str	r0, [r7, #4]
    double result;
    result = 1.0;
 8000a60:	f04f 0200 	mov.w	r2, #0
 8000a64:	4b10      	ldr	r3, [pc, #64]	@ (8000aa8 <raiseToPow+0x54>)
 8000a66:	e9c7 2306 	strd	r2, r3, [r7, #24]
    for (byte i = 1; i <= power;i++)
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	75fb      	strb	r3, [r7, #23]
 8000a6e:	e00c      	b.n	8000a8a <raiseToPow+0x36>
    {
        result*=x;
 8000a70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000a74:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000a78:	f7ff fd6a 	bl	8000550 <__aeabi_dmul>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	460b      	mov	r3, r1
 8000a80:	e9c7 2306 	strd	r2, r3, [r7, #24]
    for (byte i = 1; i <= power;i++)
 8000a84:	7dfb      	ldrb	r3, [r7, #23]
 8000a86:	3301      	adds	r3, #1
 8000a88:	75fb      	strb	r3, [r7, #23]
 8000a8a:	7dfb      	ldrb	r3, [r7, #23]
 8000a8c:	687a      	ldr	r2, [r7, #4]
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	daee      	bge.n	8000a70 <raiseToPow+0x1c>
    }
    return(result);
 8000a92:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000a96:	ec43 2b17 	vmov	d7, r2, r3
}
 8000a9a:	eeb0 0a47 	vmov.f32	s0, s14
 8000a9e:	eef0 0a67 	vmov.f32	s1, s15
 8000aa2:	3720      	adds	r7, #32
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	3ff00000 	.word	0x3ff00000
 8000aac:	00000000 	.word	0x00000000

08000ab0 <sin>:

double sin(double x){
 8000ab0:	b5b0      	push	{r4, r5, r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	ed87 0b00 	vstr	d0, [r7]
	float res = x - raiseToPow(x, 3) / 6 + raiseToPow(x, 5) / 120 - raiseToPow(x, 7) / 5040;
 8000aba:	2003      	movs	r0, #3
 8000abc:	ed97 0b00 	vldr	d0, [r7]
 8000ac0:	f7ff ffc8 	bl	8000a54 <raiseToPow>
 8000ac4:	ec51 0b10 	vmov	r0, r1, d0
 8000ac8:	f04f 0200 	mov.w	r2, #0
 8000acc:	4b28      	ldr	r3, [pc, #160]	@ (8000b70 <sin+0xc0>)
 8000ace:	f7ff fe69 	bl	80007a4 <__aeabi_ddiv>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000ada:	f7ff fb81 	bl	80001e0 <__aeabi_dsub>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	460b      	mov	r3, r1
 8000ae2:	4614      	mov	r4, r2
 8000ae4:	461d      	mov	r5, r3
 8000ae6:	2005      	movs	r0, #5
 8000ae8:	ed97 0b00 	vldr	d0, [r7]
 8000aec:	f7ff ffb2 	bl	8000a54 <raiseToPow>
 8000af0:	ec51 0b10 	vmov	r0, r1, d0
 8000af4:	f04f 0200 	mov.w	r2, #0
 8000af8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b74 <sin+0xc4>)
 8000afa:	f7ff fe53 	bl	80007a4 <__aeabi_ddiv>
 8000afe:	4602      	mov	r2, r0
 8000b00:	460b      	mov	r3, r1
 8000b02:	4620      	mov	r0, r4
 8000b04:	4629      	mov	r1, r5
 8000b06:	f7ff fb6d 	bl	80001e4 <__adddf3>
 8000b0a:	4602      	mov	r2, r0
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	4614      	mov	r4, r2
 8000b10:	461d      	mov	r5, r3
 8000b12:	2007      	movs	r0, #7
 8000b14:	ed97 0b00 	vldr	d0, [r7]
 8000b18:	f7ff ff9c 	bl	8000a54 <raiseToPow>
 8000b1c:	ec51 0b10 	vmov	r0, r1, d0
 8000b20:	a311      	add	r3, pc, #68	@ (adr r3, 8000b68 <sin+0xb8>)
 8000b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b26:	f7ff fe3d 	bl	80007a4 <__aeabi_ddiv>
 8000b2a:	4602      	mov	r2, r0
 8000b2c:	460b      	mov	r3, r1
 8000b2e:	4620      	mov	r0, r4
 8000b30:	4629      	mov	r1, r5
 8000b32:	f7ff fb55 	bl	80001e0 <__aeabi_dsub>
 8000b36:	4602      	mov	r2, r0
 8000b38:	460b      	mov	r3, r1
 8000b3a:	4610      	mov	r0, r2
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	f7ff ff39 	bl	80009b4 <__aeabi_d2f>
 8000b42:	4603      	mov	r3, r0
 8000b44:	60fb      	str	r3, [r7, #12]
	return res;
 8000b46:	68f8      	ldr	r0, [r7, #12]
 8000b48:	f7ff fcaa 	bl	80004a0 <__aeabi_f2d>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	460b      	mov	r3, r1
 8000b50:	ec43 2b17 	vmov	d7, r2, r3
}
 8000b54:	eeb0 0a47 	vmov.f32	s0, s14
 8000b58:	eef0 0a67 	vmov.f32	s1, s15
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bdb0      	pop	{r4, r5, r7, pc}
 8000b62:	bf00      	nop
 8000b64:	f3af 8000 	nop.w
 8000b68:	00000000 	.word	0x00000000
 8000b6c:	40b3b000 	.word	0x40b3b000
 8000b70:	40180000 	.word	0x40180000
 8000b74:	405e0000 	.word	0x405e0000

08000b78 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000b78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000b7c:	b084      	sub	sp, #16
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1){

	}
	if (htim->Instance == TIM2){
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b8a:	f040 809b 	bne.w	8000cc4 <HAL_TIM_PeriodElapsedCallback+0x14c>
		if (all % times == 0){
 8000b8e:	4b50      	ldr	r3, [pc, #320]	@ (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a50      	ldr	r2, [pc, #320]	@ (8000cd4 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8000b94:	7812      	ldrb	r2, [r2, #0]
 8000b96:	fbb3 f1f2 	udiv	r1, r3, r2
 8000b9a:	fb01 f202 	mul.w	r2, r1, r2
 8000b9e:	1a9b      	subs	r3, r3, r2
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	f040 808a 	bne.w	8000cba <HAL_TIM_PeriodElapsedCallback+0x142>
			switch(method){
 8000ba6:	4b4c      	ldr	r3, [pc, #304]	@ (8000cd8 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b02      	cmp	r3, #2
 8000bac:	d073      	beq.n	8000c96 <HAL_TIM_PeriodElapsedCallback+0x11e>
 8000bae:	2b02      	cmp	r3, #2
 8000bb0:	dc78      	bgt.n	8000ca4 <HAL_TIM_PeriodElapsedCallback+0x12c>
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d002      	beq.n	8000bbc <HAL_TIM_PeriodElapsedCallback+0x44>
 8000bb6:	2b01      	cmp	r3, #1
 8000bb8:	d04b      	beq.n	8000c52 <HAL_TIM_PeriodElapsedCallback+0xda>
 8000bba:	e073      	b.n	8000ca4 <HAL_TIM_PeriodElapsedCallback+0x12c>
				//синус
				case 0:
					if (inc == 120) inc = 0;	//проверка, что прошел полный оборот
 8000bbc:	4b47      	ldr	r3, [pc, #284]	@ (8000cdc <HAL_TIM_PeriodElapsedCallback+0x164>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b78      	cmp	r3, #120	@ 0x78
 8000bc2:	d102      	bne.n	8000bca <HAL_TIM_PeriodElapsedCallback+0x52>
 8000bc4:	4b45      	ldr	r3, [pc, #276]	@ (8000cdc <HAL_TIM_PeriodElapsedCallback+0x164>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	701a      	strb	r2, [r3, #0]
					double x = (inc * pi) / 60;
 8000bca:	4b44      	ldr	r3, [pc, #272]	@ (8000cdc <HAL_TIM_PeriodElapsedCallback+0x164>)
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	ee07 3a90 	vmov	s15, r3
 8000bd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000bd6:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8000ce0 <HAL_TIM_PeriodElapsedCallback+0x168>
 8000bda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bde:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8000ce4 <HAL_TIM_PeriodElapsedCallback+0x16c>
 8000be2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000be6:	ee16 0a90 	vmov	r0, s13
 8000bea:	f7ff fc59 	bl	80004a0 <__aeabi_f2d>
 8000bee:	4602      	mov	r2, r0
 8000bf0:	460b      	mov	r3, r1
 8000bf2:	e9c7 2302 	strd	r2, r3, [r7, #8]
					dac_value = amplitude + (amplitude * sin(x)) / 1;
 8000bf6:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff fc3e 	bl	800047c <__aeabi_i2d>
 8000c00:	4604      	mov	r4, r0
 8000c02:	460d      	mov	r5, r1
 8000c04:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f7ff fc37 	bl	800047c <__aeabi_i2d>
 8000c0e:	4680      	mov	r8, r0
 8000c10:	4689      	mov	r9, r1
 8000c12:	ed97 0b02 	vldr	d0, [r7, #8]
 8000c16:	f7ff ff4b 	bl	8000ab0 <sin>
 8000c1a:	ec53 2b10 	vmov	r2, r3, d0
 8000c1e:	4640      	mov	r0, r8
 8000c20:	4649      	mov	r1, r9
 8000c22:	f7ff fc95 	bl	8000550 <__aeabi_dmul>
 8000c26:	4602      	mov	r2, r0
 8000c28:	460b      	mov	r3, r1
 8000c2a:	4620      	mov	r0, r4
 8000c2c:	4629      	mov	r1, r5
 8000c2e:	f7ff fad9 	bl	80001e4 <__adddf3>
 8000c32:	4602      	mov	r2, r0
 8000c34:	460b      	mov	r3, r1
 8000c36:	4610      	mov	r0, r2
 8000c38:	4619      	mov	r1, r3
 8000c3a:	f7ff fe9b 	bl	8000974 <__aeabi_d2uiz>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	4a29      	ldr	r2, [pc, #164]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8000c42:	6013      	str	r3, [r2, #0]
					inc++;
 8000c44:	4b25      	ldr	r3, [pc, #148]	@ (8000cdc <HAL_TIM_PeriodElapsedCallback+0x164>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	b2da      	uxtb	r2, r3
 8000c4c:	4b23      	ldr	r3, [pc, #140]	@ (8000cdc <HAL_TIM_PeriodElapsedCallback+0x164>)
 8000c4e:	701a      	strb	r2, [r3, #0]
					break;
 8000c50:	e028      	b.n	8000ca4 <HAL_TIM_PeriodElapsedCallback+0x12c>
				//меандр
				case 1:
					if (all % sq == 0){	//прореживание для совпадения периодов синусоиды и меандра
 8000c52:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	4a25      	ldr	r2, [pc, #148]	@ (8000cec <HAL_TIM_PeriodElapsedCallback+0x174>)
 8000c58:	7812      	ldrb	r2, [r2, #0]
 8000c5a:	fbb3 f1f2 	udiv	r1, r3, r2
 8000c5e:	fb01 f202 	mul.w	r2, r1, r2
 8000c62:	1a9b      	subs	r3, r3, r2
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d11c      	bne.n	8000ca2 <HAL_TIM_PeriodElapsedCallback+0x12a>
						if (n == 0){
 8000c68:	4b21      	ldr	r3, [pc, #132]	@ (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8000c6a:	781b      	ldrb	r3, [r3, #0]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d107      	bne.n	8000c80 <HAL_TIM_PeriodElapsedCallback+0x108>
							dac_value = 3000;//amplitude;
 8000c70:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8000c72:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000c76:	601a      	str	r2, [r3, #0]
							n = 1;
 8000c78:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	701a      	strb	r2, [r3, #0]
						else if (n == 1){
							dac_value = 0;
							n = 0;
						}
					}
					break;
 8000c7e:	e010      	b.n	8000ca2 <HAL_TIM_PeriodElapsedCallback+0x12a>
						else if (n == 1){
 8000c80:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d10c      	bne.n	8000ca2 <HAL_TIM_PeriodElapsedCallback+0x12a>
							dac_value = 0;
 8000c88:	4b17      	ldr	r3, [pc, #92]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
							n = 0;
 8000c8e:	4b18      	ldr	r3, [pc, #96]	@ (8000cf0 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]
					break;
 8000c94:	e005      	b.n	8000ca2 <HAL_TIM_PeriodElapsedCallback+0x12a>
				//постоянка
				case 2:
					dac_value = amplitude;
 8000c96:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8000c9e:	601a      	str	r2, [r3, #0]
					break;
 8000ca0:	e000      	b.n	8000ca4 <HAL_TIM_PeriodElapsedCallback+0x12c>
					break;
 8000ca2:	bf00      	nop
			}
			HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	4813      	ldr	r0, [pc, #76]	@ (8000cf4 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000ca8:	f001 fe34 	bl	8002914 <HAL_DAC_Start>
			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8000cac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce8 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	480f      	ldr	r0, [pc, #60]	@ (8000cf4 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8000cb6:	f001 fe08 	bl	80028ca <HAL_DAC_SetValue>
		}
		all++; //счетчик для прореживания
 8000cba:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	4a03      	ldr	r2, [pc, #12]	@ (8000cd0 <HAL_TIM_PeriodElapsedCallback+0x158>)
 8000cc2:	6013      	str	r3, [r2, #0]

	}
}
 8000cc4:	bf00      	nop
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000cce:	bf00      	nop
 8000cd0:	2000012c 	.word	0x2000012c
 8000cd4:	20000000 	.word	0x20000000
 8000cd8:	20000002 	.word	0x20000002
 8000cdc:	20000128 	.word	0x20000128
 8000ce0:	40490ff9 	.word	0x40490ff9
 8000ce4:	42700000 	.word	0x42700000
 8000ce8:	20000130 	.word	0x20000130
 8000cec:	20000001 	.word	0x20000001
 8000cf0:	20000904 	.word	0x20000904
 8000cf4:	2000007c 	.word	0x2000007c

08000cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cfc:	f000 fb62 	bl	80013c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d00:	f000 f844 	bl	8000d8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d04:	f000 f9e2 	bl	80010cc <MX_GPIO_Init>
  MX_ADC1_Init();
 8000d08:	f000 f8a4 	bl	8000e54 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000d0c:	f000 f912 	bl	8000f34 <MX_DAC1_Init>
  MX_TIM1_Init();
 8000d10:	f000 f93a 	bl	8000f88 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000d14:	f000 f98c 	bl	8001030 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8000d18:	4816      	ldr	r0, [pc, #88]	@ (8000d74 <main+0x7c>)
 8000d1a:	f003 fc77 	bl	800460c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 8000d1e:	4816      	ldr	r0, [pc, #88]	@ (8000d78 <main+0x80>)
 8000d20:	f003 fc74 	bl	800460c <HAL_TIM_Base_Start>
		adc_array[i] = adc_value;
		i++;
		if (i == 1000)i = 0;
		calculate_flag = 0;
	}*/
	HAL_ADC_Start(&hadc1);
 8000d24:	4815      	ldr	r0, [pc, #84]	@ (8000d7c <main+0x84>)
 8000d26:	f000 fdd1 	bl	80018cc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8000d2a:	2164      	movs	r1, #100	@ 0x64
 8000d2c:	4813      	ldr	r0, [pc, #76]	@ (8000d7c <main+0x84>)
 8000d2e:	f000 fee3 	bl	8001af8 <HAL_ADC_PollForConversion>
	adc_value = HAL_ADC_GetValue(&hadc1);
 8000d32:	4812      	ldr	r0, [pc, #72]	@ (8000d7c <main+0x84>)
 8000d34:	f000 ffe2 	bl	8001cfc <HAL_ADC_GetValue>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	4a11      	ldr	r2, [pc, #68]	@ (8000d80 <main+0x88>)
 8000d3c:	6013      	str	r3, [r2, #0]
	adc_array[i] = adc_value;
 8000d3e:	4b10      	ldr	r3, [pc, #64]	@ (8000d80 <main+0x88>)
 8000d40:	6819      	ldr	r1, [r3, #0]
 8000d42:	4b10      	ldr	r3, [pc, #64]	@ (8000d84 <main+0x8c>)
 8000d44:	881b      	ldrh	r3, [r3, #0]
 8000d46:	461a      	mov	r2, r3
 8000d48:	b209      	sxth	r1, r1
 8000d4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d88 <main+0x90>)
 8000d4c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	i++;
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <main+0x8c>)
 8000d52:	881b      	ldrh	r3, [r3, #0]
 8000d54:	3301      	adds	r3, #1
 8000d56:	b29a      	uxth	r2, r3
 8000d58:	4b0a      	ldr	r3, [pc, #40]	@ (8000d84 <main+0x8c>)
 8000d5a:	801a      	strh	r2, [r3, #0]
	if (i == 1000)i = 0;
 8000d5c:	4b09      	ldr	r3, [pc, #36]	@ (8000d84 <main+0x8c>)
 8000d5e:	881b      	ldrh	r3, [r3, #0]
 8000d60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000d64:	d102      	bne.n	8000d6c <main+0x74>
 8000d66:	4b07      	ldr	r3, [pc, #28]	@ (8000d84 <main+0x8c>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	801a      	strh	r2, [r3, #0]
	HAL_Delay(50);
 8000d6c:	2032      	movs	r0, #50	@ 0x32
 8000d6e:	f000 fb8f 	bl	8001490 <HAL_Delay>
	HAL_ADC_Start(&hadc1);
 8000d72:	e7d7      	b.n	8000d24 <main+0x2c>
 8000d74:	20000090 	.word	0x20000090
 8000d78:	200000dc 	.word	0x200000dc
 8000d7c:	2000002c 	.word	0x2000002c
 8000d80:	20000908 	.word	0x20000908
 8000d84:	2000090c 	.word	0x2000090c
 8000d88:	20000134 	.word	0x20000134

08000d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b0a6      	sub	sp, #152	@ 0x98
 8000d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d92:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000d96:	2228      	movs	r2, #40	@ 0x28
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f004 f880 	bl	8004ea0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	605a      	str	r2, [r3, #4]
 8000daa:	609a      	str	r2, [r3, #8]
 8000dac:	60da      	str	r2, [r3, #12]
 8000dae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000db0:	1d3b      	adds	r3, r7, #4
 8000db2:	2258      	movs	r2, #88	@ 0x58
 8000db4:	2100      	movs	r1, #0
 8000db6:	4618      	mov	r0, r3
 8000db8:	f004 f872 	bl	8004ea0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dbc:	2302      	movs	r3, #2
 8000dbe:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dc4:	2310      	movs	r3, #16
 8000dc6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000dd4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000dde:	2300      	movs	r3, #0
 8000de0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000de4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000de8:	4618      	mov	r0, r3
 8000dea:	f001 ffb5 	bl	8002d58 <HAL_RCC_OscConfig>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000df4:	f000 f982 	bl	80010fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000df8:	230f      	movs	r3, #15
 8000dfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e00:	2300      	movs	r3, #0
 8000e02:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e04:	2300      	movs	r3, #0
 8000e06:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e0c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f002 ffc4 	bl	8003da0 <HAL_RCC_ClockConfig>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000e1e:	f000 f96d 	bl	80010fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12
 8000e22:	4b0b      	ldr	r3, [pc, #44]	@ (8000e50 <SystemClock_Config+0xc4>)
 8000e24:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV2;
 8000e26:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8000e30:	2300      	movs	r3, #0
 8000e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e34:	1d3b      	adds	r3, r7, #4
 8000e36:	4618      	mov	r0, r3
 8000e38:	f003 f974 	bl	8004124 <HAL_RCCEx_PeriphCLKConfig>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000e42:	f000 f95b 	bl	80010fc <Error_Handler>
  }
}
 8000e46:	bf00      	nop
 8000e48:	3798      	adds	r7, #152	@ 0x98
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	00101080 	.word	0x00101080

08000e54 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b08a      	sub	sp, #40	@ 0x28
 8000e58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e5a:	f107 031c 	add.w	r3, r7, #28
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]
 8000e72:	611a      	str	r2, [r3, #16]
 8000e74:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000e76:	4b2e      	ldr	r3, [pc, #184]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000e78:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000e7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e7e:	4b2c      	ldr	r3, [pc, #176]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e84:	4b2a      	ldr	r3, [pc, #168]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e8a:	4b29      	ldr	r3, [pc, #164]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e90:	4b27      	ldr	r3, [pc, #156]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e96:	4b26      	ldr	r3, [pc, #152]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e9e:	4b24      	ldr	r3, [pc, #144]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ea4:	4b22      	ldr	r3, [pc, #136]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eaa:	4b21      	ldr	r3, [pc, #132]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ebe:	4b1c      	ldr	r3, [pc, #112]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000ec0:	2204      	movs	r2, #4
 8000ec2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000eca:	4b19      	ldr	r3, [pc, #100]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ed0:	4817      	ldr	r0, [pc, #92]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000ed2:	f000 fb01 	bl	80014d8 <HAL_ADC_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000edc:	f000 f90e 	bl	80010fc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ee4:	f107 031c 	add.w	r3, r7, #28
 8000ee8:	4619      	mov	r1, r3
 8000eea:	4811      	ldr	r0, [pc, #68]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000eec:	f001 f9fe 	bl	80022ec <HAL_ADCEx_MultiModeConfigChannel>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000ef6:	f000 f901 	bl	80010fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000efa:	2301      	movs	r3, #1
 8000efc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000efe:	2301      	movs	r3, #1
 8000f00:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000f06:	2304      	movs	r3, #4
 8000f08:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	4619      	mov	r1, r3
 8000f16:	4806      	ldr	r0, [pc, #24]	@ (8000f30 <MX_ADC1_Init+0xdc>)
 8000f18:	f000 fefe 	bl	8001d18 <HAL_ADC_ConfigChannel>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000f22:	f000 f8eb 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f26:	bf00      	nop
 8000f28:	3728      	adds	r7, #40	@ 0x28
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	2000002c 	.word	0x2000002c

08000f34 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000f3a:	1d3b      	adds	r3, r7, #4
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000f44:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <MX_DAC1_Init+0x4c>)
 8000f46:	4a0f      	ldr	r2, [pc, #60]	@ (8000f84 <MX_DAC1_Init+0x50>)
 8000f48:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000f4a:	480d      	ldr	r0, [pc, #52]	@ (8000f80 <MX_DAC1_Init+0x4c>)
 8000f4c:	f001 fc9b 	bl	8002886 <HAL_DAC_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8000f56:	f000 f8d1 	bl	80010fc <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f62:	1d3b      	adds	r3, r7, #4
 8000f64:	2200      	movs	r2, #0
 8000f66:	4619      	mov	r1, r3
 8000f68:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <MX_DAC1_Init+0x4c>)
 8000f6a:	f001 fd1e 	bl	80029aa <HAL_DAC_ConfigChannel>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8000f74:	f000 f8c2 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000f78:	bf00      	nop
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	2000007c 	.word	0x2000007c
 8000f84:	40007400 	.word	0x40007400

08000f88 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f8e:	f107 0310 	add.w	r3, r7, #16
 8000f92:	2200      	movs	r2, #0
 8000f94:	601a      	str	r2, [r3, #0]
 8000f96:	605a      	str	r2, [r3, #4]
 8000f98:	609a      	str	r2, [r3, #8]
 8000f9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f9c:	1d3b      	adds	r3, r7, #4
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fa6:	4b20      	ldr	r3, [pc, #128]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8000fa8:	4a20      	ldr	r2, [pc, #128]	@ (800102c <MX_TIM1_Init+0xa4>)
 8000faa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000fac:	4b1e      	ldr	r3, [pc, #120]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8000fae:	2247      	movs	r2, #71	@ 0x47
 8000fb0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8000fb8:	4b1b      	ldr	r3, [pc, #108]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8000fba:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000fbe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc0:	4b19      	ldr	r3, [pc, #100]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fc6:	4b18      	ldr	r3, [pc, #96]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fcc:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fd2:	4815      	ldr	r0, [pc, #84]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8000fd4:	f003 fac2 	bl	800455c <HAL_TIM_Base_Init>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000fde:	f000 f88d 	bl	80010fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000fe8:	f107 0310 	add.w	r3, r7, #16
 8000fec:	4619      	mov	r1, r3
 8000fee:	480e      	ldr	r0, [pc, #56]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8000ff0:	f003 fc76 	bl	80048e0 <HAL_TIM_ConfigClockSource>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000ffa:	f000 f87f 	bl	80010fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ffe:	2300      	movs	r3, #0
 8001000:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001006:	2300      	movs	r3, #0
 8001008:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	4619      	mov	r1, r3
 800100e:	4806      	ldr	r0, [pc, #24]	@ (8001028 <MX_TIM1_Init+0xa0>)
 8001010:	f003 fe9c 	bl	8004d4c <HAL_TIMEx_MasterConfigSynchronization>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800101a:	f000 f86f 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800101e:	bf00      	nop
 8001020:	3720      	adds	r7, #32
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	20000090 	.word	0x20000090
 800102c:	40012c00 	.word	0x40012c00

08001030 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001036:	f107 0310 	add.w	r3, r7, #16
 800103a:	2200      	movs	r2, #0
 800103c:	601a      	str	r2, [r3, #0]
 800103e:	605a      	str	r2, [r3, #4]
 8001040:	609a      	str	r2, [r3, #8]
 8001042:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	2200      	movs	r2, #0
 8001048:	601a      	str	r2, [r3, #0]
 800104a:	605a      	str	r2, [r3, #4]
 800104c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800104e:	4b1e      	ldr	r3, [pc, #120]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001050:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001054:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001058:	2207      	movs	r2, #7
 800105a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_TIM2_Init+0x98>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001064:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001068:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800106a:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_TIM2_Init+0x98>)
 800106c:	2200      	movs	r2, #0
 800106e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001070:	4b15      	ldr	r3, [pc, #84]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001072:	2200      	movs	r2, #0
 8001074:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001076:	4814      	ldr	r0, [pc, #80]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001078:	f003 fa70 	bl	800455c <HAL_TIM_Base_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001082:	f000 f83b 	bl	80010fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001086:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800108a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800108c:	f107 0310 	add.w	r3, r7, #16
 8001090:	4619      	mov	r1, r3
 8001092:	480d      	ldr	r0, [pc, #52]	@ (80010c8 <MX_TIM2_Init+0x98>)
 8001094:	f003 fc24 	bl	80048e0 <HAL_TIM_ConfigClockSource>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800109e:	f000 f82d 	bl	80010fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a2:	2300      	movs	r3, #0
 80010a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	@ (80010c8 <MX_TIM2_Init+0x98>)
 80010b0:	f003 fe4c 	bl	8004d4c <HAL_TIMEx_MasterConfigSynchronization>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80010ba:	f000 f81f 	bl	80010fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3720      	adds	r7, #32
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200000dc 	.word	0x200000dc

080010cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <MX_GPIO_Init+0x2c>)
 80010d4:	695b      	ldr	r3, [r3, #20]
 80010d6:	4a08      	ldr	r2, [pc, #32]	@ (80010f8 <MX_GPIO_Init+0x2c>)
 80010d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010dc:	6153      	str	r3, [r2, #20]
 80010de:	4b06      	ldr	r3, [pc, #24]	@ (80010f8 <MX_GPIO_Init+0x2c>)
 80010e0:	695b      	ldr	r3, [r3, #20]
 80010e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	40021000 	.word	0x40021000

080010fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001100:	b672      	cpsid	i
}
 8001102:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001104:	bf00      	nop
 8001106:	e7fd      	b.n	8001104 <Error_Handler+0x8>

08001108 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800110e:	4b0f      	ldr	r3, [pc, #60]	@ (800114c <HAL_MspInit+0x44>)
 8001110:	699b      	ldr	r3, [r3, #24]
 8001112:	4a0e      	ldr	r2, [pc, #56]	@ (800114c <HAL_MspInit+0x44>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	6193      	str	r3, [r2, #24]
 800111a:	4b0c      	ldr	r3, [pc, #48]	@ (800114c <HAL_MspInit+0x44>)
 800111c:	699b      	ldr	r3, [r3, #24]
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	607b      	str	r3, [r7, #4]
 8001124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001126:	4b09      	ldr	r3, [pc, #36]	@ (800114c <HAL_MspInit+0x44>)
 8001128:	69db      	ldr	r3, [r3, #28]
 800112a:	4a08      	ldr	r2, [pc, #32]	@ (800114c <HAL_MspInit+0x44>)
 800112c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001130:	61d3      	str	r3, [r2, #28]
 8001132:	4b06      	ldr	r3, [pc, #24]	@ (800114c <HAL_MspInit+0x44>)
 8001134:	69db      	ldr	r3, [r3, #28]
 8001136:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800113a:	603b      	str	r3, [r7, #0]
 800113c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr
 800114a:	bf00      	nop
 800114c:	40021000 	.word	0x40021000

08001150 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b08a      	sub	sp, #40	@ 0x28
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001158:	f107 0314 	add.w	r3, r7, #20
 800115c:	2200      	movs	r2, #0
 800115e:	601a      	str	r2, [r3, #0]
 8001160:	605a      	str	r2, [r3, #4]
 8001162:	609a      	str	r2, [r3, #8]
 8001164:	60da      	str	r2, [r3, #12]
 8001166:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001170:	d124      	bne.n	80011bc <HAL_ADC_MspInit+0x6c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001172:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <HAL_ADC_MspInit+0x74>)
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	4a13      	ldr	r2, [pc, #76]	@ (80011c4 <HAL_ADC_MspInit+0x74>)
 8001178:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800117c:	6153      	str	r3, [r2, #20]
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <HAL_ADC_MspInit+0x74>)
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001186:	613b      	str	r3, [r7, #16]
 8001188:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800118a:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <HAL_ADC_MspInit+0x74>)
 800118c:	695b      	ldr	r3, [r3, #20]
 800118e:	4a0d      	ldr	r2, [pc, #52]	@ (80011c4 <HAL_ADC_MspInit+0x74>)
 8001190:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001194:	6153      	str	r3, [r2, #20]
 8001196:	4b0b      	ldr	r3, [pc, #44]	@ (80011c4 <HAL_ADC_MspInit+0x74>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800119e:	60fb      	str	r3, [r7, #12]
 80011a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80011a2:	2301      	movs	r3, #1
 80011a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011a6:	2303      	movs	r3, #3
 80011a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ae:	f107 0314 	add.w	r3, r7, #20
 80011b2:	4619      	mov	r1, r3
 80011b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011b8:	f001 fc44 	bl	8002a44 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80011bc:	bf00      	nop
 80011be:	3728      	adds	r7, #40	@ 0x28
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40021000 	.word	0x40021000

080011c8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b08a      	sub	sp, #40	@ 0x28
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d0:	f107 0314 	add.w	r3, r7, #20
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a15      	ldr	r2, [pc, #84]	@ (800123c <HAL_DAC_MspInit+0x74>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d124      	bne.n	8001234 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80011ea:	4b15      	ldr	r3, [pc, #84]	@ (8001240 <HAL_DAC_MspInit+0x78>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	4a14      	ldr	r2, [pc, #80]	@ (8001240 <HAL_DAC_MspInit+0x78>)
 80011f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80011f4:	61d3      	str	r3, [r2, #28]
 80011f6:	4b12      	ldr	r3, [pc, #72]	@ (8001240 <HAL_DAC_MspInit+0x78>)
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <HAL_DAC_MspInit+0x78>)
 8001204:	695b      	ldr	r3, [r3, #20]
 8001206:	4a0e      	ldr	r2, [pc, #56]	@ (8001240 <HAL_DAC_MspInit+0x78>)
 8001208:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800120c:	6153      	str	r3, [r2, #20]
 800120e:	4b0c      	ldr	r3, [pc, #48]	@ (8001240 <HAL_DAC_MspInit+0x78>)
 8001210:	695b      	ldr	r3, [r3, #20]
 8001212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800121a:	2310      	movs	r3, #16
 800121c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800121e:	2303      	movs	r3, #3
 8001220:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001226:	f107 0314 	add.w	r3, r7, #20
 800122a:	4619      	mov	r1, r3
 800122c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001230:	f001 fc08 	bl	8002a44 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001234:	bf00      	nop
 8001236:	3728      	adds	r7, #40	@ 0x28
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	40007400 	.word	0x40007400
 8001240:	40021000 	.word	0x40021000

08001244 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a1a      	ldr	r2, [pc, #104]	@ (80012bc <HAL_TIM_Base_MspInit+0x78>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d114      	bne.n	8001280 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001256:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <HAL_TIM_Base_MspInit+0x7c>)
 8001258:	699b      	ldr	r3, [r3, #24]
 800125a:	4a19      	ldr	r2, [pc, #100]	@ (80012c0 <HAL_TIM_Base_MspInit+0x7c>)
 800125c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001260:	6193      	str	r3, [r2, #24]
 8001262:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <HAL_TIM_Base_MspInit+0x7c>)
 8001264:	699b      	ldr	r3, [r3, #24]
 8001266:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2100      	movs	r1, #0
 8001272:	2019      	movs	r0, #25
 8001274:	f001 fad1 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001278:	2019      	movs	r0, #25
 800127a:	f001 faea 	bl	8002852 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800127e:	e018      	b.n	80012b2 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM2)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001288:	d113      	bne.n	80012b2 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800128a:	4b0d      	ldr	r3, [pc, #52]	@ (80012c0 <HAL_TIM_Base_MspInit+0x7c>)
 800128c:	69db      	ldr	r3, [r3, #28]
 800128e:	4a0c      	ldr	r2, [pc, #48]	@ (80012c0 <HAL_TIM_Base_MspInit+0x7c>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	61d3      	str	r3, [r2, #28]
 8001296:	4b0a      	ldr	r3, [pc, #40]	@ (80012c0 <HAL_TIM_Base_MspInit+0x7c>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	60bb      	str	r3, [r7, #8]
 80012a0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80012a2:	2200      	movs	r2, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	201c      	movs	r0, #28
 80012a8:	f001 fab7 	bl	800281a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80012ac:	201c      	movs	r0, #28
 80012ae:	f001 fad0 	bl	8002852 <HAL_NVIC_EnableIRQ>
}
 80012b2:	bf00      	nop
 80012b4:	3710      	adds	r7, #16
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40012c00 	.word	0x40012c00
 80012c0:	40021000 	.word	0x40021000

080012c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <NMI_Handler+0x4>

080012cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012d0:	bf00      	nop
 80012d2:	e7fd      	b.n	80012d0 <HardFault_Handler+0x4>

080012d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012d8:	bf00      	nop
 80012da:	e7fd      	b.n	80012d8 <MemManage_Handler+0x4>

080012dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012e0:	bf00      	nop
 80012e2:	e7fd      	b.n	80012e0 <BusFault_Handler+0x4>

080012e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012e8:	bf00      	nop
 80012ea:	e7fd      	b.n	80012e8 <UsageFault_Handler+0x4>

080012ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012fa:	b480      	push	{r7}
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	46bd      	mov	sp, r7
 8001302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001306:	4770      	bx	lr

08001308 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800130c:	bf00      	nop
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr

08001316 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800131a:	f000 f899 	bl	8001450 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
	...

08001324 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001328:	4802      	ldr	r0, [pc, #8]	@ (8001334 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800132a:	f003 f9d7 	bl	80046dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000090 	.word	0x20000090

08001338 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800133c:	4802      	ldr	r0, [pc, #8]	@ (8001348 <TIM2_IRQHandler+0x10>)
 800133e:	f003 f9cd 	bl	80046dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	200000dc 	.word	0x200000dc

0800134c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001350:	4b06      	ldr	r3, [pc, #24]	@ (800136c <SystemInit+0x20>)
 8001352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001356:	4a05      	ldr	r2, [pc, #20]	@ (800136c <SystemInit+0x20>)
 8001358:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800135c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000ed00 	.word	0xe000ed00

08001370 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001370:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013a8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001374:	f7ff ffea 	bl	800134c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001378:	480c      	ldr	r0, [pc, #48]	@ (80013ac <LoopForever+0x6>)
  ldr r1, =_edata
 800137a:	490d      	ldr	r1, [pc, #52]	@ (80013b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800137c:	4a0d      	ldr	r2, [pc, #52]	@ (80013b4 <LoopForever+0xe>)
  movs r3, #0
 800137e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001380:	e002      	b.n	8001388 <LoopCopyDataInit>

08001382 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001382:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001384:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001386:	3304      	adds	r3, #4

08001388 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001388:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800138a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800138c:	d3f9      	bcc.n	8001382 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800138e:	4a0a      	ldr	r2, [pc, #40]	@ (80013b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001390:	4c0a      	ldr	r4, [pc, #40]	@ (80013bc <LoopForever+0x16>)
  movs r3, #0
 8001392:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001394:	e001      	b.n	800139a <LoopFillZerobss>

08001396 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001396:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001398:	3204      	adds	r2, #4

0800139a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800139a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800139c:	d3fb      	bcc.n	8001396 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800139e:	f003 fd87 	bl	8004eb0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013a2:	f7ff fca9 	bl	8000cf8 <main>

080013a6 <LoopForever>:

LoopForever:
    b LoopForever
 80013a6:	e7fe      	b.n	80013a6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80013a8:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80013ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013b0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80013b4:	08004f48 	.word	0x08004f48
  ldr r2, =_sbss
 80013b8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80013bc:	20000914 	.word	0x20000914

080013c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013c0:	e7fe      	b.n	80013c0 <ADC1_2_IRQHandler>
	...

080013c4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013c8:	4b08      	ldr	r3, [pc, #32]	@ (80013ec <HAL_Init+0x28>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a07      	ldr	r2, [pc, #28]	@ (80013ec <HAL_Init+0x28>)
 80013ce:	f043 0310 	orr.w	r3, r3, #16
 80013d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d4:	2003      	movs	r0, #3
 80013d6:	f001 fa15 	bl	8002804 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013da:	200f      	movs	r0, #15
 80013dc:	f000 f808 	bl	80013f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013e0:	f7ff fe92 	bl	8001108 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013e4:	2300      	movs	r3, #0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40022000 	.word	0x40022000

080013f0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013f8:	4b12      	ldr	r3, [pc, #72]	@ (8001444 <HAL_InitTick+0x54>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <HAL_InitTick+0x58>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	4619      	mov	r1, r3
 8001402:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001406:	fbb3 f3f1 	udiv	r3, r3, r1
 800140a:	fbb2 f3f3 	udiv	r3, r2, r3
 800140e:	4618      	mov	r0, r3
 8001410:	f001 fa2d 	bl	800286e <HAL_SYSTICK_Config>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e00e      	b.n	800143c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2b0f      	cmp	r3, #15
 8001422:	d80a      	bhi.n	800143a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001424:	2200      	movs	r2, #0
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	f04f 30ff 	mov.w	r0, #4294967295
 800142c:	f001 f9f5 	bl	800281a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001430:	4a06      	ldr	r2, [pc, #24]	@ (800144c <HAL_InitTick+0x5c>)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001436:	2300      	movs	r3, #0
 8001438:	e000      	b.n	800143c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
}
 800143c:	4618      	mov	r0, r3
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000004 	.word	0x20000004
 8001448:	2000000c 	.word	0x2000000c
 800144c:	20000008 	.word	0x20000008

08001450 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001454:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_IncTick+0x20>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	461a      	mov	r2, r3
 800145a:	4b06      	ldr	r3, [pc, #24]	@ (8001474 <HAL_IncTick+0x24>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4413      	add	r3, r2
 8001460:	4a04      	ldr	r2, [pc, #16]	@ (8001474 <HAL_IncTick+0x24>)
 8001462:	6013      	str	r3, [r2, #0]
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	2000000c 	.word	0x2000000c
 8001474:	20000910 	.word	0x20000910

08001478 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  return uwTick;  
 800147c:	4b03      	ldr	r3, [pc, #12]	@ (800148c <HAL_GetTick+0x14>)
 800147e:	681b      	ldr	r3, [r3, #0]
}
 8001480:	4618      	mov	r0, r3
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	20000910 	.word	0x20000910

08001490 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001498:	f7ff ffee 	bl	8001478 <HAL_GetTick>
 800149c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014a8:	d005      	beq.n	80014b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80014aa:	4b0a      	ldr	r3, [pc, #40]	@ (80014d4 <HAL_Delay+0x44>)
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	461a      	mov	r2, r3
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	4413      	add	r3, r2
 80014b4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80014b6:	bf00      	nop
 80014b8:	f7ff ffde 	bl	8001478 <HAL_GetTick>
 80014bc:	4602      	mov	r2, r0
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	1ad3      	subs	r3, r2, r3
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d8f7      	bhi.n	80014b8 <HAL_Delay+0x28>
  {
  }
}
 80014c8:	bf00      	nop
 80014ca:	bf00      	nop
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	2000000c 	.word	0x2000000c

080014d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b09a      	sub	sp, #104	@ 0x68
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014e0:	2300      	movs	r3, #0
 80014e2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80014e6:	2300      	movs	r3, #0
 80014e8:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80014ea:	2300      	movs	r3, #0
 80014ec:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80014f4:	2301      	movs	r3, #1
 80014f6:	e1e3      	b.n	80018c0 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	691b      	ldr	r3, [r3, #16]
 80014fc:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	f003 0310 	and.w	r3, r3, #16
 8001506:	2b00      	cmp	r3, #0
 8001508:	d176      	bne.n	80015f8 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800150e:	2b00      	cmp	r3, #0
 8001510:	d152      	bne.n	80015b8 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2200      	movs	r2, #0
 8001516:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2200      	movs	r2, #0
 8001528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800152c:	6878      	ldr	r0, [r7, #4]
 800152e:	f7ff fe0f 	bl	8001150 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d13b      	bne.n	80015b8 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f001 f829 	bl	8002598 <ADC_Disable>
 8001546:	4603      	mov	r3, r0
 8001548:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001550:	f003 0310 	and.w	r3, r3, #16
 8001554:	2b00      	cmp	r3, #0
 8001556:	d12f      	bne.n	80015b8 <HAL_ADC_Init+0xe0>
 8001558:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800155c:	2b00      	cmp	r3, #0
 800155e:	d12b      	bne.n	80015b8 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001564:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001568:	f023 0302 	bic.w	r3, r3, #2
 800156c:	f043 0202 	orr.w	r2, r3, #2
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	689a      	ldr	r2, [r3, #8]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001582:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	689a      	ldr	r2, [r3, #8]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001592:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001594:	4b92      	ldr	r3, [pc, #584]	@ (80017e0 <HAL_ADC_Init+0x308>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a92      	ldr	r2, [pc, #584]	@ (80017e4 <HAL_ADC_Init+0x30c>)
 800159a:	fba2 2303 	umull	r2, r3, r2, r3
 800159e:	0c9a      	lsrs	r2, r3, #18
 80015a0:	4613      	mov	r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	4413      	add	r3, r2
 80015a6:	005b      	lsls	r3, r3, #1
 80015a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015aa:	e002      	b.n	80015b2 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	3b01      	subs	r3, #1
 80015b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d1f9      	bne.n	80015ac <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d007      	beq.n	80015d6 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80015d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80015d4:	d110      	bne.n	80015f8 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015da:	f023 0312 	bic.w	r3, r3, #18
 80015de:	f043 0210 	orr.w	r2, r3, #16
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015ea:	f043 0201 	orr.w	r2, r3, #1
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
 80015f4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fc:	f003 0310 	and.w	r3, r3, #16
 8001600:	2b00      	cmp	r3, #0
 8001602:	f040 8150 	bne.w	80018a6 <HAL_ADC_Init+0x3ce>
 8001606:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800160a:	2b00      	cmp	r3, #0
 800160c:	f040 814b 	bne.w	80018a6 <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800161a:	2b00      	cmp	r3, #0
 800161c:	f040 8143 	bne.w	80018a6 <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001624:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001628:	f043 0202 	orr.w	r2, r3, #2
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001638:	d004      	beq.n	8001644 <HAL_ADC_Init+0x16c>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a6a      	ldr	r2, [pc, #424]	@ (80017e8 <HAL_ADC_Init+0x310>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d101      	bne.n	8001648 <HAL_ADC_Init+0x170>
 8001644:	4b69      	ldr	r3, [pc, #420]	@ (80017ec <HAL_ADC_Init+0x314>)
 8001646:	e000      	b.n	800164a <HAL_ADC_Init+0x172>
 8001648:	4b69      	ldr	r3, [pc, #420]	@ (80017f0 <HAL_ADC_Init+0x318>)
 800164a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001654:	d102      	bne.n	800165c <HAL_ADC_Init+0x184>
 8001656:	4b64      	ldr	r3, [pc, #400]	@ (80017e8 <HAL_ADC_Init+0x310>)
 8001658:	60fb      	str	r3, [r7, #12]
 800165a:	e01a      	b.n	8001692 <HAL_ADC_Init+0x1ba>
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a61      	ldr	r2, [pc, #388]	@ (80017e8 <HAL_ADC_Init+0x310>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d103      	bne.n	800166e <HAL_ADC_Init+0x196>
 8001666:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	e011      	b.n	8001692 <HAL_ADC_Init+0x1ba>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a60      	ldr	r2, [pc, #384]	@ (80017f4 <HAL_ADC_Init+0x31c>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d102      	bne.n	800167e <HAL_ADC_Init+0x1a6>
 8001678:	4b5f      	ldr	r3, [pc, #380]	@ (80017f8 <HAL_ADC_Init+0x320>)
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	e009      	b.n	8001692 <HAL_ADC_Init+0x1ba>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a5d      	ldr	r2, [pc, #372]	@ (80017f8 <HAL_ADC_Init+0x320>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d102      	bne.n	800168e <HAL_ADC_Init+0x1b6>
 8001688:	4b5a      	ldr	r3, [pc, #360]	@ (80017f4 <HAL_ADC_Init+0x31c>)
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	e001      	b.n	8001692 <HAL_ADC_Init+0x1ba>
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f003 0303 	and.w	r3, r3, #3
 800169c:	2b01      	cmp	r3, #1
 800169e:	d108      	bne.n	80016b2 <HAL_ADC_Init+0x1da>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d101      	bne.n	80016b2 <HAL_ADC_Init+0x1da>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <HAL_ADC_Init+0x1dc>
 80016b2:	2300      	movs	r3, #0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d11c      	bne.n	80016f2 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80016b8:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d010      	beq.n	80016e0 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	f003 0303 	and.w	r3, r3, #3
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d107      	bne.n	80016da <HAL_ADC_Init+0x202>
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d101      	bne.n	80016da <HAL_ADC_Init+0x202>
 80016d6:	2301      	movs	r3, #1
 80016d8:	e000      	b.n	80016dc <HAL_ADC_Init+0x204>
 80016da:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d108      	bne.n	80016f2 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80016e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	431a      	orrs	r2, r3
 80016ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80016f0:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	7e5b      	ldrb	r3, [r3, #25]
 80016f6:	035b      	lsls	r3, r3, #13
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80016fc:	2a01      	cmp	r2, #1
 80016fe:	d002      	beq.n	8001706 <HAL_ADC_Init+0x22e>
 8001700:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001704:	e000      	b.n	8001708 <HAL_ADC_Init+0x230>
 8001706:	2200      	movs	r2, #0
 8001708:	431a      	orrs	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	68db      	ldr	r3, [r3, #12]
 800170e:	431a      	orrs	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	689b      	ldr	r3, [r3, #8]
 8001714:	4313      	orrs	r3, r2
 8001716:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001718:	4313      	orrs	r3, r2
 800171a:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d11b      	bne.n	800175e <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	7e5b      	ldrb	r3, [r3, #25]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d109      	bne.n	8001742 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001732:	3b01      	subs	r3, #1
 8001734:	045a      	lsls	r2, r3, #17
 8001736:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001738:	4313      	orrs	r3, r2
 800173a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800173e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001740:	e00d      	b.n	800175e <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001746:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800174a:	f043 0220 	orr.w	r2, r3, #32
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001756:	f043 0201 	orr.w	r2, r3, #1
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001762:	2b01      	cmp	r3, #1
 8001764:	d054      	beq.n	8001810 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a22      	ldr	r2, [pc, #136]	@ (80017f4 <HAL_ADC_Init+0x31c>)
 800176c:	4293      	cmp	r3, r2
 800176e:	d004      	beq.n	800177a <HAL_ADC_Init+0x2a2>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a20      	ldr	r2, [pc, #128]	@ (80017f8 <HAL_ADC_Init+0x320>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d140      	bne.n	80017fc <HAL_ADC_Init+0x324>
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800177e:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001782:	d02a      	beq.n	80017da <HAL_ADC_Init+0x302>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001788:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800178c:	d022      	beq.n	80017d4 <HAL_ADC_Init+0x2fc>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001792:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8001796:	d01a      	beq.n	80017ce <HAL_ADC_Init+0x2f6>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800179c:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 80017a0:	d012      	beq.n	80017c8 <HAL_ADC_Init+0x2f0>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a6:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 80017aa:	d00a      	beq.n	80017c2 <HAL_ADC_Init+0x2ea>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017b0:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 80017b4:	d002      	beq.n	80017bc <HAL_ADC_Init+0x2e4>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017ba:	e023      	b.n	8001804 <HAL_ADC_Init+0x32c>
 80017bc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80017c0:	e020      	b.n	8001804 <HAL_ADC_Init+0x32c>
 80017c2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80017c6:	e01d      	b.n	8001804 <HAL_ADC_Init+0x32c>
 80017c8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80017cc:	e01a      	b.n	8001804 <HAL_ADC_Init+0x32c>
 80017ce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017d2:	e017      	b.n	8001804 <HAL_ADC_Init+0x32c>
 80017d4:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 80017d8:	e014      	b.n	8001804 <HAL_ADC_Init+0x32c>
 80017da:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80017de:	e011      	b.n	8001804 <HAL_ADC_Init+0x32c>
 80017e0:	20000004 	.word	0x20000004
 80017e4:	431bde83 	.word	0x431bde83
 80017e8:	50000100 	.word	0x50000100
 80017ec:	50000300 	.word	0x50000300
 80017f0:	50000700 	.word	0x50000700
 80017f4:	50000400 	.word	0x50000400
 80017f8:	50000500 	.word	0x50000500
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001800:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001808:	4313      	orrs	r3, r2
 800180a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800180c:	4313      	orrs	r3, r2
 800180e:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f003 030c 	and.w	r3, r3, #12
 800181a:	2b00      	cmp	r3, #0
 800181c:	d114      	bne.n	8001848 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6812      	ldr	r2, [r2, #0]
 8001828:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800182c:	f023 0302 	bic.w	r3, r3, #2
 8001830:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	7e1b      	ldrb	r3, [r3, #24]
 8001836:	039a      	lsls	r2, r3, #14
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	4313      	orrs	r3, r2
 8001842:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001844:	4313      	orrs	r3, r2
 8001846:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	68da      	ldr	r2, [r3, #12]
 800184e:	4b1e      	ldr	r3, [pc, #120]	@ (80018c8 <HAL_ADC_Init+0x3f0>)
 8001850:	4013      	ands	r3, r2
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	6812      	ldr	r2, [r2, #0]
 8001856:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001858:	430b      	orrs	r3, r1
 800185a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	691b      	ldr	r3, [r3, #16]
 8001860:	2b01      	cmp	r3, #1
 8001862:	d10c      	bne.n	800187e <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186a:	f023 010f 	bic.w	r1, r3, #15
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	1e5a      	subs	r2, r3, #1
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	430a      	orrs	r2, r1
 800187a:	631a      	str	r2, [r3, #48]	@ 0x30
 800187c:	e007      	b.n	800188e <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f022 020f 	bic.w	r2, r2, #15
 800188c:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2200      	movs	r2, #0
 8001892:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001898:	f023 0303 	bic.w	r3, r3, #3
 800189c:	f043 0201 	orr.w	r2, r3, #1
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	641a      	str	r2, [r3, #64]	@ 0x40
 80018a4:	e00a      	b.n	80018bc <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018aa:	f023 0312 	bic.w	r3, r3, #18
 80018ae:	f043 0210 	orr.w	r2, r3, #16
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80018b6:	2301      	movs	r3, #1
 80018b8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80018bc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3768      	adds	r7, #104	@ 0x68
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	fff0c007 	.word	0xfff0c007

080018cc <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018d4:	2300      	movs	r3, #0
 80018d6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	f040 80f9 	bne.w	8001ada <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d101      	bne.n	80018f6 <HAL_ADC_Start+0x2a>
 80018f2:	2302      	movs	r3, #2
 80018f4:	e0f4      	b.n	8001ae0 <HAL_ADC_Start+0x214>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	2201      	movs	r2, #1
 80018fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 fde6 	bl	80024d0 <ADC_Enable>
 8001904:	4603      	mov	r3, r0
 8001906:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001908:	7bfb      	ldrb	r3, [r7, #15]
 800190a:	2b00      	cmp	r3, #0
 800190c:	f040 80e0 	bne.w	8001ad0 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001914:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001918:	f023 0301 	bic.w	r3, r3, #1
 800191c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800192c:	d004      	beq.n	8001938 <HAL_ADC_Start+0x6c>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a6d      	ldr	r2, [pc, #436]	@ (8001ae8 <HAL_ADC_Start+0x21c>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d106      	bne.n	8001946 <HAL_ADC_Start+0x7a>
 8001938:	4b6c      	ldr	r3, [pc, #432]	@ (8001aec <HAL_ADC_Start+0x220>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	f003 031f 	and.w	r3, r3, #31
 8001940:	2b00      	cmp	r3, #0
 8001942:	d010      	beq.n	8001966 <HAL_ADC_Start+0x9a>
 8001944:	e005      	b.n	8001952 <HAL_ADC_Start+0x86>
 8001946:	4b6a      	ldr	r3, [pc, #424]	@ (8001af0 <HAL_ADC_Start+0x224>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	f003 031f 	and.w	r3, r3, #31
 800194e:	2b00      	cmp	r3, #0
 8001950:	d009      	beq.n	8001966 <HAL_ADC_Start+0x9a>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800195a:	d004      	beq.n	8001966 <HAL_ADC_Start+0x9a>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a64      	ldr	r2, [pc, #400]	@ (8001af4 <HAL_ADC_Start+0x228>)
 8001962:	4293      	cmp	r3, r2
 8001964:	d115      	bne.n	8001992 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	68db      	ldr	r3, [r3, #12]
 8001978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d036      	beq.n	80019ee <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001984:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001988:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001990:	e02d      	b.n	80019ee <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019a6:	d004      	beq.n	80019b2 <HAL_ADC_Start+0xe6>
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a4e      	ldr	r2, [pc, #312]	@ (8001ae8 <HAL_ADC_Start+0x21c>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d10a      	bne.n	80019c8 <HAL_ADC_Start+0xfc>
 80019b2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019bc:	2b00      	cmp	r3, #0
 80019be:	bf14      	ite	ne
 80019c0:	2301      	movne	r3, #1
 80019c2:	2300      	moveq	r3, #0
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	e008      	b.n	80019da <HAL_ADC_Start+0x10e>
 80019c8:	4b4a      	ldr	r3, [pc, #296]	@ (8001af4 <HAL_ADC_Start+0x228>)
 80019ca:	68db      	ldr	r3, [r3, #12]
 80019cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	bf14      	ite	ne
 80019d4:	2301      	movne	r3, #1
 80019d6:	2300      	moveq	r3, #0
 80019d8:	b2db      	uxtb	r3, r3
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d007      	beq.n	80019ee <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019e2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80019e6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80019fa:	d106      	bne.n	8001a0a <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a00:	f023 0206 	bic.w	r2, r3, #6
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	645a      	str	r2, [r3, #68]	@ 0x44
 8001a08:	e002      	b.n	8001a10 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2200      	movs	r2, #0
 8001a14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	221c      	movs	r2, #28
 8001a1e:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a28:	d004      	beq.n	8001a34 <HAL_ADC_Start+0x168>
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a2e      	ldr	r2, [pc, #184]	@ (8001ae8 <HAL_ADC_Start+0x21c>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d106      	bne.n	8001a42 <HAL_ADC_Start+0x176>
 8001a34:	4b2d      	ldr	r3, [pc, #180]	@ (8001aec <HAL_ADC_Start+0x220>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	f003 031f 	and.w	r3, r3, #31
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d03e      	beq.n	8001abe <HAL_ADC_Start+0x1f2>
 8001a40:	e005      	b.n	8001a4e <HAL_ADC_Start+0x182>
 8001a42:	4b2b      	ldr	r3, [pc, #172]	@ (8001af0 <HAL_ADC_Start+0x224>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 031f 	and.w	r3, r3, #31
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d037      	beq.n	8001abe <HAL_ADC_Start+0x1f2>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a56:	d004      	beq.n	8001a62 <HAL_ADC_Start+0x196>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a22      	ldr	r2, [pc, #136]	@ (8001ae8 <HAL_ADC_Start+0x21c>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d106      	bne.n	8001a70 <HAL_ADC_Start+0x1a4>
 8001a62:	4b22      	ldr	r3, [pc, #136]	@ (8001aec <HAL_ADC_Start+0x220>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 031f 	and.w	r3, r3, #31
 8001a6a:	2b05      	cmp	r3, #5
 8001a6c:	d027      	beq.n	8001abe <HAL_ADC_Start+0x1f2>
 8001a6e:	e005      	b.n	8001a7c <HAL_ADC_Start+0x1b0>
 8001a70:	4b1f      	ldr	r3, [pc, #124]	@ (8001af0 <HAL_ADC_Start+0x224>)
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	f003 031f 	and.w	r3, r3, #31
 8001a78:	2b05      	cmp	r3, #5
 8001a7a:	d020      	beq.n	8001abe <HAL_ADC_Start+0x1f2>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a84:	d004      	beq.n	8001a90 <HAL_ADC_Start+0x1c4>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a17      	ldr	r2, [pc, #92]	@ (8001ae8 <HAL_ADC_Start+0x21c>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d106      	bne.n	8001a9e <HAL_ADC_Start+0x1d2>
 8001a90:	4b16      	ldr	r3, [pc, #88]	@ (8001aec <HAL_ADC_Start+0x220>)
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f003 031f 	and.w	r3, r3, #31
 8001a98:	2b09      	cmp	r3, #9
 8001a9a:	d010      	beq.n	8001abe <HAL_ADC_Start+0x1f2>
 8001a9c:	e005      	b.n	8001aaa <HAL_ADC_Start+0x1de>
 8001a9e:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <HAL_ADC_Start+0x224>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	f003 031f 	and.w	r3, r3, #31
 8001aa6:	2b09      	cmp	r3, #9
 8001aa8:	d009      	beq.n	8001abe <HAL_ADC_Start+0x1f2>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ab2:	d004      	beq.n	8001abe <HAL_ADC_Start+0x1f2>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4a0e      	ldr	r2, [pc, #56]	@ (8001af4 <HAL_ADC_Start+0x228>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d10f      	bne.n	8001ade <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	689a      	ldr	r2, [r3, #8]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f042 0204 	orr.w	r2, r2, #4
 8001acc:	609a      	str	r2, [r3, #8]
 8001ace:	e006      	b.n	8001ade <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001ad8:	e001      	b.n	8001ade <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001ada:	2302      	movs	r3, #2
 8001adc:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3710      	adds	r7, #16
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	50000100 	.word	0x50000100
 8001aec:	50000300 	.word	0x50000300
 8001af0:	50000700 	.word	0x50000700
 8001af4:	50000400 	.word	0x50000400

08001af8 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8001b02:	2300      	movs	r3, #0
 8001b04:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	2b08      	cmp	r3, #8
 8001b0c:	d102      	bne.n	8001b14 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001b0e:	2308      	movs	r3, #8
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	e03a      	b.n	8001b8a <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b1c:	d004      	beq.n	8001b28 <HAL_ADC_PollForConversion+0x30>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a72      	ldr	r2, [pc, #456]	@ (8001cec <HAL_ADC_PollForConversion+0x1f4>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d101      	bne.n	8001b2c <HAL_ADC_PollForConversion+0x34>
 8001b28:	4b71      	ldr	r3, [pc, #452]	@ (8001cf0 <HAL_ADC_PollForConversion+0x1f8>)
 8001b2a:	e000      	b.n	8001b2e <HAL_ADC_PollForConversion+0x36>
 8001b2c:	4b71      	ldr	r3, [pc, #452]	@ (8001cf4 <HAL_ADC_PollForConversion+0x1fc>)
 8001b2e:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f003 031f 	and.w	r3, r3, #31
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d112      	bne.n	8001b62 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	68db      	ldr	r3, [r3, #12]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d11d      	bne.n	8001b86 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4e:	f043 0220 	orr.w	r2, r3, #32
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e0bf      	b.n	8001ce2 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d00b      	beq.n	8001b86 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	f043 0220 	orr.w	r2, r3, #32
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e0ad      	b.n	8001ce2 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001b86:	230c      	movs	r3, #12
 8001b88:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b92:	d004      	beq.n	8001b9e <HAL_ADC_PollForConversion+0xa6>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a54      	ldr	r2, [pc, #336]	@ (8001cec <HAL_ADC_PollForConversion+0x1f4>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d106      	bne.n	8001bac <HAL_ADC_PollForConversion+0xb4>
 8001b9e:	4b54      	ldr	r3, [pc, #336]	@ (8001cf0 <HAL_ADC_PollForConversion+0x1f8>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 031f 	and.w	r3, r3, #31
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d010      	beq.n	8001bcc <HAL_ADC_PollForConversion+0xd4>
 8001baa:	e005      	b.n	8001bb8 <HAL_ADC_PollForConversion+0xc0>
 8001bac:	4b51      	ldr	r3, [pc, #324]	@ (8001cf4 <HAL_ADC_PollForConversion+0x1fc>)
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	f003 031f 	and.w	r3, r3, #31
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d009      	beq.n	8001bcc <HAL_ADC_PollForConversion+0xd4>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bc0:	d004      	beq.n	8001bcc <HAL_ADC_PollForConversion+0xd4>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a4c      	ldr	r2, [pc, #304]	@ (8001cf8 <HAL_ADC_PollForConversion+0x200>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d104      	bne.n	8001bd6 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	613b      	str	r3, [r7, #16]
 8001bd4:	e00f      	b.n	8001bf6 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bde:	d004      	beq.n	8001bea <HAL_ADC_PollForConversion+0xf2>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a41      	ldr	r2, [pc, #260]	@ (8001cec <HAL_ADC_PollForConversion+0x1f4>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d102      	bne.n	8001bf0 <HAL_ADC_PollForConversion+0xf8>
 8001bea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001bee:	e000      	b.n	8001bf2 <HAL_ADC_PollForConversion+0xfa>
 8001bf0:	4b41      	ldr	r3, [pc, #260]	@ (8001cf8 <HAL_ADC_PollForConversion+0x200>)
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8001bf6:	f7ff fc3f 	bl	8001478 <HAL_GetTick>
 8001bfa:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001bfc:	e021      	b.n	8001c42 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c04:	d01d      	beq.n	8001c42 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d007      	beq.n	8001c1c <HAL_ADC_PollForConversion+0x124>
 8001c0c:	f7ff fc34 	bl	8001478 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	683a      	ldr	r2, [r7, #0]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d212      	bcs.n	8001c42 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	4013      	ands	r3, r2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d10b      	bne.n	8001c42 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2e:	f043 0204 	orr.w	r2, r3, #4
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e04f      	b.n	8001ce2 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0d6      	beq.n	8001bfe <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c54:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	68db      	ldr	r3, [r3, #12]
 8001c62:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d131      	bne.n	8001cce <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d12c      	bne.n	8001cce <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f003 0308 	and.w	r3, r3, #8
 8001c7e:	2b08      	cmp	r3, #8
 8001c80:	d125      	bne.n	8001cce <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689b      	ldr	r3, [r3, #8]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d112      	bne.n	8001cb6 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d112      	bne.n	8001cce <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cac:	f043 0201 	orr.w	r2, r3, #1
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cb4:	e00b      	b.n	8001cce <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cba:	f043 0220 	orr.w	r2, r3, #32
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc6:	f043 0201 	orr.w	r2, r3, #1
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001cce:	693b      	ldr	r3, [r7, #16]
 8001cd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d103      	bne.n	8001ce0 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	50000100 	.word	0x50000100
 8001cf0:	50000300 	.word	0x50000300
 8001cf4:	50000700 	.word	0x50000700
 8001cf8:	50000400 	.word	0x50000400

08001cfc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	370c      	adds	r7, #12
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr
	...

08001d18 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b09b      	sub	sp, #108	@ 0x6c
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d22:	2300      	movs	r3, #0
 8001d24:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d32:	2b01      	cmp	r3, #1
 8001d34:	d101      	bne.n	8001d3a <HAL_ADC_ConfigChannel+0x22>
 8001d36:	2302      	movs	r3, #2
 8001d38:	e2c8      	b.n	80022cc <HAL_ADC_ConfigChannel+0x5b4>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f040 82ac 	bne.w	80022aa <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b04      	cmp	r3, #4
 8001d58:	d81c      	bhi.n	8001d94 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	4613      	mov	r3, r2
 8001d66:	005b      	lsls	r3, r3, #1
 8001d68:	4413      	add	r3, r2
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	231f      	movs	r3, #31
 8001d70:	4093      	lsls	r3, r2
 8001d72:	43db      	mvns	r3, r3
 8001d74:	4019      	ands	r1, r3
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	6818      	ldr	r0, [r3, #0]
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685a      	ldr	r2, [r3, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	4413      	add	r3, r2
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	fa00 f203 	lsl.w	r2, r0, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d92:	e063      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	2b09      	cmp	r3, #9
 8001d9a:	d81e      	bhi.n	8001dda <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685a      	ldr	r2, [r3, #4]
 8001da6:	4613      	mov	r3, r2
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	4413      	add	r3, r2
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	3b1e      	subs	r3, #30
 8001db0:	221f      	movs	r2, #31
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	43db      	mvns	r3, r3
 8001db8:	4019      	ands	r1, r3
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685a      	ldr	r2, [r3, #4]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	4413      	add	r3, r2
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	3b1e      	subs	r3, #30
 8001dcc:	fa00 f203 	lsl.w	r2, r0, r3
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dd8:	e040      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	2b0e      	cmp	r3, #14
 8001de0:	d81e      	bhi.n	8001e20 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	4613      	mov	r3, r2
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	4413      	add	r3, r2
 8001df2:	005b      	lsls	r3, r3, #1
 8001df4:	3b3c      	subs	r3, #60	@ 0x3c
 8001df6:	221f      	movs	r2, #31
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	4019      	ands	r1, r3
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	6818      	ldr	r0, [r3, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	4613      	mov	r3, r2
 8001e0a:	005b      	lsls	r3, r3, #1
 8001e0c:	4413      	add	r3, r2
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	3b3c      	subs	r3, #60	@ 0x3c
 8001e12:	fa00 f203 	lsl.w	r2, r0, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e1e:	e01d      	b.n	8001e5c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	685a      	ldr	r2, [r3, #4]
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	4413      	add	r3, r2
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	3b5a      	subs	r3, #90	@ 0x5a
 8001e34:	221f      	movs	r2, #31
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	4019      	ands	r1, r3
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	6818      	ldr	r0, [r3, #0]
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685a      	ldr	r2, [r3, #4]
 8001e46:	4613      	mov	r3, r2
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	4413      	add	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	3b5a      	subs	r3, #90	@ 0x5a
 8001e50:	fa00 f203 	lsl.w	r2, r0, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	430a      	orrs	r2, r1
 8001e5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f003 030c 	and.w	r3, r3, #12
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f040 80e5 	bne.w	8002036 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2b09      	cmp	r3, #9
 8001e72:	d91c      	bls.n	8001eae <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6999      	ldr	r1, [r3, #24]
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	005b      	lsls	r3, r3, #1
 8001e82:	4413      	add	r3, r2
 8001e84:	3b1e      	subs	r3, #30
 8001e86:	2207      	movs	r2, #7
 8001e88:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8c:	43db      	mvns	r3, r3
 8001e8e:	4019      	ands	r1, r3
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	6898      	ldr	r0, [r3, #8]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	4413      	add	r3, r2
 8001e9e:	3b1e      	subs	r3, #30
 8001ea0:	fa00 f203 	lsl.w	r2, r0, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	430a      	orrs	r2, r1
 8001eaa:	619a      	str	r2, [r3, #24]
 8001eac:	e019      	b.n	8001ee2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	6959      	ldr	r1, [r3, #20]
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	4413      	add	r3, r2
 8001ebe:	2207      	movs	r2, #7
 8001ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec4:	43db      	mvns	r3, r3
 8001ec6:	4019      	ands	r1, r3
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	6898      	ldr	r0, [r3, #8]
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	fa00 f203 	lsl.w	r2, r0, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	695a      	ldr	r2, [r3, #20]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	08db      	lsrs	r3, r3, #3
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	005b      	lsls	r3, r3, #1
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	691b      	ldr	r3, [r3, #16]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	2b03      	cmp	r3, #3
 8001f02:	d84f      	bhi.n	8001fa4 <HAL_ADC_ConfigChannel+0x28c>
 8001f04:	a201      	add	r2, pc, #4	@ (adr r2, 8001f0c <HAL_ADC_ConfigChannel+0x1f4>)
 8001f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f0a:	bf00      	nop
 8001f0c:	08001f1d 	.word	0x08001f1d
 8001f10:	08001f3f 	.word	0x08001f3f
 8001f14:	08001f61 	.word	0x08001f61
 8001f18:	08001f83 	.word	0x08001f83
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f22:	4b99      	ldr	r3, [pc, #612]	@ (8002188 <HAL_ADC_ConfigChannel+0x470>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	0691      	lsls	r1, r2, #26
 8001f2c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	431a      	orrs	r2, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001f3a:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001f3c:	e07b      	b.n	8002036 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001f44:	4b90      	ldr	r3, [pc, #576]	@ (8002188 <HAL_ADC_ConfigChannel+0x470>)
 8001f46:	4013      	ands	r3, r2
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	6812      	ldr	r2, [r2, #0]
 8001f4c:	0691      	lsls	r1, r2, #26
 8001f4e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f50:	430a      	orrs	r2, r1
 8001f52:	431a      	orrs	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001f5c:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001f5e:	e06a      	b.n	8002036 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001f66:	4b88      	ldr	r3, [pc, #544]	@ (8002188 <HAL_ADC_ConfigChannel+0x470>)
 8001f68:	4013      	ands	r3, r2
 8001f6a:	683a      	ldr	r2, [r7, #0]
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	0691      	lsls	r1, r2, #26
 8001f70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f72:	430a      	orrs	r2, r1
 8001f74:	431a      	orrs	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001f7e:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001f80:	e059      	b.n	8002036 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001f88:	4b7f      	ldr	r3, [pc, #508]	@ (8002188 <HAL_ADC_ConfigChannel+0x470>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	683a      	ldr	r2, [r7, #0]
 8001f8e:	6812      	ldr	r2, [r2, #0]
 8001f90:	0691      	lsls	r1, r2, #26
 8001f92:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001f94:	430a      	orrs	r2, r1
 8001f96:	431a      	orrs	r2, r3
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001fa0:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001fa2:	e048      	b.n	8002036 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001faa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	069b      	lsls	r3, r3, #26
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d107      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001fc6:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001fce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	069b      	lsls	r3, r3, #26
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d107      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001fea:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001ff2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	069b      	lsls	r3, r3, #26
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d107      	bne.n	8002010 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800200e:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002016:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	069b      	lsls	r3, r3, #26
 8002020:	429a      	cmp	r2, r3
 8002022:	d107      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002032:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8002034:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	689b      	ldr	r3, [r3, #8]
 800203c:	f003 0303 	and.w	r3, r3, #3
 8002040:	2b01      	cmp	r3, #1
 8002042:	d108      	bne.n	8002056 <HAL_ADC_ConfigChannel+0x33e>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b01      	cmp	r3, #1
 8002050:	d101      	bne.n	8002056 <HAL_ADC_ConfigChannel+0x33e>
 8002052:	2301      	movs	r3, #1
 8002054:	e000      	b.n	8002058 <HAL_ADC_ConfigChannel+0x340>
 8002056:	2300      	movs	r3, #0
 8002058:	2b00      	cmp	r3, #0
 800205a:	f040 8131 	bne.w	80022c0 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d00f      	beq.n	8002086 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2201      	movs	r2, #1
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	43da      	mvns	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	400a      	ands	r2, r1
 8002080:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8002084:	e049      	b.n	800211a <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2201      	movs	r2, #1
 8002094:	409a      	lsls	r2, r3
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	430a      	orrs	r2, r1
 800209c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2b09      	cmp	r3, #9
 80020a6:	d91c      	bls.n	80020e2 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6999      	ldr	r1, [r3, #24]
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	4613      	mov	r3, r2
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	4413      	add	r3, r2
 80020b8:	3b1b      	subs	r3, #27
 80020ba:	2207      	movs	r2, #7
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	43db      	mvns	r3, r3
 80020c2:	4019      	ands	r1, r3
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6898      	ldr	r0, [r3, #8]
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4613      	mov	r3, r2
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	4413      	add	r3, r2
 80020d2:	3b1b      	subs	r3, #27
 80020d4:	fa00 f203 	lsl.w	r2, r0, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	430a      	orrs	r2, r1
 80020de:	619a      	str	r2, [r3, #24]
 80020e0:	e01b      	b.n	800211a <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6959      	ldr	r1, [r3, #20]
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	1c5a      	adds	r2, r3, #1
 80020ee:	4613      	mov	r3, r2
 80020f0:	005b      	lsls	r3, r3, #1
 80020f2:	4413      	add	r3, r2
 80020f4:	2207      	movs	r2, #7
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43db      	mvns	r3, r3
 80020fc:	4019      	ands	r1, r3
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	6898      	ldr	r0, [r3, #8]
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	1c5a      	adds	r2, r3, #1
 8002108:	4613      	mov	r3, r2
 800210a:	005b      	lsls	r3, r3, #1
 800210c:	4413      	add	r3, r2
 800210e:	fa00 f203 	lsl.w	r2, r0, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	430a      	orrs	r2, r1
 8002118:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002122:	d004      	beq.n	800212e <HAL_ADC_ConfigChannel+0x416>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a18      	ldr	r2, [pc, #96]	@ (800218c <HAL_ADC_ConfigChannel+0x474>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d101      	bne.n	8002132 <HAL_ADC_ConfigChannel+0x41a>
 800212e:	4b18      	ldr	r3, [pc, #96]	@ (8002190 <HAL_ADC_ConfigChannel+0x478>)
 8002130:	e000      	b.n	8002134 <HAL_ADC_ConfigChannel+0x41c>
 8002132:	4b18      	ldr	r3, [pc, #96]	@ (8002194 <HAL_ADC_ConfigChannel+0x47c>)
 8002134:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	2b10      	cmp	r3, #16
 800213c:	d105      	bne.n	800214a <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800213e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002146:	2b00      	cmp	r3, #0
 8002148:	d015      	beq.n	8002176 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800214e:	2b11      	cmp	r3, #17
 8002150:	d105      	bne.n	800215e <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002152:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800215a:	2b00      	cmp	r3, #0
 800215c:	d00b      	beq.n	8002176 <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002162:	2b12      	cmp	r3, #18
 8002164:	f040 80ac 	bne.w	80022c0 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002168:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002170:	2b00      	cmp	r3, #0
 8002172:	f040 80a5 	bne.w	80022c0 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800217e:	d10b      	bne.n	8002198 <HAL_ADC_ConfigChannel+0x480>
 8002180:	4b02      	ldr	r3, [pc, #8]	@ (800218c <HAL_ADC_ConfigChannel+0x474>)
 8002182:	60fb      	str	r3, [r7, #12]
 8002184:	e023      	b.n	80021ce <HAL_ADC_ConfigChannel+0x4b6>
 8002186:	bf00      	nop
 8002188:	83fff000 	.word	0x83fff000
 800218c:	50000100 	.word	0x50000100
 8002190:	50000300 	.word	0x50000300
 8002194:	50000700 	.word	0x50000700
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a4e      	ldr	r2, [pc, #312]	@ (80022d8 <HAL_ADC_ConfigChannel+0x5c0>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d103      	bne.n	80021aa <HAL_ADC_ConfigChannel+0x492>
 80021a2:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	e011      	b.n	80021ce <HAL_ADC_ConfigChannel+0x4b6>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a4b      	ldr	r2, [pc, #300]	@ (80022dc <HAL_ADC_ConfigChannel+0x5c4>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d102      	bne.n	80021ba <HAL_ADC_ConfigChannel+0x4a2>
 80021b4:	4b4a      	ldr	r3, [pc, #296]	@ (80022e0 <HAL_ADC_ConfigChannel+0x5c8>)
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	e009      	b.n	80021ce <HAL_ADC_ConfigChannel+0x4b6>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a48      	ldr	r2, [pc, #288]	@ (80022e0 <HAL_ADC_ConfigChannel+0x5c8>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d102      	bne.n	80021ca <HAL_ADC_ConfigChannel+0x4b2>
 80021c4:	4b45      	ldr	r3, [pc, #276]	@ (80022dc <HAL_ADC_ConfigChannel+0x5c4>)
 80021c6:	60fb      	str	r3, [r7, #12]
 80021c8:	e001      	b.n	80021ce <HAL_ADC_ConfigChannel+0x4b6>
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	f003 0303 	and.w	r3, r3, #3
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d108      	bne.n	80021ee <HAL_ADC_ConfigChannel+0x4d6>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d101      	bne.n	80021ee <HAL_ADC_ConfigChannel+0x4d6>
 80021ea:	2301      	movs	r3, #1
 80021ec:	e000      	b.n	80021f0 <HAL_ADC_ConfigChannel+0x4d8>
 80021ee:	2300      	movs	r3, #0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d150      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80021f4:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d010      	beq.n	800221c <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f003 0303 	and.w	r3, r3, #3
 8002202:	2b01      	cmp	r3, #1
 8002204:	d107      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x4fe>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0301 	and.w	r3, r3, #1
 800220e:	2b01      	cmp	r3, #1
 8002210:	d101      	bne.n	8002216 <HAL_ADC_ConfigChannel+0x4fe>
 8002212:	2301      	movs	r3, #1
 8002214:	e000      	b.n	8002218 <HAL_ADC_ConfigChannel+0x500>
 8002216:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002218:	2b00      	cmp	r3, #0
 800221a:	d13c      	bne.n	8002296 <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2b10      	cmp	r3, #16
 8002222:	d11d      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x548>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800222c:	d118      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800222e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002236:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002238:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800223a:	4b2a      	ldr	r3, [pc, #168]	@ (80022e4 <HAL_ADC_ConfigChannel+0x5cc>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a2a      	ldr	r2, [pc, #168]	@ (80022e8 <HAL_ADC_ConfigChannel+0x5d0>)
 8002240:	fba2 2303 	umull	r2, r3, r2, r3
 8002244:	0c9a      	lsrs	r2, r3, #18
 8002246:	4613      	mov	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4413      	add	r3, r2
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002250:	e002      	b.n	8002258 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	3b01      	subs	r3, #1
 8002256:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1f9      	bne.n	8002252 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800225e:	e02e      	b.n	80022be <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2b11      	cmp	r3, #17
 8002266:	d10b      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x568>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002270:	d106      	bne.n	8002280 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002272:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800227a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800227c:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800227e:	e01e      	b.n	80022be <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	2b12      	cmp	r3, #18
 8002286:	d11a      	bne.n	80022be <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002288:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800228a:	689b      	ldr	r3, [r3, #8]
 800228c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002290:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002292:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002294:	e013      	b.n	80022be <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	f043 0220 	orr.w	r2, r3, #32
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80022a8:	e00a      	b.n	80022c0 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	f043 0220 	orr.w	r2, r3, #32
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80022bc:	e000      	b.n	80022c0 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80022be:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80022c8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	376c      	adds	r7, #108	@ 0x6c
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	50000100 	.word	0x50000100
 80022dc:	50000400 	.word	0x50000400
 80022e0:	50000500 	.word	0x50000500
 80022e4:	20000004 	.word	0x20000004
 80022e8:	431bde83 	.word	0x431bde83

080022ec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b099      	sub	sp, #100	@ 0x64
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002304:	d102      	bne.n	800230c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002306:	4b6d      	ldr	r3, [pc, #436]	@ (80024bc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002308:	60bb      	str	r3, [r7, #8]
 800230a:	e01a      	b.n	8002342 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a6a      	ldr	r2, [pc, #424]	@ (80024bc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d103      	bne.n	800231e <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002316:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	e011      	b.n	8002342 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a67      	ldr	r2, [pc, #412]	@ (80024c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d102      	bne.n	800232e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002328:	4b66      	ldr	r3, [pc, #408]	@ (80024c4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800232a:	60bb      	str	r3, [r7, #8]
 800232c:	e009      	b.n	8002342 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4a64      	ldr	r2, [pc, #400]	@ (80024c4 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d102      	bne.n	800233e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002338:	4b61      	ldr	r3, [pc, #388]	@ (80024c0 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800233a:	60bb      	str	r3, [r7, #8]
 800233c:	e001      	b.n	8002342 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800233e:	2300      	movs	r3, #0
 8002340:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d101      	bne.n	800234c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e0b0      	b.n	80024ae <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002352:	2b01      	cmp	r3, #1
 8002354:	d101      	bne.n	800235a <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002356:	2302      	movs	r3, #2
 8002358:	e0a9      	b.n	80024ae <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	2b00      	cmp	r3, #0
 800236e:	f040 808d 	bne.w	800248c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 0304 	and.w	r3, r3, #4
 800237a:	2b00      	cmp	r3, #0
 800237c:	f040 8086 	bne.w	800248c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002388:	d004      	beq.n	8002394 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a4b      	ldr	r2, [pc, #300]	@ (80024bc <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d101      	bne.n	8002398 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002394:	4b4c      	ldr	r3, [pc, #304]	@ (80024c8 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002396:	e000      	b.n	800239a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002398:	4b4c      	ldr	r3, [pc, #304]	@ (80024cc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800239a:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d040      	beq.n	8002426 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80023a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	6859      	ldr	r1, [r3, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80023b6:	035b      	lsls	r3, r3, #13
 80023b8:	430b      	orrs	r3, r1
 80023ba:	431a      	orrs	r2, r3
 80023bc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80023be:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d108      	bne.n	80023e0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0301 	and.w	r3, r3, #1
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80023dc:	2301      	movs	r3, #1
 80023de:	e000      	b.n	80023e2 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80023e0:	2300      	movs	r3, #0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d15c      	bne.n	80024a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d107      	bne.n	8002402 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0301 	and.w	r3, r3, #1
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d101      	bne.n	8002402 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80023fe:	2301      	movs	r3, #1
 8002400:	e000      	b.n	8002404 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002402:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002404:	2b00      	cmp	r3, #0
 8002406:	d14b      	bne.n	80024a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002408:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002410:	f023 030f 	bic.w	r3, r3, #15
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	6811      	ldr	r1, [r2, #0]
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	6892      	ldr	r2, [r2, #8]
 800241c:	430a      	orrs	r2, r1
 800241e:	431a      	orrs	r2, r3
 8002420:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002422:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002424:	e03c      	b.n	80024a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002426:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800242e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002430:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f003 0303 	and.w	r3, r3, #3
 800243c:	2b01      	cmp	r3, #1
 800243e:	d108      	bne.n	8002452 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b01      	cmp	r3, #1
 800244c:	d101      	bne.n	8002452 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002452:	2300      	movs	r3, #0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d123      	bne.n	80024a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	2b01      	cmp	r3, #1
 8002462:	d107      	bne.n	8002474 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0301 	and.w	r3, r3, #1
 800246c:	2b01      	cmp	r3, #1
 800246e:	d101      	bne.n	8002474 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002470:	2301      	movs	r3, #1
 8002472:	e000      	b.n	8002476 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002474:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002476:	2b00      	cmp	r3, #0
 8002478:	d112      	bne.n	80024a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800247a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002482:	f023 030f 	bic.w	r3, r3, #15
 8002486:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002488:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800248a:	e009      	b.n	80024a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002490:	f043 0220 	orr.w	r2, r3, #32
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800249e:	e000      	b.n	80024a2 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80024a0:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80024aa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 80024ae:	4618      	mov	r0, r3
 80024b0:	3764      	adds	r7, #100	@ 0x64
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	50000100 	.word	0x50000100
 80024c0:	50000400 	.word	0x50000400
 80024c4:	50000500 	.word	0x50000500
 80024c8:	50000300 	.word	0x50000300
 80024cc:	50000700 	.word	0x50000700

080024d0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024d8:	2300      	movs	r3, #0
 80024da:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d108      	bne.n	80024fc <ADC_Enable+0x2c>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0301 	and.w	r3, r3, #1
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d101      	bne.n	80024fc <ADC_Enable+0x2c>
 80024f8:	2301      	movs	r3, #1
 80024fa:	e000      	b.n	80024fe <ADC_Enable+0x2e>
 80024fc:	2300      	movs	r3, #0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d143      	bne.n	800258a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	4b22      	ldr	r3, [pc, #136]	@ (8002594 <ADC_Enable+0xc4>)
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d00d      	beq.n	800252c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002514:	f043 0210 	orr.w	r2, r3, #16
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002520:	f043 0201 	orr.w	r2, r3, #1
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e02f      	b.n	800258c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	689a      	ldr	r2, [r3, #8]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f042 0201 	orr.w	r2, r2, #1
 800253a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800253c:	f7fe ff9c 	bl	8001478 <HAL_GetTick>
 8002540:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002542:	e01b      	b.n	800257c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002544:	f7fe ff98 	bl	8001478 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d914      	bls.n	800257c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	2b01      	cmp	r3, #1
 800255e:	d00d      	beq.n	800257c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002564:	f043 0210 	orr.w	r2, r3, #16
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002570:	f043 0201 	orr.w	r2, r3, #1
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e007      	b.n	800258c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b01      	cmp	r3, #1
 8002588:	d1dc      	bne.n	8002544 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	3710      	adds	r7, #16
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	8000003f 	.word	0x8000003f

08002598 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80025a0:	2300      	movs	r3, #0
 80025a2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f003 0303 	and.w	r3, r3, #3
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d108      	bne.n	80025c4 <ADC_Disable+0x2c>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d101      	bne.n	80025c4 <ADC_Disable+0x2c>
 80025c0:	2301      	movs	r3, #1
 80025c2:	e000      	b.n	80025c6 <ADC_Disable+0x2e>
 80025c4:	2300      	movs	r3, #0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d047      	beq.n	800265a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 030d 	and.w	r3, r3, #13
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d10f      	bne.n	80025f8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f042 0202 	orr.w	r2, r2, #2
 80025e6:	609a      	str	r2, [r3, #8]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	2203      	movs	r2, #3
 80025ee:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80025f0:	f7fe ff42 	bl	8001478 <HAL_GetTick>
 80025f4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80025f6:	e029      	b.n	800264c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fc:	f043 0210 	orr.w	r2, r3, #16
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002608:	f043 0201 	orr.w	r2, r3, #1
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	e023      	b.n	800265c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002614:	f7fe ff30 	bl	8001478 <HAL_GetTick>
 8002618:	4602      	mov	r2, r0
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	1ad3      	subs	r3, r2, r3
 800261e:	2b02      	cmp	r3, #2
 8002620:	d914      	bls.n	800264c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f003 0301 	and.w	r3, r3, #1
 800262c:	2b01      	cmp	r3, #1
 800262e:	d10d      	bne.n	800264c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002634:	f043 0210 	orr.w	r2, r3, #16
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002640:	f043 0201 	orr.w	r2, r3, #1
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002648:	2301      	movs	r3, #1
 800264a:	e007      	b.n	800265c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	2b01      	cmp	r3, #1
 8002658:	d0dc      	beq.n	8002614 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	3710      	adds	r7, #16
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002664:	b480      	push	{r7}
 8002666:	b085      	sub	sp, #20
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002674:	4b0c      	ldr	r3, [pc, #48]	@ (80026a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800267a:	68ba      	ldr	r2, [r7, #8]
 800267c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002680:	4013      	ands	r3, r2
 8002682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800268c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002690:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002696:	4a04      	ldr	r2, [pc, #16]	@ (80026a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	60d3      	str	r3, [r2, #12]
}
 800269c:	bf00      	nop
 800269e:	3714      	adds	r7, #20
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026b0:	4b04      	ldr	r3, [pc, #16]	@ (80026c4 <__NVIC_GetPriorityGrouping+0x18>)
 80026b2:	68db      	ldr	r3, [r3, #12]
 80026b4:	0a1b      	lsrs	r3, r3, #8
 80026b6:	f003 0307 	and.w	r3, r3, #7
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000ed00 	.word	0xe000ed00

080026c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	4603      	mov	r3, r0
 80026d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	db0b      	blt.n	80026f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	f003 021f 	and.w	r2, r3, #31
 80026e0:	4907      	ldr	r1, [pc, #28]	@ (8002700 <__NVIC_EnableIRQ+0x38>)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	095b      	lsrs	r3, r3, #5
 80026e8:	2001      	movs	r0, #1
 80026ea:	fa00 f202 	lsl.w	r2, r0, r2
 80026ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026f2:	bf00      	nop
 80026f4:	370c      	adds	r7, #12
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr
 80026fe:	bf00      	nop
 8002700:	e000e100 	.word	0xe000e100

08002704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	4603      	mov	r3, r0
 800270c:	6039      	str	r1, [r7, #0]
 800270e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002714:	2b00      	cmp	r3, #0
 8002716:	db0a      	blt.n	800272e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	b2da      	uxtb	r2, r3
 800271c:	490c      	ldr	r1, [pc, #48]	@ (8002750 <__NVIC_SetPriority+0x4c>)
 800271e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002722:	0112      	lsls	r2, r2, #4
 8002724:	b2d2      	uxtb	r2, r2
 8002726:	440b      	add	r3, r1
 8002728:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800272c:	e00a      	b.n	8002744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	b2da      	uxtb	r2, r3
 8002732:	4908      	ldr	r1, [pc, #32]	@ (8002754 <__NVIC_SetPriority+0x50>)
 8002734:	79fb      	ldrb	r3, [r7, #7]
 8002736:	f003 030f 	and.w	r3, r3, #15
 800273a:	3b04      	subs	r3, #4
 800273c:	0112      	lsls	r2, r2, #4
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	440b      	add	r3, r1
 8002742:	761a      	strb	r2, [r3, #24]
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr
 8002750:	e000e100 	.word	0xe000e100
 8002754:	e000ed00 	.word	0xe000ed00

08002758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002758:	b480      	push	{r7}
 800275a:	b089      	sub	sp, #36	@ 0x24
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	f1c3 0307 	rsb	r3, r3, #7
 8002772:	2b04      	cmp	r3, #4
 8002774:	bf28      	it	cs
 8002776:	2304      	movcs	r3, #4
 8002778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	3304      	adds	r3, #4
 800277e:	2b06      	cmp	r3, #6
 8002780:	d902      	bls.n	8002788 <NVIC_EncodePriority+0x30>
 8002782:	69fb      	ldr	r3, [r7, #28]
 8002784:	3b03      	subs	r3, #3
 8002786:	e000      	b.n	800278a <NVIC_EncodePriority+0x32>
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800278c:	f04f 32ff 	mov.w	r2, #4294967295
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	fa02 f303 	lsl.w	r3, r2, r3
 8002796:	43da      	mvns	r2, r3
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	401a      	ands	r2, r3
 800279c:	697b      	ldr	r3, [r7, #20]
 800279e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027a0:	f04f 31ff 	mov.w	r1, #4294967295
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	fa01 f303 	lsl.w	r3, r1, r3
 80027aa:	43d9      	mvns	r1, r3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b0:	4313      	orrs	r3, r2
         );
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3724      	adds	r7, #36	@ 0x24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
	...

080027c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027d0:	d301      	bcc.n	80027d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027d2:	2301      	movs	r3, #1
 80027d4:	e00f      	b.n	80027f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002800 <SysTick_Config+0x40>)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027de:	210f      	movs	r1, #15
 80027e0:	f04f 30ff 	mov.w	r0, #4294967295
 80027e4:	f7ff ff8e 	bl	8002704 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027e8:	4b05      	ldr	r3, [pc, #20]	@ (8002800 <SysTick_Config+0x40>)
 80027ea:	2200      	movs	r2, #0
 80027ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027ee:	4b04      	ldr	r3, [pc, #16]	@ (8002800 <SysTick_Config+0x40>)
 80027f0:	2207      	movs	r2, #7
 80027f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	e000e010 	.word	0xe000e010

08002804 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800280c:	6878      	ldr	r0, [r7, #4]
 800280e:	f7ff ff29 	bl	8002664 <__NVIC_SetPriorityGrouping>
}
 8002812:	bf00      	nop
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b086      	sub	sp, #24
 800281e:	af00      	add	r7, sp, #0
 8002820:	4603      	mov	r3, r0
 8002822:	60b9      	str	r1, [r7, #8]
 8002824:	607a      	str	r2, [r7, #4]
 8002826:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002828:	2300      	movs	r3, #0
 800282a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800282c:	f7ff ff3e 	bl	80026ac <__NVIC_GetPriorityGrouping>
 8002830:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	68b9      	ldr	r1, [r7, #8]
 8002836:	6978      	ldr	r0, [r7, #20]
 8002838:	f7ff ff8e 	bl	8002758 <NVIC_EncodePriority>
 800283c:	4602      	mov	r2, r0
 800283e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002842:	4611      	mov	r1, r2
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff ff5d 	bl	8002704 <__NVIC_SetPriority>
}
 800284a:	bf00      	nop
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	4603      	mov	r3, r0
 800285a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800285c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff31 	bl	80026c8 <__NVIC_EnableIRQ>
}
 8002866:	bf00      	nop
 8002868:	3708      	adds	r7, #8
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f7ff ffa2 	bl	80027c0 <SysTick_Config>
 800287c:	4603      	mov	r3, r0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b082      	sub	sp, #8
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e014      	b.n	80028c2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	791b      	ldrb	r3, [r3, #4]
 800289c:	b2db      	uxtb	r3, r3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d105      	bne.n	80028ae <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f7fe fc8d 	bl	80011c8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2202      	movs	r2, #2
 80028b2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	2200      	movs	r2, #0
 80028b8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2201      	movs	r2, #1
 80028be:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80028c0:	2300      	movs	r3, #0
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80028ca:	b480      	push	{r7}
 80028cc:	b087      	sub	sp, #28
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	60f8      	str	r0, [r7, #12]
 80028d2:	60b9      	str	r1, [r7, #8]
 80028d4:	607a      	str	r2, [r7, #4]
 80028d6:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 80028d8:	2300      	movs	r3, #0
 80028da:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d105      	bne.n	80028f4 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4413      	add	r3, r2
 80028ee:	3308      	adds	r3, #8
 80028f0:	617b      	str	r3, [r7, #20]
 80028f2:	e004      	b.n	80028fe <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80028f4:	697a      	ldr	r2, [r7, #20]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4413      	add	r3, r2
 80028fa:	3314      	adds	r3, #20
 80028fc:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	461a      	mov	r2, r3
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8002906:	2300      	movs	r3, #0
}
 8002908:	4618      	mov	r0, r3
 800290a:	371c      	adds	r7, #28
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	795b      	ldrb	r3, [r3, #5]
 8002922:	2b01      	cmp	r3, #1
 8002924:	d101      	bne.n	800292a <HAL_DAC_Start+0x16>
 8002926:	2302      	movs	r3, #2
 8002928:	e039      	b.n	800299e <HAL_DAC_Start+0x8a>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2201      	movs	r2, #1
 800292e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2202      	movs	r2, #2
 8002934:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	6819      	ldr	r1, [r3, #0]
 800293c:	2201      	movs	r2, #1
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	409a      	lsls	r2, r3
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	430a      	orrs	r2, r1
 8002948:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10f      	bne.n	8002970 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800295a:	2b3c      	cmp	r3, #60	@ 0x3c
 800295c:	d118      	bne.n	8002990 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685a      	ldr	r2, [r3, #4]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f042 0201 	orr.w	r2, r2, #1
 800296c:	605a      	str	r2, [r3, #4]
 800296e:	e00f      	b.n	8002990 <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800297a:	f5b3 1f70 	cmp.w	r3, #3932160	@ 0x3c0000
 800297e:	d107      	bne.n	8002990 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	685a      	ldr	r2, [r3, #4]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f042 0202 	orr.w	r2, r2, #2
 800298e:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	370c      	adds	r7, #12
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr

080029aa <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b087      	sub	sp, #28
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	60f8      	str	r0, [r7, #12]
 80029b2:	60b9      	str	r1, [r7, #8]
 80029b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	617b      	str	r3, [r7, #20]
 80029ba:	2300      	movs	r3, #0
 80029bc:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	795b      	ldrb	r3, [r3, #5]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d101      	bne.n	80029ca <HAL_DAC_ConfigChannel+0x20>
 80029c6:	2302      	movs	r3, #2
 80029c8:	e036      	b.n	8002a38 <HAL_DAC_ConfigChannel+0x8e>
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2201      	movs	r2, #1
 80029ce:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2202      	movs	r2, #2
 80029d4:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80029de:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	fa02 f303 	lsl.w	r3, r2, r3
 80029e8:	43db      	mvns	r3, r3
 80029ea:	697a      	ldr	r2, [r7, #20]
 80029ec:	4013      	ands	r3, r2
 80029ee:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	6819      	ldr	r1, [r3, #0]
 8002a18:	22c0      	movs	r2, #192	@ 0xc0
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	43da      	mvns	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	400a      	ands	r2, r1
 8002a28:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2200      	movs	r2, #0
 8002a34:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	371c      	adds	r7, #28
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b087      	sub	sp, #28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a52:	e160      	b.n	8002d16 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	2101      	movs	r1, #1
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8002a60:	4013      	ands	r3, r2
 8002a62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	f000 8152 	beq.w	8002d10 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f003 0303 	and.w	r3, r3, #3
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d005      	beq.n	8002a84 <HAL_GPIO_Init+0x40>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 0303 	and.w	r3, r3, #3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d130      	bne.n	8002ae6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	005b      	lsls	r3, r3, #1
 8002a8e:	2203      	movs	r2, #3
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	43db      	mvns	r3, r3
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	68da      	ldr	r2, [r3, #12]
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa8:	693a      	ldr	r2, [r7, #16]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002aba:	2201      	movs	r2, #1
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	43db      	mvns	r3, r3
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	4013      	ands	r3, r2
 8002ac8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	091b      	lsrs	r3, r3, #4
 8002ad0:	f003 0201 	and.w	r2, r3, #1
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f003 0303 	and.w	r3, r3, #3
 8002aee:	2b03      	cmp	r3, #3
 8002af0:	d017      	beq.n	8002b22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	2203      	movs	r2, #3
 8002afe:	fa02 f303 	lsl.w	r3, r2, r3
 8002b02:	43db      	mvns	r3, r3
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	4013      	ands	r3, r2
 8002b08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	689a      	ldr	r2, [r3, #8]
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	fa02 f303 	lsl.w	r3, r2, r3
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f003 0303 	and.w	r3, r3, #3
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d123      	bne.n	8002b76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	08da      	lsrs	r2, r3, #3
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	3208      	adds	r2, #8
 8002b36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	f003 0307 	and.w	r3, r3, #7
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	220f      	movs	r2, #15
 8002b46:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	691a      	ldr	r2, [r3, #16]
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	f003 0307 	and.w	r3, r3, #7
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	4313      	orrs	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	08da      	lsrs	r2, r3, #3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3208      	adds	r2, #8
 8002b70:	6939      	ldr	r1, [r7, #16]
 8002b72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	2203      	movs	r2, #3
 8002b82:	fa02 f303 	lsl.w	r3, r2, r3
 8002b86:	43db      	mvns	r3, r3
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f003 0203 	and.w	r2, r3, #3
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 80ac 	beq.w	8002d10 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bb8:	4b5e      	ldr	r3, [pc, #376]	@ (8002d34 <HAL_GPIO_Init+0x2f0>)
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	4a5d      	ldr	r2, [pc, #372]	@ (8002d34 <HAL_GPIO_Init+0x2f0>)
 8002bbe:	f043 0301 	orr.w	r3, r3, #1
 8002bc2:	6193      	str	r3, [r2, #24]
 8002bc4:	4b5b      	ldr	r3, [pc, #364]	@ (8002d34 <HAL_GPIO_Init+0x2f0>)
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	60bb      	str	r3, [r7, #8]
 8002bce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002bd0:	4a59      	ldr	r2, [pc, #356]	@ (8002d38 <HAL_GPIO_Init+0x2f4>)
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	089b      	lsrs	r3, r3, #2
 8002bd6:	3302      	adds	r3, #2
 8002bd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f003 0303 	and.w	r3, r3, #3
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	220f      	movs	r2, #15
 8002be8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	693a      	ldr	r2, [r7, #16]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002bfa:	d025      	beq.n	8002c48 <HAL_GPIO_Init+0x204>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a4f      	ldr	r2, [pc, #316]	@ (8002d3c <HAL_GPIO_Init+0x2f8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d01f      	beq.n	8002c44 <HAL_GPIO_Init+0x200>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a4e      	ldr	r2, [pc, #312]	@ (8002d40 <HAL_GPIO_Init+0x2fc>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d019      	beq.n	8002c40 <HAL_GPIO_Init+0x1fc>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a4d      	ldr	r2, [pc, #308]	@ (8002d44 <HAL_GPIO_Init+0x300>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d013      	beq.n	8002c3c <HAL_GPIO_Init+0x1f8>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	4a4c      	ldr	r2, [pc, #304]	@ (8002d48 <HAL_GPIO_Init+0x304>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d00d      	beq.n	8002c38 <HAL_GPIO_Init+0x1f4>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	4a4b      	ldr	r2, [pc, #300]	@ (8002d4c <HAL_GPIO_Init+0x308>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d007      	beq.n	8002c34 <HAL_GPIO_Init+0x1f0>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	4a4a      	ldr	r2, [pc, #296]	@ (8002d50 <HAL_GPIO_Init+0x30c>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d101      	bne.n	8002c30 <HAL_GPIO_Init+0x1ec>
 8002c2c:	2306      	movs	r3, #6
 8002c2e:	e00c      	b.n	8002c4a <HAL_GPIO_Init+0x206>
 8002c30:	2307      	movs	r3, #7
 8002c32:	e00a      	b.n	8002c4a <HAL_GPIO_Init+0x206>
 8002c34:	2305      	movs	r3, #5
 8002c36:	e008      	b.n	8002c4a <HAL_GPIO_Init+0x206>
 8002c38:	2304      	movs	r3, #4
 8002c3a:	e006      	b.n	8002c4a <HAL_GPIO_Init+0x206>
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	e004      	b.n	8002c4a <HAL_GPIO_Init+0x206>
 8002c40:	2302      	movs	r3, #2
 8002c42:	e002      	b.n	8002c4a <HAL_GPIO_Init+0x206>
 8002c44:	2301      	movs	r3, #1
 8002c46:	e000      	b.n	8002c4a <HAL_GPIO_Init+0x206>
 8002c48:	2300      	movs	r3, #0
 8002c4a:	697a      	ldr	r2, [r7, #20]
 8002c4c:	f002 0203 	and.w	r2, r2, #3
 8002c50:	0092      	lsls	r2, r2, #2
 8002c52:	4093      	lsls	r3, r2
 8002c54:	693a      	ldr	r2, [r7, #16]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c5a:	4937      	ldr	r1, [pc, #220]	@ (8002d38 <HAL_GPIO_Init+0x2f4>)
 8002c5c:	697b      	ldr	r3, [r7, #20]
 8002c5e:	089b      	lsrs	r3, r3, #2
 8002c60:	3302      	adds	r3, #2
 8002c62:	693a      	ldr	r2, [r7, #16]
 8002c64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c68:	4b3a      	ldr	r3, [pc, #232]	@ (8002d54 <HAL_GPIO_Init+0x310>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	43db      	mvns	r3, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c8c:	4a31      	ldr	r2, [pc, #196]	@ (8002d54 <HAL_GPIO_Init+0x310>)
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c92:	4b30      	ldr	r3, [pc, #192]	@ (8002d54 <HAL_GPIO_Init+0x310>)
 8002c94:	68db      	ldr	r3, [r3, #12]
 8002c96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	693a      	ldr	r2, [r7, #16]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d003      	beq.n	8002cb6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002cae:	693a      	ldr	r2, [r7, #16]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002cb6:	4a27      	ldr	r2, [pc, #156]	@ (8002d54 <HAL_GPIO_Init+0x310>)
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002cbc:	4b25      	ldr	r3, [pc, #148]	@ (8002d54 <HAL_GPIO_Init+0x310>)
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	43db      	mvns	r3, r3
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	4013      	ands	r3, r2
 8002cca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d003      	beq.n	8002ce0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002ce0:	4a1c      	ldr	r2, [pc, #112]	@ (8002d54 <HAL_GPIO_Init+0x310>)
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ce6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d54 <HAL_GPIO_Init+0x310>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	43db      	mvns	r3, r3
 8002cf0:	693a      	ldr	r2, [r7, #16]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d003      	beq.n	8002d0a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002d0a:	4a12      	ldr	r2, [pc, #72]	@ (8002d54 <HAL_GPIO_Init+0x310>)
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	3301      	adds	r3, #1
 8002d14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	f47f ae97 	bne.w	8002a54 <HAL_GPIO_Init+0x10>
  }
}
 8002d26:	bf00      	nop
 8002d28:	bf00      	nop
 8002d2a:	371c      	adds	r7, #28
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	40021000 	.word	0x40021000
 8002d38:	40010000 	.word	0x40010000
 8002d3c:	48000400 	.word	0x48000400
 8002d40:	48000800 	.word	0x48000800
 8002d44:	48000c00 	.word	0x48000c00
 8002d48:	48001000 	.word	0x48001000
 8002d4c:	48001400 	.word	0x48001400
 8002d50:	48001800 	.word	0x48001800
 8002d54:	40010400 	.word	0x40010400

08002d58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d68:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d6e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d102      	bne.n	8002d7e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	f001 b80a 	b.w	8003d92 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d82:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0301 	and.w	r3, r3, #1
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	f000 8161 	beq.w	8003056 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002d94:	4bae      	ldr	r3, [pc, #696]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 030c 	and.w	r3, r3, #12
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d00c      	beq.n	8002dba <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002da0:	4bab      	ldr	r3, [pc, #684]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	f003 030c 	and.w	r3, r3, #12
 8002da8:	2b08      	cmp	r3, #8
 8002daa:	d157      	bne.n	8002e5c <HAL_RCC_OscConfig+0x104>
 8002dac:	4ba8      	ldr	r3, [pc, #672]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002db8:	d150      	bne.n	8002e5c <HAL_RCC_OscConfig+0x104>
 8002dba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dbe:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002dc6:	fa93 f3a3 	rbit	r3, r3
 8002dca:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002dce:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd2:	fab3 f383 	clz	r3, r3
 8002dd6:	b2db      	uxtb	r3, r3
 8002dd8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002dda:	d802      	bhi.n	8002de2 <HAL_RCC_OscConfig+0x8a>
 8002ddc:	4b9c      	ldr	r3, [pc, #624]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	e015      	b.n	8002e0e <HAL_RCC_OscConfig+0xb6>
 8002de2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002de6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dea:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8002dee:	fa93 f3a3 	rbit	r3, r3
 8002df2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002df6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dfa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002dfe:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002e02:	fa93 f3a3 	rbit	r3, r3
 8002e06:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002e0a:	4b91      	ldr	r3, [pc, #580]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e12:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8002e16:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8002e1a:	fa92 f2a2 	rbit	r2, r2
 8002e1e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002e22:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002e26:	fab2 f282 	clz	r2, r2
 8002e2a:	b2d2      	uxtb	r2, r2
 8002e2c:	f042 0220 	orr.w	r2, r2, #32
 8002e30:	b2d2      	uxtb	r2, r2
 8002e32:	f002 021f 	and.w	r2, r2, #31
 8002e36:	2101      	movs	r1, #1
 8002e38:	fa01 f202 	lsl.w	r2, r1, r2
 8002e3c:	4013      	ands	r3, r2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	f000 8108 	beq.w	8003054 <HAL_RCC_OscConfig+0x2fc>
 8002e44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e48:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	f040 80ff 	bne.w	8003054 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	f000 bf9b 	b.w	8003d92 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e60:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e6c:	d106      	bne.n	8002e7c <HAL_RCC_OscConfig+0x124>
 8002e6e:	4b78      	ldr	r3, [pc, #480]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a77      	ldr	r2, [pc, #476]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002e74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	e036      	b.n	8002eea <HAL_RCC_OscConfig+0x192>
 8002e7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10c      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x14e>
 8002e8c:	4b70      	ldr	r3, [pc, #448]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a6f      	ldr	r2, [pc, #444]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002e92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e96:	6013      	str	r3, [r2, #0]
 8002e98:	4b6d      	ldr	r3, [pc, #436]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a6c      	ldr	r2, [pc, #432]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002e9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ea2:	6013      	str	r3, [r2, #0]
 8002ea4:	e021      	b.n	8002eea <HAL_RCC_OscConfig+0x192>
 8002ea6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002eaa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eb6:	d10c      	bne.n	8002ed2 <HAL_RCC_OscConfig+0x17a>
 8002eb8:	4b65      	ldr	r3, [pc, #404]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a64      	ldr	r2, [pc, #400]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002ebe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ec2:	6013      	str	r3, [r2, #0]
 8002ec4:	4b62      	ldr	r3, [pc, #392]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a61      	ldr	r2, [pc, #388]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002eca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ece:	6013      	str	r3, [r2, #0]
 8002ed0:	e00b      	b.n	8002eea <HAL_RCC_OscConfig+0x192>
 8002ed2:	4b5f      	ldr	r3, [pc, #380]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a5e      	ldr	r2, [pc, #376]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002ed8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002edc:	6013      	str	r3, [r2, #0]
 8002ede:	4b5c      	ldr	r3, [pc, #368]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a5b      	ldr	r2, [pc, #364]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002ee4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ee8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002eea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002eee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d054      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002efa:	f7fe fabd 	bl	8001478 <HAL_GetTick>
 8002efe:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f02:	e00a      	b.n	8002f1a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f04:	f7fe fab8 	bl	8001478 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002f0e:	1ad3      	subs	r3, r2, r3
 8002f10:	2b64      	cmp	r3, #100	@ 0x64
 8002f12:	d902      	bls.n	8002f1a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8002f14:	2303      	movs	r3, #3
 8002f16:	f000 bf3c 	b.w	8003d92 <HAL_RCC_OscConfig+0x103a>
 8002f1a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f1e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f22:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002f26:	fa93 f3a3 	rbit	r3, r3
 8002f2a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8002f2e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f32:	fab3 f383 	clz	r3, r3
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f3a:	d802      	bhi.n	8002f42 <HAL_RCC_OscConfig+0x1ea>
 8002f3c:	4b44      	ldr	r3, [pc, #272]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	e015      	b.n	8002f6e <HAL_RCC_OscConfig+0x216>
 8002f42:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f46:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8002f4e:	fa93 f3a3 	rbit	r3, r3
 8002f52:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8002f56:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f5a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002f5e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8002f62:	fa93 f3a3 	rbit	r3, r3
 8002f66:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002f6a:	4b39      	ldr	r3, [pc, #228]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f72:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8002f76:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8002f7a:	fa92 f2a2 	rbit	r2, r2
 8002f7e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8002f82:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002f86:	fab2 f282 	clz	r2, r2
 8002f8a:	b2d2      	uxtb	r2, r2
 8002f8c:	f042 0220 	orr.w	r2, r2, #32
 8002f90:	b2d2      	uxtb	r2, r2
 8002f92:	f002 021f 	and.w	r2, r2, #31
 8002f96:	2101      	movs	r1, #1
 8002f98:	fa01 f202 	lsl.w	r2, r1, r2
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0b0      	beq.n	8002f04 <HAL_RCC_OscConfig+0x1ac>
 8002fa2:	e058      	b.n	8003056 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa4:	f7fe fa68 	bl	8001478 <HAL_GetTick>
 8002fa8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fac:	e00a      	b.n	8002fc4 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fae:	f7fe fa63 	bl	8001478 <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b64      	cmp	r3, #100	@ 0x64
 8002fbc:	d902      	bls.n	8002fc4 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	f000 bee7 	b.w	8003d92 <HAL_RCC_OscConfig+0x103a>
 8002fc4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fc8:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002fd0:	fa93 f3a3 	rbit	r3, r3
 8002fd4:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8002fd8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fdc:	fab3 f383 	clz	r3, r3
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fe4:	d802      	bhi.n	8002fec <HAL_RCC_OscConfig+0x294>
 8002fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	e015      	b.n	8003018 <HAL_RCC_OscConfig+0x2c0>
 8002fec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002ff0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8002ff8:	fa93 f3a3 	rbit	r3, r3
 8002ffc:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8003000:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003004:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003008:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800300c:	fa93 f3a3 	rbit	r3, r3
 8003010:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003014:	4b0e      	ldr	r3, [pc, #56]	@ (8003050 <HAL_RCC_OscConfig+0x2f8>)
 8003016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003018:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800301c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8003020:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003024:	fa92 f2a2 	rbit	r2, r2
 8003028:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800302c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003030:	fab2 f282 	clz	r2, r2
 8003034:	b2d2      	uxtb	r2, r2
 8003036:	f042 0220 	orr.w	r2, r2, #32
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	f002 021f 	and.w	r2, r2, #31
 8003040:	2101      	movs	r1, #1
 8003042:	fa01 f202 	lsl.w	r2, r1, r2
 8003046:	4013      	ands	r3, r2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d1b0      	bne.n	8002fae <HAL_RCC_OscConfig+0x256>
 800304c:	e003      	b.n	8003056 <HAL_RCC_OscConfig+0x2fe>
 800304e:	bf00      	nop
 8003050:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003054:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003056:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800305a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0302 	and.w	r3, r3, #2
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 816d 	beq.w	8003346 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800306c:	4bcd      	ldr	r3, [pc, #820]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f003 030c 	and.w	r3, r3, #12
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00c      	beq.n	8003092 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003078:	4bca      	ldr	r3, [pc, #808]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f003 030c 	and.w	r3, r3, #12
 8003080:	2b08      	cmp	r3, #8
 8003082:	d16e      	bne.n	8003162 <HAL_RCC_OscConfig+0x40a>
 8003084:	4bc7      	ldr	r3, [pc, #796]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800308c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003090:	d167      	bne.n	8003162 <HAL_RCC_OscConfig+0x40a>
 8003092:	2302      	movs	r3, #2
 8003094:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003098:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800309c:	fa93 f3a3 	rbit	r3, r3
 80030a0:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80030a4:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030a8:	fab3 f383 	clz	r3, r3
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80030b0:	d802      	bhi.n	80030b8 <HAL_RCC_OscConfig+0x360>
 80030b2:	4bbc      	ldr	r3, [pc, #752]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	e013      	b.n	80030e0 <HAL_RCC_OscConfig+0x388>
 80030b8:	2302      	movs	r3, #2
 80030ba:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030be:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80030c2:	fa93 f3a3 	rbit	r3, r3
 80030c6:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80030ca:	2302      	movs	r3, #2
 80030cc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80030d0:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80030d4:	fa93 f3a3 	rbit	r3, r3
 80030d8:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80030dc:	4bb1      	ldr	r3, [pc, #708]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 80030de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e0:	2202      	movs	r2, #2
 80030e2:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80030e6:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80030ea:	fa92 f2a2 	rbit	r2, r2
 80030ee:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80030f2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80030f6:	fab2 f282 	clz	r2, r2
 80030fa:	b2d2      	uxtb	r2, r2
 80030fc:	f042 0220 	orr.w	r2, r2, #32
 8003100:	b2d2      	uxtb	r2, r2
 8003102:	f002 021f 	and.w	r2, r2, #31
 8003106:	2101      	movs	r1, #1
 8003108:	fa01 f202 	lsl.w	r2, r1, r2
 800310c:	4013      	ands	r3, r2
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00a      	beq.n	8003128 <HAL_RCC_OscConfig+0x3d0>
 8003112:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003116:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	2b01      	cmp	r3, #1
 8003120:	d002      	beq.n	8003128 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	f000 be35 	b.w	8003d92 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003128:	4b9e      	ldr	r3, [pc, #632]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003130:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003134:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	691b      	ldr	r3, [r3, #16]
 800313c:	21f8      	movs	r1, #248	@ 0xf8
 800313e:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003142:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8003146:	fa91 f1a1 	rbit	r1, r1
 800314a:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 800314e:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003152:	fab1 f181 	clz	r1, r1
 8003156:	b2c9      	uxtb	r1, r1
 8003158:	408b      	lsls	r3, r1
 800315a:	4992      	ldr	r1, [pc, #584]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 800315c:	4313      	orrs	r3, r2
 800315e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003160:	e0f1      	b.n	8003346 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003162:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003166:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 8083 	beq.w	800327a <HAL_RCC_OscConfig+0x522>
 8003174:	2301      	movs	r3, #1
 8003176:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800317e:	fa93 f3a3 	rbit	r3, r3
 8003182:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8003186:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800318a:	fab3 f383 	clz	r3, r3
 800318e:	b2db      	uxtb	r3, r3
 8003190:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003194:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	461a      	mov	r2, r3
 800319c:	2301      	movs	r3, #1
 800319e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a0:	f7fe f96a 	bl	8001478 <HAL_GetTick>
 80031a4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031a8:	e00a      	b.n	80031c0 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031aa:	f7fe f965 	bl	8001478 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d902      	bls.n	80031c0 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 80031ba:	2303      	movs	r3, #3
 80031bc:	f000 bde9 	b.w	8003d92 <HAL_RCC_OscConfig+0x103a>
 80031c0:	2302      	movs	r3, #2
 80031c2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c6:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80031ca:	fa93 f3a3 	rbit	r3, r3
 80031ce:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 80031d2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031d6:	fab3 f383 	clz	r3, r3
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80031de:	d802      	bhi.n	80031e6 <HAL_RCC_OscConfig+0x48e>
 80031e0:	4b70      	ldr	r3, [pc, #448]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	e013      	b.n	800320e <HAL_RCC_OscConfig+0x4b6>
 80031e6:	2302      	movs	r3, #2
 80031e8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ec:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80031f0:	fa93 f3a3 	rbit	r3, r3
 80031f4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80031f8:	2302      	movs	r3, #2
 80031fa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80031fe:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003202:	fa93 f3a3 	rbit	r3, r3
 8003206:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800320a:	4b66      	ldr	r3, [pc, #408]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 800320c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320e:	2202      	movs	r2, #2
 8003210:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003214:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8003218:	fa92 f2a2 	rbit	r2, r2
 800321c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8003220:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003224:	fab2 f282 	clz	r2, r2
 8003228:	b2d2      	uxtb	r2, r2
 800322a:	f042 0220 	orr.w	r2, r2, #32
 800322e:	b2d2      	uxtb	r2, r2
 8003230:	f002 021f 	and.w	r2, r2, #31
 8003234:	2101      	movs	r1, #1
 8003236:	fa01 f202 	lsl.w	r2, r1, r2
 800323a:	4013      	ands	r3, r2
 800323c:	2b00      	cmp	r3, #0
 800323e:	d0b4      	beq.n	80031aa <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003240:	4b58      	ldr	r3, [pc, #352]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003248:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800324c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	21f8      	movs	r1, #248	@ 0xf8
 8003256:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800325e:	fa91 f1a1 	rbit	r1, r1
 8003262:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8003266:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800326a:	fab1 f181 	clz	r1, r1
 800326e:	b2c9      	uxtb	r1, r1
 8003270:	408b      	lsls	r3, r1
 8003272:	494c      	ldr	r1, [pc, #304]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 8003274:	4313      	orrs	r3, r2
 8003276:	600b      	str	r3, [r1, #0]
 8003278:	e065      	b.n	8003346 <HAL_RCC_OscConfig+0x5ee>
 800327a:	2301      	movs	r3, #1
 800327c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003280:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8003284:	fa93 f3a3 	rbit	r3, r3
 8003288:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 800328c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003290:	fab3 f383 	clz	r3, r3
 8003294:	b2db      	uxtb	r3, r3
 8003296:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800329a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	461a      	mov	r2, r3
 80032a2:	2300      	movs	r3, #0
 80032a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a6:	f7fe f8e7 	bl	8001478 <HAL_GetTick>
 80032aa:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032ae:	e00a      	b.n	80032c6 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032b0:	f7fe f8e2 	bl	8001478 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d902      	bls.n	80032c6 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	f000 bd66 	b.w	8003d92 <HAL_RCC_OscConfig+0x103a>
 80032c6:	2302      	movs	r3, #2
 80032c8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032cc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80032d0:	fa93 f3a3 	rbit	r3, r3
 80032d4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 80032d8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032dc:	fab3 f383 	clz	r3, r3
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80032e4:	d802      	bhi.n	80032ec <HAL_RCC_OscConfig+0x594>
 80032e6:	4b2f      	ldr	r3, [pc, #188]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	e013      	b.n	8003314 <HAL_RCC_OscConfig+0x5bc>
 80032ec:	2302      	movs	r3, #2
 80032ee:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80032f6:	fa93 f3a3 	rbit	r3, r3
 80032fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80032fe:	2302      	movs	r3, #2
 8003300:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003304:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003308:	fa93 f3a3 	rbit	r3, r3
 800330c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003310:	4b24      	ldr	r3, [pc, #144]	@ (80033a4 <HAL_RCC_OscConfig+0x64c>)
 8003312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003314:	2202      	movs	r2, #2
 8003316:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800331a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800331e:	fa92 f2a2 	rbit	r2, r2
 8003322:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8003326:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800332a:	fab2 f282 	clz	r2, r2
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	f042 0220 	orr.w	r2, r2, #32
 8003334:	b2d2      	uxtb	r2, r2
 8003336:	f002 021f 	and.w	r2, r2, #31
 800333a:	2101      	movs	r1, #1
 800333c:	fa01 f202 	lsl.w	r2, r1, r2
 8003340:	4013      	ands	r3, r2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1b4      	bne.n	80032b0 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003346:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800334a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0308 	and.w	r3, r3, #8
 8003356:	2b00      	cmp	r3, #0
 8003358:	f000 8119 	beq.w	800358e <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800335c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003360:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	2b00      	cmp	r3, #0
 800336a:	f000 8082 	beq.w	8003472 <HAL_RCC_OscConfig+0x71a>
 800336e:	2301      	movs	r3, #1
 8003370:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003378:	fa93 f3a3 	rbit	r3, r3
 800337c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8003380:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003384:	fab3 f383 	clz	r3, r3
 8003388:	b2db      	uxtb	r3, r3
 800338a:	461a      	mov	r2, r3
 800338c:	4b06      	ldr	r3, [pc, #24]	@ (80033a8 <HAL_RCC_OscConfig+0x650>)
 800338e:	4413      	add	r3, r2
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	461a      	mov	r2, r3
 8003394:	2301      	movs	r3, #1
 8003396:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003398:	f7fe f86e 	bl	8001478 <HAL_GetTick>
 800339c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033a0:	e00f      	b.n	80033c2 <HAL_RCC_OscConfig+0x66a>
 80033a2:	bf00      	nop
 80033a4:	40021000 	.word	0x40021000
 80033a8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033ac:	f7fe f864 	bl	8001478 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d902      	bls.n	80033c2 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	f000 bce8 	b.w	8003d92 <HAL_RCC_OscConfig+0x103a>
 80033c2:	2302      	movs	r3, #2
 80033c4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80033cc:	fa93 f2a3 	rbit	r2, r3
 80033d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033d4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033de:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80033e2:	2202      	movs	r2, #2
 80033e4:	601a      	str	r2, [r3, #0]
 80033e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	fa93 f2a3 	rbit	r2, r3
 80033f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80033fc:	601a      	str	r2, [r3, #0]
 80033fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003402:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003406:	2202      	movs	r2, #2
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800340e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	fa93 f2a3 	rbit	r2, r3
 8003418:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800341c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003420:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003422:	4bb0      	ldr	r3, [pc, #704]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 8003424:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003426:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800342a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800342e:	2102      	movs	r1, #2
 8003430:	6019      	str	r1, [r3, #0]
 8003432:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003436:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	fa93 f1a3 	rbit	r1, r3
 8003440:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003444:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003448:	6019      	str	r1, [r3, #0]
  return result;
 800344a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800344e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	fab3 f383 	clz	r3, r3
 8003458:	b2db      	uxtb	r3, r3
 800345a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800345e:	b2db      	uxtb	r3, r3
 8003460:	f003 031f 	and.w	r3, r3, #31
 8003464:	2101      	movs	r1, #1
 8003466:	fa01 f303 	lsl.w	r3, r1, r3
 800346a:	4013      	ands	r3, r2
 800346c:	2b00      	cmp	r3, #0
 800346e:	d09d      	beq.n	80033ac <HAL_RCC_OscConfig+0x654>
 8003470:	e08d      	b.n	800358e <HAL_RCC_OscConfig+0x836>
 8003472:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003476:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800347a:	2201      	movs	r2, #1
 800347c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003482:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	fa93 f2a3 	rbit	r2, r3
 800348c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003490:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003494:	601a      	str	r2, [r3, #0]
  return result;
 8003496:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800349a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800349e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034a0:	fab3 f383 	clz	r3, r3
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	461a      	mov	r2, r3
 80034a8:	4b8f      	ldr	r3, [pc, #572]	@ (80036e8 <HAL_RCC_OscConfig+0x990>)
 80034aa:	4413      	add	r3, r2
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	461a      	mov	r2, r3
 80034b0:	2300      	movs	r3, #0
 80034b2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b4:	f7fd ffe0 	bl	8001478 <HAL_GetTick>
 80034b8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034bc:	e00a      	b.n	80034d4 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80034be:	f7fd ffdb 	bl	8001478 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80034c8:	1ad3      	subs	r3, r2, r3
 80034ca:	2b02      	cmp	r3, #2
 80034cc:	d902      	bls.n	80034d4 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	f000 bc5f 	b.w	8003d92 <HAL_RCC_OscConfig+0x103a>
 80034d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034d8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80034dc:	2202      	movs	r2, #2
 80034de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034e4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	fa93 f2a3 	rbit	r2, r3
 80034ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034fc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003500:	2202      	movs	r2, #2
 8003502:	601a      	str	r2, [r3, #0]
 8003504:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003508:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	fa93 f2a3 	rbit	r2, r3
 8003512:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003516:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003520:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003524:	2202      	movs	r2, #2
 8003526:	601a      	str	r2, [r3, #0]
 8003528:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800352c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	fa93 f2a3 	rbit	r2, r3
 8003536:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800353a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800353e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003540:	4b68      	ldr	r3, [pc, #416]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 8003542:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003544:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003548:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800354c:	2102      	movs	r1, #2
 800354e:	6019      	str	r1, [r3, #0]
 8003550:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003554:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	fa93 f1a3 	rbit	r1, r3
 800355e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003562:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003566:	6019      	str	r1, [r3, #0]
  return result;
 8003568:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800356c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	fab3 f383 	clz	r3, r3
 8003576:	b2db      	uxtb	r3, r3
 8003578:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800357c:	b2db      	uxtb	r3, r3
 800357e:	f003 031f 	and.w	r3, r3, #31
 8003582:	2101      	movs	r1, #1
 8003584:	fa01 f303 	lsl.w	r3, r1, r3
 8003588:	4013      	ands	r3, r2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d197      	bne.n	80034be <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800358e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003592:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0304 	and.w	r3, r3, #4
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f000 819c 	beq.w	80038dc <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035a4:	2300      	movs	r3, #0
 80035a6:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035aa:	4b4e      	ldr	r3, [pc, #312]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d116      	bne.n	80035e4 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035b6:	4b4b      	ldr	r3, [pc, #300]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 80035b8:	69db      	ldr	r3, [r3, #28]
 80035ba:	4a4a      	ldr	r2, [pc, #296]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 80035bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035c0:	61d3      	str	r3, [r2, #28]
 80035c2:	4b48      	ldr	r3, [pc, #288]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 80035c4:	69db      	ldr	r3, [r3, #28]
 80035c6:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80035ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035d2:	601a      	str	r2, [r3, #0]
 80035d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035dc:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80035de:	2301      	movs	r3, #1
 80035e0:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035e4:	4b41      	ldr	r3, [pc, #260]	@ (80036ec <HAL_RCC_OscConfig+0x994>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d11a      	bne.n	8003626 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035f0:	4b3e      	ldr	r3, [pc, #248]	@ (80036ec <HAL_RCC_OscConfig+0x994>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a3d      	ldr	r2, [pc, #244]	@ (80036ec <HAL_RCC_OscConfig+0x994>)
 80035f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035fa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035fc:	f7fd ff3c 	bl	8001478 <HAL_GetTick>
 8003600:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003604:	e009      	b.n	800361a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003606:	f7fd ff37 	bl	8001478 <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	2b64      	cmp	r3, #100	@ 0x64
 8003614:	d901      	bls.n	800361a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e3bb      	b.n	8003d92 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800361a:	4b34      	ldr	r3, [pc, #208]	@ (80036ec <HAL_RCC_OscConfig+0x994>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003622:	2b00      	cmp	r3, #0
 8003624:	d0ef      	beq.n	8003606 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003626:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800362a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d106      	bne.n	8003644 <HAL_RCC_OscConfig+0x8ec>
 8003636:	4b2b      	ldr	r3, [pc, #172]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	4a2a      	ldr	r2, [pc, #168]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 800363c:	f043 0301 	orr.w	r3, r3, #1
 8003640:	6213      	str	r3, [r2, #32]
 8003642:	e035      	b.n	80036b0 <HAL_RCC_OscConfig+0x958>
 8003644:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003648:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d10c      	bne.n	800366e <HAL_RCC_OscConfig+0x916>
 8003654:	4b23      	ldr	r3, [pc, #140]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	4a22      	ldr	r2, [pc, #136]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 800365a:	f023 0301 	bic.w	r3, r3, #1
 800365e:	6213      	str	r3, [r2, #32]
 8003660:	4b20      	ldr	r3, [pc, #128]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 8003662:	6a1b      	ldr	r3, [r3, #32]
 8003664:	4a1f      	ldr	r2, [pc, #124]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 8003666:	f023 0304 	bic.w	r3, r3, #4
 800366a:	6213      	str	r3, [r2, #32]
 800366c:	e020      	b.n	80036b0 <HAL_RCC_OscConfig+0x958>
 800366e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003672:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	2b05      	cmp	r3, #5
 800367c:	d10c      	bne.n	8003698 <HAL_RCC_OscConfig+0x940>
 800367e:	4b19      	ldr	r3, [pc, #100]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 8003680:	6a1b      	ldr	r3, [r3, #32]
 8003682:	4a18      	ldr	r2, [pc, #96]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 8003684:	f043 0304 	orr.w	r3, r3, #4
 8003688:	6213      	str	r3, [r2, #32]
 800368a:	4b16      	ldr	r3, [pc, #88]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 800368c:	6a1b      	ldr	r3, [r3, #32]
 800368e:	4a15      	ldr	r2, [pc, #84]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 8003690:	f043 0301 	orr.w	r3, r3, #1
 8003694:	6213      	str	r3, [r2, #32]
 8003696:	e00b      	b.n	80036b0 <HAL_RCC_OscConfig+0x958>
 8003698:	4b12      	ldr	r3, [pc, #72]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 800369a:	6a1b      	ldr	r3, [r3, #32]
 800369c:	4a11      	ldr	r2, [pc, #68]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 800369e:	f023 0301 	bic.w	r3, r3, #1
 80036a2:	6213      	str	r3, [r2, #32]
 80036a4:	4b0f      	ldr	r3, [pc, #60]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	4a0e      	ldr	r2, [pc, #56]	@ (80036e4 <HAL_RCC_OscConfig+0x98c>)
 80036aa:	f023 0304 	bic.w	r3, r3, #4
 80036ae:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 8085 	beq.w	80037cc <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036c2:	f7fd fed9 	bl	8001478 <HAL_GetTick>
 80036c6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ca:	e011      	b.n	80036f0 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036cc:	f7fd fed4 	bl	8001478 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036dc:	4293      	cmp	r3, r2
 80036de:	d907      	bls.n	80036f0 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 80036e0:	2303      	movs	r3, #3
 80036e2:	e356      	b.n	8003d92 <HAL_RCC_OscConfig+0x103a>
 80036e4:	40021000 	.word	0x40021000
 80036e8:	10908120 	.word	0x10908120
 80036ec:	40007000 	.word	0x40007000
 80036f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036f4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80036f8:	2202      	movs	r2, #2
 80036fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003700:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	fa93 f2a3 	rbit	r2, r3
 800370a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800370e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003718:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800371c:	2202      	movs	r2, #2
 800371e:	601a      	str	r2, [r3, #0]
 8003720:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003724:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	fa93 f2a3 	rbit	r2, r3
 800372e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003732:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003736:	601a      	str	r2, [r3, #0]
  return result;
 8003738:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800373c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003740:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003742:	fab3 f383 	clz	r3, r3
 8003746:	b2db      	uxtb	r3, r3
 8003748:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	d102      	bne.n	8003758 <HAL_RCC_OscConfig+0xa00>
 8003752:	4b98      	ldr	r3, [pc, #608]	@ (80039b4 <HAL_RCC_OscConfig+0xc5c>)
 8003754:	6a1b      	ldr	r3, [r3, #32]
 8003756:	e013      	b.n	8003780 <HAL_RCC_OscConfig+0xa28>
 8003758:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800375c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003760:	2202      	movs	r2, #2
 8003762:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003764:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003768:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	fa93 f2a3 	rbit	r2, r3
 8003772:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003776:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	4b8d      	ldr	r3, [pc, #564]	@ (80039b4 <HAL_RCC_OscConfig+0xc5c>)
 800377e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003780:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003784:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003788:	2102      	movs	r1, #2
 800378a:	6011      	str	r1, [r2, #0]
 800378c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003790:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003794:	6812      	ldr	r2, [r2, #0]
 8003796:	fa92 f1a2 	rbit	r1, r2
 800379a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800379e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80037a2:	6011      	str	r1, [r2, #0]
  return result;
 80037a4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80037a8:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80037ac:	6812      	ldr	r2, [r2, #0]
 80037ae:	fab2 f282 	clz	r2, r2
 80037b2:	b2d2      	uxtb	r2, r2
 80037b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037b8:	b2d2      	uxtb	r2, r2
 80037ba:	f002 021f 	and.w	r2, r2, #31
 80037be:	2101      	movs	r1, #1
 80037c0:	fa01 f202 	lsl.w	r2, r1, r2
 80037c4:	4013      	ands	r3, r2
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d080      	beq.n	80036cc <HAL_RCC_OscConfig+0x974>
 80037ca:	e07d      	b.n	80038c8 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037cc:	f7fd fe54 	bl	8001478 <HAL_GetTick>
 80037d0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037d4:	e00b      	b.n	80037ee <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037d6:	f7fd fe4f 	bl	8001478 <HAL_GetTick>
 80037da:	4602      	mov	r2, r0
 80037dc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d901      	bls.n	80037ee <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 80037ea:	2303      	movs	r3, #3
 80037ec:	e2d1      	b.n	8003d92 <HAL_RCC_OscConfig+0x103a>
 80037ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037f2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80037f6:	2202      	movs	r2, #2
 80037f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037fe:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	fa93 f2a3 	rbit	r2, r3
 8003808:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800380c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003810:	601a      	str	r2, [r3, #0]
 8003812:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003816:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800381a:	2202      	movs	r2, #2
 800381c:	601a      	str	r2, [r3, #0]
 800381e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003822:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	fa93 f2a3 	rbit	r2, r3
 800382c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003830:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003834:	601a      	str	r2, [r3, #0]
  return result;
 8003836:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800383a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800383e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003840:	fab3 f383 	clz	r3, r3
 8003844:	b2db      	uxtb	r3, r3
 8003846:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d102      	bne.n	8003856 <HAL_RCC_OscConfig+0xafe>
 8003850:	4b58      	ldr	r3, [pc, #352]	@ (80039b4 <HAL_RCC_OscConfig+0xc5c>)
 8003852:	6a1b      	ldr	r3, [r3, #32]
 8003854:	e013      	b.n	800387e <HAL_RCC_OscConfig+0xb26>
 8003856:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800385a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800385e:	2202      	movs	r2, #2
 8003860:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003862:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003866:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	fa93 f2a3 	rbit	r2, r3
 8003870:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003874:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8003878:	601a      	str	r2, [r3, #0]
 800387a:	4b4e      	ldr	r3, [pc, #312]	@ (80039b4 <HAL_RCC_OscConfig+0xc5c>)
 800387c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800387e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003882:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003886:	2102      	movs	r1, #2
 8003888:	6011      	str	r1, [r2, #0]
 800388a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800388e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003892:	6812      	ldr	r2, [r2, #0]
 8003894:	fa92 f1a2 	rbit	r1, r2
 8003898:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800389c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80038a0:	6011      	str	r1, [r2, #0]
  return result;
 80038a2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80038a6:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80038aa:	6812      	ldr	r2, [r2, #0]
 80038ac:	fab2 f282 	clz	r2, r2
 80038b0:	b2d2      	uxtb	r2, r2
 80038b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038b6:	b2d2      	uxtb	r2, r2
 80038b8:	f002 021f 	and.w	r2, r2, #31
 80038bc:	2101      	movs	r1, #1
 80038be:	fa01 f202 	lsl.w	r2, r1, r2
 80038c2:	4013      	ands	r3, r2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d186      	bne.n	80037d6 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80038c8:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d105      	bne.n	80038dc <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038d0:	4b38      	ldr	r3, [pc, #224]	@ (80039b4 <HAL_RCC_OscConfig+0xc5c>)
 80038d2:	69db      	ldr	r3, [r3, #28]
 80038d4:	4a37      	ldr	r2, [pc, #220]	@ (80039b4 <HAL_RCC_OscConfig+0xc5c>)
 80038d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038da:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	f000 8251 	beq.w	8003d90 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038ee:	4b31      	ldr	r3, [pc, #196]	@ (80039b4 <HAL_RCC_OscConfig+0xc5c>)
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	f003 030c 	and.w	r3, r3, #12
 80038f6:	2b08      	cmp	r3, #8
 80038f8:	f000 820f 	beq.w	8003d1a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003900:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	2b02      	cmp	r3, #2
 800390a:	f040 8165 	bne.w	8003bd8 <HAL_RCC_OscConfig+0xe80>
 800390e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003912:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003916:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800391a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003920:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	fa93 f2a3 	rbit	r2, r3
 800392a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800392e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003932:	601a      	str	r2, [r3, #0]
  return result;
 8003934:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003938:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800393c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800393e:	fab3 f383 	clz	r3, r3
 8003942:	b2db      	uxtb	r3, r3
 8003944:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003948:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	461a      	mov	r2, r3
 8003950:	2300      	movs	r3, #0
 8003952:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003954:	f7fd fd90 	bl	8001478 <HAL_GetTick>
 8003958:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800395c:	e009      	b.n	8003972 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800395e:	f7fd fd8b 	bl	8001478 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	2b02      	cmp	r3, #2
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e20f      	b.n	8003d92 <HAL_RCC_OscConfig+0x103a>
 8003972:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003976:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800397a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800397e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003980:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003984:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	fa93 f2a3 	rbit	r2, r3
 800398e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003992:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003996:	601a      	str	r2, [r3, #0]
  return result;
 8003998:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800399c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80039a0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039a2:	fab3 f383 	clz	r3, r3
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80039aa:	d805      	bhi.n	80039b8 <HAL_RCC_OscConfig+0xc60>
 80039ac:	4b01      	ldr	r3, [pc, #4]	@ (80039b4 <HAL_RCC_OscConfig+0xc5c>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	e02a      	b.n	8003a08 <HAL_RCC_OscConfig+0xcb0>
 80039b2:	bf00      	nop
 80039b4:	40021000 	.word	0x40021000
 80039b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039bc:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80039c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039ca:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	fa93 f2a3 	rbit	r2, r3
 80039d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039d8:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80039dc:	601a      	str	r2, [r3, #0]
 80039de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039e2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80039e6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039f0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	fa93 f2a3 	rbit	r2, r3
 80039fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039fe:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	4bca      	ldr	r3, [pc, #808]	@ (8003d30 <HAL_RCC_OscConfig+0xfd8>)
 8003a06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a08:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003a0c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003a10:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003a14:	6011      	str	r1, [r2, #0]
 8003a16:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003a1a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003a1e:	6812      	ldr	r2, [r2, #0]
 8003a20:	fa92 f1a2 	rbit	r1, r2
 8003a24:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003a28:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003a2c:	6011      	str	r1, [r2, #0]
  return result;
 8003a2e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003a32:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003a36:	6812      	ldr	r2, [r2, #0]
 8003a38:	fab2 f282 	clz	r2, r2
 8003a3c:	b2d2      	uxtb	r2, r2
 8003a3e:	f042 0220 	orr.w	r2, r2, #32
 8003a42:	b2d2      	uxtb	r2, r2
 8003a44:	f002 021f 	and.w	r2, r2, #31
 8003a48:	2101      	movs	r1, #1
 8003a4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a4e:	4013      	ands	r3, r2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d184      	bne.n	800395e <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a54:	4bb6      	ldr	r3, [pc, #728]	@ (8003d30 <HAL_RCC_OscConfig+0xfd8>)
 8003a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a58:	f023 020f 	bic.w	r2, r3, #15
 8003a5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a60:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a68:	49b1      	ldr	r1, [pc, #708]	@ (8003d30 <HAL_RCC_OscConfig+0xfd8>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8003a6e:	4bb0      	ldr	r3, [pc, #704]	@ (8003d30 <HAL_RCC_OscConfig+0xfd8>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8003a76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	6a19      	ldr	r1, [r3, #32]
 8003a82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a86:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	69db      	ldr	r3, [r3, #28]
 8003a8e:	430b      	orrs	r3, r1
 8003a90:	49a7      	ldr	r1, [pc, #668]	@ (8003d30 <HAL_RCC_OscConfig+0xfd8>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	604b      	str	r3, [r1, #4]
 8003a96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a9a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003a9e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003aa2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003aa8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	fa93 f2a3 	rbit	r2, r3
 8003ab2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ab6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003aba:	601a      	str	r2, [r3, #0]
  return result;
 8003abc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ac0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003ac4:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ac6:	fab3 f383 	clz	r3, r3
 8003aca:	b2db      	uxtb	r3, r3
 8003acc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003ad0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	2301      	movs	r3, #1
 8003ada:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003adc:	f7fd fccc 	bl	8001478 <HAL_GetTick>
 8003ae0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ae4:	e009      	b.n	8003afa <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ae6:	f7fd fcc7 	bl	8001478 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e14b      	b.n	8003d92 <HAL_RCC_OscConfig+0x103a>
 8003afa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003afe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003b02:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b0c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	fa93 f2a3 	rbit	r2, r3
 8003b16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b1a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003b1e:	601a      	str	r2, [r3, #0]
  return result;
 8003b20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b24:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003b28:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b2a:	fab3 f383 	clz	r3, r3
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b32:	d802      	bhi.n	8003b3a <HAL_RCC_OscConfig+0xde2>
 8003b34:	4b7e      	ldr	r3, [pc, #504]	@ (8003d30 <HAL_RCC_OscConfig+0xfd8>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	e027      	b.n	8003b8a <HAL_RCC_OscConfig+0xe32>
 8003b3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b3e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003b42:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b4c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	fa93 f2a3 	rbit	r2, r3
 8003b56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b5a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b64:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003b68:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b6c:	601a      	str	r2, [r3, #0]
 8003b6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b72:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	fa93 f2a3 	rbit	r2, r3
 8003b7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b80:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	4b6a      	ldr	r3, [pc, #424]	@ (8003d30 <HAL_RCC_OscConfig+0xfd8>)
 8003b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b8e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003b92:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003b96:	6011      	str	r1, [r2, #0]
 8003b98:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b9c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003ba0:	6812      	ldr	r2, [r2, #0]
 8003ba2:	fa92 f1a2 	rbit	r1, r2
 8003ba6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003baa:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003bae:	6011      	str	r1, [r2, #0]
  return result;
 8003bb0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003bb4:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003bb8:	6812      	ldr	r2, [r2, #0]
 8003bba:	fab2 f282 	clz	r2, r2
 8003bbe:	b2d2      	uxtb	r2, r2
 8003bc0:	f042 0220 	orr.w	r2, r2, #32
 8003bc4:	b2d2      	uxtb	r2, r2
 8003bc6:	f002 021f 	and.w	r2, r2, #31
 8003bca:	2101      	movs	r1, #1
 8003bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d087      	beq.n	8003ae6 <HAL_RCC_OscConfig+0xd8e>
 8003bd6:	e0db      	b.n	8003d90 <HAL_RCC_OscConfig+0x1038>
 8003bd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bdc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003be0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003be4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bea:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	fa93 f2a3 	rbit	r2, r3
 8003bf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bf8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003bfc:	601a      	str	r2, [r3, #0]
  return result;
 8003bfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c02:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003c06:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c08:	fab3 f383 	clz	r3, r3
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003c12:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	461a      	mov	r2, r3
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1e:	f7fd fc2b 	bl	8001478 <HAL_GetTick>
 8003c22:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c26:	e009      	b.n	8003c3c <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c28:	f7fd fc26 	bl	8001478 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003c32:	1ad3      	subs	r3, r2, r3
 8003c34:	2b02      	cmp	r3, #2
 8003c36:	d901      	bls.n	8003c3c <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8003c38:	2303      	movs	r3, #3
 8003c3a:	e0aa      	b.n	8003d92 <HAL_RCC_OscConfig+0x103a>
 8003c3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c40:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003c44:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c4e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	fa93 f2a3 	rbit	r2, r3
 8003c58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c5c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003c60:	601a      	str	r2, [r3, #0]
  return result;
 8003c62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c66:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003c6a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c6c:	fab3 f383 	clz	r3, r3
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c74:	d802      	bhi.n	8003c7c <HAL_RCC_OscConfig+0xf24>
 8003c76:	4b2e      	ldr	r3, [pc, #184]	@ (8003d30 <HAL_RCC_OscConfig+0xfd8>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	e027      	b.n	8003ccc <HAL_RCC_OscConfig+0xf74>
 8003c7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c80:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003c84:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c8e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	fa93 f2a3 	rbit	r2, r3
 8003c98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c9c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003ca0:	601a      	str	r2, [r3, #0]
 8003ca2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ca6:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003caa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cb4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	fa93 f2a3 	rbit	r2, r3
 8003cbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cc2:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8003cc6:	601a      	str	r2, [r3, #0]
 8003cc8:	4b19      	ldr	r3, [pc, #100]	@ (8003d30 <HAL_RCC_OscConfig+0xfd8>)
 8003cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ccc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cd0:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003cd4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003cd8:	6011      	str	r1, [r2, #0]
 8003cda:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cde:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003ce2:	6812      	ldr	r2, [r2, #0]
 8003ce4:	fa92 f1a2 	rbit	r1, r2
 8003ce8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cec:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8003cf0:	6011      	str	r1, [r2, #0]
  return result;
 8003cf2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cf6:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8003cfa:	6812      	ldr	r2, [r2, #0]
 8003cfc:	fab2 f282 	clz	r2, r2
 8003d00:	b2d2      	uxtb	r2, r2
 8003d02:	f042 0220 	orr.w	r2, r2, #32
 8003d06:	b2d2      	uxtb	r2, r2
 8003d08:	f002 021f 	and.w	r2, r2, #31
 8003d0c:	2101      	movs	r1, #1
 8003d0e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d12:	4013      	ands	r3, r2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d187      	bne.n	8003c28 <HAL_RCC_OscConfig+0xed0>
 8003d18:	e03a      	b.n	8003d90 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d1e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d104      	bne.n	8003d34 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e031      	b.n	8003d92 <HAL_RCC_OscConfig+0x103a>
 8003d2e:	bf00      	nop
 8003d30:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d34:	4b19      	ldr	r3, [pc, #100]	@ (8003d9c <HAL_RCC_OscConfig+0x1044>)
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003d3c:	4b17      	ldr	r3, [pc, #92]	@ (8003d9c <HAL_RCC_OscConfig+0x1044>)
 8003d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d40:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d44:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003d48:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8003d4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d50:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	69db      	ldr	r3, [r3, #28]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d117      	bne.n	8003d8c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003d5c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003d60:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003d64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d68:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d10b      	bne.n	8003d8c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003d74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d78:	f003 020f 	and.w	r2, r3, #15
 8003d7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d80:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d001      	beq.n	8003d90 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e000      	b.n	8003d92 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}
 8003d9c:	40021000 	.word	0x40021000

08003da0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b09e      	sub	sp, #120	@ 0x78
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003daa:	2300      	movs	r3, #0
 8003dac:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d101      	bne.n	8003db8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e154      	b.n	8004062 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003db8:	4b89      	ldr	r3, [pc, #548]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d910      	bls.n	8003de8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc6:	4b86      	ldr	r3, [pc, #536]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f023 0207 	bic.w	r2, r3, #7
 8003dce:	4984      	ldr	r1, [pc, #528]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	4313      	orrs	r3, r2
 8003dd4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd6:	4b82      	ldr	r3, [pc, #520]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0307 	and.w	r3, r3, #7
 8003dde:	683a      	ldr	r2, [r7, #0]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d001      	beq.n	8003de8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e13c      	b.n	8004062 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d008      	beq.n	8003e06 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003df4:	4b7b      	ldr	r3, [pc, #492]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	4978      	ldr	r1, [pc, #480]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f000 80cd 	beq.w	8003fae <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d137      	bne.n	8003e8c <HAL_RCC_ClockConfig+0xec>
 8003e1c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e20:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e24:	fa93 f3a3 	rbit	r3, r3
 8003e28:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003e2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2c:	fab3 f383 	clz	r3, r3
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b3f      	cmp	r3, #63	@ 0x3f
 8003e34:	d802      	bhi.n	8003e3c <HAL_RCC_ClockConfig+0x9c>
 8003e36:	4b6b      	ldr	r3, [pc, #428]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	e00f      	b.n	8003e5c <HAL_RCC_ClockConfig+0xbc>
 8003e3c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e40:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e42:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e44:	fa93 f3a3 	rbit	r3, r3
 8003e48:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e4a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e4e:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e52:	fa93 f3a3 	rbit	r3, r3
 8003e56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e58:	4b62      	ldr	r3, [pc, #392]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e60:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003e62:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e64:	fa92 f2a2 	rbit	r2, r2
 8003e68:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003e6a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003e6c:	fab2 f282 	clz	r2, r2
 8003e70:	b2d2      	uxtb	r2, r2
 8003e72:	f042 0220 	orr.w	r2, r2, #32
 8003e76:	b2d2      	uxtb	r2, r2
 8003e78:	f002 021f 	and.w	r2, r2, #31
 8003e7c:	2101      	movs	r1, #1
 8003e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e82:	4013      	ands	r3, r2
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d171      	bne.n	8003f6c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e0ea      	b.n	8004062 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d137      	bne.n	8003f04 <HAL_RCC_ClockConfig+0x164>
 8003e94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e98:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e9c:	fa93 f3a3 	rbit	r3, r3
 8003ea0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003ea2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ea4:	fab3 f383 	clz	r3, r3
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b3f      	cmp	r3, #63	@ 0x3f
 8003eac:	d802      	bhi.n	8003eb4 <HAL_RCC_ClockConfig+0x114>
 8003eae:	4b4d      	ldr	r3, [pc, #308]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	e00f      	b.n	8003ed4 <HAL_RCC_ClockConfig+0x134>
 8003eb4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ebc:	fa93 f3a3 	rbit	r3, r3
 8003ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ec2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ec6:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ec8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003eca:	fa93 f3a3 	rbit	r3, r3
 8003ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ed0:	4b44      	ldr	r3, [pc, #272]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ed8:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003eda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003edc:	fa92 f2a2 	rbit	r2, r2
 8003ee0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003ee2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003ee4:	fab2 f282 	clz	r2, r2
 8003ee8:	b2d2      	uxtb	r2, r2
 8003eea:	f042 0220 	orr.w	r2, r2, #32
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	f002 021f 	and.w	r2, r2, #31
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8003efa:	4013      	ands	r3, r2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d135      	bne.n	8003f6c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e0ae      	b.n	8004062 <HAL_RCC_ClockConfig+0x2c2>
 8003f04:	2302      	movs	r3, #2
 8003f06:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f0a:	fa93 f3a3 	rbit	r3, r3
 8003f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f12:	fab3 f383 	clz	r3, r3
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	2b3f      	cmp	r3, #63	@ 0x3f
 8003f1a:	d802      	bhi.n	8003f22 <HAL_RCC_ClockConfig+0x182>
 8003f1c:	4b31      	ldr	r3, [pc, #196]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	e00d      	b.n	8003f3e <HAL_RCC_ClockConfig+0x19e>
 8003f22:	2302      	movs	r3, #2
 8003f24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f28:	fa93 f3a3 	rbit	r3, r3
 8003f2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f2e:	2302      	movs	r3, #2
 8003f30:	623b      	str	r3, [r7, #32]
 8003f32:	6a3b      	ldr	r3, [r7, #32]
 8003f34:	fa93 f3a3 	rbit	r3, r3
 8003f38:	61fb      	str	r3, [r7, #28]
 8003f3a:	4b2a      	ldr	r3, [pc, #168]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	2202      	movs	r2, #2
 8003f40:	61ba      	str	r2, [r7, #24]
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	fa92 f2a2 	rbit	r2, r2
 8003f48:	617a      	str	r2, [r7, #20]
  return result;
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	fab2 f282 	clz	r2, r2
 8003f50:	b2d2      	uxtb	r2, r2
 8003f52:	f042 0220 	orr.w	r2, r2, #32
 8003f56:	b2d2      	uxtb	r2, r2
 8003f58:	f002 021f 	and.w	r2, r2, #31
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f62:	4013      	ands	r3, r2
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d101      	bne.n	8003f6c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e07a      	b.n	8004062 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f6c:	4b1d      	ldr	r3, [pc, #116]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	f023 0203 	bic.w	r2, r3, #3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	491a      	ldr	r1, [pc, #104]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f7e:	f7fd fa7b 	bl	8001478 <HAL_GetTick>
 8003f82:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f84:	e00a      	b.n	8003f9c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f86:	f7fd fa77 	bl	8001478 <HAL_GetTick>
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003f8e:	1ad3      	subs	r3, r2, r3
 8003f90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d901      	bls.n	8003f9c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e062      	b.n	8004062 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f9c:	4b11      	ldr	r3, [pc, #68]	@ (8003fe4 <HAL_RCC_ClockConfig+0x244>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f003 020c 	and.w	r2, r3, #12
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	009b      	lsls	r3, r3, #2
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d1eb      	bne.n	8003f86 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fae:	4b0c      	ldr	r3, [pc, #48]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0307 	and.w	r3, r3, #7
 8003fb6:	683a      	ldr	r2, [r7, #0]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d215      	bcs.n	8003fe8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fbc:	4b08      	ldr	r3, [pc, #32]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f023 0207 	bic.w	r2, r3, #7
 8003fc4:	4906      	ldr	r1, [pc, #24]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fcc:	4b04      	ldr	r3, [pc, #16]	@ (8003fe0 <HAL_RCC_ClockConfig+0x240>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0307 	and.w	r3, r3, #7
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d006      	beq.n	8003fe8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e041      	b.n	8004062 <HAL_RCC_ClockConfig+0x2c2>
 8003fde:	bf00      	nop
 8003fe0:	40022000 	.word	0x40022000
 8003fe4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d008      	beq.n	8004006 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800406c <HAL_RCC_ClockConfig+0x2cc>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	491a      	ldr	r1, [pc, #104]	@ (800406c <HAL_RCC_ClockConfig+0x2cc>)
 8004002:	4313      	orrs	r3, r2
 8004004:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0308 	and.w	r3, r3, #8
 800400e:	2b00      	cmp	r3, #0
 8004010:	d009      	beq.n	8004026 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004012:	4b16      	ldr	r3, [pc, #88]	@ (800406c <HAL_RCC_ClockConfig+0x2cc>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	00db      	lsls	r3, r3, #3
 8004020:	4912      	ldr	r1, [pc, #72]	@ (800406c <HAL_RCC_ClockConfig+0x2cc>)
 8004022:	4313      	orrs	r3, r2
 8004024:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004026:	f000 f829 	bl	800407c <HAL_RCC_GetSysClockFreq>
 800402a:	4601      	mov	r1, r0
 800402c:	4b0f      	ldr	r3, [pc, #60]	@ (800406c <HAL_RCC_ClockConfig+0x2cc>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004034:	22f0      	movs	r2, #240	@ 0xf0
 8004036:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	fa92 f2a2 	rbit	r2, r2
 800403e:	60fa      	str	r2, [r7, #12]
  return result;
 8004040:	68fa      	ldr	r2, [r7, #12]
 8004042:	fab2 f282 	clz	r2, r2
 8004046:	b2d2      	uxtb	r2, r2
 8004048:	40d3      	lsrs	r3, r2
 800404a:	4a09      	ldr	r2, [pc, #36]	@ (8004070 <HAL_RCC_ClockConfig+0x2d0>)
 800404c:	5cd3      	ldrb	r3, [r2, r3]
 800404e:	fa21 f303 	lsr.w	r3, r1, r3
 8004052:	4a08      	ldr	r2, [pc, #32]	@ (8004074 <HAL_RCC_ClockConfig+0x2d4>)
 8004054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004056:	4b08      	ldr	r3, [pc, #32]	@ (8004078 <HAL_RCC_ClockConfig+0x2d8>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4618      	mov	r0, r3
 800405c:	f7fd f9c8 	bl	80013f0 <HAL_InitTick>
  
  return HAL_OK;
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3778      	adds	r7, #120	@ 0x78
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40021000 	.word	0x40021000
 8004070:	08004f10 	.word	0x08004f10
 8004074:	20000004 	.word	0x20000004
 8004078:	20000008 	.word	0x20000008

0800407c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800407c:	b480      	push	{r7}
 800407e:	b087      	sub	sp, #28
 8004080:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004082:	2300      	movs	r3, #0
 8004084:	60fb      	str	r3, [r7, #12]
 8004086:	2300      	movs	r3, #0
 8004088:	60bb      	str	r3, [r7, #8]
 800408a:	2300      	movs	r3, #0
 800408c:	617b      	str	r3, [r7, #20]
 800408e:	2300      	movs	r3, #0
 8004090:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004092:	2300      	movs	r3, #0
 8004094:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004096:	4b1f      	ldr	r3, [pc, #124]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x98>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f003 030c 	and.w	r3, r3, #12
 80040a2:	2b04      	cmp	r3, #4
 80040a4:	d002      	beq.n	80040ac <HAL_RCC_GetSysClockFreq+0x30>
 80040a6:	2b08      	cmp	r3, #8
 80040a8:	d003      	beq.n	80040b2 <HAL_RCC_GetSysClockFreq+0x36>
 80040aa:	e029      	b.n	8004100 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040ac:	4b1a      	ldr	r3, [pc, #104]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x9c>)
 80040ae:	613b      	str	r3, [r7, #16]
      break;
 80040b0:	e029      	b.n	8004106 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	0c9b      	lsrs	r3, r3, #18
 80040b6:	f003 030f 	and.w	r3, r3, #15
 80040ba:	4a18      	ldr	r2, [pc, #96]	@ (800411c <HAL_RCC_GetSysClockFreq+0xa0>)
 80040bc:	5cd3      	ldrb	r3, [r2, r3]
 80040be:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80040c0:	4b14      	ldr	r3, [pc, #80]	@ (8004114 <HAL_RCC_GetSysClockFreq+0x98>)
 80040c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c4:	f003 030f 	and.w	r3, r3, #15
 80040c8:	4a15      	ldr	r2, [pc, #84]	@ (8004120 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040ca:	5cd3      	ldrb	r3, [r2, r3]
 80040cc:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d008      	beq.n	80040ea <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80040d8:	4a0f      	ldr	r2, [pc, #60]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x9c>)
 80040da:	68bb      	ldr	r3, [r7, #8]
 80040dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	fb02 f303 	mul.w	r3, r2, r3
 80040e6:	617b      	str	r3, [r7, #20]
 80040e8:	e007      	b.n	80040fa <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80040ea:	4a0b      	ldr	r2, [pc, #44]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x9c>)
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	fb02 f303 	mul.w	r3, r2, r3
 80040f8:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	613b      	str	r3, [r7, #16]
      break;
 80040fe:	e002      	b.n	8004106 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004100:	4b05      	ldr	r3, [pc, #20]	@ (8004118 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004102:	613b      	str	r3, [r7, #16]
      break;
 8004104:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004106:	693b      	ldr	r3, [r7, #16]
}
 8004108:	4618      	mov	r0, r3
 800410a:	371c      	adds	r7, #28
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr
 8004114:	40021000 	.word	0x40021000
 8004118:	007a1200 	.word	0x007a1200
 800411c:	08004f20 	.word	0x08004f20
 8004120:	08004f30 	.word	0x08004f30

08004124 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b092      	sub	sp, #72	@ 0x48
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800412c:	2300      	movs	r3, #0
 800412e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004130:	2300      	movs	r3, #0
 8004132:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004134:	2300      	movs	r3, #0
 8004136:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 80d2 	beq.w	80042ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004148:	4b4d      	ldr	r3, [pc, #308]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10e      	bne.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004154:	4b4a      	ldr	r3, [pc, #296]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004156:	69db      	ldr	r3, [r3, #28]
 8004158:	4a49      	ldr	r2, [pc, #292]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800415a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800415e:	61d3      	str	r3, [r2, #28]
 8004160:	4b47      	ldr	r3, [pc, #284]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004162:	69db      	ldr	r3, [r3, #28]
 8004164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004168:	60bb      	str	r3, [r7, #8]
 800416a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800416c:	2301      	movs	r3, #1
 800416e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004172:	4b44      	ldr	r3, [pc, #272]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800417a:	2b00      	cmp	r3, #0
 800417c:	d118      	bne.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800417e:	4b41      	ldr	r3, [pc, #260]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4a40      	ldr	r2, [pc, #256]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004184:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004188:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800418a:	f7fd f975 	bl	8001478 <HAL_GetTick>
 800418e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004190:	e008      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004192:	f7fd f971 	bl	8001478 <HAL_GetTick>
 8004196:	4602      	mov	r2, r0
 8004198:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	2b64      	cmp	r3, #100	@ 0x64
 800419e:	d901      	bls.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e1d4      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a4:	4b37      	ldr	r3, [pc, #220]	@ (8004284 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d0f0      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041b0:	4b33      	ldr	r3, [pc, #204]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80041b2:	6a1b      	ldr	r3, [r3, #32]
 80041b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f000 8082 	beq.w	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d07a      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80041da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80041de:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e2:	fa93 f3a3 	rbit	r3, r3
 80041e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80041e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041ea:	fab3 f383 	clz	r3, r3
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	461a      	mov	r2, r3
 80041f2:	4b25      	ldr	r3, [pc, #148]	@ (8004288 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041f4:	4413      	add	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	461a      	mov	r2, r3
 80041fa:	2301      	movs	r3, #1
 80041fc:	6013      	str	r3, [r2, #0]
 80041fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004202:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004206:	fa93 f3a3 	rbit	r3, r3
 800420a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800420c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800420e:	fab3 f383 	clz	r3, r3
 8004212:	b2db      	uxtb	r3, r3
 8004214:	461a      	mov	r2, r3
 8004216:	4b1c      	ldr	r3, [pc, #112]	@ (8004288 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004218:	4413      	add	r3, r2
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	461a      	mov	r2, r3
 800421e:	2300      	movs	r3, #0
 8004220:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004222:	4a17      	ldr	r2, [pc, #92]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004224:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004226:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004228:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d049      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004232:	f7fd f921 	bl	8001478 <HAL_GetTick>
 8004236:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004238:	e00a      	b.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800423a:	f7fd f91d 	bl	8001478 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004248:	4293      	cmp	r3, r2
 800424a:	d901      	bls.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800424c:	2303      	movs	r3, #3
 800424e:	e17e      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8004250:	2302      	movs	r3, #2
 8004252:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004256:	fa93 f3a3 	rbit	r3, r3
 800425a:	627b      	str	r3, [r7, #36]	@ 0x24
 800425c:	2302      	movs	r3, #2
 800425e:	623b      	str	r3, [r7, #32]
 8004260:	6a3b      	ldr	r3, [r7, #32]
 8004262:	fa93 f3a3 	rbit	r3, r3
 8004266:	61fb      	str	r3, [r7, #28]
  return result;
 8004268:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800426a:	fab3 f383 	clz	r3, r3
 800426e:	b2db      	uxtb	r3, r3
 8004270:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d108      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800427a:	4b01      	ldr	r3, [pc, #4]	@ (8004280 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	e00d      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004280:	40021000 	.word	0x40021000
 8004284:	40007000 	.word	0x40007000
 8004288:	10908100 	.word	0x10908100
 800428c:	2302      	movs	r3, #2
 800428e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	fa93 f3a3 	rbit	r3, r3
 8004296:	617b      	str	r3, [r7, #20]
 8004298:	4b9a      	ldr	r3, [pc, #616]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800429a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800429c:	2202      	movs	r2, #2
 800429e:	613a      	str	r2, [r7, #16]
 80042a0:	693a      	ldr	r2, [r7, #16]
 80042a2:	fa92 f2a2 	rbit	r2, r2
 80042a6:	60fa      	str	r2, [r7, #12]
  return result;
 80042a8:	68fa      	ldr	r2, [r7, #12]
 80042aa:	fab2 f282 	clz	r2, r2
 80042ae:	b2d2      	uxtb	r2, r2
 80042b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042b4:	b2d2      	uxtb	r2, r2
 80042b6:	f002 021f 	and.w	r2, r2, #31
 80042ba:	2101      	movs	r1, #1
 80042bc:	fa01 f202 	lsl.w	r2, r1, r2
 80042c0:	4013      	ands	r3, r2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0b9      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80042c6:	4b8f      	ldr	r3, [pc, #572]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	498c      	ldr	r1, [pc, #560]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80042d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d105      	bne.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042e0:	4b88      	ldr	r3, [pc, #544]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	4a87      	ldr	r2, [pc, #540]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d008      	beq.n	800430a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80042f8:	4b82      	ldr	r3, [pc, #520]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fc:	f023 0203 	bic.w	r2, r3, #3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	497f      	ldr	r1, [pc, #508]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004306:	4313      	orrs	r3, r2
 8004308:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 0302 	and.w	r3, r3, #2
 8004312:	2b00      	cmp	r3, #0
 8004314:	d008      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004316:	4b7b      	ldr	r3, [pc, #492]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800431a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	4978      	ldr	r1, [pc, #480]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004324:	4313      	orrs	r3, r2
 8004326:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b00      	cmp	r3, #0
 8004332:	d008      	beq.n	8004346 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004334:	4b73      	ldr	r3, [pc, #460]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004338:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	691b      	ldr	r3, [r3, #16]
 8004340:	4970      	ldr	r1, [pc, #448]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004342:	4313      	orrs	r3, r2
 8004344:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0320 	and.w	r3, r3, #32
 800434e:	2b00      	cmp	r3, #0
 8004350:	d008      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004352:	4b6c      	ldr	r3, [pc, #432]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004356:	f023 0210 	bic.w	r2, r3, #16
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	69db      	ldr	r3, [r3, #28]
 800435e:	4969      	ldr	r1, [pc, #420]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004360:	4313      	orrs	r3, r2
 8004362:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d008      	beq.n	8004382 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004370:	4b64      	ldr	r3, [pc, #400]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800437c:	4961      	ldr	r1, [pc, #388]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800437e:	4313      	orrs	r3, r2
 8004380:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800438a:	2b00      	cmp	r3, #0
 800438c:	d008      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800438e:	4b5d      	ldr	r3, [pc, #372]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004392:	f023 0220 	bic.w	r2, r3, #32
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6a1b      	ldr	r3, [r3, #32]
 800439a:	495a      	ldr	r1, [pc, #360]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800439c:	4313      	orrs	r3, r2
 800439e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d008      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043ac:	4b55      	ldr	r3, [pc, #340]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b8:	4952      	ldr	r1, [pc, #328]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0308 	and.w	r3, r3, #8
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d008      	beq.n	80043dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043ca:	4b4e      	ldr	r3, [pc, #312]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	494b      	ldr	r1, [pc, #300]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0310 	and.w	r3, r3, #16
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d008      	beq.n	80043fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043e8:	4b46      	ldr	r3, [pc, #280]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	699b      	ldr	r3, [r3, #24]
 80043f4:	4943      	ldr	r1, [pc, #268]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004402:	2b00      	cmp	r3, #0
 8004404:	d008      	beq.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004406:	4b3f      	ldr	r3, [pc, #252]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004412:	493c      	ldr	r1, [pc, #240]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004414:	4313      	orrs	r3, r2
 8004416:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004420:	2b00      	cmp	r3, #0
 8004422:	d008      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004424:	4b37      	ldr	r3, [pc, #220]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004428:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004430:	4934      	ldr	r1, [pc, #208]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004432:	4313      	orrs	r3, r2
 8004434:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800443e:	2b00      	cmp	r3, #0
 8004440:	d008      	beq.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004442:	4b30      	ldr	r3, [pc, #192]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004446:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444e:	492d      	ldr	r1, [pc, #180]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004450:	4313      	orrs	r3, r2
 8004452:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d008      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004460:	4b28      	ldr	r3, [pc, #160]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004464:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800446c:	4925      	ldr	r1, [pc, #148]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800446e:	4313      	orrs	r3, r2
 8004470:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d008      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800447e:	4b21      	ldr	r3, [pc, #132]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004482:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	491e      	ldr	r1, [pc, #120]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800448c:	4313      	orrs	r3, r2
 800448e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d008      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800449c:	4b19      	ldr	r3, [pc, #100]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a8:	4916      	ldr	r1, [pc, #88]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d008      	beq.n	80044cc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80044ba:	4b12      	ldr	r3, [pc, #72]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044be:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c6:	490f      	ldr	r1, [pc, #60]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c8:	4313      	orrs	r3, r2
 80044ca:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d008      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80044d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044dc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e4:	4907      	ldr	r1, [pc, #28]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e6:	4313      	orrs	r3, r2
 80044e8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00c      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80044f6:	4b03      	ldr	r3, [pc, #12]	@ (8004504 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fa:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	e002      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004502:	bf00      	nop
 8004504:	40021000 	.word	0x40021000
 8004508:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800450a:	4913      	ldr	r1, [pc, #76]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800450c:	4313      	orrs	r3, r2
 800450e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d008      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800451c:	4b0e      	ldr	r3, [pc, #56]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800451e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004520:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004528:	490b      	ldr	r1, [pc, #44]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800452a:	4313      	orrs	r3, r2
 800452c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d008      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800453a:	4b07      	ldr	r3, [pc, #28]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800453c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004546:	4904      	ldr	r1, [pc, #16]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004548:	4313      	orrs	r3, r2
 800454a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	3748      	adds	r7, #72	@ 0x48
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	40021000 	.word	0x40021000

0800455c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d101      	bne.n	800456e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e049      	b.n	8004602 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d106      	bne.n	8004588 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f7fc fe5e 	bl	8001244 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2202      	movs	r2, #2
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	3304      	adds	r3, #4
 8004598:	4619      	mov	r1, r3
 800459a:	4610      	mov	r0, r2
 800459c:	f000 fa92 	bl	8004ac4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2201      	movs	r2, #1
 80045bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2201      	movs	r2, #1
 80045d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2201      	movs	r2, #1
 80045dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2201      	movs	r2, #1
 80045e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2201      	movs	r2, #1
 80045fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004600:	2300      	movs	r3, #0
}
 8004602:	4618      	mov	r0, r3
 8004604:	3708      	adds	r7, #8
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
	...

0800460c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b01      	cmp	r3, #1
 800461e:	d001      	beq.n	8004624 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e047      	b.n	80046b4 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2202      	movs	r2, #2
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a23      	ldr	r2, [pc, #140]	@ (80046c0 <HAL_TIM_Base_Start+0xb4>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d01d      	beq.n	8004672 <HAL_TIM_Base_Start+0x66>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800463e:	d018      	beq.n	8004672 <HAL_TIM_Base_Start+0x66>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a1f      	ldr	r2, [pc, #124]	@ (80046c4 <HAL_TIM_Base_Start+0xb8>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d013      	beq.n	8004672 <HAL_TIM_Base_Start+0x66>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a1e      	ldr	r2, [pc, #120]	@ (80046c8 <HAL_TIM_Base_Start+0xbc>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d00e      	beq.n	8004672 <HAL_TIM_Base_Start+0x66>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a1c      	ldr	r2, [pc, #112]	@ (80046cc <HAL_TIM_Base_Start+0xc0>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d009      	beq.n	8004672 <HAL_TIM_Base_Start+0x66>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a1b      	ldr	r2, [pc, #108]	@ (80046d0 <HAL_TIM_Base_Start+0xc4>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d004      	beq.n	8004672 <HAL_TIM_Base_Start+0x66>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a19      	ldr	r2, [pc, #100]	@ (80046d4 <HAL_TIM_Base_Start+0xc8>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d115      	bne.n	800469e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	689a      	ldr	r2, [r3, #8]
 8004678:	4b17      	ldr	r3, [pc, #92]	@ (80046d8 <HAL_TIM_Base_Start+0xcc>)
 800467a:	4013      	ands	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2b06      	cmp	r3, #6
 8004682:	d015      	beq.n	80046b0 <HAL_TIM_Base_Start+0xa4>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800468a:	d011      	beq.n	80046b0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0201 	orr.w	r2, r2, #1
 800469a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800469c:	e008      	b.n	80046b0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f042 0201 	orr.w	r2, r2, #1
 80046ac:	601a      	str	r2, [r3, #0]
 80046ae:	e000      	b.n	80046b2 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046b0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3714      	adds	r7, #20
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr
 80046c0:	40012c00 	.word	0x40012c00
 80046c4:	40000400 	.word	0x40000400
 80046c8:	40000800 	.word	0x40000800
 80046cc:	40013400 	.word	0x40013400
 80046d0:	40014000 	.word	0x40014000
 80046d4:	40015000 	.word	0x40015000
 80046d8:	00010007 	.word	0x00010007

080046dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d020      	beq.n	8004740 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	2b00      	cmp	r3, #0
 8004706:	d01b      	beq.n	8004740 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f06f 0202 	mvn.w	r2, #2
 8004710:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2201      	movs	r2, #1
 8004716:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	f003 0303 	and.w	r3, r3, #3
 8004722:	2b00      	cmp	r3, #0
 8004724:	d003      	beq.n	800472e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f9ad 	bl	8004a86 <HAL_TIM_IC_CaptureCallback>
 800472c:	e005      	b.n	800473a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f99f 	bl	8004a72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 f9b0 	bl	8004a9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	f003 0304 	and.w	r3, r3, #4
 8004746:	2b00      	cmp	r3, #0
 8004748:	d020      	beq.n	800478c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f003 0304 	and.w	r3, r3, #4
 8004750:	2b00      	cmp	r3, #0
 8004752:	d01b      	beq.n	800478c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f06f 0204 	mvn.w	r2, #4
 800475c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2202      	movs	r2, #2
 8004762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800476e:	2b00      	cmp	r3, #0
 8004770:	d003      	beq.n	800477a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 f987 	bl	8004a86 <HAL_TIM_IC_CaptureCallback>
 8004778:	e005      	b.n	8004786 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f979 	bl	8004a72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f98a 	bl	8004a9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	f003 0308 	and.w	r3, r3, #8
 8004792:	2b00      	cmp	r3, #0
 8004794:	d020      	beq.n	80047d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f003 0308 	and.w	r3, r3, #8
 800479c:	2b00      	cmp	r3, #0
 800479e:	d01b      	beq.n	80047d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f06f 0208 	mvn.w	r2, #8
 80047a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2204      	movs	r2, #4
 80047ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	69db      	ldr	r3, [r3, #28]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f000 f961 	bl	8004a86 <HAL_TIM_IC_CaptureCallback>
 80047c4:	e005      	b.n	80047d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 f953 	bl	8004a72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f964 	bl	8004a9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	f003 0310 	and.w	r3, r3, #16
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d020      	beq.n	8004824 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f003 0310 	and.w	r3, r3, #16
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d01b      	beq.n	8004824 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f06f 0210 	mvn.w	r2, #16
 80047f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2208      	movs	r2, #8
 80047fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	69db      	ldr	r3, [r3, #28]
 8004802:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004806:	2b00      	cmp	r3, #0
 8004808:	d003      	beq.n	8004812 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f000 f93b 	bl	8004a86 <HAL_TIM_IC_CaptureCallback>
 8004810:	e005      	b.n	800481e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 f92d 	bl	8004a72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	f000 f93e 	bl	8004a9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	2b00      	cmp	r3, #0
 800482c:	d00c      	beq.n	8004848 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	d007      	beq.n	8004848 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f06f 0201 	mvn.w	r2, #1
 8004840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7fc f998 	bl	8000b78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00c      	beq.n	800486c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004858:	2b00      	cmp	r3, #0
 800485a:	d007      	beq.n	800486c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 fb06 	bl	8004e78 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004872:	2b00      	cmp	r3, #0
 8004874:	d00c      	beq.n	8004890 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800487c:	2b00      	cmp	r3, #0
 800487e:	d007      	beq.n	8004890 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f000 fafe 	bl	8004e8c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00c      	beq.n	80048b4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d007      	beq.n	80048b4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80048ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 f8fd 	bl	8004aae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	f003 0320 	and.w	r3, r3, #32
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00c      	beq.n	80048d8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f003 0320 	and.w	r3, r3, #32
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d007      	beq.n	80048d8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f06f 0220 	mvn.w	r2, #32
 80048d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f000 fac6 	bl	8004e64 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048d8:	bf00      	nop
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048ea:	2300      	movs	r3, #0
 80048ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d101      	bne.n	80048fc <HAL_TIM_ConfigClockSource+0x1c>
 80048f8:	2302      	movs	r3, #2
 80048fa:	e0b6      	b.n	8004a6a <HAL_TIM_ConfigClockSource+0x18a>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2202      	movs	r2, #2
 8004908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800491a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800491e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004926:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004938:	d03e      	beq.n	80049b8 <HAL_TIM_ConfigClockSource+0xd8>
 800493a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800493e:	f200 8087 	bhi.w	8004a50 <HAL_TIM_ConfigClockSource+0x170>
 8004942:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004946:	f000 8086 	beq.w	8004a56 <HAL_TIM_ConfigClockSource+0x176>
 800494a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800494e:	d87f      	bhi.n	8004a50 <HAL_TIM_ConfigClockSource+0x170>
 8004950:	2b70      	cmp	r3, #112	@ 0x70
 8004952:	d01a      	beq.n	800498a <HAL_TIM_ConfigClockSource+0xaa>
 8004954:	2b70      	cmp	r3, #112	@ 0x70
 8004956:	d87b      	bhi.n	8004a50 <HAL_TIM_ConfigClockSource+0x170>
 8004958:	2b60      	cmp	r3, #96	@ 0x60
 800495a:	d050      	beq.n	80049fe <HAL_TIM_ConfigClockSource+0x11e>
 800495c:	2b60      	cmp	r3, #96	@ 0x60
 800495e:	d877      	bhi.n	8004a50 <HAL_TIM_ConfigClockSource+0x170>
 8004960:	2b50      	cmp	r3, #80	@ 0x50
 8004962:	d03c      	beq.n	80049de <HAL_TIM_ConfigClockSource+0xfe>
 8004964:	2b50      	cmp	r3, #80	@ 0x50
 8004966:	d873      	bhi.n	8004a50 <HAL_TIM_ConfigClockSource+0x170>
 8004968:	2b40      	cmp	r3, #64	@ 0x40
 800496a:	d058      	beq.n	8004a1e <HAL_TIM_ConfigClockSource+0x13e>
 800496c:	2b40      	cmp	r3, #64	@ 0x40
 800496e:	d86f      	bhi.n	8004a50 <HAL_TIM_ConfigClockSource+0x170>
 8004970:	2b30      	cmp	r3, #48	@ 0x30
 8004972:	d064      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0x15e>
 8004974:	2b30      	cmp	r3, #48	@ 0x30
 8004976:	d86b      	bhi.n	8004a50 <HAL_TIM_ConfigClockSource+0x170>
 8004978:	2b20      	cmp	r3, #32
 800497a:	d060      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0x15e>
 800497c:	2b20      	cmp	r3, #32
 800497e:	d867      	bhi.n	8004a50 <HAL_TIM_ConfigClockSource+0x170>
 8004980:	2b00      	cmp	r3, #0
 8004982:	d05c      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0x15e>
 8004984:	2b10      	cmp	r3, #16
 8004986:	d05a      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0x15e>
 8004988:	e062      	b.n	8004a50 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800499a:	f000 f9b7 	bl	8004d0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80049ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68ba      	ldr	r2, [r7, #8]
 80049b4:	609a      	str	r2, [r3, #8]
      break;
 80049b6:	e04f      	b.n	8004a58 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80049c8:	f000 f9a0 	bl	8004d0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689a      	ldr	r2, [r3, #8]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80049da:	609a      	str	r2, [r3, #8]
      break;
 80049dc:	e03c      	b.n	8004a58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049ea:	461a      	mov	r2, r3
 80049ec:	f000 f914 	bl	8004c18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	2150      	movs	r1, #80	@ 0x50
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 f96d 	bl	8004cd6 <TIM_ITRx_SetConfig>
      break;
 80049fc:	e02c      	b.n	8004a58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	f000 f933 	bl	8004c76 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2160      	movs	r1, #96	@ 0x60
 8004a16:	4618      	mov	r0, r3
 8004a18:	f000 f95d 	bl	8004cd6 <TIM_ITRx_SetConfig>
      break;
 8004a1c:	e01c      	b.n	8004a58 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	f000 f8f4 	bl	8004c18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2140      	movs	r1, #64	@ 0x40
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 f94d 	bl	8004cd6 <TIM_ITRx_SetConfig>
      break;
 8004a3c:	e00c      	b.n	8004a58 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4619      	mov	r1, r3
 8004a48:	4610      	mov	r0, r2
 8004a4a:	f000 f944 	bl	8004cd6 <TIM_ITRx_SetConfig>
      break;
 8004a4e:	e003      	b.n	8004a58 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	73fb      	strb	r3, [r7, #15]
      break;
 8004a54:	e000      	b.n	8004a58 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004a56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a7a:	bf00      	nop
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a84:	4770      	bx	lr

08004a86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b083      	sub	sp, #12
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a8e:	bf00      	nop
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr

08004aae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b083      	sub	sp, #12
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ab6:	bf00      	nop
 8004ab8:	370c      	adds	r7, #12
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr
	...

08004ac4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b085      	sub	sp, #20
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a48      	ldr	r2, [pc, #288]	@ (8004bf8 <TIM_Base_SetConfig+0x134>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d013      	beq.n	8004b04 <TIM_Base_SetConfig+0x40>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ae2:	d00f      	beq.n	8004b04 <TIM_Base_SetConfig+0x40>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a45      	ldr	r2, [pc, #276]	@ (8004bfc <TIM_Base_SetConfig+0x138>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d00b      	beq.n	8004b04 <TIM_Base_SetConfig+0x40>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a44      	ldr	r2, [pc, #272]	@ (8004c00 <TIM_Base_SetConfig+0x13c>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d007      	beq.n	8004b04 <TIM_Base_SetConfig+0x40>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a43      	ldr	r2, [pc, #268]	@ (8004c04 <TIM_Base_SetConfig+0x140>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d003      	beq.n	8004b04 <TIM_Base_SetConfig+0x40>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	4a42      	ldr	r2, [pc, #264]	@ (8004c08 <TIM_Base_SetConfig+0x144>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d108      	bne.n	8004b16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a37      	ldr	r2, [pc, #220]	@ (8004bf8 <TIM_Base_SetConfig+0x134>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d01f      	beq.n	8004b5e <TIM_Base_SetConfig+0x9a>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b24:	d01b      	beq.n	8004b5e <TIM_Base_SetConfig+0x9a>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a34      	ldr	r2, [pc, #208]	@ (8004bfc <TIM_Base_SetConfig+0x138>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d017      	beq.n	8004b5e <TIM_Base_SetConfig+0x9a>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a33      	ldr	r2, [pc, #204]	@ (8004c00 <TIM_Base_SetConfig+0x13c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d013      	beq.n	8004b5e <TIM_Base_SetConfig+0x9a>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a32      	ldr	r2, [pc, #200]	@ (8004c04 <TIM_Base_SetConfig+0x140>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00f      	beq.n	8004b5e <TIM_Base_SetConfig+0x9a>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a32      	ldr	r2, [pc, #200]	@ (8004c0c <TIM_Base_SetConfig+0x148>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d00b      	beq.n	8004b5e <TIM_Base_SetConfig+0x9a>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a31      	ldr	r2, [pc, #196]	@ (8004c10 <TIM_Base_SetConfig+0x14c>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d007      	beq.n	8004b5e <TIM_Base_SetConfig+0x9a>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	4a30      	ldr	r2, [pc, #192]	@ (8004c14 <TIM_Base_SetConfig+0x150>)
 8004b52:	4293      	cmp	r3, r2
 8004b54:	d003      	beq.n	8004b5e <TIM_Base_SetConfig+0x9a>
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	4a2b      	ldr	r2, [pc, #172]	@ (8004c08 <TIM_Base_SetConfig+0x144>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d108      	bne.n	8004b70 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	4313      	orrs	r3, r2
 8004b6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	695b      	ldr	r3, [r3, #20]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68fa      	ldr	r2, [r7, #12]
 8004b82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	689a      	ldr	r2, [r3, #8]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a18      	ldr	r2, [pc, #96]	@ (8004bf8 <TIM_Base_SetConfig+0x134>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d013      	beq.n	8004bc4 <TIM_Base_SetConfig+0x100>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a19      	ldr	r2, [pc, #100]	@ (8004c04 <TIM_Base_SetConfig+0x140>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d00f      	beq.n	8004bc4 <TIM_Base_SetConfig+0x100>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	4a19      	ldr	r2, [pc, #100]	@ (8004c0c <TIM_Base_SetConfig+0x148>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d00b      	beq.n	8004bc4 <TIM_Base_SetConfig+0x100>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a18      	ldr	r2, [pc, #96]	@ (8004c10 <TIM_Base_SetConfig+0x14c>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d007      	beq.n	8004bc4 <TIM_Base_SetConfig+0x100>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a17      	ldr	r2, [pc, #92]	@ (8004c14 <TIM_Base_SetConfig+0x150>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d003      	beq.n	8004bc4 <TIM_Base_SetConfig+0x100>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a12      	ldr	r2, [pc, #72]	@ (8004c08 <TIM_Base_SetConfig+0x144>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d103      	bne.n	8004bcc <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	691a      	ldr	r2, [r3, #16]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	f003 0301 	and.w	r3, r3, #1
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d105      	bne.n	8004bea <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	f023 0201 	bic.w	r2, r3, #1
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	611a      	str	r2, [r3, #16]
  }
}
 8004bea:	bf00      	nop
 8004bec:	3714      	adds	r7, #20
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	40012c00 	.word	0x40012c00
 8004bfc:	40000400 	.word	0x40000400
 8004c00:	40000800 	.word	0x40000800
 8004c04:	40013400 	.word	0x40013400
 8004c08:	40015000 	.word	0x40015000
 8004c0c:	40014000 	.word	0x40014000
 8004c10:	40014400 	.word	0x40014400
 8004c14:	40014800 	.word	0x40014800

08004c18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b087      	sub	sp, #28
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6a1b      	ldr	r3, [r3, #32]
 8004c28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	f023 0201 	bic.w	r2, r3, #1
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	011b      	lsls	r3, r3, #4
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	f023 030a 	bic.w	r3, r3, #10
 8004c54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	693a      	ldr	r2, [r7, #16]
 8004c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	697a      	ldr	r2, [r7, #20]
 8004c68:	621a      	str	r2, [r3, #32]
}
 8004c6a:	bf00      	nop
 8004c6c:	371c      	adds	r7, #28
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr

08004c76 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b087      	sub	sp, #28
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	60f8      	str	r0, [r7, #12]
 8004c7e:	60b9      	str	r1, [r7, #8]
 8004c80:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	f023 0210 	bic.w	r2, r3, #16
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	699b      	ldr	r3, [r3, #24]
 8004c98:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ca0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	031b      	lsls	r3, r3, #12
 8004ca6:	693a      	ldr	r2, [r7, #16]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004cb2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	693a      	ldr	r2, [r7, #16]
 8004cc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	697a      	ldr	r2, [r7, #20]
 8004cc8:	621a      	str	r2, [r3, #32]
}
 8004cca:	bf00      	nop
 8004ccc:	371c      	adds	r7, #28
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b085      	sub	sp, #20
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
 8004cde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	689b      	ldr	r3, [r3, #8]
 8004ce4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cee:	683a      	ldr	r2, [r7, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	f043 0307 	orr.w	r3, r3, #7
 8004cf8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	68fa      	ldr	r2, [r7, #12]
 8004cfe:	609a      	str	r2, [r3, #8]
}
 8004d00:	bf00      	nop
 8004d02:	3714      	adds	r7, #20
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b087      	sub	sp, #28
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	607a      	str	r2, [r7, #4]
 8004d18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	021a      	lsls	r2, r3, #8
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	431a      	orrs	r2, r3
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	609a      	str	r2, [r3, #8]
}
 8004d40:	bf00      	nop
 8004d42:	371c      	adds	r7, #28
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d101      	bne.n	8004d64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d60:	2302      	movs	r3, #2
 8004d62:	e06d      	b.n	8004e40 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2202      	movs	r2, #2
 8004d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a30      	ldr	r2, [pc, #192]	@ (8004e4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d009      	beq.n	8004da2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a2f      	ldr	r2, [pc, #188]	@ (8004e50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d004      	beq.n	8004da2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a2d      	ldr	r2, [pc, #180]	@ (8004e54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d108      	bne.n	8004db4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004da8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	68fa      	ldr	r2, [r7, #12]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	68fa      	ldr	r2, [r7, #12]
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	68fa      	ldr	r2, [r7, #12]
 8004dcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a1e      	ldr	r2, [pc, #120]	@ (8004e4c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004dd4:	4293      	cmp	r3, r2
 8004dd6:	d01d      	beq.n	8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004de0:	d018      	beq.n	8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4a1c      	ldr	r2, [pc, #112]	@ (8004e58 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d013      	beq.n	8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a1a      	ldr	r2, [pc, #104]	@ (8004e5c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004df2:	4293      	cmp	r3, r2
 8004df4:	d00e      	beq.n	8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4a15      	ldr	r2, [pc, #84]	@ (8004e50 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d009      	beq.n	8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4a16      	ldr	r2, [pc, #88]	@ (8004e60 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004e06:	4293      	cmp	r3, r2
 8004e08:	d004      	beq.n	8004e14 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a11      	ldr	r2, [pc, #68]	@ (8004e54 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d10c      	bne.n	8004e2e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e1a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	2201      	movs	r2, #1
 8004e32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3714      	adds	r7, #20
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr
 8004e4c:	40012c00 	.word	0x40012c00
 8004e50:	40013400 	.word	0x40013400
 8004e54:	40015000 	.word	0x40015000
 8004e58:	40000400 	.word	0x40000400
 8004e5c:	40000800 	.word	0x40000800
 8004e60:	40014000 	.word	0x40014000

08004e64 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <memset>:
 8004ea0:	4402      	add	r2, r0
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d100      	bne.n	8004eaa <memset+0xa>
 8004ea8:	4770      	bx	lr
 8004eaa:	f803 1b01 	strb.w	r1, [r3], #1
 8004eae:	e7f9      	b.n	8004ea4 <memset+0x4>

08004eb0 <__libc_init_array>:
 8004eb0:	b570      	push	{r4, r5, r6, lr}
 8004eb2:	4d0d      	ldr	r5, [pc, #52]	@ (8004ee8 <__libc_init_array+0x38>)
 8004eb4:	4c0d      	ldr	r4, [pc, #52]	@ (8004eec <__libc_init_array+0x3c>)
 8004eb6:	1b64      	subs	r4, r4, r5
 8004eb8:	10a4      	asrs	r4, r4, #2
 8004eba:	2600      	movs	r6, #0
 8004ebc:	42a6      	cmp	r6, r4
 8004ebe:	d109      	bne.n	8004ed4 <__libc_init_array+0x24>
 8004ec0:	4d0b      	ldr	r5, [pc, #44]	@ (8004ef0 <__libc_init_array+0x40>)
 8004ec2:	4c0c      	ldr	r4, [pc, #48]	@ (8004ef4 <__libc_init_array+0x44>)
 8004ec4:	f000 f818 	bl	8004ef8 <_init>
 8004ec8:	1b64      	subs	r4, r4, r5
 8004eca:	10a4      	asrs	r4, r4, #2
 8004ecc:	2600      	movs	r6, #0
 8004ece:	42a6      	cmp	r6, r4
 8004ed0:	d105      	bne.n	8004ede <__libc_init_array+0x2e>
 8004ed2:	bd70      	pop	{r4, r5, r6, pc}
 8004ed4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ed8:	4798      	blx	r3
 8004eda:	3601      	adds	r6, #1
 8004edc:	e7ee      	b.n	8004ebc <__libc_init_array+0xc>
 8004ede:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ee2:	4798      	blx	r3
 8004ee4:	3601      	adds	r6, #1
 8004ee6:	e7f2      	b.n	8004ece <__libc_init_array+0x1e>
 8004ee8:	08004f40 	.word	0x08004f40
 8004eec:	08004f40 	.word	0x08004f40
 8004ef0:	08004f40 	.word	0x08004f40
 8004ef4:	08004f44 	.word	0x08004f44

08004ef8 <_init>:
 8004ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004efa:	bf00      	nop
 8004efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004efe:	bc08      	pop	{r3}
 8004f00:	469e      	mov	lr, r3
 8004f02:	4770      	bx	lr

08004f04 <_fini>:
 8004f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f06:	bf00      	nop
 8004f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f0a:	bc08      	pop	{r3}
 8004f0c:	469e      	mov	lr, r3
 8004f0e:	4770      	bx	lr
