{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713959822367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713959822367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 14:57:02 2024 " "Processing started: Wed Apr 24 14:57:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713959822367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713959822367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_g29_p2 -c lab2_g29_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_g29_p2 -c lab2_g29_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713959822367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713959822593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713959822593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2_g29_p2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab2_g29_p2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_g29_p2 " "Found entity 1: lab2_g29_p2" {  } { { "lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/lab2_g29_p2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713959830689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab2_g29_p2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab2_g29_p2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab2_g29_p2 " "Found entity 1: tb_lab2_g29_p2" {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713959830689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(13) " "Verilog HDL error at tb_lab2_g29_p2.sv(13): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(14) " "Verilog HDL error at tb_lab2_g29_p2.sv(14): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(15) " "Verilog HDL error at tb_lab2_g29_p2.sv(15): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(16) " "Verilog HDL error at tb_lab2_g29_p2.sv(16): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(17) " "Verilog HDL error at tb_lab2_g29_p2.sv(17): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(18) " "Verilog HDL error at tb_lab2_g29_p2.sv(18): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 18 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(19) " "Verilog HDL error at tb_lab2_g29_p2.sv(19): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 19 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(20) " "Verilog HDL error at tb_lab2_g29_p2.sv(20): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(22) " "Verilog HDL error at tb_lab2_g29_p2.sv(22): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(23) " "Verilog HDL error at tb_lab2_g29_p2.sv(23): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 23 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(24) " "Verilog HDL error at tb_lab2_g29_p2.sv(24): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 24 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(25) " "Verilog HDL error at tb_lab2_g29_p2.sv(25): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(26) " "Verilog HDL error at tb_lab2_g29_p2.sv(26): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(27) " "Verilog HDL error at tb_lab2_g29_p2.sv(27): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(28) " "Verilog HDL error at tb_lab2_g29_p2.sv(28): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x_4 tb_lab2_g29_p2.sv(29) " "Verilog HDL error at tb_lab2_g29_p2.sv(29): object \"x_4\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "tb_lab2_g29_p2.sv" "" { Text "D:/quartus_lab/lab2/lab2_g29_p2/tb_lab2_g29_p2.sv" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1713959830689 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713959830769 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 24 14:57:10 2024 " "Processing ended: Wed Apr 24 14:57:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713959830769 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713959830769 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713959830769 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713959830769 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 1  " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713959831411 ""}
