{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "12", "@timestamp": "2021-11-12T14:09:50.000050-05:00", "@year": "2021", "@month": "11"}, "ait:date-sort": {"@day": "25", "@year": "2008", "@month": "07"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60024825", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA University of Aveiro"}], "affiliation-id": [{"@afid": "60024825", "@dptid": "104251901"}, {"@afid": "60079336"}], "@dptid": "104251901"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, "citation-title": "Recursive versus iterative algorithms for solving combinatorial search problems in hardware", "abstracts": "The paper analyses and compares alternative iterative and recursive implementations of combinatorial search algorithms in hardware (in field-programmable gate arrays - FPGA, in particular). The results of experiments and comparisons for three widely used problems from this scope are presented, namely for the Boolean satisfiability, binary matrix covering, and graph coloring. The relevant comparative data have been obtained as a result of synthesis and implementation in FPGAs of the respective circuits from VHDL specifications. \u00a9 2008 IEEE.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "IEETA University of Aveiro"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. IEEE Int. Freq. Control Symp. Expos.", "@country": "usa", "issuetitle": "Proceedings - 21st International Conference on VLSI Design, VLSI DESIGN 2008", "volisspag": {"pagerange": {"@first": "255", "@last": "260"}}, "@type": "p", "publicationyear": {"@first": "2008"}, "isbn": [{"@level": "volume", "$": "0769530834", "@length": "10"}, {"@level": "volume", "$": "9780769530833", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagecount": "var.pagings"}, "confevent": {"confname": "21st International Conference on VLSI Design, VLSI DESIGN 2008", "confsponsors": {"confsponsor": "VLSI Society of India", "@complete": "y"}, "confcatnumber": "P3083", "conflocation": {"city-group": "Hyderabad", "@country": "ind"}, "confcode": "72624", "confdate": {"enddate": {"@day": "08", "@year": "2008", "@month": "01"}, "startdate": {"@day": "04", "@year": "2008", "@month": "01"}}}}}, "sourcetitle": "Proceedings of the IEEE International Frequency Control Symposium and Exposition", "article-number": "4450511", "@srcid": "21100513850", "publicationdate": {"year": "2008", "date-text": {"@xfab-added": "true", "$": "2008"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2200"}, {"@type": "CPXCLASS", "classification": [{"$": "921.6"}, {"$": "921.4"}, {"$": "902.2"}, {"$": "723"}, {"$": "722"}, {"$": "721.2"}, {"$": "721.1"}]}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "25", "@year": "2008", "@month": "07"}}, "itemidlist": {"itemid": [{"$": "352013342", "@idtype": "PUI"}, {"$": "20083011403695", "@idtype": "CPX"}, {"$": "47649090802", "@idtype": "SCP"}, {"$": "47649090802", "@idtype": "SGR"}], "ce:doi": "10.1109/VLSI.2008.51"}}, "tail": {"bibliography": {"@refcount": "14", "reference": [{"ref-fulltext": "I. Skliarova and V. Sklyarov, \"Design Methods for FPGA-based Implementation of Combinatorial Search Algorithms\", Proc. of the International Workshop on SoC and MCSoC Design - IWSOC'2006, MoMM'2006, Yogyakarta, Indonesia, December 2006, pp. 359-368.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Design Methods for FPGA-based Implementation of Combinatorial Search Algorithms"}, "refd-itemidlist": {"itemid": {"$": "36849012567", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "359", "@last": "368"}}, "ref-text": "Yogyakarta, Indonesia, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. of the International Workshop on SoC and MCSoC Design - IWSOC'2006, MoMM"}}, {"ref-fulltext": "F.M. Carrano, Data Abstraction and Problem Solving with C++, The Benjamin/Cumming Publishing Comp., Inc., 1995.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1995"}, "refd-itemidlist": {"itemid": {"$": "0003816436", "@idtype": "SGR"}}, "ref-text": "The Benjamin/Cumming Publishing Comp, Inc", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Carrano", "ce:indexed-name": "Carrano F.M."}]}, "ref-sourcetitle": "Data Abstraction and Problem Solving with C"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", Proc. of the FPL'2005, Finland, August 2005, pp. 235-240.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "Finland, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. of the FPL"}}, {"ref-fulltext": "V.Sklyarov, \"FPGA-based implementation of recursive algorithms\", Microprocessors and Microsystems, Special Issue on FPGAs, 2004, vol. 28/5-6, pp 197-211.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems, Special Issue on FPGAs"}}, {"ref-fulltext": "T. Maruyama, M. Takagi, and T. Hoshino, \"Hardware Implementation Techniques for Recursive Calls and Loops\", Proc. of the 9th International Workshop on Field-Programmable Logic and Applications, 1999, pp. 450-455.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hardware Implementation Techniques for Recursive Calls and Loops"}, "refd-itemidlist": {"itemid": {"$": "84862137248", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "450", "@last": "455"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Takagi", "ce:indexed-name": "Takagi M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. of the 9th International Workshop on Field-Programmable Logic and Applications"}}, {"ref-fulltext": "I. Skliarova, \"Reconfigurable Architectures for Problems of Combinatorial Optimization\", Ph.D. Thesis, University of Aveiro, Portugal, 2004.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable Architectures for Problems of Combinatorial Optimization"}, "refd-itemidlist": {"itemid": {"$": "34547996706", "@idtype": "SGR"}}, "ref-text": "Ph.D. Thesis, University of Aveiro, Portugal", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and B. Pimentel, \"Modeling and FPGA-based implementation of graph coloring algorithms\", Proc. of the 3rd Int. Conference on Autonomous Robots and Agents - ICARA'2006, Palmerston North, New Zealand, December 2006, pp. 443-448.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Modeling and FPGA-based implementation of graph coloring algorithms"}, "refd-itemidlist": {"itemid": {"$": "34547982798", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "443", "@last": "448"}}, "ref-text": "Palmerston North, New Zealand, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. of the 3rd Int. Conference on Autonomous Robots and Agents - ICARA"}}, {"ref-fulltext": "I. Skliarova and A.B. Ferrari, \"The Design and Implementation of a Reconfigurable Processor for Problems of Combinatorial Computation\", Journal of Systems Architecture, Special Issue on Reconfigurable Systems, vol. 49, 2003, pp. 211-226.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "The Design and Implementation of a Reconfigurable Processor for Problems of Combinatorial Computation"}, "refd-itemidlist": {"itemid": {"$": "0141963420", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "49"}, "pagerange": {"@first": "211", "@last": "226"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Journal of Systems Architecture, Special Issue on Reconfigurable Systems"}}, {"ref-fulltext": "A.D. Zakrevski, Logical Synthesis of Cascade Networks, Moscow: Science, 1981.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "1981"}, "refd-itemidlist": {"itemid": {"$": "0004151344", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.D.", "@_fa": "true", "ce:surname": "Zakrevski", "ce:indexed-name": "Zakrevski A.D."}]}, "ref-sourcetitle": "Logical Synthesis of Cascade Networks, Moscow: Science"}}, {"ref-fulltext": "M.W. Moskewicz, C.F. Madigan, Y. Zhao, L. Zhang, and S. Malik, \"Chaff: Engineering an Efficient SAT Solver\", Proc. 38th Design Automation Conference, June 2001, pp. 530-535.", "@id": "10", "ref-info": {"refd-itemidlist": {"itemid": {"$": "0034852165", "@idtype": "SGR"}}, "ref-text": "M.W. Moskewicz, C.F. Madigan, Y. Zhao, L. Zhang, and S. Malik, Chaff: Engineering an Efficient SAT Solver, Proc. 38th Design Automation Conference, June 2001, pp. 530-535."}}, {"ref-fulltext": "J. Gu, P.W. Purdom, J. Franco, and B.W. Wah, \"Algorithms for the Satisfiability (SAT) Problem: A Survey\", DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 35, 1997, pp. 19-151.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Algorithms for the Satisfiability (SAT) Problem: A Survey"}, "refd-itemidlist": {"itemid": {"$": "0001788107", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35"}, "pagerange": {"@first": "19", "@last": "151"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gu", "ce:indexed-name": "Gu J."}, {"@seq": "2", "ce:initials": "P.W.", "@_fa": "true", "ce:surname": "Purdom", "ce:indexed-name": "Purdom P.W."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Franco", "ce:indexed-name": "Franco J."}, {"@seq": "4", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Wah", "ce:indexed-name": "Wah B.W."}]}, "ref-sourcetitle": "DIMACS Series in Discrete Mathematics and Theoretical Computer Science"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and their Use for Digital Control\", IEEE Transactions on VLSI Systems, vol. 7, n. 2, 1999, pp. 222-228.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "M. Almeida, B. Pimentel, V. Sklyarov, and I. Skliarova, \"Design Tools for Rapid Prototyping of Embedded Controllers\", Proc. ICARA'2006, Palmerston North, New Zealand, December 2006, pp. 683-688.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Design Tools for Rapid Prototyping of Embedded Controllers"}, "refd-itemidlist": {"itemid": {"$": "36849023412", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "683", "@last": "688"}}, "ref-text": "Palmerston North, New Zealand, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Almeida", "ce:indexed-name": "Almeida M."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. ICARA"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Recursive and Iterative Algorithms for N-ary Search Problems\", International Federation for Information Processing, vol. 218, 2nd IFIP Symp. on Professional Practice in Artificial Intelligence - AISPP'2006, ed. J. Debenham, 19th IFIP World Computer Congress - WCC'2006, Santiago de Chile, Chile, August 2006, pp. 81-90.", "@id": "14", "ref-info": {"refd-itemidlist": {"itemid": {"$": "84927608470", "@idtype": "SGR"}}, "ref-text": "V. Sklyarov and I. Skliarova, Recursive and Iterative Algorithms for N-ary Search Problems, International Federation for Information Processing, 218, 2nd IFIP Symp. on Professional Practice in Artificial Intelligence - AISPP'2006, ed. J. Debenham, 19th IFIP World Computer Congress - WCC'2006, Santiago de Chile, Chile, August 2006, pp. 81-90."}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-47649090802", "dc:description": "The paper analyses and compares alternative iterative and recursive implementations of combinatorial search algorithms in hardware (in field-programmable gate arrays - FPGA, in particular). The results of experiments and comparisons for three widely used problems from this scope are presented, namely for the Boolean satisfiability, binary matrix covering, and graph coloring. The relevant comparative data have been obtained as a result of synthesis and implementation in FPGAs of the respective circuits from VHDL specifications. \u00a9 2008 IEEE.", "prism:coverDate": "2008-07-25", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/47649090802", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/47649090802"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=47649090802&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=47649090802&origin=inward"}], "prism:isbn": [{"$": "0769530834"}, {"$": "9780769530833"}], "prism:publicationName": "Proceedings of the IEEE International Frequency Control Symposium and Exposition", "source-id": "21100513850", "citedby-count": "3", "subtype": "cp", "prism:pageRange": "255-260", "dc:title": "Recursive versus iterative algorithms for solving combinatorial search problems in hardware", "prism:endingPage": "260", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/VLSI.2008.51", "prism:startingPage": "255", "article-number": "4450511", "dc:identifier": "SCOPUS_ID:47649090802"}, "idxterms": {"mainterm": [{"$": "Binary matrices", "@weight": "a", "@candidate": "n"}, {"$": "Boolean satisfiability (SAT)", "@weight": "a", "@candidate": "n"}, {"$": "Combinatorial search", "@weight": "a", "@candidate": "n"}, {"$": "Comparative data", "@weight": "a", "@candidate": "n"}, {"$": "Graph colorings", "@weight": "a", "@candidate": "n"}, {"$": "In-field", "@weight": "a", "@candidate": "n"}, {"$": "International conferences", "@weight": "a", "@candidate": "n"}, {"$": "Iterative algorithms", "@weight": "a", "@candidate": "n"}, {"$": "VLSI designs", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Engineering (all)", "@code": "2200", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}}