# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../demux_1_16.srcs/sources_1/new/demux_1_16.vhd" \
"../../../../demux_1_16.srcs/sim_1/new/tb_demux_1_16.vhd" \

# Do not sort compile order
nosort
