
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001043                       # Number of seconds simulated
sim_ticks                                  1043283500                       # Number of ticks simulated
final_tick                                 1043283500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74685                       # Simulator instruction rate (inst/s)
host_op_rate                                   123576                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48811093                       # Simulator tick rate (ticks/s)
host_mem_usage                                4338360                       # Number of bytes of host memory used
host_seconds                                    21.37                       # Real time elapsed on the host
sim_insts                                     1596278                       # Number of instructions simulated
sim_ops                                       2641255                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          123648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           77824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             201472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       123648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        123648                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3148                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          118518121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           74595256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             193113377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     118518121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118518121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         118518121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          74595256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            193113377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 201472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  201472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1043136000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.653088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.366199                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.279610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          294     38.63%     38.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          192     25.23%     63.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           96     12.61%     76.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      5.65%     82.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           44      5.78%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      2.37%     90.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      1.58%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.18%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           53      6.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          761                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     61993250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               121018250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19692.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38442.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       193.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    193.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2380                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     331364.68                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1799280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   944955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6468840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             18563190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1977120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       125985390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        49744320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        148610880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              396504135                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            380.054065                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            997395500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3437500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18012000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    591598500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    129541250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      24386250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    276308000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3684240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1943040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16007880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         69454320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             39206310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2374560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       255175890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        61067520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         61321200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              510234960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            489.066452                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            951115000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3253000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      29446000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    232494500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    159017500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      59469500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    559603000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  769385                       # Number of BP lookups
system.cpu.branchPred.condPredicted            769385                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             61160                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               636647                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   36322                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2226                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          636647                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             391703                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           244944                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27138                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      511555                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      173980                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1574                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           551                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      387305                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           475                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    51                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2086568                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             494415                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        4093698                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      769385                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             428025                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1389301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  123052                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  299                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1912                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          878                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    386987                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 16857                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1948343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.474718                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.558865                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   876431     44.98%     44.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    59687      3.06%     48.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    62980      3.23%     51.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40903      2.10%     53.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    69583      3.57%     56.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    59114      3.03%     59.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   137170      7.04%     67.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    75135      3.86%     70.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   567340     29.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1948343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.368732                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.961929                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   406467                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                609009                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    727905                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                143436                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  61526                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                6202109                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  61526                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   479727                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  340841                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2977                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    782690                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                280582                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5886657                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5117                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 110957                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  63222                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  75523                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             7806430                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              14058826                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8398678                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58726                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3570024                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4236406                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                185                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            190                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    554467                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               605025                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              238976                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             78282                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            45299                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5313811                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 645                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4485652                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             39280                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2673200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3506827                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            594                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1948343                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.302291                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.459111                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              775255     39.79%     39.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              193260      9.92%     49.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              185966      9.54%     59.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              174427      8.95%     68.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              173361      8.90%     77.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              160599      8.24%     85.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              144561      7.42%     92.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               93938      4.82%     97.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               46976      2.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1948343                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   57107     94.61%     94.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     94.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     94.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   195      0.32%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     94.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2188      3.62%     98.55% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   179      0.30%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               378      0.63%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              316      0.52%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             80729      1.80%      1.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3616466     80.62%     82.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2210      0.05%     82.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  2168      0.05%     82.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17286      0.39%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  44      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               574119     12.80%     95.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              181356      4.04%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            7221      0.16%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           4053      0.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4485652                       # Type of FU issued
system.cpu.iq.rate                           2.149775                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       60363                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013457                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           10947954                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7943090                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4171494                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               71336                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              44729                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        32612                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4429267                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   36019                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   4524932                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads            54429                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads        11096                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       290548                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          755                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       121302                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            61                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  61526                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  318967                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8935                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5314456                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              2827                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                605025                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               238976                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                289                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    173                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8740                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            203                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25112                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        55624                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                80736                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4257808                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                487806                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            157067                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       661653                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   425101                       # Number of branches executed
system.cpu.iew.exec_stores                     173847                       # Number of stores executed
system.cpu.iew.exec_rate                     2.040580                       # Inst execution rate
system.cpu.iew.wb_sent                        4229047                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4204106                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3215182                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4974420                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.014843                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.646343                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2673309                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             61411                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                114                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         8549                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      1570036                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.682289                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.297127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       662489     42.20%     42.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       356415     22.70%     64.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       178560     11.37%     76.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       132294      8.43%     84.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        59745      3.81%     88.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        35269      2.25%     90.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        15625      1.00%     91.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        15349      0.98%     92.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       114290      7.28%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1570036                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1596278                       # Number of instructions committed
system.cpu.commit.committedOps                2641255                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         432151                       # Number of memory references committed
system.cpu.commit.loads                        314477                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     287036                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      31111                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2592708                       # Number of committed integer instructions.
system.cpu.commit.function_calls                18273                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        26706      1.01%      1.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2161993     81.85%     82.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2139      0.08%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1984      0.08%     83.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          16282      0.62%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          309600     11.72%     95.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         114196      4.32%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         4877      0.18%     99.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3478      0.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2641255                       # Class of committed instruction
system.cpu.commit.bw_lim_events                114290                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6770310                       # The number of ROB reads
system.cpu.rob.rob_writes                    11011591                       # The number of ROB writes
system.cpu.timesIdled                            1665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          138225                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1596278                       # Number of Instructions Simulated
system.cpu.committedOps                       2641255                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.307146                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.307146                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.765026                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.765026                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5657038                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3534391                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     52809                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    28402                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2080310                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1917244                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1683347                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               687                       # number of replacements
system.cpu.dcache.tags.tagsinuse           728.343439                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              204461                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               687                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            297.614265                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   728.343439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.711273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.711273                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          904                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          711                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1170391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1170391                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       465330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465330                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       116763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         116763                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        582093                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           582093                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       582093                       # number of overall hits
system.cpu.dcache.overall_hits::total          582093                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1289                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1289                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1018                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2307                       # number of overall misses
system.cpu.dcache.overall_misses::total          2307                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     65843000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     65843000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     79292000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     79292000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    145135000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    145135000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    145135000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    145135000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       466619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       466619                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       117781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       117781                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       584400                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       584400                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       584400                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       584400                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002762                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008643                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008643                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003948                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003948                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003948                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003948                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51080.682700                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51080.682700                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77889.980354                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77889.980354                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62910.706545                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62910.706545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62910.706545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62910.706545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          771                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          467                       # number of writebacks
system.cpu.dcache.writebacks::total               467                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          714                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          714                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          716                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          716                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          575                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          575                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1016                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1591                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1591                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1591                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     35343500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     35343500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     78181000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78181000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    113524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    113524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    113524500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    113524500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008626                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002722                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002722                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002722                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002722                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61466.956522                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61466.956522                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76949.803150                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76949.803150                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 71354.179761                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71354.179761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 71354.179761                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71354.179761                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3598                       # number of replacements
system.cpu.icache.tags.tagsinuse           488.595392                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              295491                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.126459                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   488.595392                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.954288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954288                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            778079                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           778079                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       381942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          381942                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        381942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           381942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       381942                       # number of overall hits
system.cpu.icache.overall_hits::total          381942                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5045                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5045                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5045                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5045                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5045                       # number of overall misses
system.cpu.icache.overall_misses::total          5045                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    263680996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    263680996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    263680996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    263680996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    263680996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    263680996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       386987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       386987                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       386987                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       386987                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       386987                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       386987                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.013037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.013037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.013037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52265.806938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52265.806938                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 52265.806938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52265.806938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 52265.806938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52265.806938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2226                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                61                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.491803                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3598                       # number of writebacks
system.cpu.icache.writebacks::total              3598                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          939                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          939                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          939                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          939                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          939                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          939                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4106                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4106                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4106                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4106                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4106                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4106                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    203878996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    203878996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    203878996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    203878996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    203878996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    203878996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010610                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 49653.920117                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49653.920117                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 49653.920117                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49653.920117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 49653.920117                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49653.920117                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2336.245372                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1455.827180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        880.418193                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.044428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.026868                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.071297                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          813                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.096069                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     82956                       # Number of tag accesses
system.l2.tags.data_accesses                    82956                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          467                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              467                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3592                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3592                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   104                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            2172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2172                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               271                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  2172                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   375                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2547                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 2172                       # number of overall hits
system.l2.overall_hits::cpu.data                  375                       # number of overall hits
system.l2.overall_hits::total                    2547                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              913                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 913                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1934                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1934                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             303                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1934                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1216                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3150                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1934                       # number of overall misses
system.l2.overall_misses::cpu.data               1216                       # number of overall misses
system.l2.overall_misses::total                  3150                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     75639500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      75639500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    174780500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    174780500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     31519000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31519000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     174780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     107158500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        281939000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    174780500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    107158500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       281939000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          467                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3592                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3592                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4106                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1591                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5697                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4106                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1591                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5697                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.897738                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897738                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.471018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.471018                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.527875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.527875                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.471018                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.764299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.552923                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.471018                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.764299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.552923                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82847.207010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82847.207010                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 90372.543950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90372.543950                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 104023.102310                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104023.102310                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 90372.543950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88123.766447                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89504.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 90372.543950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88123.766447                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89504.444444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            913                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1933                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1933                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          303                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1216                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3149                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1216                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3149                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     66509500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66509500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    155430000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    155430000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     28489000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     28489000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    155430000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     94998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    250428500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    155430000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     94998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    250428500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.897738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.897738                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.470774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.470774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.527875                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.527875                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.470774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.764299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.552747                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.470774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.764299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.552747                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72847.207010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72847.207010                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80408.691154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80408.691154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94023.102310                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94023.102310                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 80408.691154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78123.766447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79526.357574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 80408.691154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78123.766447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79526.357574                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3148                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2235                       # Transaction distribution
system.membus.trans_dist::ReadExReq               913                       # Transaction distribution
system.membus.trans_dist::ReadExResp              913                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2235                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       201472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       201472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  201472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3148                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3888000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16714250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         9982                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         4285                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1043283500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3598                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1017                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4106                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          574                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       492992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       131712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 624704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032439                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5691     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9056000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6157999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2388995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
