<div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 90.2786%;"><colgroup><col style="width: 9.26704%;"/><col style="width: 22.8595%;"/><col style="width: 19.2898%;"/><col style="width: 42.4924%;"/><col style="width: 6.1113%;"/></colgroup><tbody><tr><th class="confluenceTh">Module</th><th class="confluenceTh">Coverage (Statement/Condition/Expression)</th><th class="confluenceTh">Statement</th><th class="confluenceTh">Comment</th><th class="confluenceTh">Need to Write Waiver</th></tr><tr><td class="confluenceTd">u_ncr_pmon</td><td class="confluenceTd">95.22/0/2.66</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><p>DIICNTCR*_OverFlowStatus_wr</p><p>DIICNTCR*_CountVal_wr</p><p>DIICNTCR*_CountSatVal_wr</p></td><td class="confluenceTd"><p>In General need to hit counter overflows. This accounts for a good bit of the PMON.</p><p><br/></p></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">*</td><td class="confluenceTd">Not all counters covered the same. Possibly merge u_CoreCount blocks.</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">u_dii_unit</td><td class="confluenceTd">99.62/89.5/88.5</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">wire dtw_req_UCE = *</td><td class="confluenceTd">Need to hit header, message, and data UCE for dtw_reqs</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">wtt</td><td class="confluenceTd">100/-/98.79</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">oldest_entry_set[*]</td><td class="confluenceTd">wtt_entry9_valid is 0 when axi_depend is 1.axi_depend being 1 implies the valid. </td><td class="confluenceTd">Yes</td></tr><tr><td class="confluenceTd">trace_capture</td><td class="confluenceTd">100/100/84</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">trace_capture_smi_msg_captured_vec</td><td class="confluenceTd">Need backpressure on the trace capture messages</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">*</td><td class="confluenceTd">Need more stimulus to cover all accumulators evenly.</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">rtt</td><td class="confluenceTd">100/-/87.98</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">oldest_entry_set[*]</td><td class="confluenceTd">wtt_entry9_valid is 0 when axi_depend is 1.axi_depend being 1 implies the valid. </td><td class="confluenceTd">Yes</td></tr><tr><td class="confluenceTd">pipe_control</td><td class="confluenceTd">100/100/94.28</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">assign wtt_allocate_new_entry =</td><td class="confluenceTd">Need to cover running out of Write AXI Ids</td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">wire mpf1_valid = </td><td class="confluenceTd">Can we have cacheable = 1 go to the DII. If so we need that. </td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd">dtw_req</td><td class="confluenceTd">100/88.88/98.98</td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">wire dtw_req_slv_valid_mask</td><td class="confluenceTd">The DII needs to receive a DTWReq with a cmstatus error. At the moment we only cover that when an UCE occurs. </td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">wire mpf1_valid = </td><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td></tr><tr><td class="confluenceTd"><br/></td><td class="confluenceTd"><br/></td><td class="confluenceTd">assign in_last_axi_beat = </td><td class="confluenceTd">dtw_req_slv_valid not 0 and req_slv_last be 1. Valid and last come in together always?</td><td class="confluenceTd">Mabey Yes</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">assign *_cm_status</td><td colspan="1" class="confluenceTd">Not hitting SLVERR or DECERR, only EXOK responses on the native interface.</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">assign in_stretch_last = </td><td colspan="1" class="confluenceTd"><p>Need random write stimulus that is:</p><ul style="list-style-type: square;"><li>Non Modifiable</li><li>MPF1 is an INCR</li><li>From a Narrow Interface</li><li>Full Cache Line Transactions</li><li>Unaligned Address</li></ul><p>To target more cases. Need to see if this is covered elsewhere at all. But above would help.</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">assign narrow_initial_beat_in = </td><td colspan="1" class="confluenceTd">Need to look more into this.</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">Need an UCE specifically on the last beat of a DTW</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">dtr_req</td><td colspan="1" class="confluenceTd">99.84/92.3097.32</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">wire mpf1_valid = </td><td colspan="1" class="confluenceTd">Can we have cacheable = 1 go to the DII. If so we need that. </td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">assign narrow_done</td><td colspan="1" class="confluenceTd">?</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>default : begin</p><p> beat_number_n_trans_mask</p></td><td colspan="1" class="confluenceTd">Cant hit default case. Only transactions of 1,2,4 beats</td><td colspan="1" class="confluenceTd">Yes</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>wire dbad_in = </p><p>And a bunch more lines</p></td><td colspan="1" class="confluenceTd">No Memories to have uncorrectable error.</td><td colspan="1" class="confluenceTd">Yes</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>beat_dbad = ..</p><p>And a bunch more lines</p></td><td colspan="1" class="confluenceTd">Not merging in dbad to beats that are good. Do we run all of the error merging tests here?</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">Beat 3 cannot be the last beat.</td><td colspan="1" class="confluenceTd">Yes</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">Need transactions where mpf1 field indicaces a smaller transaction than SMI Size. For example have a smi size of 64B but just have mpf1 indicate an 16B transaction.</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">dii_pma</td><td colspan="1" class="confluenceTd">94.44/-/100</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">No Aborts of the PMA</td><td colspan="1" class="confluenceTd">Yes</td></tr><tr><td colspan="1" class="confluenceTd">dii_depnd_checker</td><td colspan="1" class="confluenceTd">100/71/42/83.61</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">AXI Depnd implies Entry Valid</td><td colspan="1" class="confluenceTd">Yes</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">In General need to run longer, possibly more intensive dependency tests</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">dii_csr</td><td colspan="1" class="confluenceTd">99.28/80/88.69</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">Need to have a dtw_dbg_rsp with a wrong target ID.</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">No Correctible Errors</td><td colspan="1" class="confluenceTd">Yes</td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>wire brresp_err = </p><p>And a lot more lines</p></td><td colspan="1" class="confluenceTd">Need BRESP Errors</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">Need PMON Overflow Condition hit.</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">cmd_req</td><td colspan="1" class="confluenceTd">100/99.3/99.9</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Assign cmd_req_fifo_in_valid</td><td colspan="1" class="confluenceTd">Need incoming CMStatus error without it being an uncorrectable error. (This might not be possible)</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">dii_axi_intf</td><td colspan="1" class="confluenceTd">99.38/100/99.07</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">Assigning AxCache</td><td colspan="1" class="confluenceTd">For both reads and writes need {st,vz,or} = {0,1,10}</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd">concerto_mux</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">dtw_dbg_rx - Need correctible errors in the header and message</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">*</td><td colspan="1" class="confluenceTd">dtw_req_rx - Need uncorrectible errors in the header and message</td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div>