
Loading design for application trce from file seebetter20_seebetter20.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Speed:       3
Loading device for application trce from file 'mj5g21x17.nph' in environment C:/Program Files/Lattice/diamond/1.3/ispfpga.
Package Status:               Final          Version 1.26
Speed Hardware Data Status: Version 1.69
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond_1.3_Production (92)
Wed Jun 27 17:27:28 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o SeeBetter20_SeeBetter20.twr SeeBetter20_SeeBetter20.ncd SeeBetter20_SeeBetter20.prf 
Design file:     seebetter20_seebetter20.ncd
Preference file: seebetter20_seebetter20.prf
Device,speed:    LCMXO2280C,3
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_2  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:              10.265ns  (38.0% logic, 62.0% route), 12 logic levels.

 Constraint Details:

     10.265ns physical path delay ADCStateMachine_2/SLICE_297 to SLICE_365 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.665ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_297 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R7C12D.CLK to      R7C12D.Q0 ADCStateMachine_2/SLICE_297 (from IfClockxCI_c)
ROUTE         9     2.030      R7C12D.Q0 to      R3C14B.A0 ADCStateMachine_2/CountColxDP_2
A0TOFCO_DE  ---     0.882      R3C14B.A0 to     R3C14B.FCO ADCStateMachine_2/SLICE_26
ROUTE         1     0.000     R3C14B.FCO to     R3C14C.FCI ADCStateMachine_2/un13_nobxs_cry_3
FCITOFCO_D  ---     0.141     R3C14C.FCI to     R3C14C.FCO ADCStateMachine_2/SLICE_25
ROUTE         1     0.000     R3C14C.FCO to     R3C14D.FCI ADCStateMachine_2/un13_nobxs_cry_5
FCITOFCO_D  ---     0.141     R3C14D.FCI to     R3C14D.FCO ADCStateMachine_2/SLICE_24
ROUTE         1     0.000     R3C14D.FCO to     R3C15A.FCI ADCStateMachine_2/un13_nobxs_cry_7
FCITOFCO_D  ---     0.141     R3C15A.FCI to     R3C15A.FCO ADCStateMachine_2/SLICE_23
ROUTE         1     0.000     R3C15A.FCO to     R3C15B.FCI ADCStateMachine_2/un13_nobxs_cry_9
FCITOFCO_D  ---     0.141     R3C15B.FCI to     R3C15B.FCO ADCStateMachine_2/SLICE_22
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI ADCStateMachine_2/un13_nobxs_cry_11
FCITOFCO_D  ---     0.141     R3C15C.FCI to     R3C15C.FCO ADCStateMachine_2/SLICE_21
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI ADCStateMachine_2/un13_nobxs_cry_13
FCITOFCO_D  ---     0.141     R3C15D.FCI to     R3C15D.FCO ADCStateMachine_2/SLICE_20
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI ADCStateMachine_2/un13_nobxs_cry_15
FCITOCOUT_  ---     0.504     R3C16A.FCI to    R3C16A.OFX1 ADCStateMachine_2/SLICE_19
ROUTE         4     2.123    R3C16A.OFX1 to      R8C12B.D1 ADCStateMachine_2_p_col_un13_nobxs
CTOF_DEL    ---     0.371      R8C12B.D1 to      R8C12B.F1 ADCvalueReady_1/SLICE_566
ROUTE         1     1.052      R8C12B.F1 to      R9C12B.D1 ADCvalueReady_1/m6_0_1_0_0
CTOF_DEL    ---     0.371      R9C12B.D1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                   10.265   (38.0% logic, 62.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R7C12D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.677ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_1  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:              10.253ns  (38.3% logic, 61.7% route), 13 logic levels.

 Constraint Details:

     10.253ns physical path delay ADCStateMachine_2/SLICE_296 to SLICE_365 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.677ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_296 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R6C13B.CLK to      R6C13B.Q1 ADCStateMachine_2/SLICE_296 (from IfClockxCI_c)
ROUTE         9     1.993      R6C13B.Q1 to      R3C14A.A1 ADCStateMachine_2/CountColxDP_1
A1TOFCO_DE  ---     0.766      R3C14A.A1 to     R3C14A.FCO ADCStateMachine_2/SLICE_27
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI ADCStateMachine_2/un13_nobxs_cry_1
FCITOFCO_D  ---     0.141     R3C14B.FCI to     R3C14B.FCO ADCStateMachine_2/SLICE_26
ROUTE         1     0.000     R3C14B.FCO to     R3C14C.FCI ADCStateMachine_2/un13_nobxs_cry_3
FCITOFCO_D  ---     0.141     R3C14C.FCI to     R3C14C.FCO ADCStateMachine_2/SLICE_25
ROUTE         1     0.000     R3C14C.FCO to     R3C14D.FCI ADCStateMachine_2/un13_nobxs_cry_5
FCITOFCO_D  ---     0.141     R3C14D.FCI to     R3C14D.FCO ADCStateMachine_2/SLICE_24
ROUTE         1     0.000     R3C14D.FCO to     R3C15A.FCI ADCStateMachine_2/un13_nobxs_cry_7
FCITOFCO_D  ---     0.141     R3C15A.FCI to     R3C15A.FCO ADCStateMachine_2/SLICE_23
ROUTE         1     0.000     R3C15A.FCO to     R3C15B.FCI ADCStateMachine_2/un13_nobxs_cry_9
FCITOFCO_D  ---     0.141     R3C15B.FCI to     R3C15B.FCO ADCStateMachine_2/SLICE_22
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI ADCStateMachine_2/un13_nobxs_cry_11
FCITOFCO_D  ---     0.141     R3C15C.FCI to     R3C15C.FCO ADCStateMachine_2/SLICE_21
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI ADCStateMachine_2/un13_nobxs_cry_13
FCITOFCO_D  ---     0.141     R3C15D.FCI to     R3C15D.FCO ADCStateMachine_2/SLICE_20
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI ADCStateMachine_2/un13_nobxs_cry_15
FCITOCOUT_  ---     0.504     R3C16A.FCI to    R3C16A.OFX1 ADCStateMachine_2/SLICE_19
ROUTE         4     2.123    R3C16A.OFX1 to      R8C12B.D1 ADCStateMachine_2_p_col_un13_nobxs
CTOF_DEL    ---     0.371      R8C12B.D1 to      R8C12B.F1 ADCvalueReady_1/SLICE_566
ROUTE         1     1.052      R8C12B.F1 to      R9C12B.D1 ADCvalueReady_1/m6_0_1_0_0
CTOF_DEL    ---     0.371      R9C12B.D1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                   10.253   (38.3% logic, 61.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R6C13B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.706ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP_9 +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:               7.952ns  (37.3% logic, 62.7% route), 7 logic levels.

 Constraint Details:

      7.952ns physical path delay ADCStateMachine_2/SLICE_356 to SLICE_365 meets
     11.111ns delay constraint less
     -0.160ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 8.658ns) by 0.706ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_356 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C12D.CLK to      R8C12D.Q0 ADCStateMachine_2/SLICE_356 (from ADCStateMachine_2/StateColxDP_9)
ROUTE         8     1.521      R8C12D.Q0 to      R9C12C.B0 ADCdataxD_11
CTOF_DEL    ---     0.371      R9C12C.B0 to      R9C12C.F0 SLICE_564
ROUTE         6     0.687      R9C12C.F0 to      R9C12D.D0 ADCStateMachine_2_RegisterWritexEO_i_0
CTOF_DEL    ---     0.371      R9C12D.D0 to      R9C12D.F0 ADCvalueReady_1/SLICE_563
ROUTE         1     0.497      R9C12D.F0 to      R9C12D.C1 ADCvalueReady_1/m6_a1
CTOF_DEL    ---     0.371      R9C12D.C1 to      R9C12D.F1 ADCvalueReady_1/SLICE_563
ROUTE         1     0.626      R9C12D.F1 to      R9C12B.D0 ADCvalueReady_1/m6_0_1
CTOF_DEL    ---     0.371      R9C12B.D0 to      R9C12B.F0 ADCvalueReady_1/SLICE_592
ROUTE         1     0.497      R9C12B.F0 to      R9C12B.C1 ADCvalueReady_1/m6_0_2
CTOF_DEL    ---     0.371      R9C12B.C1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                    7.952   (37.3% logic, 62.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R10C15C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_343
ROUTE         7     1.712     R10C15C.Q0 to     R8C12D.CLK ADCStateMachine_2/StateColxDP_9
                  --------
                    5.170   (31.4% logic, 68.6% route), 2 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.805ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_3  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:              10.125ns  (37.4% logic, 62.6% route), 12 logic levels.

 Constraint Details:

     10.125ns physical path delay ADCStateMachine_2/SLICE_297 to SLICE_365 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.805ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_297 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R7C12D.CLK to      R7C12D.Q1 ADCStateMachine_2/SLICE_297 (from IfClockxCI_c)
ROUTE         9     2.006      R7C12D.Q1 to      R3C14B.A1 ADCStateMachine_2/CountColxDP_3
A1TOFCO_DE  ---     0.766      R3C14B.A1 to     R3C14B.FCO ADCStateMachine_2/SLICE_26
ROUTE         1     0.000     R3C14B.FCO to     R3C14C.FCI ADCStateMachine_2/un13_nobxs_cry_3
FCITOFCO_D  ---     0.141     R3C14C.FCI to     R3C14C.FCO ADCStateMachine_2/SLICE_25
ROUTE         1     0.000     R3C14C.FCO to     R3C14D.FCI ADCStateMachine_2/un13_nobxs_cry_5
FCITOFCO_D  ---     0.141     R3C14D.FCI to     R3C14D.FCO ADCStateMachine_2/SLICE_24
ROUTE         1     0.000     R3C14D.FCO to     R3C15A.FCI ADCStateMachine_2/un13_nobxs_cry_7
FCITOFCO_D  ---     0.141     R3C15A.FCI to     R3C15A.FCO ADCStateMachine_2/SLICE_23
ROUTE         1     0.000     R3C15A.FCO to     R3C15B.FCI ADCStateMachine_2/un13_nobxs_cry_9
FCITOFCO_D  ---     0.141     R3C15B.FCI to     R3C15B.FCO ADCStateMachine_2/SLICE_22
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI ADCStateMachine_2/un13_nobxs_cry_11
FCITOFCO_D  ---     0.141     R3C15C.FCI to     R3C15C.FCO ADCStateMachine_2/SLICE_21
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI ADCStateMachine_2/un13_nobxs_cry_13
FCITOFCO_D  ---     0.141     R3C15D.FCI to     R3C15D.FCO ADCStateMachine_2/SLICE_20
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI ADCStateMachine_2/un13_nobxs_cry_15
FCITOCOUT_  ---     0.504     R3C16A.FCI to    R3C16A.OFX1 ADCStateMachine_2/SLICE_19
ROUTE         4     2.123    R3C16A.OFX1 to      R8C12B.D1 ADCStateMachine_2_p_col_un13_nobxs
CTOF_DEL    ---     0.371      R8C12B.D1 to      R8C12B.F1 ADCvalueReady_1/SLICE_566
ROUTE         1     1.052      R8C12B.F1 to      R9C12B.D1 ADCvalueReady_1/m6_0_1_0_0
CTOF_DEL    ---     0.371      R9C12B.D1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                   10.125   (37.4% logic, 62.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R7C12D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.836ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_0  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:              10.094ns  (40.1% logic, 59.9% route), 13 logic levels.

 Constraint Details:

     10.094ns physical path delay ADCStateMachine_2/SLICE_296 to SLICE_365 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.836ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_296 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R6C13B.CLK to      R6C13B.Q0 ADCStateMachine_2/SLICE_296 (from IfClockxCI_c)
ROUTE         9     1.718      R6C13B.Q0 to      R3C14A.B0 ADCStateMachine_2/CountColxDP_0
B0TOFCO_DE  ---     0.882      R3C14A.B0 to     R3C14A.FCO ADCStateMachine_2/SLICE_27
ROUTE         1     0.000     R3C14A.FCO to     R3C14B.FCI ADCStateMachine_2/un13_nobxs_cry_1
FCITOFCO_D  ---     0.141     R3C14B.FCI to     R3C14B.FCO ADCStateMachine_2/SLICE_26
ROUTE         1     0.000     R3C14B.FCO to     R3C14C.FCI ADCStateMachine_2/un13_nobxs_cry_3
FCITOFCO_D  ---     0.141     R3C14C.FCI to     R3C14C.FCO ADCStateMachine_2/SLICE_25
ROUTE         1     0.000     R3C14C.FCO to     R3C14D.FCI ADCStateMachine_2/un13_nobxs_cry_5
FCITOFCO_D  ---     0.141     R3C14D.FCI to     R3C14D.FCO ADCStateMachine_2/SLICE_24
ROUTE         1     0.000     R3C14D.FCO to     R3C15A.FCI ADCStateMachine_2/un13_nobxs_cry_7
FCITOFCO_D  ---     0.141     R3C15A.FCI to     R3C15A.FCO ADCStateMachine_2/SLICE_23
ROUTE         1     0.000     R3C15A.FCO to     R3C15B.FCI ADCStateMachine_2/un13_nobxs_cry_9
FCITOFCO_D  ---     0.141     R3C15B.FCI to     R3C15B.FCO ADCStateMachine_2/SLICE_22
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI ADCStateMachine_2/un13_nobxs_cry_11
FCITOFCO_D  ---     0.141     R3C15C.FCI to     R3C15C.FCO ADCStateMachine_2/SLICE_21
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI ADCStateMachine_2/un13_nobxs_cry_13
FCITOFCO_D  ---     0.141     R3C15D.FCI to     R3C15D.FCO ADCStateMachine_2/SLICE_20
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI ADCStateMachine_2/un13_nobxs_cry_15
FCITOCOUT_  ---     0.504     R3C16A.FCI to    R3C16A.OFX1 ADCStateMachine_2/SLICE_19
ROUTE         4     2.123    R3C16A.OFX1 to      R8C12B.D1 ADCStateMachine_2_p_col_un13_nobxs
CTOF_DEL    ---     0.371      R8C12B.D1 to      R8C12B.F1 ADCvalueReady_1/SLICE_566
ROUTE         1     1.052      R8C12B.F1 to      R9C12B.D1 ADCvalueReady_1/m6_0_1_0_0
CTOF_DEL    ---     0.371      R9C12B.D1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                   10.094   (40.1% logic, 59.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R6C13B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_0  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:              10.063ns  (40.2% logic, 59.8% route), 13 logic levels.

 Constraint Details:

     10.063ns physical path delay ADCStateMachine_2/SLICE_296 to SLICE_365 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.867ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_296 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R6C13B.CLK to      R6C13B.Q0 ADCStateMachine_2/SLICE_296 (from IfClockxCI_c)
ROUTE         9     1.614      R6C13B.Q0 to      R5C14A.B0 ADCStateMachine_2/CountColxDP_0
B0TOFCO_DE  ---     0.882      R5C14A.B0 to     R5C14A.FCO ADCStateMachine_2/SLICE_36
ROUTE         1     0.000     R5C14A.FCO to     R5C14B.FCI ADCStateMachine_2/un6_nobxs_cry_1
FCITOFCO_D  ---     0.141     R5C14B.FCI to     R5C14B.FCO ADCStateMachine_2/SLICE_35
ROUTE         1     0.000     R5C14B.FCO to     R5C14C.FCI ADCStateMachine_2/un6_nobxs_cry_3
FCITOFCO_D  ---     0.141     R5C14C.FCI to     R5C14C.FCO ADCStateMachine_2/SLICE_34
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI ADCStateMachine_2/un6_nobxs_cry_5
FCITOFCO_D  ---     0.141     R5C14D.FCI to     R5C14D.FCO ADCStateMachine_2/SLICE_33
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI ADCStateMachine_2/un6_nobxs_cry_7
FCITOFCO_D  ---     0.141     R5C15A.FCI to     R5C15A.FCO ADCStateMachine_2/SLICE_32
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI ADCStateMachine_2/un6_nobxs_cry_9
FCITOFCO_D  ---     0.141     R5C15B.FCI to     R5C15B.FCO ADCStateMachine_2/SLICE_31
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI ADCStateMachine_2/un6_nobxs_cry_11
FCITOFCO_D  ---     0.141     R5C15C.FCI to     R5C15C.FCO ADCStateMachine_2/SLICE_30
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI ADCStateMachine_2/un6_nobxs_cry_13
FCITOFCO_D  ---     0.141     R5C15D.FCI to     R5C15D.FCO ADCStateMachine_2/SLICE_29
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI ADCStateMachine_2/un6_nobxs_cry_15
FCITOCOUT_  ---     0.504     R5C16A.FCI to    R5C16A.OFX1 ADCStateMachine_2/SLICE_28
ROUTE         4     2.196    R5C16A.OFX1 to      R8C12B.B1 ADCStateMachine_2_p_col_un6_nobxs
CTOF_DEL    ---     0.371      R8C12B.B1 to      R8C12B.F1 ADCvalueReady_1/SLICE_566
ROUTE         1     1.052      R8C12B.F1 to      R9C12B.D1 ADCvalueReady_1/m6_0_1_0_0
CTOF_DEL    ---     0.371      R9C12B.D1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                   10.063   (40.2% logic, 59.8% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R6C13B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.894ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_6  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:              10.036ns  (36.1% logic, 63.9% route), 10 logic levels.

 Constraint Details:

     10.036ns physical path delay ADCStateMachine_2/SLICE_299 to SLICE_365 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.894ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_299 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C13A.CLK to      R9C13A.Q0 ADCStateMachine_2/SLICE_299 (from IfClockxCI_c)
ROUTE        10     2.010      R9C13A.Q0 to      R5C14D.A0 ADCStateMachine_2/CountColxDP_6
A0TOFCO_DE  ---     0.882      R5C14D.A0 to     R5C14D.FCO ADCStateMachine_2/SLICE_33
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI ADCStateMachine_2/un6_nobxs_cry_7
FCITOFCO_D  ---     0.141     R5C15A.FCI to     R5C15A.FCO ADCStateMachine_2/SLICE_32
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI ADCStateMachine_2/un6_nobxs_cry_9
FCITOFCO_D  ---     0.141     R5C15B.FCI to     R5C15B.FCO ADCStateMachine_2/SLICE_31
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI ADCStateMachine_2/un6_nobxs_cry_11
FCITOFCO_D  ---     0.141     R5C15C.FCI to     R5C15C.FCO ADCStateMachine_2/SLICE_30
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI ADCStateMachine_2/un6_nobxs_cry_13
FCITOFCO_D  ---     0.141     R5C15D.FCI to     R5C15D.FCO ADCStateMachine_2/SLICE_29
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI ADCStateMachine_2/un6_nobxs_cry_15
FCITOCOUT_  ---     0.504     R5C16A.FCI to    R5C16A.OFX1 ADCStateMachine_2/SLICE_28
ROUTE         4     2.196    R5C16A.OFX1 to      R8C12B.B1 ADCStateMachine_2_p_col_un6_nobxs
CTOF_DEL    ---     0.371      R8C12B.B1 to      R8C12B.F1 ADCvalueReady_1/SLICE_566
ROUTE         1     1.052      R8C12B.F1 to      R9C12B.D1 ADCvalueReady_1/m6_0_1_0_0
CTOF_DEL    ---     0.371      R9C12B.D1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                   10.036   (36.1% logic, 63.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R9C13A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_11  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:               9.989ns  (35.3% logic, 64.7% route), 9 logic levels.

 Constraint Details:

      9.989ns physical path delay ADCStateMachine_2/SLICE_301 to SLICE_365 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.941ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_301 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R7C15C.CLK to      R7C15C.Q1 ADCStateMachine_2/SLICE_301 (from IfClockxCI_c)
ROUTE        10     1.406      R7C15C.Q1 to      R8C14C.C1 ADCStateMachine_2/CountColxDP_11
CTOF_DEL    ---     0.371      R8C14C.C1 to      R8C14C.F1 ADCStateMachine_2/SLICE_619
ROUTE         1     0.700      R8C14C.F1 to      R9C14A.D1 ADCStateMachine_2/colmodexd4lto17_6
CTOF_DEL    ---     0.371      R9C14A.D1 to      R9C14A.F1 ADCStateMachine_2/SLICE_571
ROUTE         3     0.893      R9C14A.F1 to      R9C12C.C0 ADCStateMachine_2/colmodexd4lto17_8
CTOF_DEL    ---     0.371      R9C12C.C0 to      R9C12C.F0 SLICE_564
ROUTE         6     0.687      R9C12C.F0 to      R9C12D.D0 ADCStateMachine_2_RegisterWritexEO_i_0
CTOF_DEL    ---     0.371      R9C12D.D0 to      R9C12D.F0 ADCvalueReady_1/SLICE_563
ROUTE         1     0.497      R9C12D.F0 to      R9C12D.C1 ADCvalueReady_1/m6_a1
CTOF_DEL    ---     0.371      R9C12D.C1 to      R9C12D.F1 ADCvalueReady_1/SLICE_563
ROUTE         1     0.626      R9C12D.F1 to      R9C12B.D0 ADCvalueReady_1/m6_0_1
CTOF_DEL    ---     0.371      R9C12B.D0 to      R9C12B.F0 ADCvalueReady_1/SLICE_592
ROUTE         1     0.497      R9C12B.F0 to      R9C12B.C1 ADCvalueReady_1/m6_0_2
CTOF_DEL    ---     0.371      R9C12B.C1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                    9.989   (35.3% logic, 64.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_301:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R7C15C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.942ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_5  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:               9.988ns  (36.5% logic, 63.5% route), 11 logic levels.

 Constraint Details:

      9.988ns physical path delay ADCStateMachine_2/SLICE_298 to SLICE_365 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.942ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_298 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R6C13D.CLK to      R6C13D.Q1 ADCStateMachine_2/SLICE_298 (from IfClockxCI_c)
ROUTE         9     2.010      R6C13D.Q1 to      R3C14C.A1 ADCStateMachine_2/CountColxDP_5
A1TOFCO_DE  ---     0.766      R3C14C.A1 to     R3C14C.FCO ADCStateMachine_2/SLICE_25
ROUTE         1     0.000     R3C14C.FCO to     R3C14D.FCI ADCStateMachine_2/un13_nobxs_cry_5
FCITOFCO_D  ---     0.141     R3C14D.FCI to     R3C14D.FCO ADCStateMachine_2/SLICE_24
ROUTE         1     0.000     R3C14D.FCO to     R3C15A.FCI ADCStateMachine_2/un13_nobxs_cry_7
FCITOFCO_D  ---     0.141     R3C15A.FCI to     R3C15A.FCO ADCStateMachine_2/SLICE_23
ROUTE         1     0.000     R3C15A.FCO to     R3C15B.FCI ADCStateMachine_2/un13_nobxs_cry_9
FCITOFCO_D  ---     0.141     R3C15B.FCI to     R3C15B.FCO ADCStateMachine_2/SLICE_22
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI ADCStateMachine_2/un13_nobxs_cry_11
FCITOFCO_D  ---     0.141     R3C15C.FCI to     R3C15C.FCO ADCStateMachine_2/SLICE_21
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI ADCStateMachine_2/un13_nobxs_cry_13
FCITOFCO_D  ---     0.141     R3C15D.FCI to     R3C15D.FCO ADCStateMachine_2/SLICE_20
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI ADCStateMachine_2/un13_nobxs_cry_15
FCITOCOUT_  ---     0.504     R3C16A.FCI to    R3C16A.OFX1 ADCStateMachine_2/SLICE_19
ROUTE         4     2.123    R3C16A.OFX1 to      R8C12B.D1 ADCStateMachine_2_p_col_un13_nobxs
CTOF_DEL    ---     0.371      R8C12B.D1 to      R8C12B.F1 ADCvalueReady_1/SLICE_566
ROUTE         1     1.052      R8C12B.F1 to      R9C12B.D1 ADCvalueReady_1/m6_0_1_0_0
CTOF_DEL    ---     0.371      R9C12B.D1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                    9.988   (36.5% logic, 63.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R6C13D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0


Passed: The following path meets requirements by 0.972ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_5  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:               9.958ns  (36.6% logic, 63.4% route), 11 logic levels.

 Constraint Details:

      9.958ns physical path delay ADCStateMachine_2/SLICE_298 to SLICE_365 meets
     11.111ns delay constraint less
     -2.432ns skew and
      2.432ns feedback compensation and
      0.181ns DIN_SET requirement (totaling 10.930ns) by 0.972ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_298 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R6C13D.CLK to      R6C13D.Q1 ADCStateMachine_2/SLICE_298 (from IfClockxCI_c)
ROUTE         9     1.907      R6C13D.Q1 to      R5C14C.A1 ADCStateMachine_2/CountColxDP_5
A1TOFCO_DE  ---     0.766      R5C14C.A1 to     R5C14C.FCO ADCStateMachine_2/SLICE_34
ROUTE         1     0.000     R5C14C.FCO to     R5C14D.FCI ADCStateMachine_2/un6_nobxs_cry_5
FCITOFCO_D  ---     0.141     R5C14D.FCI to     R5C14D.FCO ADCStateMachine_2/SLICE_33
ROUTE         1     0.000     R5C14D.FCO to     R5C15A.FCI ADCStateMachine_2/un6_nobxs_cry_7
FCITOFCO_D  ---     0.141     R5C15A.FCI to     R5C15A.FCO ADCStateMachine_2/SLICE_32
ROUTE         1     0.000     R5C15A.FCO to     R5C15B.FCI ADCStateMachine_2/un6_nobxs_cry_9
FCITOFCO_D  ---     0.141     R5C15B.FCI to     R5C15B.FCO ADCStateMachine_2/SLICE_31
ROUTE         1     0.000     R5C15B.FCO to     R5C15C.FCI ADCStateMachine_2/un6_nobxs_cry_11
FCITOFCO_D  ---     0.141     R5C15C.FCI to     R5C15C.FCO ADCStateMachine_2/SLICE_30
ROUTE         1     0.000     R5C15C.FCO to     R5C15D.FCI ADCStateMachine_2/un6_nobxs_cry_13
FCITOFCO_D  ---     0.141     R5C15D.FCI to     R5C15D.FCO ADCStateMachine_2/SLICE_29
ROUTE         1     0.000     R5C15D.FCO to     R5C16A.FCI ADCStateMachine_2/un6_nobxs_cry_15
FCITOCOUT_  ---     0.504     R5C16A.FCI to    R5C16A.OFX1 ADCStateMachine_2/SLICE_28
ROUTE         4     2.196    R5C16A.OFX1 to      R8C12B.B1 ADCStateMachine_2_p_col_un6_nobxs
CTOF_DEL    ---     0.371      R8C12B.B1 to      R8C12B.F1 ADCvalueReady_1/SLICE_566
ROUTE         1     1.052      R8C12B.F1 to      R9C12B.D1 ADCvalueReady_1/m6_0_1_0_0
CTOF_DEL    ---     0.371      R9C12B.D1 to      R9C12B.F1 ADCvalueReady_1/SLICE_592
ROUTE         1     1.155      R9C12B.F1 to      R8C13A.D0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371      R8C13A.D0 to      R8C13A.F0 SLICE_365
ROUTE         1     0.000      R8C13A.F0 to     R8C13A.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                    9.958   (36.6% logic, 63.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R6C13D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to *L3_R20C1.CLKI IfClockxCI_c
CLK2OUT_DE  ---     0.000 *L3_R20C1.CLKI to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.130 *3_R20C1.CLKOP to     R8C13A.CLK ClockxC_c
                  --------
                    5.330   (19.9% logic, 80.1% route), 2 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKOP_DEL   ---     0.000 *3_R20C1.CLKFB to *3_R20C1.CLKOP uClockGen/PLLCInst_0
ROUTE        86     2.432 *3_R20C1.CLKOP to *3_R20C1.CLKFB ClockxC_c
                  --------
                    2.432   (0.0% logic, 100.0% route), 1 logic levels.

PLL3_R20C1.CLKOP attributes: FDEL = 0

Report:   95.730MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.067ns (weighted slack = 3.201ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/NoBxS  (from ADCStateMachine_2/StateColxDP_17 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_12  (to IfClockxCI_c +)

   Delay:               6.610ns  (22.5% logic, 77.5% route), 3 logic levels.

 Constraint Details:

      6.610ns physical path delay ADCStateMachine_2/SLICE_355 to SLICE_363 meets
     11.111ns delay constraint less
      3.190ns skew and
      0.244ns CE_SET requirement (totaling 7.677ns) by 1.067ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_355 to SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C13B.CLK to      R8C13B.Q0 ADCStateMachine_2/SLICE_355 (from ADCStateMachine_2/StateColxDP_17)
ROUTE         7     0.665      R8C13B.Q0 to      R8C13B.D1 ADCStateMachine_2_NoBxS
CTOF_DEL    ---     0.371      R8C13B.D1 to      R8C13B.F1 ADCStateMachine_2/SLICE_355
ROUTE         2     2.309      R8C13B.F1 to      R8C11C.C1 ADCStateMachine_2/un23_nobxs_0
CTOF_DEL    ---     0.371      R8C11C.C1 to      R8C11C.F1 SLICE_364
ROUTE         8     2.151      R8C11C.F1 to       R9C7A.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    6.610   (22.5% logic, 77.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.

      Destination Clock Path IfClockxCI to SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R9C7A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.183ns (weighted slack = 3.549ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/NoBxS  (from ADCStateMachine_2/StateColxDP_17 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_11  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP_10

   Delay:               6.494ns  (22.9% logic, 77.1% route), 3 logic levels.

 Constraint Details:

      6.494ns physical path delay ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_362 meets
     11.111ns delay constraint less
      3.190ns skew and
      0.244ns CE_SET requirement (totaling 7.677ns) by 1.183ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C13B.CLK to      R8C13B.Q0 ADCStateMachine_2/SLICE_355 (from ADCStateMachine_2/StateColxDP_17)
ROUTE         7     0.665      R8C13B.Q0 to      R8C13B.D1 ADCStateMachine_2_NoBxS
CTOF_DEL    ---     0.371      R8C13B.D1 to      R8C13B.F1 ADCStateMachine_2/SLICE_355
ROUTE         2     2.309      R8C13B.F1 to      R8C11C.C1 ADCStateMachine_2/un23_nobxs_0
CTOF_DEL    ---     0.371      R8C11C.C1 to      R8C11C.F1 SLICE_364
ROUTE         8     2.035      R8C11C.F1 to      R9C11B.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    6.494   (22.9% logic, 77.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R9C11B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.183ns (weighted slack = 3.549ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/NoBxS  (from ADCStateMachine_2/StateColxDP_17 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_7  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP_6

   Delay:               6.494ns  (22.9% logic, 77.1% route), 3 logic levels.

 Constraint Details:

      6.494ns physical path delay ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_360 meets
     11.111ns delay constraint less
      3.190ns skew and
      0.244ns CE_SET requirement (totaling 7.677ns) by 1.183ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_360:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C13B.CLK to      R8C13B.Q0 ADCStateMachine_2/SLICE_355 (from ADCStateMachine_2/StateColxDP_17)
ROUTE         7     0.665      R8C13B.Q0 to      R8C13B.D1 ADCStateMachine_2_NoBxS
CTOF_DEL    ---     0.371      R8C13B.D1 to      R8C13B.F1 ADCStateMachine_2/SLICE_355
ROUTE         2     2.309      R8C13B.F1 to      R8C11C.C1 ADCStateMachine_2/un23_nobxs_0
CTOF_DEL    ---     0.371      R8C11C.C1 to      R8C11C.F1 SLICE_364
ROUTE         8     2.035      R8C11C.F1 to      R9C10C.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    6.494   (22.9% logic, 77.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_360:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R9C10C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.528ns (weighted slack = 4.584ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/NoBxS  (from ADCStateMachine_2/StateColxDP_17 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_3  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP_2

   Delay:               6.149ns  (24.2% logic, 75.8% route), 3 logic levels.

 Constraint Details:

      6.149ns physical path delay ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_358 meets
     11.111ns delay constraint less
      3.190ns skew and
      0.244ns CE_SET requirement (totaling 7.677ns) by 1.528ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C13B.CLK to      R8C13B.Q0 ADCStateMachine_2/SLICE_355 (from ADCStateMachine_2/StateColxDP_17)
ROUTE         7     0.665      R8C13B.Q0 to      R8C13B.D1 ADCStateMachine_2_NoBxS
CTOF_DEL    ---     0.371      R8C13B.D1 to      R8C13B.F1 ADCStateMachine_2/SLICE_355
ROUTE         2     2.309      R8C13B.F1 to      R8C11C.C1 ADCStateMachine_2/un23_nobxs_0
CTOF_DEL    ---     0.371      R8C11C.C1 to      R8C11C.F1 SLICE_364
ROUTE         8     1.690      R8C11C.F1 to       R8C7B.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    6.149   (24.2% logic, 75.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_358:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R8C7B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.528ns (weighted slack = 4.584ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/NoBxS  (from ADCStateMachine_2/StateColxDP_17 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_9  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP_8

   Delay:               6.149ns  (24.2% logic, 75.8% route), 3 logic levels.

 Constraint Details:

      6.149ns physical path delay ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_361 meets
     11.111ns delay constraint less
      3.190ns skew and
      0.244ns CE_SET requirement (totaling 7.677ns) by 1.528ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C13B.CLK to      R8C13B.Q0 ADCStateMachine_2/SLICE_355 (from ADCStateMachine_2/StateColxDP_17)
ROUTE         7     0.665      R8C13B.Q0 to      R8C13B.D1 ADCStateMachine_2_NoBxS
CTOF_DEL    ---     0.371      R8C13B.D1 to      R8C13B.F1 ADCStateMachine_2/SLICE_355
ROUTE         2     2.309      R8C13B.F1 to      R8C11C.C1 ADCStateMachine_2/un23_nobxs_0
CTOF_DEL    ---     0.371      R8C11C.C1 to      R8C11C.F1 SLICE_364
ROUTE         8     1.690      R8C11C.F1 to       R9C8A.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    6.149   (24.2% logic, 75.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_361:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R9C8A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.528ns (weighted slack = 4.584ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/NoBxS  (from ADCStateMachine_2/StateColxDP_17 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_1  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP_0

   Delay:               6.149ns  (24.2% logic, 75.8% route), 3 logic levels.

 Constraint Details:

      6.149ns physical path delay ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_357 meets
     11.111ns delay constraint less
      3.190ns skew and
      0.244ns CE_SET requirement (totaling 7.677ns) by 1.528ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C13B.CLK to      R8C13B.Q0 ADCStateMachine_2/SLICE_355 (from ADCStateMachine_2/StateColxDP_17)
ROUTE         7     0.665      R8C13B.Q0 to      R8C13B.D1 ADCStateMachine_2_NoBxS
CTOF_DEL    ---     0.371      R8C13B.D1 to      R8C13B.F1 ADCStateMachine_2/SLICE_355
ROUTE         2     2.309      R8C13B.F1 to      R8C11C.C1 ADCStateMachine_2/un23_nobxs_0
CTOF_DEL    ---     0.371      R8C11C.C1 to      R8C11C.F1 SLICE_364
ROUTE         8     1.690      R8C11C.F1 to       R8C7C.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    6.149   (24.2% logic, 75.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_357:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R8C7C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.821ns (weighted slack = 5.463ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP_9 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_12  (to IfClockxCI_c +)

   Delay:               6.774ns  (21.9% logic, 78.1% route), 3 logic levels.

 Constraint Details:

      6.774ns physical path delay ADCStateMachine_2/SLICE_356 to SLICE_363 meets
     11.111ns delay constraint less
      2.272ns skew and
      0.244ns CE_SET requirement (totaling 8.595ns) by 1.821ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_356 to SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C12D.CLK to      R8C12D.Q0 ADCStateMachine_2/SLICE_356 (from ADCStateMachine_2/StateColxDP_9)
ROUTE         8     1.521      R8C12D.Q0 to      R9C12C.B0 ADCdataxD_11
CTOF_DEL    ---     0.371      R9C12C.B0 to      R9C12C.F0 SLICE_564
ROUTE         6     1.617      R9C12C.F0 to      R8C11C.B1 ADCStateMachine_2_RegisterWritexEO_i_0
CTOF_DEL    ---     0.371      R8C11C.B1 to      R8C11C.F1 SLICE_364
ROUTE         8     2.151      R8C11C.F1 to       R9C7A.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    6.774   (21.9% logic, 78.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R10C15C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_343
ROUTE         7     1.712     R10C15C.Q0 to     R8C12D.CLK ADCStateMachine_2/StateColxDP_9
                  --------
                    5.170   (31.4% logic, 68.6% route), 2 logic levels.

      Destination Clock Path IfClockxCI to SLICE_363:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R9C7A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.937ns (weighted slack = 5.811ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP_9 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_11  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP_10

   Delay:               6.658ns  (22.3% logic, 77.7% route), 3 logic levels.

 Constraint Details:

      6.658ns physical path delay ADCStateMachine_2/SLICE_356 to uADCRegister/SLICE_362 meets
     11.111ns delay constraint less
      2.272ns skew and
      0.244ns CE_SET requirement (totaling 8.595ns) by 1.937ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_356 to uADCRegister/SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C12D.CLK to      R8C12D.Q0 ADCStateMachine_2/SLICE_356 (from ADCStateMachine_2/StateColxDP_9)
ROUTE         8     1.521      R8C12D.Q0 to      R9C12C.B0 ADCdataxD_11
CTOF_DEL    ---     0.371      R9C12C.B0 to      R9C12C.F0 SLICE_564
ROUTE         6     1.617      R9C12C.F0 to      R8C11C.B1 ADCStateMachine_2_RegisterWritexEO_i_0
CTOF_DEL    ---     0.371      R8C11C.B1 to      R8C11C.F1 SLICE_364
ROUTE         8     2.035      R8C11C.F1 to      R9C11B.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    6.658   (22.3% logic, 77.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R10C15C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_343
ROUTE         7     1.712     R10C15C.Q0 to     R8C12D.CLK ADCStateMachine_2/StateColxDP_9
                  --------
                    5.170   (31.4% logic, 68.6% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_362:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R9C11B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.937ns (weighted slack = 5.811ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP_9 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_7  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP_6

   Delay:               6.658ns  (22.3% logic, 77.7% route), 3 logic levels.

 Constraint Details:

      6.658ns physical path delay ADCStateMachine_2/SLICE_356 to uADCRegister/SLICE_360 meets
     11.111ns delay constraint less
      2.272ns skew and
      0.244ns CE_SET requirement (totaling 8.595ns) by 1.937ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_356 to uADCRegister/SLICE_360:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C12D.CLK to      R8C12D.Q0 ADCStateMachine_2/SLICE_356 (from ADCStateMachine_2/StateColxDP_9)
ROUTE         8     1.521      R8C12D.Q0 to      R9C12C.B0 ADCdataxD_11
CTOF_DEL    ---     0.371      R9C12C.B0 to      R9C12C.F0 SLICE_564
ROUTE         6     1.617      R9C12C.F0 to      R8C11C.B1 ADCStateMachine_2_RegisterWritexEO_i_0
CTOF_DEL    ---     0.371      R8C11C.B1 to      R8C11C.F1 SLICE_364
ROUTE         8     2.035      R8C11C.F1 to      R9C10C.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    6.658   (22.3% logic, 77.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R10C15C.CLK IfClockxCI_c
REG_DEL     ---     0.560    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_343
ROUTE         7     1.712     R10C15C.Q0 to     R8C12D.CLK ADCStateMachine_2/StateColxDP_9
                  --------
                    5.170   (31.4% logic, 68.6% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_360:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R9C10C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.


Passed: The following path meets requirements by 1.997ns (weighted slack = 5.991ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/NoBxS  (from ADCStateMachine_2/StateColxDP_17 +)
   Destination:    FF         Data in        uADCRegister/StatexDP_5  (to IfClockxCI_c +)
                   FF                        uADCRegister/StatexDP_4

   Delay:               5.680ns  (26.1% logic, 73.9% route), 3 logic levels.

 Constraint Details:

      5.680ns physical path delay ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_359 meets
     11.111ns delay constraint less
      3.190ns skew and
      0.244ns CE_SET requirement (totaling 7.677ns) by 1.997ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_355 to uADCRegister/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.743     R8C13B.CLK to      R8C13B.Q0 ADCStateMachine_2/SLICE_355 (from ADCStateMachine_2/StateColxDP_17)
ROUTE         7     0.665      R8C13B.Q0 to      R8C13B.D1 ADCStateMachine_2_NoBxS
CTOF_DEL    ---     0.371      R8C13B.D1 to      R8C13B.F1 ADCStateMachine_2/SLICE_355
ROUTE         2     2.309      R8C13B.F1 to      R8C11C.C1 ADCStateMachine_2/un23_nobxs_0
CTOF_DEL    ---     0.371      R8C11C.C1 to      R8C11C.F1 SLICE_364
ROUTE         8     1.221      R8C11C.F1 to       R8C8B.CE ADCregWritexE (to IfClockxCI_c)
                  --------
                    5.680   (26.1% logic, 73.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.

      Destination Clock Path IfClockxCI to uADCRegister/SLICE_359:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R8C8B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

Report:   33.187MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY 90.000000 MHz ;
            195 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.805ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_6  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:              10.846ns  (26.6% logic, 73.4% route), 8 logic levels.

 Constraint Details:

     10.846ns physical path delay ADCStateMachine_2/SLICE_299 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 2.805ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_299 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C13A.CLK to      R9C13A.Q0 ADCStateMachine_2/SLICE_299 (from IfClockxCI_c)
ROUTE        10     3.305      R9C13A.Q0 to      R3C11D.A0 ADCStateMachine_2/CountColxDP_6
A0TOFCO_DE  ---     0.882      R3C11D.A0 to     R3C11D.FCO ADCStateMachine_2/SLICE_15
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI ADCStateMachine_2/un6_usecxei_cry_7
FCITOFCO_D  ---     0.141     R3C12A.FCI to     R3C12A.FCO ADCStateMachine_2/SLICE_14
ROUTE         1     0.000     R3C12A.FCO to     R3C12B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141     R3C12B.FCI to     R3C12B.FCO ADCStateMachine_2/SLICE_13
ROUTE         1     0.000     R3C12B.FCO to     R3C12C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141     R3C12C.FCI to     R3C12C.FCO ADCStateMachine_2/SLICE_12
ROUTE         1     0.000     R3C12C.FCO to     R3C12D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141     R3C12D.FCI to     R3C12D.FCO ADCStateMachine_2/SLICE_11
ROUTE         1     0.000     R3C12D.FCO to     R3C13A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504     R3C13A.FCI to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                   10.846   (26.6% logic, 73.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_299:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R9C13A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.


Passed: The following path meets requirements by 3.520ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_3  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:              10.131ns  (30.1% logic, 69.9% route), 10 logic levels.

 Constraint Details:

     10.131ns physical path delay ADCStateMachine_2/SLICE_297 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 3.520ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_297 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R7C12D.CLK to      R7C12D.Q1 ADCStateMachine_2/SLICE_297 (from IfClockxCI_c)
ROUTE         9     2.424      R7C12D.Q1 to      R3C11B.B1 ADCStateMachine_2/CountColxDP_3
B1TOFCO_DE  ---     0.766      R3C11B.B1 to     R3C11B.FCO ADCStateMachine_2/SLICE_17
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI ADCStateMachine_2/un6_usecxei_cry_3
FCITOFCO_D  ---     0.141     R3C11C.FCI to     R3C11C.FCO ADCStateMachine_2/SLICE_16
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI ADCStateMachine_2/un6_usecxei_cry_5
FCITOFCO_D  ---     0.141     R3C11D.FCI to     R3C11D.FCO ADCStateMachine_2/SLICE_15
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI ADCStateMachine_2/un6_usecxei_cry_7
FCITOFCO_D  ---     0.141     R3C12A.FCI to     R3C12A.FCO ADCStateMachine_2/SLICE_14
ROUTE         1     0.000     R3C12A.FCO to     R3C12B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141     R3C12B.FCI to     R3C12B.FCO ADCStateMachine_2/SLICE_13
ROUTE         1     0.000     R3C12B.FCO to     R3C12C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141     R3C12C.FCI to     R3C12C.FCO ADCStateMachine_2/SLICE_12
ROUTE         1     0.000     R3C12C.FCO to     R3C12D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141     R3C12D.FCI to     R3C12D.FCO ADCStateMachine_2/SLICE_11
ROUTE         1     0.000     R3C12D.FCO to     R3C13A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504     R3C13A.FCI to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                   10.131   (30.1% logic, 69.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R7C12D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.


Passed: The following path meets requirements by 3.569ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_4  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:              10.082ns  (30.0% logic, 70.0% route), 9 logic levels.

 Constraint Details:

     10.082ns physical path delay ADCStateMachine_2/SLICE_298 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 3.569ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_298 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R6C13D.CLK to      R6C13D.Q0 ADCStateMachine_2/SLICE_298 (from IfClockxCI_c)
ROUTE         9     2.400      R6C13D.Q0 to      R3C11C.A0 ADCStateMachine_2/CountColxDP_4
A0TOFCO_DE  ---     0.882      R3C11C.A0 to     R3C11C.FCO ADCStateMachine_2/SLICE_16
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI ADCStateMachine_2/un6_usecxei_cry_5
FCITOFCO_D  ---     0.141     R3C11D.FCI to     R3C11D.FCO ADCStateMachine_2/SLICE_15
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI ADCStateMachine_2/un6_usecxei_cry_7
FCITOFCO_D  ---     0.141     R3C12A.FCI to     R3C12A.FCO ADCStateMachine_2/SLICE_14
ROUTE         1     0.000     R3C12A.FCO to     R3C12B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141     R3C12B.FCI to     R3C12B.FCO ADCStateMachine_2/SLICE_13
ROUTE         1     0.000     R3C12B.FCO to     R3C12C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141     R3C12C.FCI to     R3C12C.FCO ADCStateMachine_2/SLICE_12
ROUTE         1     0.000     R3C12C.FCO to     R3C12D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141     R3C12D.FCI to     R3C12D.FCO ADCStateMachine_2/SLICE_11
ROUTE         1     0.000     R3C12D.FCO to     R3C13A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504     R3C13A.FCI to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                   10.082   (30.0% logic, 70.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_298:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R6C13D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.


Passed: The following path meets requirements by 3.639ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_0  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:              10.012ns  (33.0% logic, 67.0% route), 11 logic levels.

 Constraint Details:

     10.012ns physical path delay ADCStateMachine_2/SLICE_296 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 3.639ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_296 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R6C13B.CLK to      R6C13B.Q0 ADCStateMachine_2/SLICE_296 (from IfClockxCI_c)
ROUTE         9     2.048      R6C13B.Q0 to      R3C11A.A0 ADCStateMachine_2/CountColxDP_0
A0TOFCO_DE  ---     0.882      R3C11A.A0 to     R3C11A.FCO ADCStateMachine_2/SLICE_18
ROUTE         1     0.000     R3C11A.FCO to     R3C11B.FCI ADCStateMachine_2/un6_usecxei_cry_1
FCITOFCO_D  ---     0.141     R3C11B.FCI to     R3C11B.FCO ADCStateMachine_2/SLICE_17
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI ADCStateMachine_2/un6_usecxei_cry_3
FCITOFCO_D  ---     0.141     R3C11C.FCI to     R3C11C.FCO ADCStateMachine_2/SLICE_16
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI ADCStateMachine_2/un6_usecxei_cry_5
FCITOFCO_D  ---     0.141     R3C11D.FCI to     R3C11D.FCO ADCStateMachine_2/SLICE_15
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI ADCStateMachine_2/un6_usecxei_cry_7
FCITOFCO_D  ---     0.141     R3C12A.FCI to     R3C12A.FCO ADCStateMachine_2/SLICE_14
ROUTE         1     0.000     R3C12A.FCO to     R3C12B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141     R3C12B.FCI to     R3C12B.FCO ADCStateMachine_2/SLICE_13
ROUTE         1     0.000     R3C12B.FCO to     R3C12C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141     R3C12C.FCI to     R3C12C.FCO ADCStateMachine_2/SLICE_12
ROUTE         1     0.000     R3C12C.FCO to     R3C12D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141     R3C12D.FCI to     R3C12D.FCO ADCStateMachine_2/SLICE_11
ROUTE         1     0.000     R3C12D.FCO to     R3C13A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504     R3C13A.FCI to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                   10.012   (33.0% logic, 67.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R6C13B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.


Passed: The following path meets requirements by 3.738ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_1  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:               9.913ns  (32.2% logic, 67.8% route), 11 logic levels.

 Constraint Details:

      9.913ns physical path delay ADCStateMachine_2/SLICE_296 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 3.738ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_296 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R6C13B.CLK to      R6C13B.Q1 ADCStateMachine_2/SLICE_296 (from IfClockxCI_c)
ROUTE         9     2.065      R6C13B.Q1 to      R3C11A.B1 ADCStateMachine_2/CountColxDP_1
B1TOFCO_DE  ---     0.766      R3C11A.B1 to     R3C11A.FCO ADCStateMachine_2/SLICE_18
ROUTE         1     0.000     R3C11A.FCO to     R3C11B.FCI ADCStateMachine_2/un6_usecxei_cry_1
FCITOFCO_D  ---     0.141     R3C11B.FCI to     R3C11B.FCO ADCStateMachine_2/SLICE_17
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI ADCStateMachine_2/un6_usecxei_cry_3
FCITOFCO_D  ---     0.141     R3C11C.FCI to     R3C11C.FCO ADCStateMachine_2/SLICE_16
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI ADCStateMachine_2/un6_usecxei_cry_5
FCITOFCO_D  ---     0.141     R3C11D.FCI to     R3C11D.FCO ADCStateMachine_2/SLICE_15
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI ADCStateMachine_2/un6_usecxei_cry_7
FCITOFCO_D  ---     0.141     R3C12A.FCI to     R3C12A.FCO ADCStateMachine_2/SLICE_14
ROUTE         1     0.000     R3C12A.FCO to     R3C12B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141     R3C12B.FCI to     R3C12B.FCO ADCStateMachine_2/SLICE_13
ROUTE         1     0.000     R3C12B.FCO to     R3C12C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141     R3C12C.FCI to     R3C12C.FCO ADCStateMachine_2/SLICE_12
ROUTE         1     0.000     R3C12C.FCO to     R3C12D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141     R3C12D.FCI to     R3C12D.FCO ADCStateMachine_2/SLICE_11
ROUTE         1     0.000     R3C12D.FCO to     R3C13A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504     R3C13A.FCI to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                    9.913   (32.2% logic, 67.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R6C13B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.


Passed: The following path meets requirements by 3.764ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_8  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:               9.887ns  (27.7% logic, 72.3% route), 7 logic levels.

 Constraint Details:

      9.887ns physical path delay ADCStateMachine_2/SLICE_300 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 3.764ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_300 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R8C14A.CLK to      R8C14A.Q0 ADCStateMachine_2/SLICE_300 (from IfClockxCI_c)
ROUTE        10     2.487      R8C14A.Q0 to      R3C12A.A0 ADCStateMachine_2/CountColxDP_8
A0TOFCO_DE  ---     0.882      R3C12A.A0 to     R3C12A.FCO ADCStateMachine_2/SLICE_14
ROUTE         1     0.000     R3C12A.FCO to     R3C12B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141     R3C12B.FCI to     R3C12B.FCO ADCStateMachine_2/SLICE_13
ROUTE         1     0.000     R3C12B.FCO to     R3C12C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141     R3C12C.FCI to     R3C12C.FCO ADCStateMachine_2/SLICE_12
ROUTE         1     0.000     R3C12C.FCO to     R3C12D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141     R3C12D.FCI to     R3C12D.FCO ADCStateMachine_2/SLICE_11
ROUTE         1     0.000     R3C12D.FCO to     R3C13A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504     R3C13A.FCI to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                    9.887   (27.7% logic, 72.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R8C14A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.


Passed: The following path meets requirements by 3.765ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_2  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:               9.886ns  (32.0% logic, 68.0% route), 10 logic levels.

 Constraint Details:

      9.886ns physical path delay ADCStateMachine_2/SLICE_297 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 3.765ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_297 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R7C12D.CLK to      R7C12D.Q0 ADCStateMachine_2/SLICE_297 (from IfClockxCI_c)
ROUTE         9     2.063      R7C12D.Q0 to      R3C11B.A0 ADCStateMachine_2/CountColxDP_2
A0TOFCO_DE  ---     0.882      R3C11B.A0 to     R3C11B.FCO ADCStateMachine_2/SLICE_17
ROUTE         1     0.000     R3C11B.FCO to     R3C11C.FCI ADCStateMachine_2/un6_usecxei_cry_3
FCITOFCO_D  ---     0.141     R3C11C.FCI to     R3C11C.FCO ADCStateMachine_2/SLICE_16
ROUTE         1     0.000     R3C11C.FCO to     R3C11D.FCI ADCStateMachine_2/un6_usecxei_cry_5
FCITOFCO_D  ---     0.141     R3C11D.FCI to     R3C11D.FCO ADCStateMachine_2/SLICE_15
ROUTE         1     0.000     R3C11D.FCO to     R3C12A.FCI ADCStateMachine_2/un6_usecxei_cry_7
FCITOFCO_D  ---     0.141     R3C12A.FCI to     R3C12A.FCO ADCStateMachine_2/SLICE_14
ROUTE         1     0.000     R3C12A.FCO to     R3C12B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141     R3C12B.FCI to     R3C12B.FCO ADCStateMachine_2/SLICE_13
ROUTE         1     0.000     R3C12B.FCO to     R3C12C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141     R3C12C.FCI to     R3C12C.FCO ADCStateMachine_2/SLICE_12
ROUTE         1     0.000     R3C12C.FCO to     R3C12D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141     R3C12D.FCI to     R3C12D.FCO ADCStateMachine_2/SLICE_11
ROUTE         1     0.000     R3C12D.FCO to     R3C13A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504     R3C13A.FCI to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                    9.886   (32.0% logic, 68.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_297:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R7C12D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.


Passed: The following path meets requirements by 3.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_15  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:               9.824ns  (22.4% logic, 77.6% route), 4 logic levels.

 Constraint Details:

      9.824ns physical path delay ADCStateMachine_2/SLICE_303 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 3.827ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_303 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R9C14C.CLK to      R9C14C.Q1 ADCStateMachine_2/SLICE_303 (from IfClockxCI_c)
ROUTE        10     2.963      R9C14C.Q1 to      R3C12D.A1 ADCStateMachine_2/CountColxDP_15
A1TOFCO_DE  ---     0.766      R3C12D.A1 to     R3C12D.FCO ADCStateMachine_2/SLICE_11
ROUTE         1     0.000     R3C12D.FCO to     R3C13A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504     R3C13A.FCI to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                    9.824   (22.4% logic, 77.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_303:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R9C14C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.


Passed: The following path meets requirements by 3.841ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_16  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:               9.810ns  (22.4% logic, 77.6% route), 3 logic levels.

 Constraint Details:

      9.810ns physical path delay ADCStateMachine_2/SLICE_304 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 3.841ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_304 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R7C15B.CLK to      R7C15B.Q0 ADCStateMachine_2/SLICE_304 (from IfClockxCI_c)
ROUTE        10     2.953      R7C15B.Q0 to      R3C13A.A0 ADCStateMachine_2/CountColxDP_16
A0TOCOUT_D  ---     1.266      R3C13A.A0 to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                    9.810   (22.4% logic, 77.6% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_304:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R7C15B.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.


Passed: The following path meets requirements by 3.890ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_9  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:               9.761ns  (26.9% logic, 73.1% route), 7 logic levels.

 Constraint Details:

      9.761ns physical path delay ADCStateMachine_2/SLICE_300 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
     -3.190ns skew and
      0.650ns LSRREC_SET requirement (totaling 13.651ns) by 3.890ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_300 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560     R8C14A.CLK to      R8C14A.Q1 ADCStateMachine_2/SLICE_300 (from IfClockxCI_c)
ROUTE        10     2.477      R8C14A.Q1 to      R3C12A.A1 ADCStateMachine_2/CountColxDP_9
A1TOFCO_DE  ---     0.766      R3C12A.A1 to     R3C12A.FCO ADCStateMachine_2/SLICE_14
ROUTE         1     0.000     R3C12A.FCO to     R3C12B.FCI ADCStateMachine_2/un6_usecxei_cry_9
FCITOFCO_D  ---     0.141     R3C12B.FCI to     R3C12B.FCO ADCStateMachine_2/SLICE_13
ROUTE         1     0.000     R3C12B.FCO to     R3C12C.FCI ADCStateMachine_2/un6_usecxei_cry_11
FCITOFCO_D  ---     0.141     R3C12C.FCI to     R3C12C.FCO ADCStateMachine_2/SLICE_12
ROUTE         1     0.000     R3C12C.FCO to     R3C12D.FCI ADCStateMachine_2/un6_usecxei_cry_13
FCITOFCO_D  ---     0.141     R3C12D.FCI to     R3C12D.FCO ADCStateMachine_2/SLICE_11
ROUTE         1     0.000     R3C12D.FCO to     R3C13A.FCI ADCStateMachine_2/un6_usecxei_cry_15
FCITOCOUT_  ---     0.504     R3C13A.FCI to    R3C13A.OFX1 ADCStateMachine_2/SLICE_10
ROUTE         4     3.587    R3C13A.OFX1 to     R10C13A.A1 ADCStateMachine_2/un6_usecxei
CTOF_DEL    ---     0.371     R10C13A.A1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     1.073     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                    9.761   (26.9% logic, 73.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_300:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to     R8C14A.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.560    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     2.630     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    6.088   (26.7% logic, 73.3% route), 2 logic levels.

Report:  120.395MHz is the maximum frequency for this preference.


================================================================================
Preference: CLOCK_TO_OUT GROUP "FX2FifoData" 20.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 8.407ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_14

   Data Path Delay:     8.393ns  (61.4% logic, 38.6% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      8.393ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO_14 (totaling 11.593ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_14 by 8.407ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R5C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO_14:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R5C1.CLKR to   EBR_R5C1.DO5 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     3.241   EBR_R5C1.DO5 to       A4.PADDO FX2FifoDataxDIO_c_14
DOPAD_DEL   ---     1.981       A4.PADDO to         A4.PAD FX2FifoDataxDIO_14
                  --------
                    8.393   (61.4% logic, 38.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.458ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_13

   Data Path Delay:     8.342ns  (61.8% logic, 38.2% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      8.342ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO_13 (totaling 11.542ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_13 by 8.458ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R5C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO_13:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R5C1.CLKR to   EBR_R5C1.DO4 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     3.190   EBR_R5C1.DO4 to       B4.PADDO FX2FifoDataxDIO_c_13
DOPAD_DEL   ---     1.981       B4.PADDO to         B4.PAD FX2FifoDataxDIO_13
                  --------
                    8.342   (61.8% logic, 38.2% route), 2 logic levels.


Passed:  The following path meets requirements by 8.472ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_15

   Data Path Delay:     8.328ns  (61.9% logic, 38.1% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      8.328ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO_15 (totaling 11.528ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_15 by 8.472ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R5C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO_15:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R5C1.CLKR to   EBR_R5C1.DO6 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     3.176   EBR_R5C1.DO6 to       B5.PADDO FX2FifoDataxDIO_c_15
DOPAD_DEL   ---     1.981       B5.PADDO to         B5.PAD FX2FifoDataxDIO_15
                  --------
                    8.328   (61.9% logic, 38.1% route), 2 logic levels.


Passed:  The following path meets requirements by 8.523ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_4

   Data Path Delay:     8.277ns  (62.2% logic, 37.8% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      8.277ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_4 (totaling 11.477ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_4 by 8.523ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_4:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO4 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     3.125   EBR_R9C1.DO4 to       N2.PADDO FX2FifoDataxDIO_c_4
DOPAD_DEL   ---     1.981       N2.PADDO to         N2.PAD FX2FifoDataxDIO_4
                  --------
                    8.277   (62.2% logic, 37.8% route), 2 logic levels.


Passed:  The following path meets requirements by 8.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_12

   Data Path Delay:     8.273ns  (62.3% logic, 37.7% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      8.273ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO_12 (totaling 11.473ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_12 by 8.527ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R5C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO_12:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R5C1.CLKR to   EBR_R5C1.DO3 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     3.121   EBR_R5C1.DO3 to       A3.PADDO FX2FifoDataxDIO_c_12
DOPAD_DEL   ---     1.981       A3.PADDO to         A3.PAD FX2FifoDataxDIO_12
                  --------
                    8.273   (62.3% logic, 37.7% route), 2 logic levels.


Passed:  The following path meets requirements by 8.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_6

   Data Path Delay:     8.273ns  (62.3% logic, 37.7% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      8.273ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_6 (totaling 11.473ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_6 by 8.527ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_6:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO6 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     3.121   EBR_R9C1.DO6 to       M2.PADDO FX2FifoDataxDIO_c_6
DOPAD_DEL   ---     1.981       M2.PADDO to         M2.PAD FX2FifoDataxDIO_6
                  --------
                    8.273   (62.3% logic, 37.7% route), 2 logic levels.


Passed:  The following path meets requirements by 8.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_2

   Data Path Delay:     8.273ns  (62.3% logic, 37.7% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      8.273ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_2 (totaling 11.473ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_2 by 8.527ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_2:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO2 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     3.121   EBR_R9C1.DO2 to       P2.PADDO FX2FifoDataxDIO_c_2
DOPAD_DEL   ---     1.981       P2.PADDO to         P2.PAD FX2FifoDataxDIO_2
                  --------
                    8.273   (62.3% logic, 37.7% route), 2 logic levels.


Passed:  The following path meets requirements by 8.919ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_5

   Data Path Delay:     7.881ns  (65.4% logic, 34.6% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      7.881ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_5 (totaling 11.081ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_5 by 8.919ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_5:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO5 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     2.729   EBR_R9C1.DO5 to       N1.PADDO FX2FifoDataxDIO_c_5
DOPAD_DEL   ---     1.981       N1.PADDO to         N1.PAD FX2FifoDataxDIO_5
                  --------
                    7.881   (65.4% logic, 34.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.919ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_1

   Data Path Delay:     7.881ns  (65.4% logic, 34.6% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      7.881ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_1 (totaling 11.081ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_1 by 8.919ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO1 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     2.729   EBR_R9C1.DO1 to       R1.PADDO FX2FifoDataxDIO_c_1
DOPAD_DEL   ---     1.981       R1.PADDO to         R1.PAD FX2FifoDataxDIO_1
                  --------
                    7.881   (65.4% logic, 34.6% route), 2 logic levels.


Passed:  The following path meets requirements by 8.923ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_7

   Data Path Delay:     7.877ns  (65.4% logic, 34.6% route), 2 logic levels.

   Clock Path Delay:    3.200ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:
      3.200ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      7.877ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_7 (totaling 11.077ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_7 by 8.923ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     2.137       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    3.200   (33.2% logic, 66.8% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_7:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171  EBR_R9C1.CLKR to   EBR_R9C1.DO7 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     2.725   EBR_R9C1.DO7 to       M1.PADDO FX2FifoDataxDIO_c_7
DOPAD_DEL   ---     1.981       M1.PADDO to         M1.PAD FX2FifoDataxDIO_7
                  --------
                    7.877   (65.4% logic, 34.6% route), 2 logic levels.

Report:   11.593ns is the minimum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "FX2FifoWritexEBO" 12.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.844ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_0  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     6.258ns  (46.2% logic, 53.8% route), 3 logic levels.

   Clock Path Delay:    2.898ns  (36.7% logic, 63.3% route), 1 logic levels.

 Constraint Details:
      2.898ns delay IfClockxCI to fifoStatemachine_1/SLICE_443 and
      6.258ns delay fifoStatemachine_1/SLICE_443 to FX2FifoWritexEBO (totaling 9.156ns) meets
     12.000ns offset IfClockxCI to FX2FifoWritexEBO by 2.844ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R8C2D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_443 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560      R8C2D.CLK to       R8C2D.Q0 fifoStatemachine_1/SLICE_443 (from IfClockxCI_c)
ROUTE         7     2.550       R8C2D.Q0 to       R2C6B.A0 fifoStatemachine_1_StatexDP_0
CTOF_DEL    ---     0.371       R2C6B.A0 to       R2C6B.F0 fifoStatemachine_1/SLICE_654
ROUTE         1     0.817       R2C6B.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     1.960       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    6.258   (46.2% logic, 53.8% route), 3 logic levels.


Passed:  The following path meets requirements by 2.995ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_1  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     6.107ns  (47.3% logic, 52.7% route), 3 logic levels.

   Clock Path Delay:    2.898ns  (36.7% logic, 63.3% route), 1 logic levels.

 Constraint Details:
      2.898ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 and
      6.107ns delay fifoStatemachine_1/SLICE_378 to FX2FifoWritexEBO (totaling 9.005ns) meets
     12.000ns offset IfClockxCI to FX2FifoWritexEBO by 2.995ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R8C2C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_378 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560      R8C2C.CLK to       R8C2C.Q0 fifoStatemachine_1/SLICE_378 (from IfClockxCI_c)
ROUTE         7     2.399       R8C2C.Q0 to       R2C6B.C0 FifoReadxE
CTOF_DEL    ---     0.371       R2C6B.C0 to       R2C6B.F0 fifoStatemachine_1/SLICE_654
ROUTE         1     0.817       R2C6B.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     1.960       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    6.107   (47.3% logic, 52.7% route), 3 logic levels.

Report:    9.156ns is the minimum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO" 15.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 5.816ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_1  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     6.286ns  (46.0% logic, 54.0% route), 3 logic levels.

   Clock Path Delay:    2.898ns  (36.7% logic, 63.3% route), 1 logic levels.

 Constraint Details:
      2.898ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 and
      6.286ns delay fifoStatemachine_1/SLICE_378 to FX2FifoPktEndxSBO (totaling 9.184ns) meets
     15.000ns offset IfClockxCI to FX2FifoPktEndxSBO by 5.816ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R8C2C.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_378 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560      R8C2C.CLK to       R8C2C.Q0 fifoStatemachine_1/SLICE_378 (from IfClockxCI_c)
ROUTE         7     1.407       R8C2C.Q0 to       R8C2A.C1 FifoReadxE
CTOF_DEL    ---     0.371       R8C2A.C1 to       R8C2A.F1 fifoStatemachine_1/SLICE_631
ROUTE         1     1.988       R8C2A.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     1.960       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    6.286   (46.0% logic, 54.0% route), 3 logic levels.


Passed:  The following path meets requirements by 6.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_0  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     5.928ns  (48.8% logic, 51.2% route), 3 logic levels.

   Clock Path Delay:    2.898ns  (36.7% logic, 63.3% route), 1 logic levels.

 Constraint Details:
      2.898ns delay IfClockxCI to fifoStatemachine_1/SLICE_443 and
      5.928ns delay fifoStatemachine_1/SLICE_443 to FX2FifoPktEndxSBO (totaling 8.826ns) meets
     15.000ns offset IfClockxCI to FX2FifoPktEndxSBO by 6.174ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.835       A9.PADDI to      R8C2D.CLK IfClockxCI_c
                  --------
                    2.898   (36.7% logic, 63.3% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_443 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560      R8C2D.CLK to       R8C2D.Q0 fifoStatemachine_1/SLICE_443 (from IfClockxCI_c)
ROUTE         7     1.049       R8C2D.Q0 to       R8C2A.B1 fifoStatemachine_1_StatexDP_0
CTOF_DEL    ---     0.371       R8C2A.B1 to       R8C2A.F1 fifoStatemachine_1/SLICE_631
ROUTE         1     1.988       R8C2A.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     1.960       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    5.928   (48.8% logic, 51.2% route), 3 logic levels.

Report:    9.184ns is the minimum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "FX2FifoInFullxSBI" 20.000000 ns HOLD 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 16.648ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP_0  (to IfClockxCI_c +)

   Max Data Path Delay:     5.320ns  (38.8% logic, 61.2% route), 3 logic levels.

   Min Clock Path Delay:    2.149ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:

      5.320ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_443 less
     20.000ns offset FX2FifoInFullxSBI to IfClockxCI (totaling -14.680ns) meets
      2.149ns delay IfClockxCI to fifoStatemachine_1/SLICE_443 less
      0.181ns DIN_SET requirement (totaling 1.968ns) by 16.648ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1     2.229       L1.PADDI to       R8C2A.A0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.371       R8C2A.A0 to       R8C2A.F0 fifoStatemachine_1/SLICE_631
ROUTE         2     1.026       R8C2A.F0 to       R8C2D.B0 fifoStatemachine_1/N_3
CTOOFX_DEL  ---     0.631       R8C2D.B0 to     R8C2D.OFX0 fifoStatemachine_1/SLICE_443
ROUTE         1     0.000     R8C2D.OFX0 to      R8C2D.DI0 fifoStatemachine_1/StatexDP_ns_0 (to IfClockxCI_c)
                  --------
                    5.320   (38.8% logic, 61.2% route), 3 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.867         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.282       A9.PADDI to      R8C2D.CLK IfClockxCI_c
                  --------
                    2.149   (40.3% logic, 59.7% route), 1 logic levels.


Passed:  The following path meets requirements by 16.847ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP_1  (to IfClockxCI_c +)

   Max Data Path Delay:     5.121ns  (40.3% logic, 59.7% route), 3 logic levels.

   Min Clock Path Delay:    2.149ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:

      5.121ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_378 less
     20.000ns offset FX2FifoInFullxSBI to IfClockxCI (totaling -14.879ns) meets
      2.149ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 less
      0.181ns DIN_SET requirement (totaling 1.968ns) by 16.847ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1     2.229       L1.PADDI to       R8C2A.A0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.371       R8C2A.A0 to       R8C2A.F0 fifoStatemachine_1/SLICE_631
ROUTE         2     0.827       R8C2A.F0 to       R8C2C.C0 fifoStatemachine_1/N_3
CTOOFX_DEL  ---     0.631       R8C2C.C0 to     R8C2C.OFX0 fifoStatemachine_1/SLICE_378
ROUTE         1     0.000     R8C2C.OFX0 to      R8C2C.DI0 fifoStatemachine_1/StatexDP_ns_1 (to IfClockxCI_c)
                  --------
                    5.121   (40.3% logic, 59.7% route), 3 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.867         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     1.282       A9.PADDI to      R8C2C.CLK IfClockxCI_c
                  --------
                    2.149   (40.3% logic, 59.7% route), 1 logic levels.

Report:    3.352ns is the minimum offset for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "ClockxC_c" 90.000000 MHz |             |             |
;                                       |   90.000 MHz|   95.730 MHz|  11  
                                        |             |             |
FREQUENCY NET "IfClockxCI_c" 30.000000  |             |             |
MHz ;                                   |   30.000 MHz|   33.187 MHz|   3  
                                        |             |             |
FREQUENCY 90.000000 MHz ;               |   90.000 MHz|  120.395 MHz|   7  
                                        |             |             |
CLOCK_TO_OUT GROUP "FX2FifoData"        |             |             |
20.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |    20.000 ns|    11.593 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoWritexEBO"    |             |             |
12.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |    12.000 ns|     9.156 ns|   3  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO"   |             |             |
15.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |    15.000 ns|     9.184 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "FX2FifoInFullxSBI"    |             |             |
20.000000 ns HOLD 0.000000 ns CLKPORT   |             |             |
"IfClockxCI" ;                          |    20.000 ns|     3.352 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP   Loads: 86
   Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 35

   Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD   Loads: 78
   Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;

   Data transfers from:
   Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 10

   Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_372.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 19

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_372.Q0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD   Loads: 60
   Covered under: FREQUENCY 90.000000 MHz ;

Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD   Loads: 50
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18029 paths, 7 nets, and 2812 connections (77.2% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond_1.3_Production (92)
Wed Jun 27 17:27:28 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o SeeBetter20_SeeBetter20.twr SeeBetter20_SeeBetter20.ncd SeeBetter20_SeeBetter20.prf 
Design file:     seebetter20_seebetter20.ncd
Preference file: seebetter20_seebetter20.prf
Device,speed:    LCMXO2280C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              AERReqSyncxSBN  (from ClockxC_c +)
   Destination:    FF         Data in        AERREQxSB  (to ClockxC_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay SLICE_369 to SLICE_369 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path SLICE_369 to SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R13C16C.CLK to     R13C16C.Q0 SLICE_369 (from ClockxC_c)
ROUTE         1     0.130     R13C16C.Q0 to     R13C16C.M1 AERReqSyncxSBN (to ClockxC_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to    R13C16C.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to SLICE_369:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to    R13C16C.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uSynchronizerStateMachine_1/SyncInxSBN  (from ClockxC_c +)
   Destination:    FF         Data in        uSynchronizerStateMachine_1/SyncInxSB  (to ClockxC_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay uSynchronizerStateMachine_1/SLICE_551 to uSynchronizerStateMachine_1/SLICE_551 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path uSynchronizerStateMachine_1/SLICE_551 to uSynchronizerStateMachine_1/SLICE_551:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R12C4B.CLK to      R12C4B.Q1 uSynchronizerStateMachine_1/SLICE_551 (from ClockxC_c)
ROUTE         1     0.130      R12C4B.Q1 to      R12C4B.M0 uSynchronizerStateMachine_1/SyncInxSBN (to ClockxC_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uSynchronizerStateMachine_1/SLICE_551:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R12C4B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uSynchronizerStateMachine_1/SLICE_551:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R12C4B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP_6  (from ClockxC_c +)
   Destination:    FF         Data in        uMonitorTimestampRegister/StatexDP_6  (to ClockxC_c +)

   Delay:               0.272ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay uTimestampCounter/SLICE_275 to uMonitorTimestampRegister/SLICE_382 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.289ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_275 to uMonitorTimestampRegister/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C6D.CLK to      R13C6D.Q0 uTimestampCounter/SLICE_275 (from ClockxC_c)
ROUTE         2     0.146      R13C6D.Q0 to      R12C6D.M0 ActualTimestampxD_6 (to ClockxC_c)
                  --------
                    0.272   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C6D.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uMonitorTimestampRegister/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R12C6D.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP_0  (from ClockxC_c +)
   Destination:    FF         Data in        uMonitorTimestampRegister/StatexDP_0  (to ClockxC_c +)

   Delay:               0.272ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.272ns physical path delay uTimestampCounter/SLICE_278 to uMonitorTimestampRegister/SLICE_379 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.289ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_278 to uMonitorTimestampRegister/SLICE_379:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C6A.CLK to      R13C6A.Q0 uTimestampCounter/SLICE_278 (from ClockxC_c)
ROUTE         2     0.146      R13C6A.Q0 to      R12C6A.M0 ActualTimestampxD_0 (to ClockxC_c)
                  --------
                    0.272   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C6A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uMonitorTimestampRegister/SLICE_379:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R12C6A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP_1  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0_0  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP_1
                   FF                        uTimestampCounter/CountxDP_0

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_278 to uTimestampCounter/SLICE_278 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_278 to uTimestampCounter/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C6A.CLK to      R13C6A.Q1 uTimestampCounter/SLICE_278 (from ClockxC_c)
ROUTE         2     0.131      R13C6A.Q1 to      R13C6A.A1 ActualTimestampxD_1 (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C6A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_278:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C6A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP_11  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0_10  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP_11
                   FF                        uTimestampCounter/CountxDP_10

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_273 to uTimestampCounter/SLICE_273 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_273 to uTimestampCounter/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C7B.CLK to      R13C7B.Q1 uTimestampCounter/SLICE_273 (from ClockxC_c)
ROUTE         2     0.131      R13C7B.Q1 to      R13C7B.A1 ActualTimestampxD_11 (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C7B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_273:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C7B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP_13  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0_12  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP_13
                   FF                        uTimestampCounter/CountxDP_12

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_272 to uTimestampCounter/SLICE_272 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_272 to uTimestampCounter/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C7C.CLK to      R13C7C.Q1 uTimestampCounter/SLICE_272 (from ClockxC_c)
ROUTE         2     0.131      R13C7C.Q1 to      R13C7C.A1 ActualTimestampxD_13 (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C7C.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_272:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C7C.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP_7  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0_6  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP_7
                   FF                        uTimestampCounter/CountxDP_6

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_275 to uTimestampCounter/SLICE_275 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_275 to uTimestampCounter/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C6D.CLK to      R13C6D.Q1 uTimestampCounter/SLICE_275 (from ClockxC_c)
ROUTE         2     0.131      R13C6D.Q1 to      R13C6D.A1 ActualTimestampxD_7 (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C6D.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_275:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C6D.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP_3  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0_2  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP_3
                   FF                        uTimestampCounter/CountxDP_2

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_277 to uTimestampCounter/SLICE_277 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_277 to uTimestampCounter/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C6B.CLK to      R13C6B.Q1 uTimestampCounter/SLICE_277 (from ClockxC_c)
ROUTE         2     0.131      R13C6B.Q1 to      R13C6B.A1 ActualTimestampxD_3 (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C6B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C6B.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uTimestampCounter/CountxDP_9  (from ClockxC_c +)
   Destination:    FF         Data in        uTimestampCounter/CountxDP_cry_0_8  (to ClockxC_c +)
                   FF                        uTimestampCounter/CountxDP_9
                   FF                        uTimestampCounter/CountxDP_8

   Delay:               0.257ns  (49.0% logic, 51.0% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay uTimestampCounter/SLICE_274 to uTimestampCounter/SLICE_274 meets
     -0.044ns LUT_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 0.301ns

 Physical Path Details:

      Data path uTimestampCounter/SLICE_274 to uTimestampCounter/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C7A.CLK to      R13C7A.Q1 uTimestampCounter/SLICE_274 (from ClockxC_c)
ROUTE         2     0.131      R13C7A.Q1 to      R13C7A.A1 ActualTimestampxD_9 (to ClockxC_c)
                  --------
                    0.257   (49.0% logic, 51.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C7A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path uClockGen/PLLCInst_0 to uTimestampCounter/SLICE_274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        86     0.525 *3_R20C1.CLKOP to     R13C7A.CLK ClockxC_c
                  --------
                    0.525   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateRowxDP_4  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateRowxDP_3  (to IfClockxCI_c +)

   Delay:               0.260ns  (48.5% logic, 51.5% route), 1 logic levels.

 Constraint Details:

      0.260ns physical path delay ADCStateMachine_2/SLICE_350 to ADCStateMachine_2/SLICE_349 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.277ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_350 to ADCStateMachine_2/SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R7C11D.CLK to      R7C11D.Q0 ADCStateMachine_2/SLICE_350 (from IfClockxCI_c)
ROUTE         4     0.134      R7C11D.Q0 to      R7C11B.M1 ADCStateMachine_2/StateRowxDP_4 (to IfClockxCI_c)
                  --------
                    0.260   (48.5% logic, 51.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_350:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R7C11D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R7C11B.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateColxDP_16  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateColxDP_15  (to IfClockxCI_c +)

   Delay:               0.261ns  (48.3% logic, 51.7% route), 1 logic levels.

 Constraint Details:

      0.261ns physical path delay ADCStateMachine_2/SLICE_346 to ADCStateMachine_2/SLICE_345 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.278ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_346 to ADCStateMachine_2/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R10C16D.CLK to     R10C16D.Q0 ADCStateMachine_2/SLICE_346 (from IfClockxCI_c)
ROUTE         4     0.135     R10C16D.Q0 to     R10C16A.M1 ADCStateMachine_2/StateColxDP_16 (to IfClockxCI_c)
                  --------
                    0.261   (48.3% logic, 51.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_346:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to    R10C16D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_345:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to    R10C16A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateRowxDP_3  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateRowxDP_2  (to IfClockxCI_c +)

   Delay:               0.264ns  (47.7% logic, 52.3% route), 1 logic levels.

 Constraint Details:

      0.264ns physical path delay ADCStateMachine_2/SLICE_349 to ADCStateMachine_2/SLICE_349 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.281ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_349 to ADCStateMachine_2/SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R7C11B.CLK to      R7C11B.Q1 ADCStateMachine_2/SLICE_349 (from IfClockxCI_c)
ROUTE         6     0.138      R7C11B.Q1 to      R7C11B.M0 ADCStateMachine_2/StateRowxDP_3 (to IfClockxCI_c)
                  --------
                    0.264   (47.7% logic, 52.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R7C11B.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R7C11B.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateRowxDP_10  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateRowxDP_9  (to IfClockxCI_c +)

   Delay:               0.266ns  (47.4% logic, 52.6% route), 1 logic levels.

 Constraint Details:

      0.266ns physical path delay ADCStateMachine_2/SLICE_353 to ADCStateMachine_2/SLICE_352 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.283ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_353 to ADCStateMachine_2/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R7C11A.CLK to      R7C11A.Q0 ADCStateMachine_2/SLICE_353 (from IfClockxCI_c)
ROUTE         5     0.140      R7C11A.Q0 to      R7C11C.M0 ADCStateMachine_2/StateRowxDP_10 (to IfClockxCI_c)
                  --------
                    0.266   (47.4% logic, 52.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_353:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R7C11A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_352:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R7C11C.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.335ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateRowxDP_rep0_i_10  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateRowxDP_rep0_i_10  (to IfClockxCI_c +)

   Delay:               0.327ns  (61.2% logic, 38.8% route), 2 logic levels.

 Constraint Details:

      0.327ns physical path delay ADCStateMachine_2/SLICE_367 to ADCStateMachine_2/SLICE_367 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.335ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_367 to ADCStateMachine_2/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R2C16A.CLK to      R2C16A.Q0 ADCStateMachine_2/SLICE_367 (from IfClockxCI_c)
ROUTE         2     0.127      R2C16A.Q0 to      R2C16A.A0 ADCwritexEBO_c
CTOF_DEL    ---     0.074      R2C16A.A0 to      R2C16A.F0 ADCStateMachine_2/SLICE_367
ROUTE         1     0.000      R2C16A.F0 to     R2C16A.DI0 ADCStateMachine_2/N_6289_0 (to IfClockxCI_c)
                  --------
                    0.327   (61.2% logic, 38.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R2C16A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_367:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R2C16A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/DividerRowxDP_0  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/DividerRowxDP_0  (to IfClockxCI_c +)

   Delay:               0.330ns  (60.6% logic, 39.4% route), 2 logic levels.

 Constraint Details:

      0.330ns physical path delay ADCStateMachine_2/SLICE_325 to ADCStateMachine_2/SLICE_325 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.338ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_325 to ADCStateMachine_2/SLICE_325:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R17C4A.CLK to      R17C4A.Q0 ADCStateMachine_2/SLICE_325 (from IfClockxCI_c)
ROUTE         4     0.130      R17C4A.Q0 to      R17C4A.D0 ADCStateMachine_2/DividerRowxDP_0
CTOF_DEL    ---     0.074      R17C4A.D0 to      R17C4A.F0 ADCStateMachine_2/SLICE_325
ROUTE         1     0.000      R17C4A.F0 to     R17C4A.DI0 ADCStateMachine_2/DividerRowxDP_lm_0 (to IfClockxCI_c)
                  --------
                    0.330   (60.6% logic, 39.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_325:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R17C4A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_325:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R17C4A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/DividerRowxDP_14  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/DividerRowxDP_14  (to IfClockxCI_c +)

   Delay:               0.331ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.331ns physical path delay ADCStateMachine_2/SLICE_332 to ADCStateMachine_2/SLICE_332 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.339ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_332 to ADCStateMachine_2/SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R17C5D.CLK to      R17C5D.Q0 ADCStateMachine_2/SLICE_332 (from IfClockxCI_c)
ROUTE         4     0.131      R17C5D.Q0 to      R17C5D.A0 ADCStateMachine_2/DividerRowxDP_14
CTOF_DEL    ---     0.074      R17C5D.A0 to      R17C5D.F0 ADCStateMachine_2/SLICE_332
ROUTE         1     0.000      R17C5D.F0 to     R17C5D.DI0 ADCStateMachine_2/DividerRowxDP_lm_14 (to IfClockxCI_c)
                  --------
                    0.331   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R17C5D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_332:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R17C5D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateRowxDP_0  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateRowxDP_0  (to IfClockxCI_c +)

   Delay:               0.331ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.331ns physical path delay ADCStateMachine_2/SLICE_348 to ADCStateMachine_2/SLICE_348 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.339ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_348 to ADCStateMachine_2/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R12C10D.CLK to     R12C10D.Q0 ADCStateMachine_2/SLICE_348 (from IfClockxCI_c)
ROUTE         3     0.131     R12C10D.Q0 to     R12C10D.A0 ADCStateMachine_2/StateRowxDP_0
CTOF_DEL    ---     0.074     R12C10D.A0 to     R12C10D.F0 ADCStateMachine_2/SLICE_348
ROUTE         1     0.000     R12C10D.F0 to    R12C10D.DI0 ADCStateMachine_2/StateRowxDP_ns_0_i_11 (to IfClockxCI_c)
                  --------
                    0.331   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to    R12C10D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_348:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to    R12C10D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/DividerRowxDP_11  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/DividerRowxDP_11  (to IfClockxCI_c +)

   Delay:               0.331ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.331ns physical path delay ADCStateMachine_2/SLICE_330 to ADCStateMachine_2/SLICE_330 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.339ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_330 to ADCStateMachine_2/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R15C5D.CLK to      R15C5D.Q1 ADCStateMachine_2/SLICE_330 (from IfClockxCI_c)
ROUTE         4     0.131      R15C5D.Q1 to      R15C5D.A1 ADCStateMachine_2/DividerRowxDP_11
CTOF_DEL    ---     0.074      R15C5D.A1 to      R15C5D.F1 ADCStateMachine_2/SLICE_330
ROUTE         1     0.000      R15C5D.F1 to     R15C5D.DI1 ADCStateMachine_2/DividerRowxDP_lm_11 (to IfClockxCI_c)
                  --------
                    0.331   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R15C5D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to     R15C5D.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.339ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateColxDP_4  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StateColxDP_4  (to IfClockxCI_c +)

   Delay:               0.331ns  (60.4% logic, 39.6% route), 2 logic levels.

 Constraint Details:

      0.331ns physical path delay ADCStateMachine_2/SLICE_340 to ADCStateMachine_2/SLICE_340 meets
     -0.008ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.008ns) by 0.339ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_340 to ADCStateMachine_2/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R13C14A.CLK to     R13C14A.Q0 ADCStateMachine_2/SLICE_340 (from IfClockxCI_c)
ROUTE         5     0.131     R13C14A.Q0 to     R13C14A.A0 ADCStateMachine_2/StateColxDP_4
CTOF_DEL    ---     0.074     R13C14A.A0 to     R13C14A.F0 ADCStateMachine_2/SLICE_340
ROUTE         1     0.000     R13C14A.F0 to    R13C14A.DI0 ADCStateMachine_2/StateColxDN_0_i_4 (to IfClockxCI_c)
                  --------
                    0.331   (60.4% logic, 39.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to    R13C14A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_340:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        78     0.452       A9.PADDI to    R13C14A.CLK IfClockxCI_c
                  --------
                    0.452   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY 90.000000 MHz ;
            195 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.033ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateColxDP_11  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/IsAxS  (to ADCStateMachine_2/StateColxDP_9 +)

   Delay:               0.591ns  (21.3% logic, 78.7% route), 1 logic levels.

 Constraint Details:

      0.591ns physical path delay ADCStateMachine_2/SLICE_343 to ADCStateMachine_2/SLICE_356 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.558ns skew requirement (totaling 0.558ns) by 0.033ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_343 to ADCStateMachine_2/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R10C15C.CLK to     R10C15C.Q1 ADCStateMachine_2/SLICE_343 (from IfClockxCI_c)
ROUTE         7     0.465     R10C15C.Q1 to     R8C12D.LSR ADCStateMachine_2/StateColxDP_11 (to ADCStateMachine_2/StateColxDP_9)
                  --------
                    0.591   (21.3% logic, 78.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_343:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to    R10C15C.CLK IfClockxCI_c
                  --------
                    0.713   (36.6% logic, 63.4% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to    R10C15C.CLK IfClockxCI_c
REG_DEL     ---     0.137    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_343
ROUTE         7     0.421     R10C15C.Q0 to     R8C12D.CLK ADCStateMachine_2/StateColxDP_9
                  --------
                    1.271   (31.3% logic, 68.7% route), 2 logic levels.


Passed: The following path meets requirements by 0.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateRowxDP_2  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/StartRowxSN  (to CDVSTestSRRowInxSO_c +)

   Delay:               0.846ns  (14.9% logic, 85.1% route), 1 logic levels.

 Constraint Details:

      0.846ns physical path delay ADCStateMachine_2/SLICE_349 to ADCStateMachine_2/SLICE_335 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.794ns skew requirement (totaling 0.794ns) by 0.052ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_349 to ADCStateMachine_2/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R7C11B.CLK to      R7C11B.Q0 ADCStateMachine_2/SLICE_349 (from IfClockxCI_c)
ROUTE         6     0.720      R7C11B.Q0 to     R9C11A.LSR ADCStateMachine_2/StateRowxDP_2 (to CDVSTestSRRowInxSO_c)
                  --------
                    0.846   (14.9% logic, 85.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to     R7C11B.CLK IfClockxCI_c
                  --------
                    0.713   (36.6% logic, 63.4% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to     R5C16B.CLK IfClockxCI_c
REG_DEL     ---     0.137     R5C16B.CLK to      R5C16B.Q0 ADCStateMachine_2/SLICE_372
ROUTE         5     0.657      R5C16B.Q0 to     R9C11A.CLK CDVSTestSRRowInxSO_c
                  --------
                    1.507   (26.4% logic, 73.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.058ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/StateColxDP_8  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:               0.843ns  (32.5% logic, 67.5% route), 3 logic levels.

 Constraint Details:

      0.843ns physical path delay ADCStateMachine_2/SLICE_342 to ADCStateMachine_2/SLICE_355 meets
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -0.785ns skew requirement (totaling 0.785ns) by 0.058ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_342 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R10C12C.CLK to     R10C12C.Q0 ADCStateMachine_2/SLICE_342 (from IfClockxCI_c)
ROUTE         7     0.227     R10C12C.Q0 to     R10C13A.B0 ADCStateMachine_2/StateColxDP_8
CTOF_DEL    ---     0.074     R10C13A.B0 to     R10C13A.F0 ADCStateMachine_2/SLICE_581
ROUTE         1     0.126     R10C13A.F0 to     R10C13A.D1 ADCStateMachine_2/g0_0_0
CTOF_DEL    ---     0.074     R10C13A.D1 to     R10C13A.F1 ADCStateMachine_2/SLICE_581
ROUTE         1     0.216     R10C13A.F1 to     R8C13B.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                    0.843   (32.5% logic, 67.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to    R10C12C.CLK IfClockxCI_c
                  --------
                    0.713   (36.6% logic, 63.4% route), 1 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to    R11C16A.CLK IfClockxCI_c
REG_DEL     ---     0.137    R11C16A.CLK to     R11C16A.Q0 ADCStateMachine_2/SLICE_347
ROUTE        26     0.648     R11C16A.Q0 to     R8C13B.CLK ADCStateMachine_2/StateColxDP_17
                  --------
                    1.498   (26.6% logic, 73.4% route), 2 logic levels.


Passed: The following path meets requirements by 0.248ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/IsAxS  (from ADCStateMachine_2/StateColxDP_9 +)
   Destination:    FF         Data in        ADCStateMachine_2/StartRowxSN  (to CDVSTestSRRowInxSO_c +)

   Delay:               0.467ns  (31.5% logic, 68.5% route), 1 logic levels.

 Constraint Details:

      0.467ns physical path delay ADCStateMachine_2/SLICE_356 to ADCStateMachine_2/SLICE_335 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
     -0.236ns skew requirement (totaling 0.219ns) by 0.248ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_356 to ADCStateMachine_2/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
LTCH_DEL    ---     0.147     R8C12D.CLK to      R8C12D.Q0 ADCStateMachine_2/SLICE_356 (from ADCStateMachine_2/StateColxDP_9)
ROUTE         8     0.320      R8C12D.Q0 to      R9C11A.M0 ADCdataxD_11 (to CDVSTestSRRowInxSO_c)
                  --------
                    0.467   (31.5% logic, 68.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path IfClockxCI to ADCStateMachine_2/SLICE_356:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to    R10C15C.CLK IfClockxCI_c
REG_DEL     ---     0.137    R10C15C.CLK to     R10C15C.Q0 ADCStateMachine_2/SLICE_343
ROUTE         7     0.421     R10C15C.Q0 to     R8C12D.CLK ADCStateMachine_2/StateColxDP_9
                  --------
                    1.271   (31.3% logic, 68.7% route), 2 logic levels.

      Destination Clock Path IfClockxCI to ADCStateMachine_2/SLICE_335:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to     R5C16B.CLK IfClockxCI_c
REG_DEL     ---     0.137     R5C16B.CLK to      R5C16B.Q0 ADCStateMachine_2/SLICE_372
ROUTE         5     0.657      R5C16B.Q0 to     R9C11A.CLK CDVSTestSRRowInxSO_c
                  --------
                    1.507   (26.4% logic, 73.6% route), 2 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD_7  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD_8  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_464 to shiftRegister_1/SLICE_465 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_464 to shiftRegister_1/SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C9D.CLK to      R13C9D.Q1 shiftRegister_1/SLICE_464 (from PC1xSIO_c)
ROUTE         1     0.130      R13C9D.Q1 to      R13C9B.M0 shiftRegister_1/StatexD_7 (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R13C9D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R13C9B.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD_0  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD_1  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_461 to shiftRegister_1/SLICE_461 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_461 to shiftRegister_1/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R12C2D.CLK to      R12C2D.Q0 shiftRegister_1/SLICE_461 (from PC1xSIO_c)
ROUTE         1     0.130      R12C2D.Q0 to      R12C2D.M1 shiftRegister_1/StatexD_0 (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C2D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R12C2D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD_4  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD_5  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_463 to shiftRegister_1/SLICE_463 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_463 to shiftRegister_1/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C9C.CLK to      R13C9C.Q0 shiftRegister_1/SLICE_463 (from PC1xSIO_c)
ROUTE         1     0.130      R13C9C.Q0 to      R13C9C.M1 shiftRegister_1/StatexD_4 (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R13C9C.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R13C9C.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD_6  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD_7  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_464 to shiftRegister_1/SLICE_464 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_464 to shiftRegister_1/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C9D.CLK to      R13C9D.Q0 shiftRegister_1/SLICE_464 (from PC1xSIO_c)
ROUTE         1     0.130      R13C9D.Q0 to      R13C9D.M1 shiftRegister_1/StatexD_6 (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R13C9D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R13C9D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD_112  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD_113  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_517 to shiftRegister_1/SLICE_517 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_517 to shiftRegister_1/SLICE_517:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126    R17C12B.CLK to     R17C12B.Q0 shiftRegister_1/SLICE_517 (from PC1xSIO_c)
ROUTE         1     0.130     R17C12B.Q0 to     R17C12B.M1 shiftRegister_1/StatexD_112 (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_517:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to    R17C12B.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_517:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to    R17C12B.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD_5  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD_6  (to PC1xSIO_c +)

   Delay:               0.256ns  (49.2% logic, 50.8% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay shiftRegister_1/SLICE_463 to shiftRegister_1/SLICE_464 meets
     -0.017ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.017ns) by 0.273ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_463 to shiftRegister_1/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126     R13C9C.CLK to      R13C9C.Q1 shiftRegister_1/SLICE_463 (from PC1xSIO_c)
ROUTE         1     0.130      R13C9C.Q1 to      R13C9D.M0 shiftRegister_1/StatexD_5 (to PC1xSIO_c)
                  --------
                    0.256   (49.2% logic, 50.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PC1xSIO to shiftRegister_1/SLICE_463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R13C9C.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PC1xSIO to shiftRegister_1/SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.856       K1.PADDI to     R13C9D.CLK PC1xSIO_c
                  --------
                    0.856   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: CLOCK_TO_OUT GROUP "FX2FifoData" 20.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_3

   Data Path Delay:     1.709ns  (74.1% logic, 25.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.709ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_3 (totaling 2.283ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_3 by 2.283ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_3:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R9C1.CLKR to   EBR_R9C1.DO3 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.442   EBR_R9C1.DO3 to       P1.PADDO FX2FifoDataxDIO_c_3
DOPAD_DEL   ---     0.487       P1.PADDO to         P1.PAD FX2FifoDataxDIO_3
                  --------
                    1.709   (74.1% logic, 25.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_8

   Data Path Delay:     1.709ns  (74.1% logic, 25.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.709ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_8 (totaling 2.283ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_8 by 2.283ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_8:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R9C1.CLKR to   EBR_R9C1.DO8 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.442   EBR_R9C1.DO8 to       D1.PADDO FX2FifoDataxDIO_c_8
DOPAD_DEL   ---     0.487       D1.PADDO to         D1.PAD FX2FifoDataxDIO_8
                  --------
                    1.709   (74.1% logic, 25.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_9

   Data Path Delay:     1.709ns  (74.1% logic, 25.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      1.709ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO_9 (totaling 2.283ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_9 by 2.283ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R5C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO_9:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R5C1.CLKR to   EBR_R5C1.DO0 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     0.442   EBR_R5C1.DO0 to       C3.PADDO FX2FifoDataxDIO_c_9
DOPAD_DEL   ---     0.487       C3.PADDO to         C3.PAD FX2FifoDataxDIO_9
                  --------
                    1.709   (74.1% logic, 25.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_11

   Data Path Delay:     1.709ns  (74.1% logic, 25.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      1.709ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO_11 (totaling 2.283ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_11 by 2.283ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R5C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO_11:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R5C1.CLKR to   EBR_R5C1.DO2 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     0.442   EBR_R5C1.DO2 to       C2.PADDO FX2FifoDataxDIO_c_11
DOPAD_DEL   ---     0.487       C2.PADDO to         C2.PAD FX2FifoDataxDIO_11
                  --------
                    1.709   (74.1% logic, 25.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_1_0(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_10

   Data Path Delay:     1.775ns  (71.4% logic, 28.6% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_1_0 and
      1.775ns delay uFifo/AERfifo_1_0 to FX2FifoDataxDIO_10 (totaling 2.349ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_10 by 2.349ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R5C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_1_0 to FX2FifoDataxDIO_10:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R5C1.CLKR to   EBR_R5C1.DO1 uFifo/AERfifo_1_0 (from IfClockxCI_c)
ROUTE         1     0.508   EBR_R5C1.DO1 to       C1.PADDO FX2FifoDataxDIO_c_10
DOPAD_DEL   ---     0.487       C1.PADDO to         C1.PAD FX2FifoDataxDIO_10
                  --------
                    1.775   (71.4% logic, 28.6% route), 2 logic levels.


Passed:  The following path meets requirements by 2.360ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_0

   Data Path Delay:     1.786ns  (70.9% logic, 29.1% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.786ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_0 (totaling 2.360ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_0 by 2.360ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R9C1.CLKR to   EBR_R9C1.DO0 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.519   EBR_R9C1.DO0 to       R2.PADDO FX2FifoDataxDIO_c_0
DOPAD_DEL   ---     0.487       R2.PADDO to         R2.PAD FX2FifoDataxDIO_0
                  --------
                    1.786   (70.9% logic, 29.1% route), 2 logic levels.


Passed:  The following path meets requirements by 2.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_1

   Data Path Delay:     1.808ns  (70.1% logic, 29.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.808ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_1 (totaling 2.382ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_1 by 2.382ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R9C1.CLKR to   EBR_R9C1.DO1 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.541   EBR_R9C1.DO1 to       R1.PADDO FX2FifoDataxDIO_c_1
DOPAD_DEL   ---     0.487       R1.PADDO to         R1.PAD FX2FifoDataxDIO_1
                  --------
                    1.808   (70.1% logic, 29.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.382ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_5

   Data Path Delay:     1.808ns  (70.1% logic, 29.9% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.808ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_5 (totaling 2.382ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_5 by 2.382ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_5:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R9C1.CLKR to   EBR_R9C1.DO5 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.541   EBR_R9C1.DO5 to       N1.PADDO FX2FifoDataxDIO_c_5
DOPAD_DEL   ---     0.487       N1.PADDO to         N1.PAD FX2FifoDataxDIO_5
                  --------
                    1.808   (70.1% logic, 29.9% route), 2 logic levels.


Passed:  The following path meets requirements by 2.383ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_7

   Data Path Delay:     1.809ns  (70.0% logic, 30.0% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.809ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_7 (totaling 2.383ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_7 by 2.383ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_7:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R9C1.CLKR to   EBR_R9C1.DO7 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.542   EBR_R9C1.DO7 to       M1.PADDO FX2FifoDataxDIO_c_7
DOPAD_DEL   ---     0.487       M1.PADDO to         M1.PAD FX2FifoDataxDIO_7
                  --------
                    1.809   (70.0% logic, 30.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.460ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_4

   Data Path Delay:     1.886ns  (67.2% logic, 32.8% route), 2 logic levels.

   Clock Path Delay:    0.574ns  (37.1% logic, 62.9% route), 1 logic levels.

 Constraint Details:
      0.574ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.886ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_4 (totaling 2.460ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_4 by 2.460ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.361       A9.PADDI to  EBR_R9C1.CLKR IfClockxCI_c
                  --------
                    0.574   (37.1% logic, 62.9% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_4:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780  EBR_R9C1.CLKR to   EBR_R9C1.DO4 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1     0.619   EBR_R9C1.DO4 to       N2.PADDO FX2FifoDataxDIO_c_4
DOPAD_DEL   ---     0.487       N2.PADDO to         N2.PAD FX2FifoDataxDIO_4
                  --------
                    1.886   (67.2% logic, 32.8% route), 2 logic levels.

Report:    2.283ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "FX2FifoWritexEBO" 12.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.867ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_1  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     1.338ns  (51.0% logic, 49.0% route), 3 logic levels.

   Clock Path Delay:    0.529ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:
      0.529ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 and
      1.338ns delay fifoStatemachine_1/SLICE_378 to FX2FifoWritexEBO (totaling 1.867ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoWritexEBO by 1.867ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.316       A9.PADDI to      R8C2C.CLK IfClockxCI_c
                  --------
                    0.529   (40.3% logic, 59.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_378 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126      R8C2C.CLK to       R8C2C.Q0 fifoStatemachine_1/SLICE_378 (from IfClockxCI_c)
ROUTE         7     0.497       R8C2C.Q0 to       R2C6B.C0 FifoReadxE
CTOF_DEL    ---     0.074       R2C6B.C0 to       R2C6B.F0 fifoStatemachine_1/SLICE_654
ROUTE         1     0.159       R2C6B.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     0.482       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    1.338   (51.0% logic, 49.0% route), 3 logic levels.


Passed:  The following path meets requirements by 1.898ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_0  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     1.369ns  (49.8% logic, 50.2% route), 3 logic levels.

   Clock Path Delay:    0.529ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:
      0.529ns delay IfClockxCI to fifoStatemachine_1/SLICE_443 and
      1.369ns delay fifoStatemachine_1/SLICE_443 to FX2FifoWritexEBO (totaling 1.898ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoWritexEBO by 1.898ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.316       A9.PADDI to      R8C2D.CLK IfClockxCI_c
                  --------
                    0.529   (40.3% logic, 59.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_443 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126      R8C2D.CLK to       R8C2D.Q0 fifoStatemachine_1/SLICE_443 (from IfClockxCI_c)
ROUTE         7     0.528       R8C2D.Q0 to       R2C6B.A0 fifoStatemachine_1_StatexDP_0
CTOF_DEL    ---     0.074       R2C6B.A0 to       R2C6B.F0 fifoStatemachine_1/SLICE_654
ROUTE         1     0.159       R2C6B.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     0.482       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    1.369   (49.8% logic, 50.2% route), 3 logic levels.

Report:    1.867ns is the maximum offset for this preference.


================================================================================
Preference: CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO" 15.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.800ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_0  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     1.271ns  (53.7% logic, 46.3% route), 3 logic levels.

   Clock Path Delay:    0.529ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:
      0.529ns delay IfClockxCI to fifoStatemachine_1/SLICE_443 and
      1.271ns delay fifoStatemachine_1/SLICE_443 to FX2FifoPktEndxSBO (totaling 1.800ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoPktEndxSBO by 1.800ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.316       A9.PADDI to      R8C2D.CLK IfClockxCI_c
                  --------
                    0.529   (40.3% logic, 59.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_443 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126      R8C2D.CLK to       R8C2D.Q0 fifoStatemachine_1/SLICE_443 (from IfClockxCI_c)
ROUTE         7     0.212       R8C2D.Q0 to       R8C2A.B1 fifoStatemachine_1_StatexDP_0
CTOF_DEL    ---     0.074       R8C2A.B1 to       R8C2A.F1 fifoStatemachine_1/SLICE_631
ROUTE         1     0.377       R8C2A.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     0.482       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    1.271   (53.7% logic, 46.3% route), 3 logic levels.


Passed:  The following path meets requirements by 1.868ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_1  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     1.339ns  (50.9% logic, 49.1% route), 3 logic levels.

   Clock Path Delay:    0.529ns  (40.3% logic, 59.7% route), 1 logic levels.

 Constraint Details:
      0.529ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 and
      1.339ns delay fifoStatemachine_1/SLICE_378 to FX2FifoPktEndxSBO (totaling 1.868ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoPktEndxSBO by 1.868ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.316       A9.PADDI to      R8C2C.CLK IfClockxCI_c
                  --------
                    0.529   (40.3% logic, 59.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_378 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126      R8C2C.CLK to       R8C2C.Q0 fifoStatemachine_1/SLICE_378 (from IfClockxCI_c)
ROUTE         7     0.280       R8C2C.Q0 to       R8C2A.C1 FifoReadxE
CTOF_DEL    ---     0.074       R8C2A.C1 to       R8C2A.F1 fifoStatemachine_1/SLICE_631
ROUTE         1     0.377       R8C2A.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     0.482       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    1.339   (50.9% logic, 49.1% route), 3 logic levels.

Report:    1.800ns is the maximum offset for this preference.


================================================================================
Preference: INPUT_SETUP PORT "FX2FifoInFullxSBI" 20.000000 ns HOLD 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.334ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP_1  (to IfClockxCI_c +)

   Min Data Path Delay:     1.039ns  (39.7% logic, 60.3% route), 3 logic levels.

   Max Clock Path Delay:    0.713ns  (36.6% logic, 63.4% route), 1 logic levels.

 Constraint Details:

      1.039ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_378 plus
      0.000ns hold offset FX2FifoInFullxSBI to IfClockxCI (totaling 1.039ns) meets
      0.713ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 plus
     -0.008ns DIN_HLD requirement (totaling 0.705ns) by 0.334ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1     0.460       L1.PADDI to       R8C2A.A0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.074       R8C2A.A0 to       R8C2A.F0 fifoStatemachine_1/SLICE_631
ROUTE         2     0.167       R8C2A.F0 to       R8C2C.C0 fifoStatemachine_1/N_3
CTOOFX_DEL  ---     0.125       R8C2C.C0 to     R8C2C.OFX0 fifoStatemachine_1/SLICE_378
ROUTE         1     0.000     R8C2C.OFX0 to      R8C2C.DI0 fifoStatemachine_1/StatexDP_ns_1 (to IfClockxCI_c)
                  --------
                    1.039   (39.7% logic, 60.3% route), 3 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to      R8C2C.CLK IfClockxCI_c
                  --------
                    0.713   (36.6% logic, 63.4% route), 1 logic levels.


Passed:  The following path meets requirements by 0.373ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP_0  (to IfClockxCI_c +)

   Min Data Path Delay:     1.078ns  (38.2% logic, 61.8% route), 3 logic levels.

   Max Clock Path Delay:    0.713ns  (36.6% logic, 63.4% route), 1 logic levels.

 Constraint Details:

      1.078ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_443 plus
      0.000ns hold offset FX2FifoInFullxSBI to IfClockxCI (totaling 1.078ns) meets
      0.713ns delay IfClockxCI to fifoStatemachine_1/SLICE_443 plus
     -0.008ns DIN_HLD requirement (totaling 0.705ns) by 0.373ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1     0.460       L1.PADDI to       R8C2A.A0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.074       R8C2A.A0 to       R8C2A.F0 fifoStatemachine_1/SLICE_631
ROUTE         2     0.206       R8C2A.F0 to       R8C2D.B0 fifoStatemachine_1/N_3
CTOOFX_DEL  ---     0.125       R8C2D.B0 to     R8C2D.OFX0 fifoStatemachine_1/SLICE_443
ROUTE         1     0.000     R8C2D.OFX0 to      R8C2D.DI0 fifoStatemachine_1/StatexDP_ns_0 (to IfClockxCI_c)
                  --------
                    1.078   (38.2% logic, 61.8% route), 3 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_443:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78     0.452       A9.PADDI to      R8C2D.CLK IfClockxCI_c
                  --------
                    0.713   (36.6% logic, 63.4% route), 1 logic levels.

Report: There is no minimum offset greater than zero for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "ClockxC_c" 90.000000 MHz |             |             |
;                                       |            -|            -|   1  
                                        |             |             |
FREQUENCY NET "IfClockxCI_c" 30.000000  |             |             |
MHz ;                                   |            -|            -|   2  
                                        |             |             |
FREQUENCY 90.000000 MHz ;               |            -|            -|   1  
                                        |             |             |
CLOCK_TO_OUT GROUP "FX2FifoData"        |             |             |
20.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |     0.000 ns|     2.283 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoWritexEBO"    |             |             |
12.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |     0.000 ns|     1.867 ns|   3  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO"   |             |             |
15.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |     0.000 ns|     1.800 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "FX2FifoInFullxSBI"    |             |             |
20.000000 ns HOLD 0.000000 ns CLKPORT   |             |             |
"IfClockxCI" ;                          |     0.000 ns|    -0.334 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 7 clocks:

Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP   Loads: 86
   Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 35

   Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD   Loads: 78
   Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;

   Data transfers from:
   Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 10

   Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_372.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 19

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_372.Q0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD   Loads: 60
   Covered under: FREQUENCY 90.000000 MHz ;

Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD   Loads: 50
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18030 paths, 7 nets, and 2812 connections (77.2% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

