# File Tree: CPU_Simulator

**Generated:** 7/12/2025, 12:30:24 p.Â m.
**Root Path:** `/home/luis/Dev/CPU_Simulator`

```
â”œâ”€â”€ ğŸ“ Business
â”‚   â”œâ”€â”€ ğŸ“ Basic_Components
â”‚   â”‚   â”œâ”€â”€ ğŸ“ Logic_Gates
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ AND_Gate.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ AND_Gate_4.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ NOT_Gate.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ OR_Gate.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ OR_Gate_8.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ XOR_Gate.py
â”‚   â”‚   â”‚   â””â”€â”€ ğŸ __init__.py
â”‚   â”‚   â”œâ”€â”€ ğŸ Bit.py
â”‚   â”‚   â”œâ”€â”€ ğŸ Bus.py
â”‚   â”‚   â”œâ”€â”€ ğŸ Logic_Gate.py
â”‚   â”‚   â”œâ”€â”€ ğŸ MUX3to1.py
â”‚   â”‚   â”œâ”€â”€ ğŸ MUX4to1.py
â”‚   â”‚   â”œâ”€â”€ ğŸ Record.py
â”‚   â”‚   â””â”€â”€ ğŸ __init__.py
â”‚   â”œâ”€â”€ ğŸ“ CPU_Core
â”‚   â”‚   â”œâ”€â”€ ğŸ“ Arithmetic_Logical_Unit
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ“ Arithmetic_Unit
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ Arithmetic_Unit.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ Full_Adder.py
â”‚   â”‚   â”‚   â”‚   â””â”€â”€ ğŸ __init__.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ“ Logical_Unit
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ Logical_MUX.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ Logical_Unit.py
â”‚   â”‚   â”‚   â”‚   â””â”€â”€ ğŸ __init__.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ“ Shift_Unit
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ ASR.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ LSL.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ LSR.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ MUX2to1.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ MUX8to1.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ Multiplex.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ ROL.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ ROR.py
â”‚   â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ Shift_Unit.py
â”‚   â”‚   â”‚   â”‚   â””â”€â”€ ğŸ __init__.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ ALU.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ ALU_MUX.py
â”‚   â”‚   â”‚   â””â”€â”€ ğŸ __init__.py
â”‚   â”‚   â”œâ”€â”€ ğŸ“ Control_Unit
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ ControlStore.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ Control_Unit.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ Decoder.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ FSM.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ MicroCounter.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ Record_Bank.py
â”‚   â”‚   â”‚   â”œâ”€â”€ ğŸ SignalGenerator.py
â”‚   â”‚   â”‚   â””â”€â”€ ğŸ __init__.py
â”‚   â”‚   â”œâ”€â”€ ğŸ CPU.py
â”‚   â”‚   â””â”€â”€ ğŸ __init__.py
â”‚   â”œâ”€â”€ ğŸ“ Memory
â”‚   â”‚   â”œâ”€â”€ ğŸ RAM.py
â”‚   â”‚   â”œâ”€â”€ ğŸ SystemBus.py
â”‚   â”‚   â””â”€â”€ ğŸ __init__.py
â”‚   â”œâ”€â”€ ğŸ Computer_System.py
â”‚   â””â”€â”€ ğŸ __init__.py
â”œâ”€â”€ ğŸ“ Data
â”‚   â””â”€â”€ ğŸ“ Programs
â”‚       â””â”€â”€ âš™ï¸ Test.json
â”œâ”€â”€ ğŸ“ Diagramas-Prototipos
â”‚   â”œâ”€â”€ ğŸ“„ E_S_Prototipo.puml
â”‚   â”œâ”€â”€ ğŸ“„ Prototipo.puml
â”‚   â”œâ”€â”€ ğŸ“„ Prototipo2.puml
â”‚   â”œâ”€â”€ ğŸ“„ Prototipo3.puml
â”‚   â”œâ”€â”€ ğŸ“„ Prototipo4.puml
â”‚   â”œâ”€â”€ ğŸ“„ Prototipo5.puml
â”‚   â”œâ”€â”€ ğŸ“„ Prototipo6.puml
â”‚   â””â”€â”€ ğŸ“„ aux.puml
â”œâ”€â”€ ğŸ“ Interface
â”‚   â””â”€â”€ ğŸ __init__.py
â”œâ”€â”€ ğŸ“ assets
â”‚   â””â”€â”€ ğŸ“ Compuertas
â”œâ”€â”€ ğŸ“ docs
â”‚   â”œâ”€â”€ ğŸ“ # File Tree: CPU_Simulator.md
â”‚   â”œâ”€â”€ ğŸ“ ALU_Mapeo_Control.md
â”‚   â”œâ”€â”€ ğŸ–¼ï¸ Esquema Full Adder.png
â”‚   â”œâ”€â”€ ğŸ“ ISA_Conjunto_Instrucciones.md
â”‚   â”œâ”€â”€ ğŸ–¼ï¸ MUX8to1.png
â”‚   â”œâ”€â”€ ğŸ“„ Mux 2 to 1
â”‚   â””â”€â”€ ğŸ“• Project_Simulador de Computador Digital_UNEG_2025_2.pdf
â”œâ”€â”€ âš™ï¸ .gitignore
â”œâ”€â”€ âš™ï¸ Plantilla.json
â”œâ”€â”€ ğŸ aux.py
â”œâ”€â”€ ğŸ main.py
â”œâ”€â”€ âš™ï¸ pyproject.toml
â”œâ”€â”€ ğŸ“„ requirements.txt
â””â”€â”€ ğŸ setup.py
```

---
*Generated by FileTree Pro Extension*