ncsim: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim> database -open -shm -default waveforms
Created default SHM database waveforms
ncsim> probe -shm -create -depth all -all 
Created probe 1
ncsim> run 
=== Simulation Cycle                  150 ===
[pc=00400000, inst=2402000a] [op=09, rs= 0, rt= 2, rd= 0, imm=000a, f2=0a] [reset=0, halted=0]
Store address:          0,          2, Store word:          x, ALUOUT:         10, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 00400004, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  2, wr_data: 0000000a
Address: 00000002, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:         10, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  250 ===
[pc=00400004, inst=24030001] [op=09, rs= 0, rt= 3, rd= 0, imm=0001, f2=01] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          1, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040000X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  3, wr_data: 00000001
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          1, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  350 ===
[pc=00400008, inst=2404ffff] [op=09, rs= 0, rt= 4, rd=31, imm=ffff, f2=3f] [reset=0, halted=0]
Store address:          0, 1073741823, Store word:          x, ALUOUT: 4294967295, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040000X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  4, wr_data: ffffffff
Address: 3fffffff, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2: 4294967295, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  450 ===
[pc=0040000c, inst=24051234] [op=09, rs= 0, rt= 5, rd= 2, imm=1234, f2=34] [reset=0, halted=0]
Store address:          0,       1165, Store word:          x, ALUOUT:       4660, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 004000XX, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  5, wr_data: 00001234
Address: 0000048d, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:       4660, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  550 ===
[pc=00400010, inst=08100007] [op=02, rs= 0, rt=16, rd= 0, imm=0007, f2=07] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 3, nextpc: 0040001X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg: 16, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 111
branchTrue: 0, pcMuxSel: 11, pcMuxSelFinal: 11

=== Simulation Cycle                  650 ===
[pc=0040001c, inst=24a50007] [op=09, rs= 5, rt= 5, rd= 0, imm=0007, f2=07] [reset=0, halted=0]
Store address:       4660,       1166, Store word:          x, ALUOUT:       4667, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 004000XX, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  5, wr_data: 0000123b
Address: 0000048e, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:       4660, alu_in2:          7, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

=== Simulation Cycle                  750 ===
[pc=00400020, inst=0c100005] [op=03, rs= 0, rt=16, rd= 0, imm=0005, f2=05] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 3, nextpc: 0040002X, nextnextpc:zzzzzzzz
jLink_en:1, wr_reg: 31, wr_data: 00400028
Address: 00000000, Store: xxxxxxxx, Load:xxxxxxxx, en:0000
alu_in1:          0, alu_in2:          0, brcond: 111
branchTrue: 0, pcMuxSel: 11, pcMuxSelFinal: 11

=== Simulation Cycle                  850 ===
[pc=00400014, inst=00bf2821] [op=00, rs= 5, rt=31, rd= 5, imm=2821, f2=21] [reset=0, halted=0]
Store address:    4194344,    1049752, Store word:          x, ALUOUT:    4199011, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040001X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  5, wr_data: 00401263
Address: 00100498, Store: xxxxxxxx, Load:deadbeef, en:0000
alu_in1:       4667, alu_in2:    4194344, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

brcond: 010
alu__op1:    4199011, alu__op2:   4194344
brcond: 010
alu__op1:          0, alu__op2:         0
=== Simulation Cycle                  950 ===
[pc=00400018, inst=10000003] [op=04, rs= 0, rt= 0, rd= 0, imm=0003, f2=03] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 1, nextpc: 0040001X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:deadbeef, en:0000
alu_in1:          0, alu_in2:          0, brcond: 010
branchTrue: 1, pcMuxSel: 01, pcMuxSelFinal: 01

=== Simulation Cycle                 1050 ===
[pc=00400028, inst=24a50009] [op=09, rs= 5, rt= 5, rd= 0, imm=0009, f2=09] [reset=0, halted=0]
Store address:    4199011,    1049755, Store word:          x, ALUOUT:    4199020, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040002X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  5, wr_data: 0040126c
Address: 0010049b, Store: xxxxxxxx, Load:deadbeef, en:0000
alu_in1:    4199011, alu_in2:          9, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

brcond: 011
brcond: 011
=== Simulation Cycle                 1150 ===
[pc=0040002c, inst=14640002] [op=05, rs= 3, rt= 4, rd= 0, imm=0002, f2=02] [reset=0, halted=0]
Store address: 4294967295,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 1, nextpc: 004000XX, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  4, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:deadbeef, en:0000
alu_in1:          1, alu_in2: 4294967295, brcond: 011
branchTrue: 1, pcMuxSel: 01, pcMuxSelFinal: 01

=== Simulation Cycle                 1250 ===
[pc=00400038, inst=24a5000b] [op=09, rs= 5, rt= 5, rd= 0, imm=000b, f2=0b] [reset=0, halted=0]
Store address:    4199020,    1049757, Store word:          x, ALUOUT:    4199031, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040003X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  5, wr_data: 00401277
Address: 0010049d, Store: xxxxxxxx, Load:deadbeef, en:0000
alu_in1:    4199020, alu_in2:         11, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

brcond: 100
brcond: 100
=== Simulation Cycle                 1350 ===
[pc=0040003c, inst=1860fffc] [op=06, rs= 3, rt= 0, rd=31, imm=fffc, f2=3c] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 1, nextpc: 004000XX, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:deadbeef, en:0000
alu_in1:          1, alu_in2:          0, brcond: 100
branchTrue: 0, pcMuxSel: 01, pcMuxSelFinal: 00

=== Simulation Cycle                 1450 ===
[pc=00400040, inst=24a50063] [op=09, rs= 5, rt= 5, rd= 0, imm=0063, f2=23] [reset=0, halted=0]
Store address:    4199031,    1049782, Store word:          x, ALUOUT:    4199130, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 0, nextpc: 0040004X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  5, wr_data: 004012da
Address: 001004b6, Store: xxxxxxxx, Load:deadbeef, en:0000
alu_in1:    4199031, alu_in2:         99, brcond: 111
branchTrue: 0, pcMuxSel: 00, pcMuxSelFinal: 00

brcond: 101
brcond: 101
=== Simulation Cycle                 1550 ===
[pc=00400044, inst=1c60fffa] [op=07, rs= 3, rt= 0, rd=31, imm=fffa, f2=3a] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 1, nextpc: 0040004X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:deadbeef, en:0000
alu_in1:          1, alu_in2:          0, brcond: 101
branchTrue: 1, pcMuxSel: 01, pcMuxSelFinal: 01

[Instruction bus error exception at 0x00440030]
=== Simulation Cycle                 1650 ===
[pc=00440030, inst=1c60fffa] [op=07, rs= 3, rt= 0, rd=31, imm=fffa, f2=3a] [reset=0, halted=0]
Store address:          0,          0, Store word:          x, ALUOUT:          0, en:  0
HI: 00000000, LO: 00000000, pcMuxSel: 1, nextpc: 0044003X, nextnextpc:zzzzzzzz
jLink_en:0, wr_reg:  0, wr_data: 00000000
Address: 00000000, Store: xxxxxxxx, Load:deadbeef, en:0000
alu_in1:          1, alu_in2:          0, brcond: 101
branchTrue: 1, pcMuxSel: 01, pcMuxSelFinal: 01

--- 18-447 Register file dump ---
=== Simulation Cycle                 1650 ===
R          0	= 0x00000000	( 0 )
R          1	= 0x00000000	( 0 )
R          2	= 0x0000000a	( 10 )
R          3	= 0x00000001	( 1 )
R          4	= 0xffffffff	( 4294967295 )
R          5	= 0x004012da	( 4199130 )
R          6	= 0x00000000	( 0 )
R          7	= 0x00000000	( 0 )
R          8	= 0x00000000	( 0 )
R          9	= 0x00000000	( 0 )
R         10	= 0x00000000	( 0 )
R         11	= 0x00000000	( 0 )
R         12	= 0x00000000	( 0 )
R         13	= 0x00000000	( 0 )
R         14	= 0x00000000	( 0 )
R         15	= 0x00000000	( 0 )
R         16	= 0x00000000	( 0 )
R         17	= 0x00000000	( 0 )
R         18	= 0x00000000	( 0 )
R         19	= 0x00000000	( 0 )
R         20	= 0x00000000	( 0 )
R         21	= 0x00000000	( 0 )
R         22	= 0x00000000	( 0 )
R         23	= 0x00000000	( 0 )
R         24	= 0x00000000	( 0 )
R         25	= 0x00000000	( 0 )
R         26	= 0x00000000	( 0 )
R         27	= 0x00000000	( 0 )
R         28	= 0x00000000	( 0 )
R         29	= 0x00000000	( 0 )
R         30	= 0x00000000	( 0 )
R         31	= 0x00400028	( 4194344 )
--- End register file dump ---
Simulation complete via $finish(1) at time 1650 NS + 4
./src/testbench.v:85 	  $finish;
ncsim> exit 
