/* Generated by Yosys 0.48+51 (git sha1 17a53b838, clang++ 18.1.8 -fPIC -O3) */

module axis128_array_to_axis512_0clk_fcdf4ca0(axis_chunks, \return_output.tdata , \return_output.tkeep , \return_output.tlast );
  input [583:0] axis_chunks;
  wire [583:0] axis_chunks;
  wire for_axis_h_l342_c3_b95e_iter_0_bin_op_and_axis_h_l345_c20_22f0_left;
  wire for_axis_h_l342_c3_b95e_iter_0_bin_op_and_axis_h_l345_c20_22f0_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_bin_op_and_axis_h_l345_c20_22f0_right;
  wire for_axis_h_l342_c3_b95e_iter_0_bin_op_or_axis_h_l345_c5_f8c3_left;
  wire for_axis_h_l342_c3_b95e_iter_0_bin_op_or_axis_h_l345_c5_f8c3_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_bin_op_or_axis_h_l345_c5_f8c3_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_bin_op_and_axis_h_l345_c20_22f0_left;
  wire for_axis_h_l342_c3_b95e_iter_1_bin_op_and_axis_h_l345_c20_22f0_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_bin_op_and_axis_h_l345_c20_22f0_right;
  wire for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_left;
  wire for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_bin_op_and_axis_h_l345_c20_22f0_left;
  wire for_axis_h_l342_c3_b95e_iter_2_bin_op_and_axis_h_l345_c20_22f0_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_bin_op_and_axis_h_l345_c20_22f0_right;
  wire for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_left;
  wire for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_bin_op_and_axis_h_l345_c20_22f0_left;
  wire for_axis_h_l342_c3_b95e_iter_3_bin_op_and_axis_h_l345_c20_22f0_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_bin_op_and_axis_h_l345_c20_22f0_right;
  wire for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_left;
  wire for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_right;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_left;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output;
  wire for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_right;
  output [511:0] \return_output.tdata ;
  wire [511:0] \return_output.tdata ;
  output [63:0] \return_output.tkeep ;
  wire [63:0] \return_output.tkeep ;
  output \return_output.tlast ;
  wire \return_output.tlast ;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_bin_op_and_axis_h_l345_c20_22f0 (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_bin_op_or_axis_h_l345_c5_f8c3_right),
    .right(axis_chunks[582])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_bin_op_or_axis_h_l345_c5_f8c3 (
    .left(1'h0),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_left),
    .right(for_axis_h_l342_c3_b95e_iter_0_bin_op_or_axis_h_l345_c5_f8c3_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[581])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[571])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[570])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[569])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[568])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[567])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[566])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[580])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[579])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[578])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[577])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[576])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[575])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[574])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[573])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[583]),
    .return_output(for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[572])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_bin_op_and_axis_h_l345_c20_22f0 (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_right),
    .right(axis_chunks[436])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f (
    .left(for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_left),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_left),
    .right(for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[435])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[425])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[424])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[423])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[422])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[421])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[420])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[434])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[433])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[432])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[431])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[430])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[429])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[428])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[427])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[437]),
    .return_output(for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[426])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_bin_op_and_axis_h_l345_c20_22f0 (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_right),
    .right(axis_chunks[290])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71 (
    .left(for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_left),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_left),
    .right(for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[289])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[279])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[278])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[277])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[276])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[275])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[274])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[288])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[287])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[286])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[285])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[284])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[283])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[282])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[281])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[291]),
    .return_output(for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[280])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_bin_op_and_axis_h_l345_c20_22f0 (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_right),
    .right(axis_chunks[144])
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf (
    .left(for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_left),
    .return_output(\return_output.tlast ),
    .right(for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[143])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[133])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[132])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[131])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[130])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[129])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[128])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[142])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[141])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[140])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[139])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[138])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[137])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[136])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[135])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d (
    .left(axis_chunks[145]),
    .return_output(for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output),
    .right(axis_chunks[134])
  );
  assign for_axis_h_l342_c3_b95e_iter_0_bin_op_and_axis_h_l345_c20_22f0_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_bin_op_and_axis_h_l345_c20_22f0_return_output = for_axis_h_l342_c3_b95e_iter_0_bin_op_or_axis_h_l345_c5_f8c3_right;
  assign for_axis_h_l342_c3_b95e_iter_0_bin_op_and_axis_h_l345_c20_22f0_right = axis_chunks[582];
  assign for_axis_h_l342_c3_b95e_iter_0_bin_op_or_axis_h_l345_c5_f8c3_left = 1'h0;
  assign for_axis_h_l342_c3_b95e_iter_0_bin_op_or_axis_h_l345_c5_f8c3_return_output = for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_left;
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[581];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[571];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[570];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[569];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[568];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[567];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[566];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[580];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[579];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[578];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[577];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[576];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[575];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[574];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[573];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[583];
  assign for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[572];
  assign for_axis_h_l342_c3_b95e_iter_1_bin_op_and_axis_h_l345_c20_22f0_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_bin_op_and_axis_h_l345_c20_22f0_return_output = for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_right;
  assign for_axis_h_l342_c3_b95e_iter_1_bin_op_and_axis_h_l345_c20_22f0_right = axis_chunks[436];
  assign for_axis_h_l342_c3_b95e_iter_1_bin_op_or_axis_h_l345_c5_857f_return_output = for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_left;
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[435];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[425];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[424];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[423];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[422];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[421];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[420];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[434];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[433];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[432];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[431];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[430];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[429];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[428];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[427];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[437];
  assign for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[426];
  assign for_axis_h_l342_c3_b95e_iter_2_bin_op_and_axis_h_l345_c20_22f0_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_bin_op_and_axis_h_l345_c20_22f0_return_output = for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_right;
  assign for_axis_h_l342_c3_b95e_iter_2_bin_op_and_axis_h_l345_c20_22f0_right = axis_chunks[290];
  assign for_axis_h_l342_c3_b95e_iter_2_bin_op_or_axis_h_l345_c5_4f71_return_output = for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_left;
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[289];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[279];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[278];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[277];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[276];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[275];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[274];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[288];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[287];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[286];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[285];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[284];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[283];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[282];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[281];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[291];
  assign for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[280];
  assign for_axis_h_l342_c3_b95e_iter_3_bin_op_and_axis_h_l345_c20_22f0_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_bin_op_and_axis_h_l345_c20_22f0_return_output = for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_right;
  assign for_axis_h_l342_c3_b95e_iter_3_bin_op_and_axis_h_l345_c20_22f0_right = axis_chunks[144];
  assign for_axis_h_l342_c3_b95e_iter_3_bin_op_or_axis_h_l345_c5_8dcf_return_output = \return_output.tlast ;
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[143];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[133];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[132];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[131];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[130];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[129];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[128];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[142];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[141];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[140];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[139];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[138];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[137];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[136];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[135];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_left = axis_chunks[145];
  assign for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_right = axis_chunks[134];
  assign \return_output.tdata  = { axis_chunks[565:438], axis_chunks[419:292], axis_chunks[273:146], axis_chunks[127:0] };
  assign \return_output.tkeep  = { for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_0_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_1_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_2_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_0_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_1_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_2_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_3_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_4_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_5_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_6_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_7_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_8_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_9_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_10_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_11_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_12_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_13_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_14_bin_op_and_axis_h_l350_c39_f19d_return_output, for_axis_h_l342_c3_b95e_iter_3_for_axis_h_l346_c5_aab3_iter_15_bin_op_and_axis_h_l350_c39_f19d_return_output };
endmodule

module axis128_early_tlast_0clk_4e6656cf(clk, clock_enable, \axis_in.data , \axis_in.valid , ready_for_axis_out, \return_output.axis_out , \return_output.next_axis_out_is_tlast , \return_output.ready_for_axis_in );
  wire [145:0] _0_;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire bin_op_and_strip_auth_tag_c_l35_c7_49a5_left;
  wire bin_op_and_strip_auth_tag_c_l35_c7_49a5_return_output;
  wire bin_op_and_strip_auth_tag_c_l35_c7_49a5_right;
  wire bin_op_and_strip_auth_tag_c_l45_c34_a17b_left;
  wire bin_op_and_strip_auth_tag_c_l45_c34_a17b_return_output;
  wire bin_op_and_strip_auth_tag_c_l45_c34_a17b_right;
  wire bin_op_and_strip_auth_tag_c_l49_c8_5d11_left;
  wire bin_op_and_strip_auth_tag_c_l49_c8_5d11_return_output;
  wire bin_op_and_strip_auth_tag_c_l49_c8_5d11_right;
  wire bin_op_and_strip_auth_tag_c_l56_c8_579e_left;
  wire bin_op_and_strip_auth_tag_c_l56_c8_579e_return_output;
  wire bin_op_and_strip_auth_tag_c_l56_c8_579e_right;
  wire bin_op_or_strip_auth_tag_c_l39_c7_e17e_left;
  wire bin_op_or_strip_auth_tag_c_l39_c7_e17e_return_output;
  wire bin_op_or_strip_auth_tag_c_l39_c7_e17e_right;
  wire [145:0] buffer_reg;
  wire buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_cond;
  wire [145:0] buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_iffalse;
  wire [145:0] buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_iftrue;
  wire [145:0] buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_return_output;
  wire buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_cond;
  wire buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_iffalse;
  wire buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_iftrue;
  wire buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_cond;
  wire [145:0] o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iffalse;
  reg [145:0] o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue = 146'h0000000000000000000000000000000000000;
  wire [145:0] o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_return_output;
  wire o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_cond;
  wire o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_iffalse;
  wire o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_iftrue;
  wire o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_return_output;
  input ready_for_axis_out;
  wire ready_for_axis_out;
  wire [145:0] reg_comb_buffer_reg;
  output [145:0] \return_output.axis_out ;
  wire [145:0] \return_output.axis_out ;
  output \return_output.next_axis_out_is_tlast ;
  wire \return_output.next_axis_out_is_tlast ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  wire unary_op_not_strip_auth_tag_c_l54_c28_0f91_expr;
  wire unary_op_not_strip_auth_tag_c_l54_c28_0f91_return_output;
  always @(posedge clk)
    if (clock_enable) o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue <= _0_;
  assign _0_ = clock_enable ? reg_comb_buffer_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l35_c7_49a5 (
    .left(o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[145]),
    .return_output(bin_op_or_strip_auth_tag_c_l39_c7_e17e_left),
    .right(o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[144])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l45_c34_a17b (
    .left(\axis_in.valid ),
    .return_output(o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_iftrue),
    .right(\axis_in.data [144])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l49_c8_5d11 (
    .left(bin_op_and_strip_auth_tag_c_l49_c8_5d11_left),
    .return_output(buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_cond),
    .right(ready_for_axis_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l56_c8_579e (
    .left(\axis_in.valid ),
    .return_output(buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_cond),
    .right(bin_op_and_strip_auth_tag_c_l56_c8_579e_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_strip_auth_tag_c_l39_c7_e17e (
    .left(bin_op_or_strip_auth_tag_c_l39_c7_e17e_left),
    .return_output(o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_cond),
    .right(\axis_in.valid )
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84 (
    .cond(buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_cond),
    .\iffalse.data (o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[144:0]),
    .\iffalse.valid (unary_op_not_strip_auth_tag_c_l54_c28_0f91_expr),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (reg_comb_buffer_reg[144:0]),
    .\return_output.valid (reg_comb_buffer_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b (
    .cond(buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_cond),
    .iffalse(o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_strip_auth_tag_c_l54_c28_0f91_expr)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 o_axis_out_mux_strip_auth_tag_c_l43_c5_2688 (
    .cond(o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_cond),
    .\iffalse.data (145'h0000000000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data (o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[144:0]),
    .\iftrue.valid (o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[145]),
    .\return_output.data (\return_output.axis_out [144:0]),
    .\return_output.valid (bin_op_and_strip_auth_tag_c_l49_c8_5d11_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688 (
    .cond(o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_cond),
    .iffalse(1'h0),
    .iftrue(o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_iftrue),
    .return_output(\return_output.next_axis_out_is_tlast )
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_strip_auth_tag_c_l54_c28_0f91 (
    .expr(unary_op_not_strip_auth_tag_c_l54_c28_0f91_expr),
    .return_output(bin_op_and_strip_auth_tag_c_l56_c8_579e_right)
  );
  assign bin_op_and_strip_auth_tag_c_l35_c7_49a5_left = o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[145];
  assign bin_op_and_strip_auth_tag_c_l35_c7_49a5_return_output = bin_op_or_strip_auth_tag_c_l39_c7_e17e_left;
  assign bin_op_and_strip_auth_tag_c_l35_c7_49a5_right = o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[144];
  assign bin_op_and_strip_auth_tag_c_l45_c34_a17b_left = \axis_in.valid ;
  assign bin_op_and_strip_auth_tag_c_l45_c34_a17b_return_output = o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_iftrue;
  assign bin_op_and_strip_auth_tag_c_l45_c34_a17b_right = \axis_in.data [144];
  assign bin_op_and_strip_auth_tag_c_l49_c8_5d11_return_output = buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_cond;
  assign bin_op_and_strip_auth_tag_c_l49_c8_5d11_right = ready_for_axis_out;
  assign bin_op_and_strip_auth_tag_c_l56_c8_579e_left = \axis_in.valid ;
  assign bin_op_and_strip_auth_tag_c_l56_c8_579e_return_output = buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_cond;
  assign bin_op_or_strip_auth_tag_c_l39_c7_e17e_return_output = o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_cond;
  assign bin_op_or_strip_auth_tag_c_l39_c7_e17e_right = \axis_in.valid ;
  assign buffer_reg = o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue;
  assign buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_iffalse = { unary_op_not_strip_auth_tag_c_l54_c28_0f91_expr, o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[144:0] };
  assign buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_iftrue = { \axis_in.valid , \axis_in.data  };
  assign buffer_reg_mux_strip_auth_tag_c_l56_c5_0d84_return_output = reg_comb_buffer_reg;
  assign buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_iffalse = o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iftrue[145];
  assign buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_iftrue = 1'h0;
  assign buffer_reg_valid_mux_strip_auth_tag_c_l49_c5_132b_return_output = unary_op_not_strip_auth_tag_c_l54_c28_0f91_expr;
  assign clk_en_internal = clock_enable;
  assign o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_iffalse = 146'h0000000000000000000000000000000000000;
  assign o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_return_output = { bin_op_and_strip_auth_tag_c_l49_c8_5d11_left, \return_output.axis_out [144:0] };
  assign o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_cond = o_axis_out_mux_strip_auth_tag_c_l43_c5_2688_cond;
  assign o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_iffalse = 1'h0;
  assign o_next_axis_out_is_tlast_mux_strip_auth_tag_c_l43_c5_2688_return_output = \return_output.next_axis_out_is_tlast ;
  assign \return_output.axis_out [145] = bin_op_and_strip_auth_tag_c_l49_c8_5d11_left;
  assign \return_output.ready_for_axis_in  = bin_op_and_strip_auth_tag_c_l56_c8_579e_right;
  assign unary_op_not_strip_auth_tag_c_l54_c28_0f91_return_output = bin_op_and_strip_auth_tag_c_l56_c8_579e_right;
endmodule

module axis128_keep_count_0clk_08de2a73(\axis.tdata , \axis.tkeep , \axis.tlast , return_output);
  input [127:0] \axis.tdata ;
  wire [127:0] \axis.tdata ;
  input [15:0] \axis.tkeep ;
  wire [15:0] \axis.tkeep ;
  input \axis.tlast ;
  wire \axis.tlast ;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_0_bin_op_plus_axis_h_l91_c5_a932_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_0_bin_op_plus_axis_h_l91_c5_a932_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_0_bin_op_plus_axis_h_l91_c5_a932_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_10_bin_op_plus_axis_h_l91_c5_8658_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_10_bin_op_plus_axis_h_l91_c5_8658_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_10_bin_op_plus_axis_h_l91_c5_8658_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_11_bin_op_plus_axis_h_l91_c5_2ab8_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_11_bin_op_plus_axis_h_l91_c5_2ab8_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_11_bin_op_plus_axis_h_l91_c5_2ab8_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_12_bin_op_plus_axis_h_l91_c5_beea_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_12_bin_op_plus_axis_h_l91_c5_beea_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_12_bin_op_plus_axis_h_l91_c5_beea_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_13_bin_op_plus_axis_h_l91_c5_43e7_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_13_bin_op_plus_axis_h_l91_c5_43e7_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_13_bin_op_plus_axis_h_l91_c5_43e7_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_14_bin_op_plus_axis_h_l91_c5_e64b_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_14_bin_op_plus_axis_h_l91_c5_e64b_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_14_bin_op_plus_axis_h_l91_c5_e64b_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_15_bin_op_plus_axis_h_l91_c5_908a_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_15_bin_op_plus_axis_h_l91_c5_908a_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_15_bin_op_plus_axis_h_l91_c5_908a_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_1_bin_op_plus_axis_h_l91_c5_c412_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_1_bin_op_plus_axis_h_l91_c5_c412_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_1_bin_op_plus_axis_h_l91_c5_c412_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_2_bin_op_plus_axis_h_l91_c5_6c08_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_2_bin_op_plus_axis_h_l91_c5_6c08_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_2_bin_op_plus_axis_h_l91_c5_6c08_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_3_bin_op_plus_axis_h_l91_c5_7cd8_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_3_bin_op_plus_axis_h_l91_c5_7cd8_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_3_bin_op_plus_axis_h_l91_c5_7cd8_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_4_bin_op_plus_axis_h_l91_c5_a726_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_4_bin_op_plus_axis_h_l91_c5_a726_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_4_bin_op_plus_axis_h_l91_c5_a726_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_5_bin_op_plus_axis_h_l91_c5_2e33_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_5_bin_op_plus_axis_h_l91_c5_2e33_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_5_bin_op_plus_axis_h_l91_c5_2e33_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_6_bin_op_plus_axis_h_l91_c5_41fb_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_6_bin_op_plus_axis_h_l91_c5_41fb_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_6_bin_op_plus_axis_h_l91_c5_41fb_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_7_bin_op_plus_axis_h_l91_c5_71fd_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_7_bin_op_plus_axis_h_l91_c5_71fd_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_7_bin_op_plus_axis_h_l91_c5_71fd_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_8_bin_op_plus_axis_h_l91_c5_46c0_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_8_bin_op_plus_axis_h_l91_c5_46c0_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_8_bin_op_plus_axis_h_l91_c5_46c0_right;
  wire [4:0] for_axis_h_l90_c3_b0a4_iter_9_bin_op_plus_axis_h_l91_c5_ce39_left;
  (* unused_bits = "5" *)
  wire [5:0] for_axis_h_l90_c3_b0a4_iter_9_bin_op_plus_axis_h_l91_c5_ce39_return_output;
  wire for_axis_h_l90_c3_b0a4_iter_9_bin_op_plus_axis_h_l91_c5_ce39_right;
  output [4:0] return_output;
  wire [4:0] return_output;
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_0_bin_op_plus_axis_h_l91_c5_a932 (
    .left(5'h00),
    .return_output(for_axis_h_l90_c3_b0a4_iter_0_bin_op_plus_axis_h_l91_c5_a932_return_output),
    .right(\axis.tkeep [15])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_10_bin_op_plus_axis_h_l91_c5_8658 (
    .left(for_axis_h_l90_c3_b0a4_iter_9_bin_op_plus_axis_h_l91_c5_ce39_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_10_bin_op_plus_axis_h_l91_c5_8658_return_output),
    .right(\axis.tkeep [5])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_11_bin_op_plus_axis_h_l91_c5_2ab8 (
    .left(for_axis_h_l90_c3_b0a4_iter_10_bin_op_plus_axis_h_l91_c5_8658_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_11_bin_op_plus_axis_h_l91_c5_2ab8_return_output),
    .right(\axis.tkeep [4])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_12_bin_op_plus_axis_h_l91_c5_beea (
    .left(for_axis_h_l90_c3_b0a4_iter_11_bin_op_plus_axis_h_l91_c5_2ab8_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_12_bin_op_plus_axis_h_l91_c5_beea_return_output),
    .right(\axis.tkeep [3])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_13_bin_op_plus_axis_h_l91_c5_43e7 (
    .left(for_axis_h_l90_c3_b0a4_iter_12_bin_op_plus_axis_h_l91_c5_beea_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_13_bin_op_plus_axis_h_l91_c5_43e7_return_output),
    .right(\axis.tkeep [2])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_14_bin_op_plus_axis_h_l91_c5_e64b (
    .left(for_axis_h_l90_c3_b0a4_iter_13_bin_op_plus_axis_h_l91_c5_43e7_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_14_bin_op_plus_axis_h_l91_c5_e64b_return_output),
    .right(\axis.tkeep [1])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_15_bin_op_plus_axis_h_l91_c5_908a (
    .left(for_axis_h_l90_c3_b0a4_iter_14_bin_op_plus_axis_h_l91_c5_e64b_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_15_bin_op_plus_axis_h_l91_c5_908a_return_output),
    .right(\axis.tkeep [0])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_1_bin_op_plus_axis_h_l91_c5_c412 (
    .left(for_axis_h_l90_c3_b0a4_iter_0_bin_op_plus_axis_h_l91_c5_a932_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_1_bin_op_plus_axis_h_l91_c5_c412_return_output),
    .right(\axis.tkeep [14])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_2_bin_op_plus_axis_h_l91_c5_6c08 (
    .left(for_axis_h_l90_c3_b0a4_iter_1_bin_op_plus_axis_h_l91_c5_c412_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_2_bin_op_plus_axis_h_l91_c5_6c08_return_output),
    .right(\axis.tkeep [13])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_3_bin_op_plus_axis_h_l91_c5_7cd8 (
    .left(for_axis_h_l90_c3_b0a4_iter_2_bin_op_plus_axis_h_l91_c5_6c08_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_3_bin_op_plus_axis_h_l91_c5_7cd8_return_output),
    .right(\axis.tkeep [12])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_4_bin_op_plus_axis_h_l91_c5_a726 (
    .left(for_axis_h_l90_c3_b0a4_iter_3_bin_op_plus_axis_h_l91_c5_7cd8_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_4_bin_op_plus_axis_h_l91_c5_a726_return_output),
    .right(\axis.tkeep [11])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_5_bin_op_plus_axis_h_l91_c5_2e33 (
    .left(for_axis_h_l90_c3_b0a4_iter_4_bin_op_plus_axis_h_l91_c5_a726_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_5_bin_op_plus_axis_h_l91_c5_2e33_return_output),
    .right(\axis.tkeep [10])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_6_bin_op_plus_axis_h_l91_c5_41fb (
    .left(for_axis_h_l90_c3_b0a4_iter_5_bin_op_plus_axis_h_l91_c5_2e33_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_6_bin_op_plus_axis_h_l91_c5_41fb_return_output),
    .right(\axis.tkeep [9])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_7_bin_op_plus_axis_h_l91_c5_71fd (
    .left(for_axis_h_l90_c3_b0a4_iter_6_bin_op_plus_axis_h_l91_c5_41fb_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_7_bin_op_plus_axis_h_l91_c5_71fd_return_output),
    .right(\axis.tkeep [8])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_8_bin_op_plus_axis_h_l91_c5_46c0 (
    .left(for_axis_h_l90_c3_b0a4_iter_7_bin_op_plus_axis_h_l91_c5_71fd_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_8_bin_op_plus_axis_h_l91_c5_46c0_return_output),
    .right(\axis.tkeep [7])
  );
  bin_op_plus_uint5_t_uint1_t_0clk_de264c78 for_axis_h_l90_c3_b0a4_iter_9_bin_op_plus_axis_h_l91_c5_ce39 (
    .left(for_axis_h_l90_c3_b0a4_iter_8_bin_op_plus_axis_h_l91_c5_46c0_return_output[4:0]),
    .return_output(for_axis_h_l90_c3_b0a4_iter_9_bin_op_plus_axis_h_l91_c5_ce39_return_output),
    .right(\axis.tkeep [6])
  );
  assign for_axis_h_l90_c3_b0a4_iter_0_bin_op_plus_axis_h_l91_c5_a932_left = 5'h00;
  assign for_axis_h_l90_c3_b0a4_iter_0_bin_op_plus_axis_h_l91_c5_a932_right = \axis.tkeep [15];
  assign for_axis_h_l90_c3_b0a4_iter_10_bin_op_plus_axis_h_l91_c5_8658_left = for_axis_h_l90_c3_b0a4_iter_9_bin_op_plus_axis_h_l91_c5_ce39_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_10_bin_op_plus_axis_h_l91_c5_8658_right = \axis.tkeep [5];
  assign for_axis_h_l90_c3_b0a4_iter_11_bin_op_plus_axis_h_l91_c5_2ab8_left = for_axis_h_l90_c3_b0a4_iter_10_bin_op_plus_axis_h_l91_c5_8658_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_11_bin_op_plus_axis_h_l91_c5_2ab8_right = \axis.tkeep [4];
  assign for_axis_h_l90_c3_b0a4_iter_12_bin_op_plus_axis_h_l91_c5_beea_left = for_axis_h_l90_c3_b0a4_iter_11_bin_op_plus_axis_h_l91_c5_2ab8_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_12_bin_op_plus_axis_h_l91_c5_beea_right = \axis.tkeep [3];
  assign for_axis_h_l90_c3_b0a4_iter_13_bin_op_plus_axis_h_l91_c5_43e7_left = for_axis_h_l90_c3_b0a4_iter_12_bin_op_plus_axis_h_l91_c5_beea_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_13_bin_op_plus_axis_h_l91_c5_43e7_right = \axis.tkeep [2];
  assign for_axis_h_l90_c3_b0a4_iter_14_bin_op_plus_axis_h_l91_c5_e64b_left = for_axis_h_l90_c3_b0a4_iter_13_bin_op_plus_axis_h_l91_c5_43e7_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_14_bin_op_plus_axis_h_l91_c5_e64b_right = \axis.tkeep [1];
  assign for_axis_h_l90_c3_b0a4_iter_15_bin_op_plus_axis_h_l91_c5_908a_left = for_axis_h_l90_c3_b0a4_iter_14_bin_op_plus_axis_h_l91_c5_e64b_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_15_bin_op_plus_axis_h_l91_c5_908a_right = \axis.tkeep [0];
  assign for_axis_h_l90_c3_b0a4_iter_1_bin_op_plus_axis_h_l91_c5_c412_left = for_axis_h_l90_c3_b0a4_iter_0_bin_op_plus_axis_h_l91_c5_a932_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_1_bin_op_plus_axis_h_l91_c5_c412_right = \axis.tkeep [14];
  assign for_axis_h_l90_c3_b0a4_iter_2_bin_op_plus_axis_h_l91_c5_6c08_left = for_axis_h_l90_c3_b0a4_iter_1_bin_op_plus_axis_h_l91_c5_c412_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_2_bin_op_plus_axis_h_l91_c5_6c08_right = \axis.tkeep [13];
  assign for_axis_h_l90_c3_b0a4_iter_3_bin_op_plus_axis_h_l91_c5_7cd8_left = for_axis_h_l90_c3_b0a4_iter_2_bin_op_plus_axis_h_l91_c5_6c08_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_3_bin_op_plus_axis_h_l91_c5_7cd8_right = \axis.tkeep [12];
  assign for_axis_h_l90_c3_b0a4_iter_4_bin_op_plus_axis_h_l91_c5_a726_left = for_axis_h_l90_c3_b0a4_iter_3_bin_op_plus_axis_h_l91_c5_7cd8_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_4_bin_op_plus_axis_h_l91_c5_a726_right = \axis.tkeep [11];
  assign for_axis_h_l90_c3_b0a4_iter_5_bin_op_plus_axis_h_l91_c5_2e33_left = for_axis_h_l90_c3_b0a4_iter_4_bin_op_plus_axis_h_l91_c5_a726_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_5_bin_op_plus_axis_h_l91_c5_2e33_right = \axis.tkeep [10];
  assign for_axis_h_l90_c3_b0a4_iter_6_bin_op_plus_axis_h_l91_c5_41fb_left = for_axis_h_l90_c3_b0a4_iter_5_bin_op_plus_axis_h_l91_c5_2e33_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_6_bin_op_plus_axis_h_l91_c5_41fb_right = \axis.tkeep [9];
  assign for_axis_h_l90_c3_b0a4_iter_7_bin_op_plus_axis_h_l91_c5_71fd_left = for_axis_h_l90_c3_b0a4_iter_6_bin_op_plus_axis_h_l91_c5_41fb_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_7_bin_op_plus_axis_h_l91_c5_71fd_right = \axis.tkeep [8];
  assign for_axis_h_l90_c3_b0a4_iter_8_bin_op_plus_axis_h_l91_c5_46c0_left = for_axis_h_l90_c3_b0a4_iter_7_bin_op_plus_axis_h_l91_c5_71fd_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_8_bin_op_plus_axis_h_l91_c5_46c0_right = \axis.tkeep [7];
  assign for_axis_h_l90_c3_b0a4_iter_9_bin_op_plus_axis_h_l91_c5_ce39_left = for_axis_h_l90_c3_b0a4_iter_8_bin_op_plus_axis_h_l91_c5_46c0_return_output[4:0];
  assign for_axis_h_l90_c3_b0a4_iter_9_bin_op_plus_axis_h_l91_c5_ce39_right = \axis.tkeep [6];
  assign return_output = for_axis_h_l90_c3_b0a4_iter_15_bin_op_plus_axis_h_l91_c5_908a_return_output[4:0];
endmodule

module axis128_to_axis512_0clk_c1f85885(clk, clock_enable, \axis_in.data , \axis_in.valid , axis_out_ready, \return_output.axis_out , \return_output.axis_in_ready );
  wire [145:0] _0_;
  wire [577:0] _1_;
  wire [583:0] axis128_array_to_axis512_axis_h_l424_c25_e179_axis_chunks;
  wire [576:0] axis128_array_to_axis512_axis_h_l424_c25_e179_return_output;
  wire [576:0] axis512_to_axis128_array_axis_h_l393_c43_daa6_axis;
  (* unused_bits = "438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583" *)
  wire [583:0] axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  reg [145:0] axis_in_reg = 146'h0000000000000000000000000000000000000;
  wire axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_iffalse;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_iftrue;
  wire [15:0] axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_return_output;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_cond;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_iffalse;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_iftrue;
  wire axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_return_output;
  wire axis_in_reg_mux_axis_h_l433_c3_4c71_cond;
  wire [145:0] axis_in_reg_mux_axis_h_l433_c3_4c71_iffalse;
  wire [145:0] axis_in_reg_mux_axis_h_l433_c3_4c71_iftrue;
  wire [145:0] axis_in_reg_mux_axis_h_l433_c3_4c71_return_output;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_a5a9_cond;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_a5a9_iffalse;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_a5a9_iftrue;
  wire axis_in_reg_valid_mux_axis_h_l389_c3_a5a9_return_output;
  wire axis_out_as_chunks_mux_axis_h_l407_c5_14bc_cond;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l407_c5_14bc_iffalse;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l407_c5_14bc_iftrue;
  wire [583:0] axis_out_as_chunks_mux_axis_h_l407_c5_14bc_return_output;
  input axis_out_ready;
  wire axis_out_ready;
  wire [577:0] axis_out_reg;
  wire axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_cond;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_iffalse;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_iftrue;
  wire [63:0] axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_return_output;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_cond;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_iffalse;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_iftrue;
  wire axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_return_output;
  wire axis_out_reg_mux_axis_h_l389_c3_a5a9_cond;
  wire [577:0] axis_out_reg_mux_axis_h_l389_c3_a5a9_iffalse;
  wire [577:0] axis_out_reg_mux_axis_h_l389_c3_a5a9_iftrue;
  wire [577:0] axis_out_reg_mux_axis_h_l389_c3_a5a9_return_output;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_93b8_cond;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_93b8_iffalse;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_93b8_iftrue;
  wire axis_out_reg_valid_mux_axis_h_l377_c3_93b8_return_output;
  wire bin_op_and_axis_h_l377_c6_defb_left;
  wire bin_op_and_axis_h_l377_c6_defb_return_output;
  wire bin_op_and_axis_h_l377_c6_defb_right;
  wire bin_op_and_axis_h_l389_c6_b4ba_left;
  wire bin_op_and_axis_h_l389_c6_b4ba_return_output;
  wire bin_op_and_axis_h_l389_c6_b4ba_right;
  wire bin_op_and_axis_h_l433_c6_7602_left;
  wire bin_op_and_axis_h_l433_c6_7602_return_output;
  wire bin_op_and_axis_h_l433_c6_7602_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond;
  wire [583:0] for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse;
  wire [583:0] for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iftrue;
  wire [583:0] for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_return_output;
  wire for_axis_h_l411_c7_7ba6_iter_0_unary_op_not_axis_h_l415_c13_c0f2_expr;
  wire for_axis_h_l411_c7_7ba6_iter_0_unary_op_not_axis_h_l415_c13_c0f2_return_output;
  wire for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond;
  wire [583:0] for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse;
  wire [583:0] for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iftrue;
  wire [583:0] for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_return_output;
  wire for_axis_h_l411_c7_7ba6_iter_1_unary_op_not_axis_h_l415_c13_c0f2_expr;
  wire for_axis_h_l411_c7_7ba6_iter_1_unary_op_not_axis_h_l415_c13_c0f2_return_output;
  wire for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond;
  wire [583:0] for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse;
  wire [583:0] for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iftrue;
  wire [583:0] for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_return_output;
  wire for_axis_h_l411_c7_7ba6_iter_2_unary_op_not_axis_h_l415_c13_c0f2_expr;
  wire for_axis_h_l411_c7_7ba6_iter_2_unary_op_not_axis_h_l415_c13_c0f2_return_output;
  wire [145:0] reg_comb_axis_in_reg;
  wire [577:0] reg_comb_axis_out_reg;
  output \return_output.axis_in_ready ;
  wire \return_output.axis_in_ready ;
  output [577:0] \return_output.axis_out ;
  reg [577:0] \return_output.axis_out  = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire unary_op_not_axis_h_l388_c28_c6bb_expr;
  wire unary_op_not_axis_h_l388_c28_c6bb_return_output;
  wire unary_op_not_axis_h_l432_c22_3b58_expr;
  wire unary_op_not_axis_h_l432_c22_3b58_return_output;
  always @(posedge clk)
    if (clock_enable) axis_in_reg <= _0_;
  always @(posedge clk)
    if (clock_enable) \return_output.axis_out  <= _1_;
  assign _0_ = clock_enable ? reg_comb_axis_in_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_axis_out_reg : 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  axis128_array_to_axis512_0clk_fcdf4ca0 axis128_array_to_axis512_axis_h_l424_c25_e179 (
    .axis_chunks(axis128_array_to_axis512_axis_h_l424_c25_e179_axis_chunks),
    .\return_output.tdata (axis_out_reg_mux_axis_h_l389_c3_a5a9_iftrue[511:0]),
    .\return_output.tkeep (axis_out_reg_mux_axis_h_l389_c3_a5a9_iftrue[575:512]),
    .\return_output.tlast (axis_out_reg_mux_axis_h_l389_c3_a5a9_iftrue[576])
  );
  axis512_to_axis128_array_0clk_4b8d8b28 axis512_to_axis128_array_axis_h_l393_c43_daa6 (
    .\axis.tdata (\return_output.axis_out [511:0]),
    .\axis.tkeep (axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_return_output),
    .\axis.tlast (axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_return_output),
    .\return_output.axis_chunks (axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output)
  );
  mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78 axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond),
    .iffalse(axis_in_reg[143:128]),
    .iftrue(16'h0000),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond),
    .iffalse(axis_in_reg[144]),
    .iftrue(1'h0),
    .return_output(axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l433_c3_4c71 (
    .cond(axis_in_reg_mux_axis_h_l433_c3_4c71_cond),
    .\iffalse.data ({ axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_return_output, axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_return_output, axis_in_reg[127:0] }),
    .\iffalse.valid (unary_op_not_axis_h_l432_c22_3b58_expr),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (reg_comb_axis_in_reg[144:0]),
    .\return_output.valid (reg_comb_axis_in_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_valid_mux_axis_h_l389_c3_a5a9 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond),
    .iffalse(axis_in_reg[145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l432_c22_3b58_expr)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 axis_out_as_chunks_mux_axis_h_l407_c5_14bc (
    .cond(axis_in_reg[144]),
    .iffalse({ axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output[437:0], axis_in_reg }),
    .iftrue(axis_out_as_chunks_mux_axis_h_l407_c5_14bc_iftrue),
    .return_output(axis128_array_to_axis512_axis_h_l424_c25_e179_axis_chunks)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_cond),
    .iffalse(\return_output.axis_out [575:512]),
    .iftrue(64'h0000000000000000),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_cond),
    .iffalse(\return_output.axis_out [576]),
    .iftrue(1'h0),
    .return_output(axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_out_reg_mux_axis_h_l389_c3_a5a9 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond),
    .\iffalse.data ({ axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_return_output, axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_return_output, \return_output.axis_out [511:0] }),
    .\iffalse.valid (unary_op_not_axis_h_l388_c28_c6bb_expr),
    .\iftrue.data (axis_out_reg_mux_axis_h_l389_c3_a5a9_iftrue[576:0]),
    .\iftrue.valid (axis128_array_to_axis512_axis_h_l424_c25_e179_axis_chunks[583]),
    .\return_output.data (reg_comb_axis_out_reg[576:0]),
    .\return_output.valid (reg_comb_axis_out_reg[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_valid_mux_axis_h_l377_c3_93b8 (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_cond),
    .iffalse(\return_output.axis_out [577]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l388_c28_c6bb_expr)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l377_c6_defb (
    .left(\return_output.axis_out [577]),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_cond),
    .right(axis_out_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l389_c6_b4ba (
    .left(axis_in_reg[145]),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond),
    .right(bin_op_and_axis_h_l389_c6_b4ba_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l433_c6_7602 (
    .left(\axis_in.valid ),
    .return_output(axis_in_reg_mux_axis_h_l433_c3_4c71_cond),
    .right(bin_op_and_axis_h_l433_c6_7602_right)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556 (
    .cond(for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond),
    .iffalse({ axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output[437:0], axis_in_reg }),
    .iftrue({ axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output[291:0], axis_in_reg, 146'h0000000000000000000000000000000000000 }),
    .return_output(for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l411_c7_7ba6_iter_0_unary_op_not_axis_h_l415_c13_c0f2 (
    .expr(axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output[437]),
    .return_output(for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556 (
    .cond(for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond),
    .iffalse(for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse),
    .iftrue({ for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse[437:0], 146'h0000000000000000000000000000000000000 }),
    .return_output(for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l411_c7_7ba6_iter_1_unary_op_not_axis_h_l415_c13_c0f2 (
    .expr(for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse[583]),
    .return_output(for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond)
  );
  mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78 for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556 (
    .cond(for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond),
    .iffalse(for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse),
    .iftrue({ for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse[437:0], 146'h0000000000000000000000000000000000000 }),
    .return_output(axis_out_as_chunks_mux_axis_h_l407_c5_14bc_iftrue)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l411_c7_7ba6_iter_2_unary_op_not_axis_h_l415_c13_c0f2 (
    .expr(for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse[583]),
    .return_output(for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l388_c28_c6bb (
    .expr(unary_op_not_axis_h_l388_c28_c6bb_expr),
    .return_output(bin_op_and_axis_h_l389_c6_b4ba_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l432_c22_3b58 (
    .expr(unary_op_not_axis_h_l432_c22_3b58_expr),
    .return_output(bin_op_and_axis_h_l433_c6_7602_right)
  );
  assign axis128_array_to_axis512_axis_h_l424_c25_e179_return_output = axis_out_reg_mux_axis_h_l389_c3_a5a9_iftrue[576:0];
  assign axis512_to_axis128_array_axis_h_l393_c43_daa6_axis = { axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_return_output, axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_return_output, \return_output.axis_out [511:0] };
  assign axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_iffalse = axis_in_reg[143:128];
  assign axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_iftrue = 16'h0000;
  assign axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_cond = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond;
  assign axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_iffalse = axis_in_reg[144];
  assign axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_iftrue = 1'h0;
  assign axis_in_reg_mux_axis_h_l433_c3_4c71_iffalse = { unary_op_not_axis_h_l432_c22_3b58_expr, axis_in_reg_data_tlast_mux_axis_h_l389_c3_a5a9_return_output, axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_return_output, axis_in_reg[127:0] };
  assign axis_in_reg_mux_axis_h_l433_c3_4c71_iftrue = { \axis_in.valid , \axis_in.data  };
  assign axis_in_reg_mux_axis_h_l433_c3_4c71_return_output = reg_comb_axis_in_reg;
  assign axis_in_reg_valid_mux_axis_h_l389_c3_a5a9_cond = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond;
  assign axis_in_reg_valid_mux_axis_h_l389_c3_a5a9_iffalse = axis_in_reg[145];
  assign axis_in_reg_valid_mux_axis_h_l389_c3_a5a9_iftrue = 1'h0;
  assign axis_in_reg_valid_mux_axis_h_l389_c3_a5a9_return_output = unary_op_not_axis_h_l432_c22_3b58_expr;
  assign axis_out_as_chunks_mux_axis_h_l407_c5_14bc_cond = axis_in_reg[144];
  assign axis_out_as_chunks_mux_axis_h_l407_c5_14bc_iffalse = { axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output[437:0], axis_in_reg };
  assign axis_out_as_chunks_mux_axis_h_l407_c5_14bc_return_output = axis128_array_to_axis512_axis_h_l424_c25_e179_axis_chunks;
  assign axis_out_reg = \return_output.axis_out ;
  assign axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_iffalse = \return_output.axis_out [575:512];
  assign axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_iftrue = 64'h0000000000000000;
  assign axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_cond = axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_cond;
  assign axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_iffalse = \return_output.axis_out [576];
  assign axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_iftrue = 1'h0;
  assign axis_out_reg_mux_axis_h_l389_c3_a5a9_cond = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond;
  assign axis_out_reg_mux_axis_h_l389_c3_a5a9_iffalse = { unary_op_not_axis_h_l388_c28_c6bb_expr, axis_out_reg_data_tlast_mux_axis_h_l377_c3_93b8_return_output, axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_return_output, \return_output.axis_out [511:0] };
  assign axis_out_reg_mux_axis_h_l389_c3_a5a9_iftrue[577] = axis128_array_to_axis512_axis_h_l424_c25_e179_axis_chunks[583];
  assign axis_out_reg_mux_axis_h_l389_c3_a5a9_return_output = reg_comb_axis_out_reg;
  assign axis_out_reg_valid_mux_axis_h_l377_c3_93b8_cond = axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_cond;
  assign axis_out_reg_valid_mux_axis_h_l377_c3_93b8_iffalse = \return_output.axis_out [577];
  assign axis_out_reg_valid_mux_axis_h_l377_c3_93b8_iftrue = 1'h0;
  assign axis_out_reg_valid_mux_axis_h_l377_c3_93b8_return_output = unary_op_not_axis_h_l388_c28_c6bb_expr;
  assign bin_op_and_axis_h_l377_c6_defb_left = \return_output.axis_out [577];
  assign bin_op_and_axis_h_l377_c6_defb_return_output = axis_out_reg_data_tkeep_mux_axis_h_l377_c3_93b8_cond;
  assign bin_op_and_axis_h_l377_c6_defb_right = axis_out_ready;
  assign bin_op_and_axis_h_l389_c6_b4ba_left = axis_in_reg[145];
  assign bin_op_and_axis_h_l389_c6_b4ba_return_output = axis_in_reg_data_tkeep_mux_axis_h_l389_c3_a5a9_cond;
  assign bin_op_and_axis_h_l433_c6_7602_left = \axis_in.valid ;
  assign bin_op_and_axis_h_l433_c6_7602_return_output = axis_in_reg_mux_axis_h_l433_c3_4c71_cond;
  assign clk_en_internal = clock_enable;
  assign for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse = { axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output[437:0], axis_in_reg };
  assign for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iftrue = { axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output[291:0], axis_in_reg, 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_return_output = for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse;
  assign for_axis_h_l411_c7_7ba6_iter_0_unary_op_not_axis_h_l415_c13_c0f2_expr = axis512_to_axis128_array_axis_h_l393_c43_daa6_return_output[437];
  assign for_axis_h_l411_c7_7ba6_iter_0_unary_op_not_axis_h_l415_c13_c0f2_return_output = for_axis_h_l411_c7_7ba6_iter_0_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond;
  assign for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iftrue = { for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse[437:0], 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_return_output = for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse;
  assign for_axis_h_l411_c7_7ba6_iter_1_unary_op_not_axis_h_l415_c13_c0f2_expr = for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse[583];
  assign for_axis_h_l411_c7_7ba6_iter_1_unary_op_not_axis_h_l415_c13_c0f2_return_output = for_axis_h_l411_c7_7ba6_iter_1_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond;
  assign for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iftrue = { for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse[437:0], 146'h0000000000000000000000000000000000000 };
  assign for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_return_output = axis_out_as_chunks_mux_axis_h_l407_c5_14bc_iftrue;
  assign for_axis_h_l411_c7_7ba6_iter_2_unary_op_not_axis_h_l415_c13_c0f2_expr = for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_iffalse[583];
  assign for_axis_h_l411_c7_7ba6_iter_2_unary_op_not_axis_h_l415_c13_c0f2_return_output = for_axis_h_l411_c7_7ba6_iter_2_axis_out_as_chunks_mux_axis_h_l415_c9_1556_cond;
  assign \return_output.axis_in_ready  = bin_op_and_axis_h_l433_c6_7602_right;
  assign unary_op_not_axis_h_l388_c28_c6bb_return_output = bin_op_and_axis_h_l389_c6_b4ba_right;
  assign unary_op_not_axis_h_l432_c22_3b58_return_output = bin_op_and_axis_h_l433_c6_7602_right;
endmodule

module axis512_to_axis128_0clk_79a197f4(clk, clock_enable, \axis_in.data , \axis_in.valid , axis_out_ready, \return_output.axis_out , \return_output.axis_in_ready );
  wire [577:0] _0_;
  wire [145:0] _1_;
  wire [583:0] axis128_array_to_axis512_axis_h_l489_c24_a912_axis_chunks;
  wire [576:0] axis128_array_to_axis512_axis_h_l489_c24_a912_return_output;
  wire [576:0] axis512_to_axis128_array_axis_h_l478_c43_a109_axis;
  wire [583:0] axis512_to_axis128_array_axis_h_l478_c43_a109_return_output;
  input [576:0] \axis_in.data ;
  wire [576:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire [577:0] axis_in_reg;
  wire axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_cond;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_iffalse;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_iftrue;
  wire [63:0] axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_return_output;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_cond;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_iffalse;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_iftrue;
  wire axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_return_output;
  wire axis_in_reg_mux_axis_h_l474_c3_337b_cond;
  reg [577:0] axis_in_reg_mux_axis_h_l474_c3_337b_iffalse = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [577:0] axis_in_reg_mux_axis_h_l474_c3_337b_iftrue;
  wire [577:0] axis_in_reg_mux_axis_h_l474_c3_337b_return_output;
  wire axis_in_reg_mux_axis_h_l507_c3_5036_cond;
  wire [577:0] axis_in_reg_mux_axis_h_l507_c3_5036_iffalse;
  wire [577:0] axis_in_reg_mux_axis_h_l507_c3_5036_iftrue;
  wire [577:0] axis_in_reg_mux_axis_h_l507_c3_5036_return_output;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_cond;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_iffalse;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_iftrue;
  wire axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_return_output;
  input axis_out_ready;
  wire axis_out_ready;
  wire [145:0] axis_out_reg;
  wire axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_cond;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_iffalse;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_iftrue;
  wire [15:0] axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_return_output;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_cond;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_iffalse;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_iftrue;
  wire axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_return_output;
  wire axis_out_reg_mux_axis_h_l474_c3_337b_cond;
  wire [145:0] axis_out_reg_mux_axis_h_l474_c3_337b_iffalse;
  wire [145:0] axis_out_reg_mux_axis_h_l474_c3_337b_iftrue;
  wire [145:0] axis_out_reg_mux_axis_h_l474_c3_337b_return_output;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_63ef_cond;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_63ef_iffalse;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_63ef_iftrue;
  wire axis_out_reg_valid_mux_axis_h_l462_c3_63ef_return_output;
  wire bin_op_and_axis_h_l462_c6_8881_left;
  wire bin_op_and_axis_h_l462_c6_8881_return_output;
  wire bin_op_and_axis_h_l462_c6_8881_right;
  wire bin_op_and_axis_h_l474_c6_3930_left;
  wire bin_op_and_axis_h_l474_c6_3930_return_output;
  wire bin_op_and_axis_h_l474_c6_3930_right;
  wire bin_op_and_axis_h_l507_c6_5315_left;
  wire bin_op_and_axis_h_l507_c6_5315_return_output;
  wire bin_op_and_axis_h_l507_c6_5315_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [577:0] reg_comb_axis_in_reg;
  wire [145:0] reg_comb_axis_out_reg;
  output \return_output.axis_in_ready ;
  wire \return_output.axis_in_ready ;
  output [145:0] \return_output.axis_out ;
  reg [145:0] \return_output.axis_out  = 146'h0000000000000000000000000000000000000;
  wire unary_op_not_axis_h_l473_c28_0b22_expr;
  wire unary_op_not_axis_h_l473_c28_0b22_return_output;
  wire unary_op_not_axis_h_l493_c9_8b65_expr;
  wire unary_op_not_axis_h_l493_c9_8b65_return_output;
  wire unary_op_not_axis_h_l506_c22_d864_expr;
  wire unary_op_not_axis_h_l506_c22_d864_return_output;
  always @(posedge clk)
    if (clock_enable) axis_in_reg_mux_axis_h_l474_c3_337b_iffalse <= _0_;
  always @(posedge clk)
    if (clock_enable) \return_output.axis_out  <= _1_;
  assign _0_ = clock_enable ? reg_comb_axis_in_reg : 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_axis_out_reg : 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  axis128_array_to_axis512_0clk_fcdf4ca0 axis128_array_to_axis512_axis_h_l489_c24_a912 (
    .axis_chunks({ axis512_to_axis128_array_axis_h_l478_c43_a109_return_output[437:0], 146'h0000000000000000000000000000000000000 }),
    .\return_output.tdata (axis_in_reg_mux_axis_h_l474_c3_337b_iftrue[511:0]),
    .\return_output.tkeep (axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_iffalse),
    .\return_output.tlast (axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_iffalse)
  );
  axis512_to_axis128_array_0clk_4b8d8b28 axis512_to_axis128_array_axis_h_l478_c43_a109 (
    .\axis.tdata (axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[511:0]),
    .\axis.tkeep (axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[575:512]),
    .\axis.tlast (axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[576]),
    .\return_output.axis_chunks (axis512_to_axis128_array_axis_h_l478_c43_a109_return_output)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_cond),
    .iffalse(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_iffalse),
    .iftrue(64'h0000000000000000),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_cond),
    .iffalse(axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_iffalse),
    .iftrue(1'h0),
    .return_output(axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_return_output)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l474_c3_337b (
    .cond(axis_in_reg_mux_axis_h_l474_c3_337b_cond),
    .\iffalse.data (axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[576:0]),
    .\iffalse.valid (axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[577]),
    .\iftrue.data ({ axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_return_output, axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_return_output, axis_in_reg_mux_axis_h_l474_c3_337b_iftrue[511:0] }),
    .\iftrue.valid (axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_return_output),
    .\return_output.data (axis_in_reg_mux_axis_h_l507_c3_5036_iffalse[576:0]),
    .\return_output.valid (unary_op_not_axis_h_l506_c22_d864_expr)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 axis_in_reg_mux_axis_h_l507_c3_5036 (
    .cond(axis_in_reg_mux_axis_h_l507_c3_5036_cond),
    .\iffalse.data (axis_in_reg_mux_axis_h_l507_c3_5036_iffalse[576:0]),
    .\iffalse.valid (unary_op_not_axis_h_l506_c22_d864_expr),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (reg_comb_axis_in_reg[576:0]),
    .\return_output.valid (reg_comb_axis_in_reg[577])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_in_reg_valid_mux_axis_h_l493_c5_5eb4 (
    .cond(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_cond),
    .iffalse(axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[577]),
    .iftrue(1'h0),
    .return_output(axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_return_output)
  );
  mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78 axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_cond),
    .iffalse(\return_output.axis_out [143:128]),
    .iftrue(16'h0000),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_cond),
    .iffalse(\return_output.axis_out [144]),
    .iftrue(1'h0),
    .return_output(axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_return_output)
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 axis_out_reg_mux_axis_h_l474_c3_337b (
    .cond(axis_in_reg_mux_axis_h_l474_c3_337b_cond),
    .\iffalse.data ({ axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_return_output, axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_return_output, \return_output.axis_out [127:0] }),
    .\iffalse.valid (unary_op_not_axis_h_l473_c28_0b22_expr),
    .\iftrue.data (axis512_to_axis128_array_axis_h_l478_c43_a109_return_output[582:438]),
    .\iftrue.valid (axis512_to_axis128_array_axis_h_l478_c43_a109_return_output[583]),
    .\return_output.data (reg_comb_axis_out_reg[144:0]),
    .\return_output.valid (reg_comb_axis_out_reg[145])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 axis_out_reg_valid_mux_axis_h_l462_c3_63ef (
    .cond(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_cond),
    .iffalse(\return_output.axis_out [145]),
    .iftrue(1'h0),
    .return_output(unary_op_not_axis_h_l473_c28_0b22_expr)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l462_c6_8881 (
    .left(\return_output.axis_out [145]),
    .return_output(axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_cond),
    .right(axis_out_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l474_c6_3930 (
    .left(axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[577]),
    .return_output(axis_in_reg_mux_axis_h_l474_c3_337b_cond),
    .right(bin_op_and_axis_h_l474_c6_3930_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_axis_h_l507_c6_5315 (
    .left(\axis_in.valid ),
    .return_output(axis_in_reg_mux_axis_h_l507_c3_5036_cond),
    .right(bin_op_and_axis_h_l507_c6_5315_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l473_c28_0b22 (
    .expr(unary_op_not_axis_h_l473_c28_0b22_expr),
    .return_output(bin_op_and_axis_h_l474_c6_3930_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l493_c9_8b65 (
    .expr(axis512_to_axis128_array_axis_h_l478_c43_a109_return_output[437]),
    .return_output(axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_cond)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_axis_h_l506_c22_d864 (
    .expr(unary_op_not_axis_h_l506_c22_d864_expr),
    .return_output(bin_op_and_axis_h_l507_c6_5315_right)
  );
  assign axis128_array_to_axis512_axis_h_l489_c24_a912_axis_chunks = { axis512_to_axis128_array_axis_h_l478_c43_a109_return_output[437:0], 146'h0000000000000000000000000000000000000 };
  assign axis128_array_to_axis512_axis_h_l489_c24_a912_return_output = { axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_iffalse, axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_iffalse, axis_in_reg_mux_axis_h_l474_c3_337b_iftrue[511:0] };
  assign axis512_to_axis128_array_axis_h_l478_c43_a109_axis = axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[576:0];
  assign axis_in_reg = axis_in_reg_mux_axis_h_l474_c3_337b_iffalse;
  assign axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_iftrue = 64'h0000000000000000;
  assign axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_cond = axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_cond;
  assign axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_iftrue = 1'h0;
  assign axis_in_reg_mux_axis_h_l474_c3_337b_iftrue[577:512] = { axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_return_output, axis_in_reg_data_tlast_mux_axis_h_l493_c5_5eb4_return_output, axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_return_output };
  assign axis_in_reg_mux_axis_h_l474_c3_337b_return_output = { unary_op_not_axis_h_l506_c22_d864_expr, axis_in_reg_mux_axis_h_l507_c3_5036_iffalse[576:0] };
  assign axis_in_reg_mux_axis_h_l507_c3_5036_iffalse[577] = unary_op_not_axis_h_l506_c22_d864_expr;
  assign axis_in_reg_mux_axis_h_l507_c3_5036_iftrue = { \axis_in.valid , \axis_in.data  };
  assign axis_in_reg_mux_axis_h_l507_c3_5036_return_output = reg_comb_axis_in_reg;
  assign axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_cond = axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_cond;
  assign axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_iffalse = axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[577];
  assign axis_in_reg_valid_mux_axis_h_l493_c5_5eb4_iftrue = 1'h0;
  assign axis_out_reg = \return_output.axis_out ;
  assign axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_iffalse = \return_output.axis_out [143:128];
  assign axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_iftrue = 16'h0000;
  assign axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_cond = axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_cond;
  assign axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_iffalse = \return_output.axis_out [144];
  assign axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_iftrue = 1'h0;
  assign axis_out_reg_mux_axis_h_l474_c3_337b_cond = axis_in_reg_mux_axis_h_l474_c3_337b_cond;
  assign axis_out_reg_mux_axis_h_l474_c3_337b_iffalse = { unary_op_not_axis_h_l473_c28_0b22_expr, axis_out_reg_data_tlast_mux_axis_h_l462_c3_63ef_return_output, axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_return_output, \return_output.axis_out [127:0] };
  assign axis_out_reg_mux_axis_h_l474_c3_337b_iftrue = axis512_to_axis128_array_axis_h_l478_c43_a109_return_output[583:438];
  assign axis_out_reg_mux_axis_h_l474_c3_337b_return_output = reg_comb_axis_out_reg;
  assign axis_out_reg_valid_mux_axis_h_l462_c3_63ef_cond = axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_cond;
  assign axis_out_reg_valid_mux_axis_h_l462_c3_63ef_iffalse = \return_output.axis_out [145];
  assign axis_out_reg_valid_mux_axis_h_l462_c3_63ef_iftrue = 1'h0;
  assign axis_out_reg_valid_mux_axis_h_l462_c3_63ef_return_output = unary_op_not_axis_h_l473_c28_0b22_expr;
  assign bin_op_and_axis_h_l462_c6_8881_left = \return_output.axis_out [145];
  assign bin_op_and_axis_h_l462_c6_8881_return_output = axis_out_reg_data_tkeep_mux_axis_h_l462_c3_63ef_cond;
  assign bin_op_and_axis_h_l462_c6_8881_right = axis_out_ready;
  assign bin_op_and_axis_h_l474_c6_3930_left = axis_in_reg_mux_axis_h_l474_c3_337b_iffalse[577];
  assign bin_op_and_axis_h_l474_c6_3930_return_output = axis_in_reg_mux_axis_h_l474_c3_337b_cond;
  assign bin_op_and_axis_h_l507_c6_5315_left = \axis_in.valid ;
  assign bin_op_and_axis_h_l507_c6_5315_return_output = axis_in_reg_mux_axis_h_l507_c3_5036_cond;
  assign clk_en_internal = clock_enable;
  assign \return_output.axis_in_ready  = bin_op_and_axis_h_l507_c6_5315_right;
  assign unary_op_not_axis_h_l473_c28_0b22_return_output = bin_op_and_axis_h_l474_c6_3930_right;
  assign unary_op_not_axis_h_l493_c9_8b65_expr = axis512_to_axis128_array_axis_h_l478_c43_a109_return_output[437];
  assign unary_op_not_axis_h_l493_c9_8b65_return_output = axis_in_reg_data_tkeep_mux_axis_h_l493_c5_5eb4_cond;
  assign unary_op_not_axis_h_l506_c22_d864_return_output = bin_op_and_axis_h_l507_c6_5315_right;
endmodule

module axis512_to_axis128_array_0clk_4b8d8b28(\axis.tdata , \axis.tkeep , \axis.tlast , \return_output.axis_chunks );
  input [511:0] \axis.tdata ;
  wire [511:0] \axis.tdata ;
  input [63:0] \axis.tkeep ;
  wire [63:0] \axis.tkeep ;
  input \axis.tlast ;
  wire \axis.tlast ;
  wire for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df_left;
  wire for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df_return_output;
  wire for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df_right;
  wire for_axis_h_l327_c3_5546_iter_0_unary_op_not_axis_h_l329_c36_216c_expr;
  wire for_axis_h_l327_c3_5546_iter_0_unary_op_not_axis_h_l329_c36_216c_return_output;
  wire for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df_left;
  wire for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df_return_output;
  wire for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df_right;
  wire for_axis_h_l327_c3_5546_iter_1_unary_op_not_axis_h_l329_c36_216c_expr;
  wire for_axis_h_l327_c3_5546_iter_1_unary_op_not_axis_h_l329_c36_216c_return_output;
  wire for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df_left;
  wire for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df_return_output;
  wire for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df_right;
  wire for_axis_h_l327_c3_5546_iter_2_unary_op_not_axis_h_l329_c36_216c_expr;
  wire for_axis_h_l327_c3_5546_iter_2_unary_op_not_axis_h_l329_c36_216c_return_output;
  output [583:0] \return_output.axis_chunks ;
  wire [583:0] \return_output.axis_chunks ;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df (
    .left(\axis.tlast ),
    .return_output(for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df_return_output),
    .right(for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l327_c3_5546_iter_0_unary_op_not_axis_h_l329_c36_216c (
    .expr(\axis.tkeep [47]),
    .return_output(for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df (
    .left(\axis.tlast ),
    .return_output(for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df_return_output),
    .right(for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l327_c3_5546_iter_1_unary_op_not_axis_h_l329_c36_216c (
    .expr(\axis.tkeep [31]),
    .return_output(for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df (
    .left(\axis.tlast ),
    .return_output(for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df_return_output),
    .right(for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_axis_h_l327_c3_5546_iter_2_unary_op_not_axis_h_l329_c36_216c (
    .expr(\axis.tkeep [15]),
    .return_output(for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df_right)
  );
  assign for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df_left = \axis.tlast ;
  assign for_axis_h_l327_c3_5546_iter_0_unary_op_not_axis_h_l329_c36_216c_expr = \axis.tkeep [47];
  assign for_axis_h_l327_c3_5546_iter_0_unary_op_not_axis_h_l329_c36_216c_return_output = for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df_right;
  assign for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df_left = \axis.tlast ;
  assign for_axis_h_l327_c3_5546_iter_1_unary_op_not_axis_h_l329_c36_216c_expr = \axis.tkeep [31];
  assign for_axis_h_l327_c3_5546_iter_1_unary_op_not_axis_h_l329_c36_216c_return_output = for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df_right;
  assign for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df_left = \axis.tlast ;
  assign for_axis_h_l327_c3_5546_iter_2_unary_op_not_axis_h_l329_c36_216c_expr = \axis.tkeep [15];
  assign for_axis_h_l327_c3_5546_iter_2_unary_op_not_axis_h_l329_c36_216c_return_output = for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df_right;
  assign \return_output.axis_chunks  = { \axis.tkeep [63], for_axis_h_l327_c3_5546_iter_0_bin_op_and_axis_h_l330_c35_19df_return_output, \axis.tkeep [63:48], \axis.tdata [511:384], \axis.tkeep [47], for_axis_h_l327_c3_5546_iter_1_bin_op_and_axis_h_l330_c35_19df_return_output, \axis.tkeep [47:32], \axis.tdata [383:256], \axis.tkeep [31], for_axis_h_l327_c3_5546_iter_2_bin_op_and_axis_h_l330_c35_19df_return_output, \axis.tkeep [31:16], \axis.tdata [255:128], \axis.tkeep [15], \axis.tlast , \axis.tkeep [15:0], \axis.tdata [127:0] };
endmodule

module bin_op_and_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [4:0] \9634.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign return_output = left & right;
  assign \9634.read_pipe  = { left, right, 3'hx };
endmodule

module bin_op_and_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [319:0] \22385.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = left & right;
  assign \22385.read_pipe  = { left, right, 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_and_uint8_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire [35:0] \20938.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [3:0] right;
  wire [3:0] right;
  assign return_output = left & { 4'h0, right };
  assign \20938.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bin_op_and_uint8_t_uint8_t_0clk_de264c78(left, right, return_output);
  wire [39:0] \20965.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = left & right;
  assign \20965.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bin_op_eq_uint10_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [32:0] \15670.read_pipe ;
  input [9:0] left;
  wire [9:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 9'h000, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \15670.read_pipe  = { left, right, 22'bx011111111111111111111 };
endmodule

module bin_op_eq_uint11_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [35:0] \19845.read_pipe ;
  input [10:0] left;
  wire [10:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 10'h000, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \19845.read_pipe  = { left, right, 24'bx01111111111111111111111 };
endmodule

module bin_op_eq_uint128_t_uint128_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [513:0] \13143.read_pipe ;
  input [127:0] left;
  wire [127:0] left;
  output return_output;
  wire return_output;
  input [127:0] right;
  wire [127:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \13143.read_pipe  = { left, right, 258'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint16_t_uint16_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [65:0] \19769.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [15:0] right;
  wire [15:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \19769.read_pipe  = { left, right, 34'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [5:0] \13341.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \13341.read_pipe  = { left, right, 4'bx011 };
endmodule

module bin_op_eq_uint2_t_uint2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [9:0] \13036.read_pipe ;
  input [1:0] left;
  wire [1:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \13036.read_pipe  = { left, right, 6'bx01111 };
endmodule

module bin_op_eq_uint3_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [13:0] \17715.read_pipe ;
  input [2:0] left;
  wire [2:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \17715.read_pipe  = { left, right, 8'bx0111111 };
endmodule

module bin_op_eq_uint4_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [14:0] \23458.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 3'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \23458.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint2_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [15:0] \23534.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [1:0] right;
  wire [1:0] right;
  assign _0_ = left == { 2'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \23534.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [16:0] \23496.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == { 1'h0, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \23496.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint4_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [17:0] \23572.read_pipe ;
  input [3:0] left;
  wire [3:0] left;
  output return_output;
  wire return_output;
  input [3:0] right;
  wire [3:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \23572.read_pipe  = { left, right, 10'bx011111111 };
endmodule

module bin_op_eq_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [257:0] \22490.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  assign _0_ = left == right;
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \22490.read_pipe  = { left, right, 130'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_eq_uint7_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [23:0] \19652.read_pipe ;
  input [6:0] left;
  wire [6:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 6'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \19652.read_pipe  = { left, right, 16'bx011111111111111 };
endmodule

module bin_op_eq_uint8_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [26:0] \17650.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 7'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \17650.read_pipe  = { left, right, 18'bx01111111111111111 };
endmodule

module bin_op_eq_uint8_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [28:0] \17559.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output return_output;
  wire return_output;
  input [2:0] right;
  wire [2:0] right;
  assign _0_ = left == { 5'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \17559.read_pipe  = { left, right, 18'bx01111111111111111 };
endmodule

module bin_op_eq_uint9_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [29:0] \15572.read_pipe ;
  input [8:0] left;
  wire [8:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 8'h00, right };
  assign return_output = _0_ ? 1'h1 : 1'h0;
  assign \15572.read_pipe  = { left, right, 20'bx0111111111111111111 };
endmodule

module bin_op_gt_int17_t_int32_t_0clk_794ce60a(left, right, return_output);
  wire [15:0] bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_c215_left;
  wire bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_c215_return_output;
  wire [15:0] bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_c215_right;
  wire [15:0] bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_2840_left;
  wire bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_2840_return_output;
  wire [15:0] bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_2840_right;
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_d2ad_return_output;
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_d2ad_x;
  (* unused_bits = "16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_f403_return_output;
  wire [31:0] const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_f403_x;
  input [16:0] left;
  wire [16:0] left;
  output return_output;
  wire return_output;
  input [31:0] right;
  wire [31:0] right;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_cond;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_iffalse;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_iftrue;
  wire rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_return_output;
  bin_op_eq_uint16_t_uint16_t_0clk_de264c78 bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_c215 (
    .left(const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_d2ad_return_output[15:0]),
    .return_output(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_cond),
    .right(const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_f403_return_output[15:0])
  );
  bin_op_gt_uint16_t_uint16_t_0clk_380ecc95 bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_2840 (
    .left(left[15:0]),
    .return_output(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_iftrue),
    .right(right[15:0])
  );
  const_sr_16_int32_t_0clk_de264c78 const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_d2ad (
    .return_output(const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_d2ad_return_output),
    .x(right)
  );
  const_sr_16_int32_t_0clk_de264c78 const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_f403 (
    .return_output(const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_f403_return_output),
    .x({ left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left })
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498 (
    .cond(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_cond),
    .iffalse(right[31]),
    .iftrue(rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_iftrue),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_c215_left = const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_d2ad_return_output[15:0];
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_c215_return_output = rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_cond;
  assign bin_op_eq_bin_op_gt_int17_t_int32_t_c_l20_c8_c215_right = const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_f403_return_output[15:0];
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_2840_left = left[15:0];
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_2840_return_output = rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_iftrue;
  assign bin_op_gt_bin_op_gt_int17_t_int32_t_c_l22_c14_2840_right = right[15:0];
  assign const_sr_16_bin_op_gt_int17_t_int32_t_c_l12_c32_d2ad_x = right;
  assign const_sr_16_bin_op_gt_int17_t_int32_t_c_l13_c35_f403_x = { left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left[16], left };
  assign rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_iffalse = right[31];
  assign rv_mux_bin_op_gt_int17_t_int32_t_c_l20_c5_4498_return_output = return_output;
endmodule

module bin_op_gt_uint16_t_uint16_t_0clk_380ecc95(left, right, return_output);
  wire [16:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_818a_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 17" *)
  wire [17:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_818a_return_output;
  wire [16:0] bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_818a_right;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [15:0] right;
  wire [15:0] right;
  bin_op_minus_int17_t_int17_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_818a (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_818a_return_output),
    .right({ 1'h0, left })
  );
  assign bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_818a_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_818a_right = { 1'h0, left };
  assign return_output = bin_op_minus_bin_op_gt_uint16_t_uint16_t_c_l14_c19_818a_return_output[16];
endmodule

module bin_op_gt_uint16_t_uint5_t_0clk_5af1a430(left, right, return_output);
  wire [10:0] bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e882_left;
  wire bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e882_return_output;
  wire bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e882_right;
  wire [5:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_4e26_left;
  (* unused_bits = "0 1 2 3 4 6" *)
  wire [6:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_4e26_return_output;
  wire [5:0] bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_4e26_right;
  (* unused_bits = "11 12 13 14 15" *)
  wire [15:0] const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_defe_return_output;
  wire [15:0] const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_defe_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [4:0] right;
  wire [4:0] right;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_cond;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_iffalse;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_iftrue;
  wire rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_return_output;
  bin_op_eq_uint11_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e882 (
    .left(const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_defe_return_output[10:0]),
    .return_output(rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_cond),
    .right(1'h0)
  );
  bin_op_minus_int6_t_int6_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_4e26 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_4e26_return_output),
    .right({ 1'h0, left[4:0] })
  );
  const_sr_5_uint16_t_0clk_de264c78 const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_defe (
    .return_output(const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_defe_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0 (
    .cond(rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_cond),
    .iffalse(1'h1),
    .iftrue(bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_4e26_return_output[5]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e882_left = const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_defe_return_output[10:0];
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e882_return_output = rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_cond;
  assign bin_op_eq_bin_op_gt_uint16_t_uint5_t_c_l15_c6_e882_right = 1'h0;
  assign bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_4e26_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_4e26_right = { 1'h0, left[4:0] };
  assign const_sr_5_bin_op_gt_uint16_t_uint5_t_c_l13_c9_defe_x = left;
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_iffalse = 1'h1;
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_iftrue = bin_op_minus_bin_op_gt_uint16_t_uint5_t_c_l17_c18_4e26_return_output[5];
  assign rv_mux_bin_op_gt_uint16_t_uint5_t_c_l15_c3_c0a0_return_output = return_output;
endmodule

module bin_op_gt_uint64_t_uint64_t_0clk_380ecc95(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_d4f5_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_d4f5_return_output;
  wire [64:0] bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_d4f5_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_d4f5 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_d4f5_return_output),
    .right({ 1'h0, left })
  );
  assign bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_d4f5_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_d4f5_right = { 1'h0, left };
  assign return_output = bin_op_minus_bin_op_gt_uint64_t_uint64_t_c_l14_c19_d4f5_return_output[64];
endmodule

module bin_op_gt_uint8_t_uint1_t_0clk_5af1a430(left, right, return_output);
  wire [6:0] bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_696c_left;
  wire bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_696c_return_output;
  wire bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_696c_right;
  wire [1:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0ac9_left;
  (* unused_bits = "0 2" *)
  wire [2:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0ac9_return_output;
  wire [1:0] bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0ac9_right;
  (* unused_bits = "7" *)
  wire [7:0] const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_d28c_return_output;
  wire [7:0] const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_d28c_x;
  input [7:0] left;
  wire [7:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_cond;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_iffalse;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_iftrue;
  wire rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_return_output;
  bin_op_eq_uint7_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_696c (
    .left(const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_d28c_return_output[6:0]),
    .return_output(rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_cond),
    .right(1'h0)
  );
  bin_op_minus_int2_t_int2_t_0clk_de264c78 bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0ac9 (
    .left({ 1'h0, right }),
    .return_output(bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0ac9_return_output),
    .right({ 1'h0, left[0] })
  );
  const_sr_1_uint8_t_0clk_de264c78 const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_d28c (
    .return_output(const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_d28c_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d (
    .cond(rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_cond),
    .iffalse(1'h1),
    .iftrue(bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0ac9_return_output[1]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_696c_left = const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_d28c_return_output[6:0];
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_696c_return_output = rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_cond;
  assign bin_op_eq_bin_op_gt_uint8_t_uint1_t_c_l15_c6_696c_right = 1'h0;
  assign bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0ac9_left = { 1'h0, right };
  assign bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0ac9_right = { 1'h0, left[0] };
  assign const_sr_1_bin_op_gt_uint8_t_uint1_t_c_l13_c9_d28c_x = left;
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_iffalse = 1'h1;
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_iftrue = bin_op_minus_bin_op_gt_uint8_t_uint1_t_c_l17_c18_0ac9_return_output[1];
  assign rv_mux_bin_op_gt_uint8_t_uint1_t_c_l15_c3_a34d_return_output = return_output;
endmodule

module bin_op_gte_uint64_t_uint64_t_0clk_6f2c5aad(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_44b5_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_44b5_return_output;
  wire [64:0] bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_44b5_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  wire unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_469c_expr;
  wire unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_469c_return_output;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_44b5 (
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_44b5_return_output),
    .right({ 1'h0, right })
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_469c (
    .expr(bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_44b5_return_output[64]),
    .return_output(return_output)
  );
  assign bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_44b5_left = { 1'h0, left };
  assign bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_44b5_right = { 1'h0, right };
  assign unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_469c_expr = bin_op_minus_bin_op_gte_uint64_t_uint64_t_c_l14_c19_44b5_return_output[64];
  assign unary_op_not_bin_op_gte_uint64_t_uint64_t_c_l16_c11_469c_return_output = return_output;
endmodule

module bin_op_inferred_mult_uint64_t_uint3_t_0clk_de264c78(left, right, return_output);
  wire [133:0] \22469.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [66:0] return_output;
  wire [66:0] return_output;
  input [2:0] right;
  wire [2:0] right;
  assign return_output = { 3'h0, left } * { 64'h0000000000000000, right };
  assign \22469.read_pipe  = { 67'hxxxxxxxxxxxxxxxxx, right, left };
endmodule

module bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [255:0] \22198.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = { 64'h0000000000000000, left } * { 64'h0000000000000000, right };
  assign \22198.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, right, left };
endmodule

module bin_op_lt_uint16_t_uint6_t_0clk_5af1a430(left, right, return_output);
  wire [9:0] bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_d681_left;
  wire bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_d681_return_output;
  wire bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_d681_right;
  wire [6:0] bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_903a_left;
  (* unused_bits = "0 1 2 3 4 5 7" *)
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_903a_return_output;
  wire [6:0] bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_903a_right;
  (* unused_bits = "10 11 12 13 14 15" *)
  wire [15:0] const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_c6b3_return_output;
  wire [15:0] const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_c6b3_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [5:0] right;
  wire [5:0] right;
  wire rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_cond;
  wire rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_iffalse;
  wire rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_iftrue;
  wire rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_return_output;
  bin_op_eq_uint10_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_d681 (
    .left(const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_c6b3_return_output[9:0]),
    .return_output(rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_cond),
    .right(1'h0)
  );
  bin_op_minus_int7_t_int7_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_903a (
    .left({ 1'h0, left[5:0] }),
    .return_output(bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_903a_return_output),
    .right({ 1'h0, right })
  );
  const_sr_6_uint16_t_0clk_de264c78 const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_c6b3 (
    .return_output(const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_c6b3_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89 (
    .cond(rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_903a_return_output[6]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_d681_left = const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_c6b3_return_output[9:0];
  assign bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_d681_return_output = rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_cond;
  assign bin_op_eq_bin_op_lt_uint16_t_uint6_t_c_l15_c6_d681_right = 1'h0;
  assign bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_903a_left = { 1'h0, left[5:0] };
  assign bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_903a_right = { 1'h0, right };
  assign const_sr_6_bin_op_lt_uint16_t_uint6_t_c_l13_c9_c6b3_x = left;
  assign rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_iffalse = 1'h0;
  assign rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_iftrue = bin_op_minus_bin_op_lt_uint16_t_uint6_t_c_l17_c18_903a_return_output[6];
  assign rv_mux_bin_op_lt_uint16_t_uint6_t_c_l15_c3_0f89_return_output = return_output;
endmodule

module bin_op_lt_uint16_t_uint7_t_0clk_5af1a430(left, right, return_output);
  wire [8:0] bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_036b_left;
  wire bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_036b_return_output;
  wire bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_036b_right;
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_5a67_left;
  (* unused_bits = "0 1 2 3 4 5 6 8" *)
  wire [8:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_5a67_return_output;
  wire [7:0] bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_5a67_right;
  (* unused_bits = "9 10 11 12 13 14 15" *)
  wire [15:0] const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_8fc4_return_output;
  wire [15:0] const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_8fc4_x;
  input [15:0] left;
  wire [15:0] left;
  output return_output;
  wire return_output;
  input [6:0] right;
  wire [6:0] right;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_cond;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_iffalse;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_iftrue;
  wire rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_return_output;
  bin_op_eq_uint9_t_uint1_t_0clk_de264c78 bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_036b (
    .left(const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_8fc4_return_output[8:0]),
    .return_output(rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_cond),
    .right(1'h0)
  );
  bin_op_minus_int8_t_int8_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_5a67 (
    .left({ 1'h0, left[6:0] }),
    .return_output(bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_5a67_return_output),
    .right({ 1'h0, right })
  );
  const_sr_7_uint16_t_0clk_de264c78 const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_8fc4 (
    .return_output(const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_8fc4_return_output),
    .x(left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52 (
    .cond(rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_5a67_return_output[7]),
    .return_output(return_output)
  );
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_036b_left = const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_8fc4_return_output[8:0];
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_036b_return_output = rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_cond;
  assign bin_op_eq_bin_op_lt_uint16_t_uint7_t_c_l15_c6_036b_right = 1'h0;
  assign bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_5a67_left = { 1'h0, left[6:0] };
  assign bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_5a67_right = { 1'h0, right };
  assign const_sr_7_bin_op_lt_uint16_t_uint7_t_c_l13_c9_8fc4_x = left;
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_iffalse = 1'h0;
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_iftrue = bin_op_minus_bin_op_lt_uint16_t_uint7_t_c_l17_c18_5a67_return_output[7];
  assign rv_mux_bin_op_lt_uint16_t_uint7_t_c_l15_c3_ec52_return_output = return_output;
endmodule

module bin_op_lt_uint64_t_uint64_t_0clk_380ecc95(left, right, return_output);
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_e6e1_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65" *)
  wire [65:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_e6e1_return_output;
  wire [64:0] bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_e6e1_right;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input [63:0] right;
  wire [63:0] right;
  bin_op_minus_int65_t_int65_t_0clk_de264c78 bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_e6e1 (
    .left({ 1'h0, left }),
    .return_output(bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_e6e1_return_output),
    .right({ 1'h0, right })
  );
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_e6e1_left = { 1'h0, left };
  assign bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_e6e1_right = { 1'h0, right };
  assign return_output = bin_op_minus_bin_op_lt_uint64_t_uint64_t_c_l14_c19_e6e1_return_output[64];
endmodule

module bin_op_minus_int17_t_int17_t_0clk_de264c78(left, right, return_output);
  wire [156:0] \22138.read_pipe ;
  input [16:0] left;
  wire [16:0] left;
  output [17:0] return_output;
  wire [17:0] return_output;
  input [16:0] right;
  wire [16:0] right;
  assign return_output = { left[16], left } - { right[16], right };
  assign \22138.read_pipe  = { left, right, 123'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int2_t_int2_t_0clk_de264c78(left, right, return_output);
  wire [21:0] \19690.read_pipe ;
  input [1:0] left;
  wire [1:0] left;
  output [2:0] return_output;
  wire [2:0] return_output;
  input [1:0] right;
  wire [1:0] right;
  assign return_output = { left[1], left } - { right[1], right };
  assign \19690.read_pipe  = { left, right, 18'hxxxxx };
endmodule

module bin_op_minus_int65_t_int65_t_0clk_de264c78(left, right, return_output);
  wire [588:0] \23245.read_pipe ;
  input [64:0] left;
  wire [64:0] left;
  output [65:0] return_output;
  wire [65:0] return_output;
  input [64:0] right;
  wire [64:0] right;
  assign return_output = { left[64], left } - { right[64], right };
  assign \23245.read_pipe  = { left, right, 459'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int6_t_int6_t_0clk_de264c78(left, right, return_output);
  wire [57:0] \19883.read_pipe ;
  input [5:0] left;
  wire [5:0] left;
  output [6:0] return_output;
  wire [6:0] return_output;
  input [5:0] right;
  wire [5:0] right;
  assign return_output = { left[5], left } - { right[5], right };
  assign \19883.read_pipe  = { left, right, 46'hxxxxxxxxxxxx };
endmodule

module bin_op_minus_int7_t_int7_t_0clk_de264c78(left, right, return_output);
  wire [66:0] \15708.read_pipe ;
  input [6:0] left;
  wire [6:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [6:0] right;
  wire [6:0] right;
  assign return_output = { left[6], left } - { right[6], right };
  assign \15708.read_pipe  = { left, right, 53'hxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_int8_t_int8_t_0clk_de264c78(left, right, return_output);
  wire [75:0] \15610.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [8:0] return_output;
  wire [8:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = { left[7], left } - { right[7], right };
  assign \15610.read_pipe  = { left, right, 60'hxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "16" *)
  wire [16:0] _0_;
  wire [130:0] \9898.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [15:0] return_output;
  wire [15:0] return_output;
  input right;
  wire right;
  assign { _0_[16], return_output } = { 1'h0, left } - { 16'h0000, right };
  assign _0_[15:0] = return_output;
  assign \9898.read_pipe  = { left, right, 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint16_t_uint5_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "16" *)
  wire [16:0] _0_;
  wire [134:0] \16919.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [4:0] right;
  wire [4:0] right;
  assign { _0_[16], return_output } = { 1'h0, left } - { 12'h000, right };
  assign _0_[15:0] = return_output;
  assign \16919.read_pipe  = { left, right, 114'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_minus_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  (* unused_bits = "64" *)
  wire [64:0] _0_;
  wire [577:0] \22569.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign { _0_[64], return_output } = { 1'h0, left } - { 1'h0, right };
  assign _0_[63:0] = return_output;
  assign \22569.read_pipe  = { left, right, 450'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_neq_uint64_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire _0_;
  wire [194:0] \22411.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign _0_ = left == { 63'h0000000000000000, right };
  assign return_output = _0_ ? 1'h0 : 1'h1;
  assign \22411.read_pipe  = { left, right, 130'bx0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_or_uint1_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [4:0] \13400.read_pipe ;
  input left;
  wire left;
  output return_output;
  wire return_output;
  input right;
  wire right;
  assign return_output = left | right;
  assign \13400.read_pipe  = { left, right, 3'hx };
endmodule

module bin_op_or_uint64_t_uint4_t_0clk_de264c78(left, right, return_output);
  wire [259:0] \19996.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [3:0] right;
  wire [3:0] right;
  assign return_output = left | { 60'h000000000000000, right };
  assign \19996.read_pipe  = { left, right, 192'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint16_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [132:0] \9845.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 16'h0000, right };
  assign \9845.read_pipe  = { left, right, 116'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint16_t_uint5_t_0clk_de264c78(left, right, return_output);
  wire [136:0] \17119.read_pipe ;
  input [15:0] left;
  wire [15:0] left;
  output [16:0] return_output;
  wire [16:0] return_output;
  input [4:0] right;
  wire [4:0] right;
  assign return_output = { 1'h0, left } + { 12'h000, right };
  assign \17119.read_pipe  = { left, right, 116'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint320_t_uint320_t_0clk_de264c78(left, right, return_output);
  wire [2883:0] \21204.read_pipe ;
  input [319:0] left;
  wire [319:0] left;
  output [320:0] return_output;
  wire [320:0] return_output;
  input [319:0] right;
  wire [319:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \21204.read_pipe  = { left, right, 2244'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint32_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [260:0] \16270.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 32'h00000000, right };
  assign \16270.read_pipe  = { left, right, 228'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint32_t_uint32_t_0clk_de264c78(left, right, return_output);
  wire [291:0] \18312.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [32:0] return_output;
  wire [32:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \18312.read_pipe  = { left, right, 228'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint5_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [44:0] \19943.read_pipe ;
  input [4:0] left;
  wire [4:0] left;
  output [5:0] return_output;
  wire [5:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 5'h00, right };
  assign \19943.read_pipe  = { left, right, 39'hxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [516:0] \22332.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [64:0] return_output;
  wire [64:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 64'h0000000000000000, right };
  assign \22332.read_pipe  = { left, right, 452'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint64_t_uint64_t_0clk_de264c78(left, right, return_output);
  wire [579:0] \22219.read_pipe ;
  input [63:0] left;
  wire [63:0] left;
  output [64:0] return_output;
  wire [64:0] return_output;
  input [63:0] right;
  wire [63:0] right;
  assign return_output = { 1'h0, left } + { 1'h0, right };
  assign \22219.read_pipe  = { left, right, 452'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_plus_uint8_t_uint1_t_0clk_de264c78(left, right, return_output);
  wire [68:0] \17597.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [8:0] return_output;
  wire [8:0] return_output;
  input right;
  wire right;
  assign return_output = { 1'h0, left } + { 8'h00, right };
  assign \17597.read_pipe  = { left, right, 60'hxxxxxxxxxxxxxxx };
endmodule

module bin_op_xor_uint32_t_uint32_t_0clk_de264c78(left, right, return_output);
  wire [159:0] \22881.read_pipe ;
  input [31:0] left;
  wire [31:0] left;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] right;
  wire [31:0] right;
  assign return_output = left ^ right;
  assign \22881.read_pipe  = { left, right, 96'hxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module bin_op_xor_uint8_t_uint8_t_0clk_de264c78(left, right, return_output);
  wire [39:0] \15454.read_pipe ;
  input [7:0] left;
  wire [7:0] left;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] right;
  wire [7:0] right;
  assign return_output = left ^ right;
  assign \15454.read_pipe  = { left, right, 24'hxxxxxx };
endmodule

module bytes_to_u320_t_0clk_4bbc8984(bytes, \return_output.limbs );
  input [319:0] bytes;
  wire [319:0] bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes;
  wire [63:0] for_u320_t_bytes_t_h_l44_c1_1807_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_1807_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed (
    .bytes(bytes[319:256]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_1807_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_1807_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed (
    .bytes(bytes[255:192]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_1807_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_1807_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed (
    .bytes(bytes[191:128]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_1807_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_1807_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed (
    .bytes(bytes[127:64]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_1807_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output)
  );
  bytes_to_uint64_t_0clk_36723c85 for_u320_t_bytes_t_h_l44_c1_1807_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed (
    .bytes(bytes[63:0]),
    .return_output(for_u320_t_bytes_t_h_l44_c1_1807_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output)
  );
  assign for_u320_t_bytes_t_h_l44_c1_1807_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes = bytes[319:256];
  assign for_u320_t_bytes_t_h_l44_c1_1807_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes = bytes[255:192];
  assign for_u320_t_bytes_t_h_l44_c1_1807_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes = bytes[191:128];
  assign for_u320_t_bytes_t_h_l44_c1_1807_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes = bytes[127:64];
  assign for_u320_t_bytes_t_h_l44_c1_1807_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_bytes = bytes[63:0];
  assign \return_output.limbs  = { for_u320_t_bytes_t_h_l44_c1_1807_iter_0_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output, for_u320_t_bytes_t_h_l44_c1_1807_iter_1_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output, for_u320_t_bytes_t_h_l44_c1_1807_iter_2_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output, for_u320_t_bytes_t_h_l44_c1_1807_iter_3_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output, for_u320_t_bytes_t_h_l44_c1_1807_iter_4_bytes_to_uint64_t_u320_t_bytes_t_h_l51_c26_0fed_return_output };
endmodule

module bytes_to_uint320_0clk_b3848d7a(src, \return_output.limbs );
  wire [319:0] bytes_to_u320_t_poly1305_h_l77_c12_84ad_bytes;
  wire [319:0] bytes_to_u320_t_poly1305_h_l77_c12_84ad_return_output;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  input [319:0] src;
  wire [319:0] src;
  bytes_to_u320_t_0clk_4bbc8984 bytes_to_u320_t_poly1305_h_l77_c12_84ad (
    .bytes(src),
    .\return_output.limbs (\return_output.limbs )
  );
  assign bytes_to_u320_t_poly1305_h_l77_c12_84ad_bytes = src;
  assign bytes_to_u320_t_poly1305_h_l77_c12_84ad_return_output = \return_output.limbs ;
endmodule

module bytes_to_uint64_t_0clk_36723c85(bytes, return_output);
  input [63:0] bytes;
  wire [63:0] bytes;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = { bytes[7:0], bytes[15:8], bytes[23:16], bytes[31:24], bytes[39:32], bytes[47:40], bytes[55:48], bytes[63:56] };
endmodule

module chacha20_block_30clk_e6e1d2ce(clk, \state.state , \return_output.state );
  wire [511:0] chacha20_block_step_chacha20_h_l73_c28_171f_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l73_c28_171f_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l74_c28_e798_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l74_c28_e798_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l75_c28_2bd5_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l75_c28_2bd5_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l76_c28_aaea_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l76_c28_aaea_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l77_c28_ed6c_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l77_c28_ed6c_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l78_c28_8e77_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l78_c28_8e77_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l79_c28_461f_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l79_c28_461f_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l80_c28_e14b_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l80_c28_e14b_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l81_c28_8cdb_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l81_c28_8cdb_state0;
  wire [511:0] chacha20_block_step_chacha20_h_l82_c29_0af5_return_output;
  wire [511:0] chacha20_block_step_chacha20_h_l82_c29_0af5_state0;
  input clk;
  wire clk;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] comb_stage0_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage10_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage11_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage12_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage13_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage14_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage15_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage16_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage17_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage18_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage19_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage1_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage20_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage21_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage22_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage23_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage24_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage25_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage26_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage27_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage28_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage29_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage2_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage3_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage4_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage5_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage6_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage7_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage8_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  reg [31:0] comb_stage9_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_left;
  (* unused_bits = "32" *)
  wire [32:0] for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_return_output;
  reg [31:0] for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage0_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage10_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage11_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage12_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage13_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage14_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage15_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage16_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage17_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage18_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage19_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage1_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage20_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage21_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage22_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage23_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage24_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage25_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage26_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage27_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage28_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage29_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage2_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage3_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage4_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage5_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage6_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage7_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage8_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  wire [31:0] reg_stage9_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \state.state ;
  wire [511:0] \state.state ;
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [511:480];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [479:448];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [447:416];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [415:384];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [383:352];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [351:320];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [319:288];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [287:256];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [255:224];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [223:192];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [191:160];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [159:128];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [127:96];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [95:64];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [63:32];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= \state.state [31:0];
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage1_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage2_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage3_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage4_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage5_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage6_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage7_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage8_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage9_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage10_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage11_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage12_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage13_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage14_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage15_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage16_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage17_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage18_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage19_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage20_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage21_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage22_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage23_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage24_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage25_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage26_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage27_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage28_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  always @(posedge clk)
    for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right <= comb_stage29_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l73_c28_171f (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l74_c28_e798_state0),
    .\state0.state (\state.state )
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l74_c28_e798 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l75_c28_2bd5_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l74_c28_e798_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l75_c28_2bd5 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l76_c28_aaea_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l75_c28_2bd5_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l76_c28_aaea (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l77_c28_ed6c_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l76_c28_aaea_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l77_c28_ed6c (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l78_c28_8e77_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l77_c28_ed6c_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l78_c28_8e77 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l79_c28_461f_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l78_c28_8e77_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l79_c28_461f (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l80_c28_e14b_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l79_c28_461f_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l80_c28_e14b (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l81_c28_8cdb_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l80_c28_e14b_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l81_c28_8cdb (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l82_c29_0af5_state0),
    .\state0.state (chacha20_block_step_chacha20_h_l81_c28_8cdb_state0)
  );
  chacha20_block_step_3clk_8bb6be71 chacha20_block_step_chacha20_h_l82_c29_0af5 (
    .clk(clk),
    .\return_output.state (chacha20_block_step_chacha20_h_l82_c29_0af5_return_output),
    .\state0.state (chacha20_block_step_chacha20_h_l82_c29_0af5_state0)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[511:480]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[191:160]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[159:128]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[127:96]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[95:64]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[63:32]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[31:0]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[479:448]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[447:416]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[415:384]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[383:352]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[351:320]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[319:288]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[287:256]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[255:224]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26 (
    .left(chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[223:192]),
    .return_output(for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_return_output),
    .right(for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right)
  );
  assign chacha20_block_step_chacha20_h_l73_c28_171f_return_output = chacha20_block_step_chacha20_h_l74_c28_e798_state0;
  assign chacha20_block_step_chacha20_h_l73_c28_171f_state0 = \state.state ;
  assign chacha20_block_step_chacha20_h_l74_c28_e798_return_output = chacha20_block_step_chacha20_h_l75_c28_2bd5_state0;
  assign chacha20_block_step_chacha20_h_l75_c28_2bd5_return_output = chacha20_block_step_chacha20_h_l76_c28_aaea_state0;
  assign chacha20_block_step_chacha20_h_l76_c28_aaea_return_output = chacha20_block_step_chacha20_h_l77_c28_ed6c_state0;
  assign chacha20_block_step_chacha20_h_l77_c28_ed6c_return_output = chacha20_block_step_chacha20_h_l78_c28_8e77_state0;
  assign chacha20_block_step_chacha20_h_l78_c28_8e77_return_output = chacha20_block_step_chacha20_h_l79_c28_461f_state0;
  assign chacha20_block_step_chacha20_h_l79_c28_461f_return_output = chacha20_block_step_chacha20_h_l80_c28_e14b_state0;
  assign chacha20_block_step_chacha20_h_l80_c28_e14b_return_output = chacha20_block_step_chacha20_h_l81_c28_8cdb_state0;
  assign chacha20_block_step_chacha20_h_l81_c28_8cdb_return_output = chacha20_block_step_chacha20_h_l82_c29_0af5_state0;
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [511:480];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [191:160];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [159:128];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [127:96];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [95:64];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [63:32];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [31:0];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [479:448];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [447:416];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [415:384];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [383:352];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [351:320];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [319:288];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [287:256];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [255:224];
  assign comb_stage0_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = \state.state [223:192];
  assign for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[511:480];
  assign for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[191:160];
  assign for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[159:128];
  assign for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[127:96];
  assign for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[95:64];
  assign for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[63:32];
  assign for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[31:0];
  assign for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[479:448];
  assign for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[447:416];
  assign for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[415:384];
  assign for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[383:352];
  assign for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[351:320];
  assign for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[319:288];
  assign for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[287:256];
  assign for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[255:224];
  assign for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_left = chacha20_block_step_chacha20_h_l82_c29_0af5_return_output[223:192];
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage0_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage1_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage10_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage11_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage11_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage12_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage12_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage13_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage13_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage14_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage14_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage15_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage15_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage16_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage16_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage17_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage17_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage18_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage18_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage19_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage19_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage20_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage1_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage2_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage20_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage21_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage21_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage22_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage22_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage23_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage23_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage24_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage24_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage25_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage25_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage26_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage26_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage27_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage27_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage28_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage28_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage29_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage29_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage2_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage3_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage3_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage4_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage4_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage5_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage5_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage6_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage6_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage7_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage7_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage8_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage8_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage9_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign reg_stage9_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right = comb_stage10_for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_right;
  assign \return_output.state  = { for_chacha20_h_l86_c5_80b9_iter_0_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_1_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_2_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_3_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_4_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_5_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_6_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_7_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_8_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_9_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_10_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_11_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_12_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_13_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_14_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0], for_chacha20_h_l86_c5_80b9_iter_15_bin_op_plus_chacha20_h_l88_c27_cd26_return_output[31:0] };
endmodule

module chacha20_block_step_3clk_8bb6be71(clk, \state0.state , \return_output.state );
  input clk;
  wire clk;
  wire [1023:0] io_registers;
  reg [1023:0] io_registers_r = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [3:0] quarter_round_chacha20_h_l55_c29_411b_a;
  wire [3:0] quarter_round_chacha20_h_l55_c29_411b_b;
  wire [3:0] quarter_round_chacha20_h_l55_c29_411b_c;
  wire [3:0] quarter_round_chacha20_h_l55_c29_411b_d;
  wire [511:0] quarter_round_chacha20_h_l55_c29_411b_return_output;
  wire [511:0] quarter_round_chacha20_h_l55_c29_411b_s;
  wire [3:0] quarter_round_chacha20_h_l56_c29_40d2_a;
  wire [3:0] quarter_round_chacha20_h_l56_c29_40d2_b;
  wire [3:0] quarter_round_chacha20_h_l56_c29_40d2_c;
  wire [3:0] quarter_round_chacha20_h_l56_c29_40d2_d;
  wire [511:0] quarter_round_chacha20_h_l56_c29_40d2_return_output;
  wire [511:0] quarter_round_chacha20_h_l56_c29_40d2_s;
  wire [3:0] quarter_round_chacha20_h_l57_c29_c662_a;
  wire [3:0] quarter_round_chacha20_h_l57_c29_c662_b;
  wire [3:0] quarter_round_chacha20_h_l57_c29_c662_c;
  wire [3:0] quarter_round_chacha20_h_l57_c29_c662_d;
  wire [511:0] quarter_round_chacha20_h_l57_c29_c662_return_output;
  wire [511:0] quarter_round_chacha20_h_l57_c29_c662_s;
  wire [3:0] quarter_round_chacha20_h_l58_c29_757c_a;
  wire [3:0] quarter_round_chacha20_h_l58_c29_757c_b;
  wire [3:0] quarter_round_chacha20_h_l58_c29_757c_c;
  wire [3:0] quarter_round_chacha20_h_l58_c29_757c_d;
  wire [511:0] quarter_round_chacha20_h_l58_c29_757c_return_output;
  wire [511:0] quarter_round_chacha20_h_l58_c29_757c_s;
  wire [3:0] quarter_round_chacha20_h_l59_c29_999f_a;
  wire [3:0] quarter_round_chacha20_h_l59_c29_999f_b;
  wire [3:0] quarter_round_chacha20_h_l59_c29_999f_c;
  wire [3:0] quarter_round_chacha20_h_l59_c29_999f_d;
  wire [511:0] quarter_round_chacha20_h_l59_c29_999f_return_output;
  wire [511:0] quarter_round_chacha20_h_l59_c29_999f_s;
  wire [3:0] quarter_round_chacha20_h_l60_c29_c9c1_a;
  wire [3:0] quarter_round_chacha20_h_l60_c29_c9c1_b;
  wire [3:0] quarter_round_chacha20_h_l60_c29_c9c1_c;
  wire [3:0] quarter_round_chacha20_h_l60_c29_c9c1_d;
  wire [511:0] quarter_round_chacha20_h_l60_c29_c9c1_return_output;
  wire [511:0] quarter_round_chacha20_h_l60_c29_c9c1_s;
  wire [3:0] quarter_round_chacha20_h_l61_c29_d4cf_a;
  wire [3:0] quarter_round_chacha20_h_l61_c29_d4cf_b;
  wire [3:0] quarter_round_chacha20_h_l61_c29_d4cf_c;
  wire [3:0] quarter_round_chacha20_h_l61_c29_d4cf_d;
  wire [511:0] quarter_round_chacha20_h_l61_c29_d4cf_return_output;
  wire [511:0] quarter_round_chacha20_h_l61_c29_d4cf_s;
  wire [3:0] quarter_round_chacha20_h_l62_c29_a308_a;
  wire [3:0] quarter_round_chacha20_h_l62_c29_a308_b;
  wire [3:0] quarter_round_chacha20_h_l62_c29_a308_c;
  wire [3:0] quarter_round_chacha20_h_l62_c29_a308_d;
  wire [511:0] quarter_round_chacha20_h_l62_c29_a308_return_output;
  wire [511:0] quarter_round_chacha20_h_l62_c29_a308_s;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \state0.state ;
  wire [511:0] \state0.state ;
  always @(posedge clk)
    io_registers_r <= { quarter_round_chacha20_h_l62_c29_a308_return_output, \state0.state  };
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l55_c29_411b (
    .a(4'h0),
    .b(4'h4),
    .c(4'h8),
    .d(4'hc),
    .\return_output.state (quarter_round_chacha20_h_l56_c29_40d2_s),
    .\s.state (io_registers_r[511:0])
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l56_c29_40d2 (
    .a(4'h1),
    .b(4'h5),
    .c(4'h9),
    .d(4'hd),
    .\return_output.state (quarter_round_chacha20_h_l57_c29_c662_s),
    .\s.state (quarter_round_chacha20_h_l56_c29_40d2_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l57_c29_c662 (
    .a(4'h2),
    .b(4'h6),
    .c(4'ha),
    .d(4'he),
    .\return_output.state (quarter_round_chacha20_h_l58_c29_757c_s),
    .\s.state (quarter_round_chacha20_h_l57_c29_c662_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l58_c29_757c (
    .a(4'h3),
    .b(4'h7),
    .c(4'hb),
    .d(4'hf),
    .\return_output.state (quarter_round_chacha20_h_l59_c29_999f_s),
    .\s.state (quarter_round_chacha20_h_l58_c29_757c_s)
  );
  quarter_round_1clk_76f45219 quarter_round_chacha20_h_l59_c29_999f (
    .a(4'h0),
    .b(4'h5),
    .c(4'ha),
    .clk(clk),
    .d(4'hf),
    .\return_output.state (quarter_round_chacha20_h_l60_c29_c9c1_s),
    .\s.state (quarter_round_chacha20_h_l59_c29_999f_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l60_c29_c9c1 (
    .a(4'h1),
    .b(4'h6),
    .c(4'hb),
    .d(4'hc),
    .\return_output.state (quarter_round_chacha20_h_l61_c29_d4cf_s),
    .\s.state (quarter_round_chacha20_h_l60_c29_c9c1_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l61_c29_d4cf (
    .a(4'h2),
    .b(4'h7),
    .c(4'h8),
    .d(4'hd),
    .\return_output.state (quarter_round_chacha20_h_l62_c29_a308_s),
    .\s.state (quarter_round_chacha20_h_l61_c29_d4cf_s)
  );
  quarter_round_0clk_638872ab quarter_round_chacha20_h_l62_c29_a308 (
    .a(4'h3),
    .b(4'h4),
    .c(4'h9),
    .d(4'he),
    .\return_output.state (quarter_round_chacha20_h_l62_c29_a308_return_output),
    .\s.state (quarter_round_chacha20_h_l62_c29_a308_s)
  );
  assign io_registers = { quarter_round_chacha20_h_l62_c29_a308_return_output, \state0.state  };
  assign quarter_round_chacha20_h_l55_c29_411b_a = 4'h0;
  assign quarter_round_chacha20_h_l55_c29_411b_b = 4'h4;
  assign quarter_round_chacha20_h_l55_c29_411b_c = 4'h8;
  assign quarter_round_chacha20_h_l55_c29_411b_d = 4'hc;
  assign quarter_round_chacha20_h_l55_c29_411b_return_output = quarter_round_chacha20_h_l56_c29_40d2_s;
  assign quarter_round_chacha20_h_l55_c29_411b_s = io_registers_r[511:0];
  assign quarter_round_chacha20_h_l56_c29_40d2_a = 4'h1;
  assign quarter_round_chacha20_h_l56_c29_40d2_b = 4'h5;
  assign quarter_round_chacha20_h_l56_c29_40d2_c = 4'h9;
  assign quarter_round_chacha20_h_l56_c29_40d2_d = 4'hd;
  assign quarter_round_chacha20_h_l56_c29_40d2_return_output = quarter_round_chacha20_h_l57_c29_c662_s;
  assign quarter_round_chacha20_h_l57_c29_c662_a = 4'h2;
  assign quarter_round_chacha20_h_l57_c29_c662_b = 4'h6;
  assign quarter_round_chacha20_h_l57_c29_c662_c = 4'ha;
  assign quarter_round_chacha20_h_l57_c29_c662_d = 4'he;
  assign quarter_round_chacha20_h_l57_c29_c662_return_output = quarter_round_chacha20_h_l58_c29_757c_s;
  assign quarter_round_chacha20_h_l58_c29_757c_a = 4'h3;
  assign quarter_round_chacha20_h_l58_c29_757c_b = 4'h7;
  assign quarter_round_chacha20_h_l58_c29_757c_c = 4'hb;
  assign quarter_round_chacha20_h_l58_c29_757c_d = 4'hf;
  assign quarter_round_chacha20_h_l58_c29_757c_return_output = quarter_round_chacha20_h_l59_c29_999f_s;
  assign quarter_round_chacha20_h_l59_c29_999f_a = 4'h0;
  assign quarter_round_chacha20_h_l59_c29_999f_b = 4'h5;
  assign quarter_round_chacha20_h_l59_c29_999f_c = 4'ha;
  assign quarter_round_chacha20_h_l59_c29_999f_d = 4'hf;
  assign quarter_round_chacha20_h_l59_c29_999f_return_output = quarter_round_chacha20_h_l60_c29_c9c1_s;
  assign quarter_round_chacha20_h_l60_c29_c9c1_a = 4'h1;
  assign quarter_round_chacha20_h_l60_c29_c9c1_b = 4'h6;
  assign quarter_round_chacha20_h_l60_c29_c9c1_c = 4'hb;
  assign quarter_round_chacha20_h_l60_c29_c9c1_d = 4'hc;
  assign quarter_round_chacha20_h_l60_c29_c9c1_return_output = quarter_round_chacha20_h_l61_c29_d4cf_s;
  assign quarter_round_chacha20_h_l61_c29_d4cf_a = 4'h2;
  assign quarter_round_chacha20_h_l61_c29_d4cf_b = 4'h7;
  assign quarter_round_chacha20_h_l61_c29_d4cf_c = 4'h8;
  assign quarter_round_chacha20_h_l61_c29_d4cf_d = 4'hd;
  assign quarter_round_chacha20_h_l61_c29_d4cf_return_output = quarter_round_chacha20_h_l62_c29_a308_s;
  assign quarter_round_chacha20_h_l62_c29_a308_a = 4'h3;
  assign quarter_round_chacha20_h_l62_c29_a308_b = 4'h4;
  assign quarter_round_chacha20_h_l62_c29_a308_c = 4'h9;
  assign quarter_round_chacha20_h_l62_c29_a308_d = 4'he;
  assign \return_output.state  = io_registers_r[1023:512];
endmodule

module chacha20_decrypt_0clk_0a498d4a(clk, clock_enable, \global_to_module.chacha20_decrypt_key , \global_to_module.chacha20_decrypt_nonce , \global_to_module.chacha20_decrypt_axis_in , \global_to_module.chacha20_decrypt_poly_key_ready , \global_to_module.chacha20_decrypt_axis_out_ready , \global_to_module.chacha20_decrypt_pipeline_in_ready , \global_to_module.chacha20_decrypt_pipeline_out , \module_to_global.chacha20_decrypt_axis_in_ready , \module_to_global.chacha20_decrypt_poly_key , \module_to_global.chacha20_decrypt_axis_out , \module_to_global.chacha20_decrypt_pipeline_in , \module_to_global.chacha20_decrypt_pipeline_out_ready );
  wire [145:0] chacha20_fsm_chacha20_c_l35_c28_4d76_axis_in;
  wire chacha20_fsm_chacha20_c_l35_c28_4d76_clock_enable;
  wire [577:0] chacha20_fsm_chacha20_c_l35_c28_4d76_from_pipeline;
  wire [255:0] chacha20_fsm_chacha20_c_l35_c28_4d76_key;
  wire [95:0] chacha20_fsm_chacha20_c_l35_c28_4d76_nonce;
  wire chacha20_fsm_chacha20_c_l35_c28_4d76_ready_for_axis_out;
  wire chacha20_fsm_chacha20_c_l35_c28_4d76_ready_for_poly_key_out;
  wire [1366:0] chacha20_fsm_chacha20_c_l35_c28_4d76_return_output;
  wire chacha20_fsm_chacha20_c_l35_c28_4d76_to_pipeline_ready;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [145:0] \global_to_module.chacha20_decrypt_axis_in ;
  wire [145:0] \global_to_module.chacha20_decrypt_axis_in ;
  input \global_to_module.chacha20_decrypt_axis_out_ready ;
  wire \global_to_module.chacha20_decrypt_axis_out_ready ;
  input [255:0] \global_to_module.chacha20_decrypt_key ;
  wire [255:0] \global_to_module.chacha20_decrypt_key ;
  input [95:0] \global_to_module.chacha20_decrypt_nonce ;
  wire [95:0] \global_to_module.chacha20_decrypt_nonce ;
  input \global_to_module.chacha20_decrypt_pipeline_in_ready ;
  wire \global_to_module.chacha20_decrypt_pipeline_in_ready ;
  input [577:0] \global_to_module.chacha20_decrypt_pipeline_out ;
  wire [577:0] \global_to_module.chacha20_decrypt_pipeline_out ;
  input \global_to_module.chacha20_decrypt_poly_key_ready ;
  wire \global_to_module.chacha20_decrypt_poly_key_ready ;
  output \module_to_global.chacha20_decrypt_axis_in_ready ;
  wire \module_to_global.chacha20_decrypt_axis_in_ready ;
  output [145:0] \module_to_global.chacha20_decrypt_axis_out ;
  wire [145:0] \module_to_global.chacha20_decrypt_axis_out ;
  output [961:0] \module_to_global.chacha20_decrypt_pipeline_in ;
  wire [961:0] \module_to_global.chacha20_decrypt_pipeline_in ;
  output \module_to_global.chacha20_decrypt_pipeline_out_ready ;
  wire \module_to_global.chacha20_decrypt_pipeline_out_ready ;
  output [256:0] \module_to_global.chacha20_decrypt_poly_key ;
  wire [256:0] \module_to_global.chacha20_decrypt_poly_key ;
  assign \module_to_global.chacha20_decrypt_axis_in_ready  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[0] : 1'h0;
  assign \module_to_global.chacha20_decrypt_poly_key  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[257:1] : 257'h00000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_decrypt_axis_out  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[403:258] : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.chacha20_decrypt_pipeline_in  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[1365:404] : 962'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_decrypt_pipeline_out_ready  = clock_enable ? chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[1366] : 1'h0;
  chacha20_fsm_0clk_e0a0bc03 chacha20_fsm_chacha20_c_l35_c28_4d76 (
    .\axis_in.data (\global_to_module.chacha20_decrypt_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.chacha20_decrypt_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .\from_pipeline.data (\global_to_module.chacha20_decrypt_pipeline_out [576:0]),
    .\from_pipeline.valid (\global_to_module.chacha20_decrypt_pipeline_out [577]),
    .key(\global_to_module.chacha20_decrypt_key ),
    .nonce(\global_to_module.chacha20_decrypt_nonce ),
    .ready_for_axis_out(\global_to_module.chacha20_decrypt_axis_out_ready ),
    .ready_for_poly_key_out(\global_to_module.chacha20_decrypt_poly_key_ready ),
    .\return_output.axis (chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[403:258]),
    .\return_output.poly_key (chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[257:1]),
    .\return_output.ready_for_axis_in (chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[0]),
    .\return_output.ready_for_from_pipeline (chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[1366]),
    .\return_output.to_pipeline (chacha20_fsm_chacha20_c_l35_c28_4d76_return_output[1365:404]),
    .to_pipeline_ready(\global_to_module.chacha20_decrypt_pipeline_in_ready )
  );
  assign chacha20_fsm_chacha20_c_l35_c28_4d76_axis_in = \global_to_module.chacha20_decrypt_axis_in ;
  assign chacha20_fsm_chacha20_c_l35_c28_4d76_clock_enable = clock_enable;
  assign chacha20_fsm_chacha20_c_l35_c28_4d76_from_pipeline = \global_to_module.chacha20_decrypt_pipeline_out ;
  assign chacha20_fsm_chacha20_c_l35_c28_4d76_key = \global_to_module.chacha20_decrypt_key ;
  assign chacha20_fsm_chacha20_c_l35_c28_4d76_nonce = \global_to_module.chacha20_decrypt_nonce ;
  assign chacha20_fsm_chacha20_c_l35_c28_4d76_ready_for_axis_out = \global_to_module.chacha20_decrypt_axis_out_ready ;
  assign chacha20_fsm_chacha20_c_l35_c28_4d76_ready_for_poly_key_out = \global_to_module.chacha20_decrypt_poly_key_ready ;
  assign chacha20_fsm_chacha20_c_l35_c28_4d76_to_pipeline_ready = \global_to_module.chacha20_decrypt_pipeline_in_ready ;
  assign clk_en_internal = clock_enable;
endmodule

module chacha20_decrypt_pipeline_fifo_0clk_b45f1687(clk, clock_enable, ready_for_data_out, \data_in.tdata , \data_in.tkeep , \data_in.tlast , data_in_valid, \return_output.data_out , \return_output.data_out_valid , \return_output.data_in_ready );
  wire _0_;
  wire _1_;
  input clk;
  wire clk;
  input clock_enable;
  wire clock_enable;
  input [511:0] \data_in.tdata ;
  wire [511:0] \data_in.tdata ;
  input [63:0] \data_in.tkeep ;
  wire [63:0] \data_in.tkeep ;
  input \data_in.tlast ;
  wire \data_in.tlast ;
  input data_in_valid;
  wire data_in_valid;
  wire [576:0] din_slv;
  wire [576:0] dout_slv;
  input ready_for_data_out;
  wire ready_for_data_out;
  output \return_output.data_in_ready ;
  wire \return_output.data_in_ready ;
  output [576:0] \return_output.data_out ;
  wire [576:0] \return_output.data_out ;
  output \return_output.data_out_valid ;
  wire \return_output.data_out_valid ;
  assign _0_ = data_in_valid & clock_enable;
  assign _1_ = ready_for_data_out & clock_enable;
  pipelinec_fifo_fwft_577_6 pipelinec_fifo_fwft_inst (
    .clk(clk),
    .data_in({ \data_in.tlast , \data_in.tkeep [0], \data_in.tkeep [1], \data_in.tkeep [2], \data_in.tkeep [3], \data_in.tkeep [4], \data_in.tkeep [5], \data_in.tkeep [6], \data_in.tkeep [7], \data_in.tkeep [8], \data_in.tkeep [9], \data_in.tkeep [10], \data_in.tkeep [11], \data_in.tkeep [12], \data_in.tkeep [13], \data_in.tkeep [14], \data_in.tkeep [15], \data_in.tkeep [16], \data_in.tkeep [17], \data_in.tkeep [18], \data_in.tkeep [19], \data_in.tkeep [20], \data_in.tkeep [21], \data_in.tkeep [22], \data_in.tkeep [23], \data_in.tkeep [24], \data_in.tkeep [25], \data_in.tkeep [26], \data_in.tkeep [27], \data_in.tkeep [28], \data_in.tkeep [29], \data_in.tkeep [30], \data_in.tkeep [31], \data_in.tkeep [32], \data_in.tkeep [33], \data_in.tkeep [34], \data_in.tkeep [35], \data_in.tkeep [36], \data_in.tkeep [37], \data_in.tkeep [38], \data_in.tkeep [39], \data_in.tkeep [40], \data_in.tkeep [41], \data_in.tkeep [42], \data_in.tkeep [43], \data_in.tkeep [44], \data_in.tkeep [45], \data_in.tkeep [46], \data_in.tkeep [47], \data_in.tkeep [48], \data_in.tkeep [49], \data_in.tkeep [50], \data_in.tkeep [51], \data_in.tkeep [52], \data_in.tkeep [53], \data_in.tkeep [54], \data_in.tkeep [55], \data_in.tkeep [56], \data_in.tkeep [57], \data_in.tkeep [58], \data_in.tkeep [59], \data_in.tkeep [60], \data_in.tkeep [61], \data_in.tkeep [62], \data_in.tkeep [63], \data_in.tdata [7:0], \data_in.tdata [15:8], \data_in.tdata [23:16], \data_in.tdata [31:24], \data_in.tdata [39:32], \data_in.tdata [47:40], \data_in.tdata [55:48], \data_in.tdata [63:56], \data_in.tdata [71:64], \data_in.tdata [79:72], \data_in.tdata [87:80], \data_in.tdata [95:88], \data_in.tdata [103:96], \data_in.tdata [111:104], \data_in.tdata [119:112], \data_in.tdata [127:120], \data_in.tdata [135:128], \data_in.tdata [143:136], \data_in.tdata [151:144], \data_in.tdata [159:152], \data_in.tdata [167:160], \data_in.tdata [175:168], \data_in.tdata [183:176], \data_in.tdata [191:184], \data_in.tdata [199:192], \data_in.tdata [207:200], \data_in.tdata [215:208], \data_in.tdata [223:216], \data_in.tdata [231:224], \data_in.tdata [239:232], \data_in.tdata [247:240], \data_in.tdata [255:248], \data_in.tdata [263:256], \data_in.tdata [271:264], \data_in.tdata [279:272], \data_in.tdata [287:280], \data_in.tdata [295:288], \data_in.tdata [303:296], \data_in.tdata [311:304], \data_in.tdata [319:312], \data_in.tdata [327:320], \data_in.tdata [335:328], \data_in.tdata [343:336], \data_in.tdata [351:344], \data_in.tdata [359:352], \data_in.tdata [367:360], \data_in.tdata [375:368], \data_in.tdata [383:376], \data_in.tdata [391:384], \data_in.tdata [399:392], \data_in.tdata [407:400], \data_in.tdata [415:408], \data_in.tdata [423:416], \data_in.tdata [431:424], \data_in.tdata [439:432], \data_in.tdata [447:440], \data_in.tdata [455:448], \data_in.tdata [463:456], \data_in.tdata [471:464], \data_in.tdata [479:472], \data_in.tdata [487:480], \data_in.tdata [495:488], \data_in.tdata [503:496], \data_in.tdata [511:504] }),
    .data_out(dout_slv),
    .ready_in(_1_),
    .ready_out(\return_output.data_in_ready ),
    .valid_in(_0_),
    .valid_out(\return_output.data_out_valid )
  );
  assign din_slv = { \data_in.tlast , \data_in.tkeep [0], \data_in.tkeep [1], \data_in.tkeep [2], \data_in.tkeep [3], \data_in.tkeep [4], \data_in.tkeep [5], \data_in.tkeep [6], \data_in.tkeep [7], \data_in.tkeep [8], \data_in.tkeep [9], \data_in.tkeep [10], \data_in.tkeep [11], \data_in.tkeep [12], \data_in.tkeep [13], \data_in.tkeep [14], \data_in.tkeep [15], \data_in.tkeep [16], \data_in.tkeep [17], \data_in.tkeep [18], \data_in.tkeep [19], \data_in.tkeep [20], \data_in.tkeep [21], \data_in.tkeep [22], \data_in.tkeep [23], \data_in.tkeep [24], \data_in.tkeep [25], \data_in.tkeep [26], \data_in.tkeep [27], \data_in.tkeep [28], \data_in.tkeep [29], \data_in.tkeep [30], \data_in.tkeep [31], \data_in.tkeep [32], \data_in.tkeep [33], \data_in.tkeep [34], \data_in.tkeep [35], \data_in.tkeep [36], \data_in.tkeep [37], \data_in.tkeep [38], \data_in.tkeep [39], \data_in.tkeep [40], \data_in.tkeep [41], \data_in.tkeep [42], \data_in.tkeep [43], \data_in.tkeep [44], \data_in.tkeep [45], \data_in.tkeep [46], \data_in.tkeep [47], \data_in.tkeep [48], \data_in.tkeep [49], \data_in.tkeep [50], \data_in.tkeep [51], \data_in.tkeep [52], \data_in.tkeep [53], \data_in.tkeep [54], \data_in.tkeep [55], \data_in.tkeep [56], \data_in.tkeep [57], \data_in.tkeep [58], \data_in.tkeep [59], \data_in.tkeep [60], \data_in.tkeep [61], \data_in.tkeep [62], \data_in.tkeep [63], \data_in.tdata [7:0], \data_in.tdata [15:8], \data_in.tdata [23:16], \data_in.tdata [31:24], \data_in.tdata [39:32], \data_in.tdata [47:40], \data_in.tdata [55:48], \data_in.tdata [63:56], \data_in.tdata [71:64], \data_in.tdata [79:72], \data_in.tdata [87:80], \data_in.tdata [95:88], \data_in.tdata [103:96], \data_in.tdata [111:104], \data_in.tdata [119:112], \data_in.tdata [127:120], \data_in.tdata [135:128], \data_in.tdata [143:136], \data_in.tdata [151:144], \data_in.tdata [159:152], \data_in.tdata [167:160], \data_in.tdata [175:168], \data_in.tdata [183:176], \data_in.tdata [191:184], \data_in.tdata [199:192], \data_in.tdata [207:200], \data_in.tdata [215:208], \data_in.tdata [223:216], \data_in.tdata [231:224], \data_in.tdata [239:232], \data_in.tdata [247:240], \data_in.tdata [255:248], \data_in.tdata [263:256], \data_in.tdata [271:264], \data_in.tdata [279:272], \data_in.tdata [287:280], \data_in.tdata [295:288], \data_in.tdata [303:296], \data_in.tdata [311:304], \data_in.tdata [319:312], \data_in.tdata [327:320], \data_in.tdata [335:328], \data_in.tdata [343:336], \data_in.tdata [351:344], \data_in.tdata [359:352], \data_in.tdata [367:360], \data_in.tdata [375:368], \data_in.tdata [383:376], \data_in.tdata [391:384], \data_in.tdata [399:392], \data_in.tdata [407:400], \data_in.tdata [415:408], \data_in.tdata [423:416], \data_in.tdata [431:424], \data_in.tdata [439:432], \data_in.tdata [447:440], \data_in.tdata [455:448], \data_in.tdata [463:456], \data_in.tdata [471:464], \data_in.tdata [479:472], \data_in.tdata [487:480], \data_in.tdata [495:488], \data_in.tdata [503:496], \data_in.tdata [511:504] };
  assign \return_output.data_out  = { dout_slv[576], dout_slv[512], dout_slv[513], dout_slv[514], dout_slv[515], dout_slv[516], dout_slv[517], dout_slv[518], dout_slv[519], dout_slv[520], dout_slv[521], dout_slv[522], dout_slv[523], dout_slv[524], dout_slv[525], dout_slv[526], dout_slv[527], dout_slv[528], dout_slv[529], dout_slv[530], dout_slv[531], dout_slv[532], dout_slv[533], dout_slv[534], dout_slv[535], dout_slv[536], dout_slv[537], dout_slv[538], dout_slv[539], dout_slv[540], dout_slv[541], dout_slv[542], dout_slv[543], dout_slv[544], dout_slv[545], dout_slv[546], dout_slv[547], dout_slv[548], dout_slv[549], dout_slv[550], dout_slv[551], dout_slv[552], dout_slv[553], dout_slv[554], dout_slv[555], dout_slv[556], dout_slv[557], dout_slv[558], dout_slv[559], dout_slv[560], dout_slv[561], dout_slv[562], dout_slv[563], dout_slv[564], dout_slv[565], dout_slv[566], dout_slv[567], dout_slv[568], dout_slv[569], dout_slv[570], dout_slv[571], dout_slv[572], dout_slv[573], dout_slv[574], dout_slv[575], dout_slv[7:0], dout_slv[15:8], dout_slv[23:16], dout_slv[31:24], dout_slv[39:32], dout_slv[47:40], dout_slv[55:48], dout_slv[63:56], dout_slv[71:64], dout_slv[79:72], dout_slv[87:80], dout_slv[95:88], dout_slv[103:96], dout_slv[111:104], dout_slv[119:112], dout_slv[127:120], dout_slv[135:128], dout_slv[143:136], dout_slv[151:144], dout_slv[159:152], dout_slv[167:160], dout_slv[175:168], dout_slv[183:176], dout_slv[191:184], dout_slv[199:192], dout_slv[207:200], dout_slv[215:208], dout_slv[223:216], dout_slv[231:224], dout_slv[239:232], dout_slv[247:240], dout_slv[255:248], dout_slv[263:256], dout_slv[271:264], dout_slv[279:272], dout_slv[287:280], dout_slv[295:288], dout_slv[303:296], dout_slv[311:304], dout_slv[319:312], dout_slv[327:320], dout_slv[335:328], dout_slv[343:336], dout_slv[351:344], dout_slv[359:352], dout_slv[367:360], dout_slv[375:368], dout_slv[383:376], dout_slv[391:384], dout_slv[399:392], dout_slv[407:400], dout_slv[415:408], dout_slv[423:416], dout_slv[431:424], dout_slv[439:432], dout_slv[447:440], dout_slv[455:448], dout_slv[463:456], dout_slv[471:464], dout_slv[479:472], dout_slv[487:480], dout_slv[495:488], dout_slv[503:496], dout_slv[511:504] };
endmodule

module chacha20_decrypt_pipeline_handshake_0clk_5dc181c1(clk, clock_enable, \global_to_module.chacha20_decrypt_pipeline_in , \global_to_module.chacha20_decrypt_pipeline_no_handshake_out_valid , \global_to_module.chacha20_decrypt_pipeline_no_handshake_out , \global_to_module.chacha20_decrypt_pipeline_out_ready , \module_to_global.chacha20_decrypt_pipeline_in_ready , \module_to_global.chacha20_decrypt_pipeline_no_handshake_in_valid , \module_to_global.chacha20_decrypt_pipeline_no_handshake_in , \module_to_global.chacha20_decrypt_pipeline_out );
  wire [15:0] _0_;
  wire _1_;
  wire bin_op_and_chacha20_c_l29_c1020_ea95_left;
  wire bin_op_and_chacha20_c_l29_c1020_ea95_return_output;
  wire bin_op_and_chacha20_c_l29_c1020_ea95_right;
  wire bin_op_and_chacha20_c_l29_c1127_a3ed_left;
  wire bin_op_and_chacha20_c_l29_c1127_a3ed_return_output;
  wire bin_op_and_chacha20_c_l29_c1127_a3ed_right;
  wire bin_op_and_chacha20_c_l29_c910_9719_left;
  wire bin_op_and_chacha20_c_l29_c910_9719_return_output;
  wire bin_op_and_chacha20_c_l29_c910_9719_right;
  wire bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8_left;
  wire bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8_return_output;
  reg bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8_right = 1'h0;
  reg [15:0] bin_op_lt_chacha20_c_l29_c1000_72b9_left = 16'h0000;
  wire bin_op_lt_chacha20_c_l29_c1000_72b9_return_output;
  wire [6:0] bin_op_lt_chacha20_c_l29_c1000_72b9_right;
  wire [15:0] bin_op_lt_chacha20_c_l29_c1078_6de3_left;
  wire bin_op_lt_chacha20_c_l29_c1078_6de3_return_output;
  wire [5:0] bin_op_lt_chacha20_c_l29_c1078_6de3_right;
  wire [15:0] bin_op_minus_chacha20_c_l29_c1187_1fba_left;
  wire [15:0] bin_op_minus_chacha20_c_l29_c1187_1fba_return_output;
  wire bin_op_minus_chacha20_c_l29_c1187_1fba_right;
  wire [15:0] bin_op_plus_chacha20_c_l29_c1101_c189_left;
  (* unused_bits = "16" *)
  wire [16:0] bin_op_plus_chacha20_c_l29_c1101_c189_return_output;
  wire bin_op_plus_chacha20_c_l29_c1101_c189_right;
  wire chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_clock_enable;
  wire [576:0] chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_data_in;
  wire chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_data_in_valid;
  wire chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_ready_for_data_out;
  (* unused_bits = "578" *)
  wire [578:0] chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [15:0] fifo_count;
  wire fifo_count_mux_chacha20_c_l29_c1017_4db4_cond;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1017_4db4_iffalse;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1017_4db4_iftrue;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1017_4db4_return_output;
  wire fifo_count_mux_chacha20_c_l29_c1124_e5f4_cond;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1124_e5f4_iffalse;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1124_e5f4_iftrue;
  wire [15:0] fifo_count_mux_chacha20_c_l29_c1124_e5f4_return_output;
  input [961:0] \global_to_module.chacha20_decrypt_pipeline_in ;
  wire [961:0] \global_to_module.chacha20_decrypt_pipeline_in ;
  input [576:0] \global_to_module.chacha20_decrypt_pipeline_no_handshake_out ;
  wire [576:0] \global_to_module.chacha20_decrypt_pipeline_no_handshake_out ;
  input \global_to_module.chacha20_decrypt_pipeline_no_handshake_out_valid ;
  wire \global_to_module.chacha20_decrypt_pipeline_no_handshake_out_valid ;
  input \global_to_module.chacha20_decrypt_pipeline_out_ready ;
  wire \global_to_module.chacha20_decrypt_pipeline_out_ready ;
  wire in_ready_reg;
  wire in_ready_reg_mux_chacha20_c_l29_c1017_4db4_cond;
  wire in_ready_reg_mux_chacha20_c_l29_c1017_4db4_iffalse;
  wire in_ready_reg_mux_chacha20_c_l29_c1017_4db4_iftrue;
  wire in_ready_reg_mux_chacha20_c_l29_c1017_4db4_return_output;
  wire in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_cond;
  wire in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_iffalse;
  wire in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_iftrue;
  wire in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_return_output;
  output \module_to_global.chacha20_decrypt_pipeline_in_ready ;
  wire \module_to_global.chacha20_decrypt_pipeline_in_ready ;
  output [960:0] \module_to_global.chacha20_decrypt_pipeline_no_handshake_in ;
  wire [960:0] \module_to_global.chacha20_decrypt_pipeline_no_handshake_in ;
  output \module_to_global.chacha20_decrypt_pipeline_no_handshake_in_valid ;
  wire \module_to_global.chacha20_decrypt_pipeline_no_handshake_in_valid ;
  output [577:0] \module_to_global.chacha20_decrypt_pipeline_out ;
  wire [577:0] \module_to_global.chacha20_decrypt_pipeline_out ;
  wire [15:0] reg_comb_fifo_count;
  wire reg_comb_in_ready_reg;
  wire unary_op_not_chacha20_c_l29_c1041_a490_expr;
  wire unary_op_not_chacha20_c_l29_c1041_a490_return_output;
  wire unary_op_not_chacha20_c_l29_c1149_4110_expr;
  wire unary_op_not_chacha20_c_l29_c1149_4110_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_lt_chacha20_c_l29_c1000_72b9_left <= _0_;
  always @(posedge clk)
    if (clock_enable) bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8_right <= _1_;
  assign \module_to_global.chacha20_decrypt_pipeline_in_ready  = clock_enable ? bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8_right : 1'h0;
  assign \module_to_global.chacha20_decrypt_pipeline_no_handshake_in_valid  = clock_enable ? bin_op_and_chacha20_c_l29_c1020_ea95_left : 1'h0;
  assign \module_to_global.chacha20_decrypt_pipeline_no_handshake_in  = clock_enable ? \global_to_module.chacha20_decrypt_pipeline_in [960:0] : 961'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_decrypt_pipeline_out  = clock_enable ? { bin_op_and_chacha20_c_l29_c910_9719_left, chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_return_output[576:0] } : 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _0_ = clock_enable ? reg_comb_fifo_count : 16'hxxxx;
  assign _1_ = clock_enable ? reg_comb_in_ready_reg : 1'hx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_c_l29_c1020_ea95 (
    .left(bin_op_and_chacha20_c_l29_c1020_ea95_left),
    .return_output(fifo_count_mux_chacha20_c_l29_c1017_4db4_cond),
    .right(bin_op_and_chacha20_c_l29_c1020_ea95_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_c_l29_c1127_a3ed (
    .left(bin_op_and_chacha20_c_l29_c1127_a3ed_left),
    .return_output(fifo_count_mux_chacha20_c_l29_c1124_e5f4_cond),
    .right(bin_op_and_chacha20_c_l29_c1127_a3ed_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_c_l29_c910_9719 (
    .left(bin_op_and_chacha20_c_l29_c910_9719_left),
    .return_output(bin_op_and_chacha20_c_l29_c1127_a3ed_left),
    .right(\global_to_module.chacha20_decrypt_pipeline_out_ready )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8 (
    .left(\global_to_module.chacha20_decrypt_pipeline_in [961]),
    .return_output(bin_op_and_chacha20_c_l29_c1020_ea95_left),
    .right(bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8_right)
  );
  bin_op_lt_uint16_t_uint7_t_0clk_5af1a430 bin_op_lt_chacha20_c_l29_c1000_72b9 (
    .left(bin_op_lt_chacha20_c_l29_c1000_72b9_left),
    .return_output(in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_iffalse),
    .right(7'h40)
  );
  bin_op_lt_uint16_t_uint6_t_0clk_5af1a430 bin_op_lt_chacha20_c_l29_c1078_6de3 (
    .left(bin_op_lt_chacha20_c_l29_c1000_72b9_left),
    .return_output(in_ready_reg_mux_chacha20_c_l29_c1017_4db4_iftrue),
    .right(6'h3f)
  );
  bin_op_minus_uint16_t_uint1_t_0clk_de264c78 bin_op_minus_chacha20_c_l29_c1187_1fba (
    .left(bin_op_lt_chacha20_c_l29_c1000_72b9_left),
    .return_output(fifo_count_mux_chacha20_c_l29_c1124_e5f4_iftrue),
    .right(1'h1)
  );
  bin_op_plus_uint16_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_c_l29_c1101_c189 (
    .left(bin_op_lt_chacha20_c_l29_c1000_72b9_left),
    .return_output(bin_op_plus_chacha20_c_l29_c1101_c189_return_output),
    .right(1'h1)
  );
  chacha20_decrypt_pipeline_fifo_0clk_b45f1687 chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data_in.tdata (\global_to_module.chacha20_decrypt_pipeline_no_handshake_out [511:0]),
    .\data_in.tkeep (\global_to_module.chacha20_decrypt_pipeline_no_handshake_out [575:512]),
    .\data_in.tlast (\global_to_module.chacha20_decrypt_pipeline_no_handshake_out [576]),
    .data_in_valid(\global_to_module.chacha20_decrypt_pipeline_no_handshake_out_valid ),
    .ready_for_data_out(\global_to_module.chacha20_decrypt_pipeline_out_ready ),
    .\return_output.data_in_ready (chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_return_output[578]),
    .\return_output.data_out (chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_return_output[576:0]),
    .\return_output.data_out_valid (bin_op_and_chacha20_c_l29_c910_9719_left)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 fifo_count_mux_chacha20_c_l29_c1017_4db4 (
    .cond(fifo_count_mux_chacha20_c_l29_c1017_4db4_cond),
    .iffalse(fifo_count_mux_chacha20_c_l29_c1017_4db4_iffalse),
    .iftrue(bin_op_plus_chacha20_c_l29_c1101_c189_return_output[15:0]),
    .return_output(reg_comb_fifo_count)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 fifo_count_mux_chacha20_c_l29_c1124_e5f4 (
    .cond(fifo_count_mux_chacha20_c_l29_c1124_e5f4_cond),
    .iffalse(bin_op_lt_chacha20_c_l29_c1000_72b9_left),
    .iftrue(fifo_count_mux_chacha20_c_l29_c1124_e5f4_iftrue),
    .return_output(fifo_count_mux_chacha20_c_l29_c1017_4db4_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 in_ready_reg_mux_chacha20_c_l29_c1017_4db4 (
    .cond(fifo_count_mux_chacha20_c_l29_c1017_4db4_cond),
    .iffalse(in_ready_reg_mux_chacha20_c_l29_c1017_4db4_iffalse),
    .iftrue(in_ready_reg_mux_chacha20_c_l29_c1017_4db4_iftrue),
    .return_output(reg_comb_in_ready_reg)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 in_ready_reg_mux_chacha20_c_l29_c1124_e5f4 (
    .cond(fifo_count_mux_chacha20_c_l29_c1124_e5f4_cond),
    .iffalse(in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_iffalse),
    .iftrue(1'h1),
    .return_output(in_ready_reg_mux_chacha20_c_l29_c1017_4db4_iffalse)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_chacha20_c_l29_c1041_a490 (
    .expr(bin_op_and_chacha20_c_l29_c1127_a3ed_left),
    .return_output(bin_op_and_chacha20_c_l29_c1020_ea95_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_chacha20_c_l29_c1149_4110 (
    .expr(bin_op_and_chacha20_c_l29_c1020_ea95_left),
    .return_output(bin_op_and_chacha20_c_l29_c1127_a3ed_right)
  );
  assign bin_op_and_chacha20_c_l29_c1020_ea95_return_output = fifo_count_mux_chacha20_c_l29_c1017_4db4_cond;
  assign bin_op_and_chacha20_c_l29_c1127_a3ed_return_output = fifo_count_mux_chacha20_c_l29_c1124_e5f4_cond;
  assign bin_op_and_chacha20_c_l29_c910_9719_return_output = bin_op_and_chacha20_c_l29_c1127_a3ed_left;
  assign bin_op_and_chacha20_c_l29_c910_9719_right = \global_to_module.chacha20_decrypt_pipeline_out_ready ;
  assign bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8_left = \global_to_module.chacha20_decrypt_pipeline_in [961];
  assign bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8_return_output = bin_op_and_chacha20_c_l29_c1020_ea95_left;
  assign bin_op_lt_chacha20_c_l29_c1000_72b9_return_output = in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_iffalse;
  assign bin_op_lt_chacha20_c_l29_c1000_72b9_right = 7'h40;
  assign bin_op_lt_chacha20_c_l29_c1078_6de3_left = bin_op_lt_chacha20_c_l29_c1000_72b9_left;
  assign bin_op_lt_chacha20_c_l29_c1078_6de3_return_output = in_ready_reg_mux_chacha20_c_l29_c1017_4db4_iftrue;
  assign bin_op_lt_chacha20_c_l29_c1078_6de3_right = 6'h3f;
  assign bin_op_minus_chacha20_c_l29_c1187_1fba_left = bin_op_lt_chacha20_c_l29_c1000_72b9_left;
  assign bin_op_minus_chacha20_c_l29_c1187_1fba_return_output = fifo_count_mux_chacha20_c_l29_c1124_e5f4_iftrue;
  assign bin_op_minus_chacha20_c_l29_c1187_1fba_right = 1'h1;
  assign bin_op_plus_chacha20_c_l29_c1101_c189_left = bin_op_lt_chacha20_c_l29_c1000_72b9_left;
  assign bin_op_plus_chacha20_c_l29_c1101_c189_right = 1'h1;
  assign chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_clock_enable = clock_enable;
  assign chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_data_in = \global_to_module.chacha20_decrypt_pipeline_no_handshake_out ;
  assign chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_data_in_valid = \global_to_module.chacha20_decrypt_pipeline_no_handshake_out_valid ;
  assign chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_ready_for_data_out = \global_to_module.chacha20_decrypt_pipeline_out_ready ;
  assign chacha20_decrypt_pipeline_fifo_chacha20_c_l29_c595_40ac_return_output[577] = bin_op_and_chacha20_c_l29_c910_9719_left;
  assign clk_en_internal = clock_enable;
  assign fifo_count = bin_op_lt_chacha20_c_l29_c1000_72b9_left;
  assign fifo_count_mux_chacha20_c_l29_c1017_4db4_iftrue = bin_op_plus_chacha20_c_l29_c1101_c189_return_output[15:0];
  assign fifo_count_mux_chacha20_c_l29_c1017_4db4_return_output = reg_comb_fifo_count;
  assign fifo_count_mux_chacha20_c_l29_c1124_e5f4_iffalse = bin_op_lt_chacha20_c_l29_c1000_72b9_left;
  assign fifo_count_mux_chacha20_c_l29_c1124_e5f4_return_output = fifo_count_mux_chacha20_c_l29_c1017_4db4_iffalse;
  assign in_ready_reg = bin_op_and_uint1_t_uint1_t_chacha20_c_l29_duplicate_47f8_right;
  assign in_ready_reg_mux_chacha20_c_l29_c1017_4db4_cond = fifo_count_mux_chacha20_c_l29_c1017_4db4_cond;
  assign in_ready_reg_mux_chacha20_c_l29_c1017_4db4_return_output = reg_comb_in_ready_reg;
  assign in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_cond = fifo_count_mux_chacha20_c_l29_c1124_e5f4_cond;
  assign in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_iftrue = 1'h1;
  assign in_ready_reg_mux_chacha20_c_l29_c1124_e5f4_return_output = in_ready_reg_mux_chacha20_c_l29_c1017_4db4_iffalse;
  assign unary_op_not_chacha20_c_l29_c1041_a490_expr = bin_op_and_chacha20_c_l29_c1127_a3ed_left;
  assign unary_op_not_chacha20_c_l29_c1041_a490_return_output = bin_op_and_chacha20_c_l29_c1020_ea95_right;
  assign unary_op_not_chacha20_c_l29_c1149_4110_expr = bin_op_and_chacha20_c_l29_c1020_ea95_left;
  assign unary_op_not_chacha20_c_l29_c1149_4110_return_output = bin_op_and_chacha20_c_l29_c1127_a3ed_right;
endmodule

module chacha20_decrypt_pipeline_no_handshake_30clk_0a65d2f9(clk, clock_enable, \global_to_module.chacha20_decrypt_pipeline_no_handshake_in , \global_to_module.chacha20_decrypt_pipeline_no_handshake_in_valid , \module_to_global.chacha20_decrypt_pipeline_no_handshake_out , \module_to_global.chacha20_decrypt_pipeline_no_handshake_out_valid );
  wire [7:0] _000_;
  wire _001_;
  wire [7:0] _002_;
  wire _003_;
  wire [7:0] _004_;
  wire _005_;
  wire [7:0] _006_;
  wire _007_;
  wire [7:0] _008_;
  wire _009_;
  wire [7:0] _010_;
  wire _011_;
  wire [7:0] _012_;
  wire _013_;
  wire [7:0] _014_;
  wire _015_;
  wire [7:0] _016_;
  wire _017_;
  wire [7:0] _018_;
  wire _019_;
  wire [7:0] _020_;
  wire _021_;
  wire [7:0] _022_;
  wire _023_;
  wire [7:0] _024_;
  wire _025_;
  wire [7:0] _026_;
  wire _027_;
  wire [7:0] _028_;
  wire _029_;
  wire [7:0] _030_;
  wire _031_;
  wire [7:0] _032_;
  wire _033_;
  wire [7:0] _034_;
  wire _035_;
  wire [7:0] _036_;
  wire _037_;
  wire [7:0] _038_;
  wire _039_;
  wire [7:0] _040_;
  wire _041_;
  wire [7:0] _042_;
  wire _043_;
  wire [7:0] _044_;
  wire _045_;
  wire [7:0] _046_;
  wire _047_;
  wire [7:0] _048_;
  wire _049_;
  wire [7:0] _050_;
  wire _051_;
  wire [7:0] _052_;
  wire _053_;
  wire [7:0] _054_;
  wire _055_;
  wire [7:0] _056_;
  wire _057_;
  wire [7:0] _058_;
  wire _059_;
  wire chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_clock_enable;
  wire [960:0] chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_data;
  wire [7:0] chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_id;
  wire [969:0] chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_return_output;
  wire chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_valid;
  wire chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [576:0] chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_data;
  reg [7:0] chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  (* unused_bits = "577 578 579 580 581 582 583 584" *)
  wire [585:0] chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_return_output;
  reg chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire [960:0] chacha20_loop_body_chacha20_c_l29_c308_1431_inputs;
  wire [576:0] chacha20_loop_body_chacha20_c_l29_c308_1431_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  reg [7:0] comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  reg comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  input [960:0] \global_to_module.chacha20_decrypt_pipeline_no_handshake_in ;
  wire [960:0] \global_to_module.chacha20_decrypt_pipeline_no_handshake_in ;
  input \global_to_module.chacha20_decrypt_pipeline_no_handshake_in_valid ;
  wire \global_to_module.chacha20_decrypt_pipeline_no_handshake_in_valid ;
  output [576:0] \module_to_global.chacha20_decrypt_pipeline_no_handshake_out ;
  wire [576:0] \module_to_global.chacha20_decrypt_pipeline_no_handshake_out ;
  output \module_to_global.chacha20_decrypt_pipeline_no_handshake_out_valid ;
  wire \module_to_global.chacha20_decrypt_pipeline_no_handshake_out_valid ;
  wire reg_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  wire reg_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable;
  wire [7:0] reg_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  wire reg_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  always @(posedge clk)
    if (clock_enable) comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _000_;
  always @(posedge clk)
    if (clock_enable) comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _001_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _002_;
  always @(posedge clk)
    if (clock_enable) comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _003_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _004_;
  always @(posedge clk)
    if (clock_enable) comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _005_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _006_;
  always @(posedge clk)
    if (clock_enable) comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _007_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _008_;
  always @(posedge clk)
    if (clock_enable) comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _009_;
  always @(posedge clk)
    if (clock_enable) comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _010_;
  always @(posedge clk)
    if (clock_enable) comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _011_;
  always @(posedge clk)
    if (clock_enable) comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _012_;
  always @(posedge clk)
    if (clock_enable) comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _013_;
  always @(posedge clk)
    if (clock_enable) comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _014_;
  always @(posedge clk)
    if (clock_enable) comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _015_;
  always @(posedge clk)
    if (clock_enable) comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _016_;
  always @(posedge clk)
    if (clock_enable) comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _017_;
  always @(posedge clk)
    if (clock_enable) comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _018_;
  always @(posedge clk)
    if (clock_enable) comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _019_;
  always @(posedge clk)
    if (clock_enable) comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _020_;
  always @(posedge clk)
    if (clock_enable) comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _021_;
  always @(posedge clk)
    if (clock_enable) comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _022_;
  always @(posedge clk)
    if (clock_enable) comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _023_;
  always @(posedge clk)
    if (clock_enable) comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _024_;
  always @(posedge clk)
    if (clock_enable) comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _025_;
  always @(posedge clk)
    if (clock_enable) comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _026_;
  always @(posedge clk)
    if (clock_enable) comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _027_;
  always @(posedge clk)
    if (clock_enable) comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _028_;
  always @(posedge clk)
    if (clock_enable) comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _029_;
  always @(posedge clk)
    if (clock_enable) comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _030_;
  always @(posedge clk)
    if (clock_enable) comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _031_;
  always @(posedge clk)
    if (clock_enable) comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _032_;
  always @(posedge clk)
    if (clock_enable) comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _033_;
  always @(posedge clk)
    if (clock_enable) comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _034_;
  always @(posedge clk)
    if (clock_enable) comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _035_;
  always @(posedge clk)
    if (clock_enable) comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _036_;
  always @(posedge clk)
    if (clock_enable) comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _037_;
  always @(posedge clk)
    if (clock_enable) comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _038_;
  always @(posedge clk)
    if (clock_enable) comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _039_;
  always @(posedge clk)
    if (clock_enable) comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _040_;
  always @(posedge clk)
    if (clock_enable) comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _041_;
  always @(posedge clk)
    if (clock_enable) comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _042_;
  always @(posedge clk)
    if (clock_enable) comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _043_;
  always @(posedge clk)
    if (clock_enable) comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _044_;
  always @(posedge clk)
    if (clock_enable) comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _045_;
  always @(posedge clk)
    if (clock_enable) comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _046_;
  always @(posedge clk)
    if (clock_enable) comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _047_;
  always @(posedge clk)
    if (clock_enable) comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _048_;
  always @(posedge clk)
    if (clock_enable) comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _049_;
  always @(posedge clk)
    if (clock_enable) comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _050_;
  always @(posedge clk)
    if (clock_enable) comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _051_;
  always @(posedge clk)
    if (clock_enable) comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _052_;
  always @(posedge clk)
    if (clock_enable) comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _053_;
  always @(posedge clk)
    if (clock_enable) comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _054_;
  always @(posedge clk)
    if (clock_enable) comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _055_;
  always @(posedge clk)
    if (clock_enable) comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _056_;
  always @(posedge clk)
    if (clock_enable) comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _057_;
  always @(posedge clk)
    if (clock_enable) chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id <= _058_;
  always @(posedge clk)
    if (clock_enable) chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid <= _059_;
  assign \module_to_global.chacha20_decrypt_pipeline_no_handshake_out  = clock_enable ? chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_return_output[576:0] : 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.chacha20_decrypt_pipeline_no_handshake_out_valid  = clock_enable ? chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_return_output[585] : 1'h0;
  assign _000_ = clock_enable ? comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _001_ = clock_enable ? comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _002_ = clock_enable ? comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _003_ = clock_enable ? comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _004_ = clock_enable ? comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _005_ = clock_enable ? comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _006_ = clock_enable ? comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _007_ = clock_enable ? comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _008_ = clock_enable ? comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _009_ = clock_enable ? comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _010_ = clock_enable ? comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _011_ = clock_enable ? comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _012_ = clock_enable ? comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _013_ = clock_enable ? comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _014_ = clock_enable ? comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _015_ = clock_enable ? comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _016_ = clock_enable ? comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _017_ = clock_enable ? comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _018_ = clock_enable ? comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _019_ = clock_enable ? comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _020_ = clock_enable ? comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _021_ = clock_enable ? comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _022_ = clock_enable ? comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _023_ = clock_enable ? comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _024_ = clock_enable ? comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _025_ = clock_enable ? comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _026_ = clock_enable ? comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _027_ = clock_enable ? comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _028_ = clock_enable ? comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _029_ = clock_enable ? comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _030_ = clock_enable ? comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _031_ = clock_enable ? comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _032_ = clock_enable ? comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _033_ = clock_enable ? comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _034_ = clock_enable ? comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _035_ = clock_enable ? comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _036_ = clock_enable ? comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _037_ = clock_enable ? comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _038_ = clock_enable ? comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _039_ = clock_enable ? comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _040_ = clock_enable ? comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _041_ = clock_enable ? comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _042_ = clock_enable ? comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _043_ = clock_enable ? comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _044_ = clock_enable ? comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _045_ = clock_enable ? comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _046_ = clock_enable ? comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _047_ = clock_enable ? comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _048_ = clock_enable ? comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _049_ = clock_enable ? comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _050_ = clock_enable ? comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _051_ = clock_enable ? comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _052_ = clock_enable ? comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _053_ = clock_enable ? comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _054_ = clock_enable ? comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _055_ = clock_enable ? comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _056_ = clock_enable ? comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _057_ = clock_enable ? comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  assign _058_ = clock_enable ? comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id : 8'hxx;
  assign _059_ = clock_enable ? comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid : 1'hx;
  chacha20_decrypt_pipeline_no_handshake_in_reg_func_0clk_b45f1687 chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6 (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data.axis_in (\global_to_module.chacha20_decrypt_pipeline_no_handshake_in [576:0]),
    .\data.counter (\global_to_module.chacha20_decrypt_pipeline_no_handshake_in [960:929]),
    .\data.key (\global_to_module.chacha20_decrypt_pipeline_no_handshake_in [832:577]),
    .\data.nonce (\global_to_module.chacha20_decrypt_pipeline_no_handshake_in [928:833]),
    .id(8'h00),
    .\return_output.data (chacha20_loop_body_chacha20_c_l29_c308_1431_inputs),
    .\return_output.id (comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id),
    .\return_output.valid (comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid),
    .valid(\global_to_module.chacha20_decrypt_pipeline_no_handshake_in_valid )
  );
  chacha20_decrypt_pipeline_no_handshake_out_reg_func_0clk_b45f1687 chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1 (
    .clk(clk),
    .clock_enable(1'h1),
    .\data.tdata (chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_data[511:0]),
    .\data.tkeep (chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_data[575:512]),
    .\data.tlast (chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_data[576]),
    .id(chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id),
    .\return_output.data (chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_return_output[576:0]),
    .\return_output.id (chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_return_output[584:577]),
    .\return_output.valid (chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_return_output[585]),
    .valid(chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid)
  );
  chacha20_loop_body_30clk_d9fa0f4d chacha20_loop_body_chacha20_c_l29_c308_1431 (
    .clk(clk),
    .\inputs.axis_in (chacha20_loop_body_chacha20_c_l29_c308_1431_inputs[576:0]),
    .\inputs.counter (chacha20_loop_body_chacha20_c_l29_c308_1431_inputs[960:929]),
    .\inputs.key (chacha20_loop_body_chacha20_c_l29_c308_1431_inputs[832:577]),
    .\inputs.nonce (chacha20_loop_body_chacha20_c_l29_c308_1431_inputs[928:833]),
    .\return_output.tdata (chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_data[511:0]),
    .\return_output.tkeep (chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_data[575:512]),
    .\return_output.tlast (chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_data[576])
  );
  assign chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_clock_enable = clock_enable;
  assign chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_data = \global_to_module.chacha20_decrypt_pipeline_no_handshake_in ;
  assign chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_id = 8'h00;
  assign chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_return_output = { comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid, comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id, chacha20_loop_body_chacha20_c_l29_c308_1431_inputs };
  assign chacha20_decrypt_pipeline_no_handshake_in_reg_func_chacha20_c_l29_c102_efc6_valid = \global_to_module.chacha20_decrypt_pipeline_no_handshake_in_valid ;
  assign chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign chacha20_loop_body_chacha20_c_l29_c308_1431_return_output = chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_data;
  assign clk_en_internal = clock_enable;
  assign comb_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = clock_enable;
  assign comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage0_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage11_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage12_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage13_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage14_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage15_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage16_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage17_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage18_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage19_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage1_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage20_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage21_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage22_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage23_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage24_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage25_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage26_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage27_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage28_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage29_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage2_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage3_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage4_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage5_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage6_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage7_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage8_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
  assign reg_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_clock_enable = 1'h1;
  assign reg_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id = comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_id;
  assign reg_stage9_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid = comb_stage10_chacha20_decrypt_pipeline_no_handshake_out_reg_func_chacha20_c_l29_c389_81c1_valid;
endmodule

module chacha20_decrypt_pipeline_no_handshake_in_reg_func_0clk_b45f1687(clk, clock_enable, \data.axis_in , \data.key , \data.nonce , \data.counter , id, valid, \return_output.data , \return_output.id , \return_output.valid );
  wire [969:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [576:0] \data.axis_in ;
  wire [576:0] \data.axis_in ;
  input [31:0] \data.counter ;
  wire [31:0] \data.counter ;
  input [255:0] \data.key ;
  wire [255:0] \data.key ;
  input [95:0] \data.nonce ;
  wire [95:0] \data.nonce ;
  input [7:0] id;
  wire [7:0] id;
  wire [969:0] reg_comb_the_reg;
  output [960:0] \return_output.data ;
  wire [960:0] \return_output.data ;
  output [7:0] \return_output.id ;
  wire [7:0] \return_output.id ;
  output \return_output.valid ;
  wire \return_output.valid ;
  reg [969:0] the_reg = 970'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data.counter , \data.nonce , \data.key , \data.axis_in  } : 970'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data.counter , \data.nonce , \data.key , \data.axis_in  };
  assign \return_output.data  = the_reg[960:0];
  assign \return_output.id  = the_reg[968:961];
  assign \return_output.valid  = the_reg[969];
endmodule

module chacha20_decrypt_pipeline_no_handshake_out_reg_func_0clk_b45f1687(clk, clock_enable, \data.tdata , \data.tkeep , \data.tlast , id, valid, \return_output.data , \return_output.id , \return_output.valid );
  wire [585:0] _0_;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [511:0] \data.tdata ;
  wire [511:0] \data.tdata ;
  input [63:0] \data.tkeep ;
  wire [63:0] \data.tkeep ;
  input \data.tlast ;
  wire \data.tlast ;
  input [7:0] id;
  wire [7:0] id;
  wire [585:0] reg_comb_the_reg;
  output [576:0] \return_output.data ;
  wire [576:0] \return_output.data ;
  output [7:0] \return_output.id ;
  wire [7:0] \return_output.id ;
  output \return_output.valid ;
  wire \return_output.valid ;
  reg [585:0] the_reg = 586'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input valid;
  wire valid;
  always @(posedge clk)
    if (clock_enable) the_reg <= _0_;
  assign _0_ = clock_enable ? { valid, id, \data.tlast , \data.tkeep , \data.tdata  } : 586'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign clk_en_internal = clock_enable;
  assign reg_comb_the_reg = { valid, id, \data.tlast , \data.tkeep , \data.tdata  };
  assign \return_output.data  = the_reg[576:0];
  assign \return_output.id  = the_reg[584:577];
  assign \return_output.valid  = the_reg[585];
endmodule

module chacha20_fsm_0clk_e0a0bc03(clk, clock_enable, key, nonce, \axis_in.data , \axis_in.valid , ready_for_poly_key_out, ready_for_axis_out, to_pipeline_ready, \from_pipeline.data , \from_pipeline.valid , \return_output.ready_for_axis_in , \return_output.poly_key , \return_output.axis , \return_output.to_pipeline , \return_output.ready_for_from_pipeline );
  wire _0_;
  wire [31:0] _1_;
  wire _2_;
  wire [145:0] axis128_to_axis512_chacha20_h_l291_c38_891e_axis_in;
  wire axis128_to_axis512_chacha20_h_l291_c38_891e_axis_out_ready;
  wire axis128_to_axis512_chacha20_h_l291_c38_891e_clock_enable;
  wire [578:0] axis128_to_axis512_chacha20_h_l291_c38_891e_return_output;
  wire [577:0] axis512_to_axis128_chacha20_h_l366_c39_d935_axis_in;
  wire axis512_to_axis128_chacha20_h_l366_c39_d935_axis_out_ready;
  wire axis512_to_axis128_chacha20_h_l366_c39_d935_clock_enable;
  wire [146:0] axis512_to_axis128_chacha20_h_l366_c39_d935_return_output;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire bin_op_and_chacha20_h_l319_c8_808b_left;
  wire bin_op_and_chacha20_h_l319_c8_808b_return_output;
  wire bin_op_and_chacha20_h_l319_c8_808b_right;
  wire bin_op_and_chacha20_h_l350_c8_50f0_left;
  wire bin_op_and_chacha20_h_l350_c8_50f0_return_output;
  wire bin_op_and_chacha20_h_l350_c8_50f0_right;
  wire bin_op_and_chacha20_h_l357_c8_5de8_left;
  wire bin_op_and_chacha20_h_l357_c8_5de8_return_output;
  wire bin_op_and_chacha20_h_l357_c8_5de8_right;
  reg bin_op_eq_chacha20_h_l286_c6_8e7f_left = 1'h0;
  wire bin_op_eq_chacha20_h_l286_c6_8e7f_return_output;
  wire bin_op_eq_chacha20_h_l286_c6_8e7f_right;
  wire bin_op_eq_chacha20_h_l296_c6_ac66_left;
  wire bin_op_eq_chacha20_h_l296_c6_ac66_return_output;
  wire bin_op_eq_chacha20_h_l296_c6_ac66_right;
  wire bin_op_eq_chacha20_h_l300_c6_4ad9_left;
  wire bin_op_eq_chacha20_h_l300_c6_4ad9_return_output;
  wire bin_op_eq_chacha20_h_l300_c6_4ad9_right;
  reg bin_op_eq_chacha20_h_l340_c6_e4ee_left = 1'h0;
  wire bin_op_eq_chacha20_h_l340_c6_e4ee_return_output;
  wire bin_op_eq_chacha20_h_l340_c6_e4ee_right;
  wire bin_op_or_chacha20_h_l302_c8_6e34_left;
  wire bin_op_or_chacha20_h_l302_c8_6e34_return_output;
  wire bin_op_or_chacha20_h_l302_c8_6e34_right;
  reg [31:0] bin_op_plus_chacha20_h_l310_c9_bc2b_left = 32'd0;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l310_c9_bc2b_return_output;
  wire bin_op_plus_chacha20_h_l310_c9_bc2b_right;
  wire [31:0] bin_op_plus_chacha20_h_l320_c7_e0d4_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l320_c7_e0d4_return_output;
  wire bin_op_plus_chacha20_h_l320_c7_e0d4_right;
  wire [31:0] block_count;
  wire block_count_mux_chacha20_h_l300_c3_1349_cond;
  wire [31:0] block_count_mux_chacha20_h_l300_c3_1349_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l300_c3_1349_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l300_c3_1349_return_output;
  wire block_count_mux_chacha20_h_l302_c5_e5d0_cond;
  wire [31:0] block_count_mux_chacha20_h_l302_c5_e5d0_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l302_c5_e5d0_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l302_c5_e5d0_return_output;
  wire block_count_mux_chacha20_h_l309_c7_6155_cond;
  wire [31:0] block_count_mux_chacha20_h_l309_c7_6155_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l309_c7_6155_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l309_c7_6155_return_output;
  wire block_count_mux_chacha20_h_l319_c5_6951_cond;
  wire [31:0] block_count_mux_chacha20_h_l319_c5_6951_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l319_c5_6951_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l319_c5_6951_return_output;
  wire block_count_mux_chacha20_h_l322_c7_c841_cond;
  wire [31:0] block_count_mux_chacha20_h_l322_c7_c841_iffalse;
  wire [31:0] block_count_mux_chacha20_h_l322_c7_c841_iftrue;
  wire [31:0] block_count_mux_chacha20_h_l322_c7_c841_return_output;
  wire block_in_ready_mux_chacha20_h_l300_c3_1349_cond;
  wire block_in_ready_mux_chacha20_h_l300_c3_1349_iffalse;
  wire block_in_ready_mux_chacha20_h_l300_c3_1349_iftrue;
  wire block_in_ready_mux_chacha20_h_l300_c3_1349_return_output;
  wire block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond;
  wire [577:0] block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_iffalse;
  wire [577:0] block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_iftrue;
  wire [577:0] block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_cond;
  wire [145:0] dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_iffalse;
  wire [145:0] dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_iftrue;
  wire [145:0] dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_return_output;
  wire [1:0] feedback_vars;
  input [576:0] \from_pipeline.data ;
  wire [576:0] \from_pipeline.data ;
  input \from_pipeline.valid ;
  wire \from_pipeline.valid ;
  wire input_side_state;
  wire input_side_state_mux_chacha20_h_l300_c3_1349_cond;
  wire input_side_state_mux_chacha20_h_l300_c3_1349_iffalse;
  wire input_side_state_mux_chacha20_h_l300_c3_1349_iftrue;
  wire input_side_state_mux_chacha20_h_l300_c3_1349_return_output;
  wire input_side_state_mux_chacha20_h_l302_c5_e5d0_cond;
  wire input_side_state_mux_chacha20_h_l302_c5_e5d0_iffalse;
  wire input_side_state_mux_chacha20_h_l302_c5_e5d0_iftrue;
  wire input_side_state_mux_chacha20_h_l302_c5_e5d0_return_output;
  wire input_side_state_mux_chacha20_h_l309_c7_6155_cond;
  wire input_side_state_mux_chacha20_h_l309_c7_6155_iffalse;
  wire input_side_state_mux_chacha20_h_l309_c7_6155_iftrue;
  wire input_side_state_mux_chacha20_h_l309_c7_6155_return_output;
  wire input_side_state_mux_chacha20_h_l319_c5_6951_cond;
  wire input_side_state_mux_chacha20_h_l319_c5_6951_iffalse;
  wire input_side_state_mux_chacha20_h_l319_c5_6951_iftrue;
  wire input_side_state_mux_chacha20_h_l319_c5_6951_return_output;
  wire input_side_state_mux_chacha20_h_l322_c7_c841_cond;
  wire input_side_state_mux_chacha20_h_l322_c7_c841_iffalse;
  wire input_side_state_mux_chacha20_h_l322_c7_c841_iftrue;
  wire input_side_state_mux_chacha20_h_l322_c7_c841_return_output;
  input [255:0] key;
  wire [255:0] key;
  input [95:0] nonce;
  wire [95:0] nonce;
  wire o_poly_key_mux_chacha20_h_l340_c3_945c_cond;
  wire [256:0] o_poly_key_mux_chacha20_h_l340_c3_945c_iffalse;
  wire [256:0] o_poly_key_mux_chacha20_h_l340_c3_945c_iftrue;
  wire [256:0] o_poly_key_mux_chacha20_h_l340_c3_945c_return_output;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_cond;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_iffalse;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_iftrue;
  wire o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_return_output;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_945c_cond;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_945c_iffalse;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_945c_iftrue;
  wire o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_945c_return_output;
  wire o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_cond;
  wire [576:0] o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_iffalse;
  wire [576:0] o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_iftrue;
  wire [576:0] o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_return_output;
  wire o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_cond;
  wire [511:0] o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_iffalse;
  wire [511:0] o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_iftrue;
  wire [511:0] o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_return_output;
  wire o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_cond;
  wire [63:0] o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_iffalse;
  wire [63:0] o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_iftrue;
  wire [63:0] o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_return_output;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_cond;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_iffalse;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_iftrue;
  wire o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_return_output;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_e5d0_cond;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_e5d0_iffalse;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_e5d0_iftrue;
  wire o_to_pipeline_valid_mux_chacha20_h_l302_c5_e5d0_return_output;
  wire output_side_state;
  wire output_side_state_mux_chacha20_h_l340_c3_945c_cond;
  wire output_side_state_mux_chacha20_h_l340_c3_945c_iffalse;
  wire output_side_state_mux_chacha20_h_l340_c3_945c_iftrue;
  wire output_side_state_mux_chacha20_h_l340_c3_945c_return_output;
  wire output_side_state_mux_chacha20_h_l350_c5_75bb_cond;
  wire output_side_state_mux_chacha20_h_l350_c5_75bb_iffalse;
  wire output_side_state_mux_chacha20_h_l350_c5_75bb_iftrue;
  wire output_side_state_mux_chacha20_h_l350_c5_75bb_return_output;
  wire output_side_state_mux_chacha20_h_l357_c5_845a_cond;
  wire output_side_state_mux_chacha20_h_l357_c5_845a_iffalse;
  wire output_side_state_mux_chacha20_h_l357_c5_845a_iftrue;
  wire output_side_state_mux_chacha20_h_l357_c5_845a_return_output;
  wire output_side_state_mux_chacha20_h_l359_c7_b305_cond;
  wire output_side_state_mux_chacha20_h_l359_c7_b305_iffalse;
  wire output_side_state_mux_chacha20_h_l359_c7_b305_iftrue;
  wire output_side_state_mux_chacha20_h_l359_c7_b305_return_output;
  input ready_for_axis_out;
  wire ready_for_axis_out;
  input ready_for_poly_key_out;
  wire ready_for_poly_key_out;
  wire [31:0] reg_comb_block_count;
  wire reg_comb_input_side_state;
  wire reg_comb_output_side_state;
  output [145:0] \return_output.axis ;
  wire [145:0] \return_output.axis ;
  output [256:0] \return_output.poly_key ;
  wire [256:0] \return_output.poly_key ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  output \return_output.ready_for_from_pipeline ;
  wire \return_output.ready_for_from_pipeline ;
  output [961:0] \return_output.to_pipeline ;
  wire [961:0] \return_output.to_pipeline ;
  input to_pipeline_ready;
  wire to_pipeline_ready;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_chacha20_h_l286_c6_8e7f_left <= _0_;
  always @(posedge clk)
    if (clock_enable) bin_op_plus_chacha20_h_l310_c9_bc2b_left <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_chacha20_h_l340_c6_e4ee_left <= _2_;
  assign _0_ = clock_enable ? reg_comb_input_side_state : 1'hx;
  assign _1_ = clock_enable ? reg_comb_block_count : 32'hxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_output_side_state : 1'hx;
  axis128_to_axis512_0clk_c1f85885 axis128_to_axis512_chacha20_h_l291_c38_891e (
    .\axis_in.data (axis128_to_axis512_chacha20_h_l291_c38_891e_axis_in[144:0]),
    .\axis_in.valid (axis128_to_axis512_chacha20_h_l291_c38_891e_axis_in[145]),
    .axis_out_ready(axis128_to_axis512_chacha20_h_l291_c38_891e_axis_out_ready),
    .clk(clk),
    .clock_enable(clock_enable),
    .\return_output.axis_in_ready (o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_iftrue),
    .\return_output.axis_out ({ bin_op_and_chacha20_h_l319_c8_808b_left, block_count_mux_chacha20_h_l322_c7_c841_cond, o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_iffalse[575:0] })
  );
  axis512_to_axis128_0clk_79a197f4 axis512_to_axis128_chacha20_h_l366_c39_d935 (
    .\axis_in.data (axis512_to_axis128_chacha20_h_l366_c39_d935_axis_in[576:0]),
    .\axis_in.valid (axis512_to_axis128_chacha20_h_l366_c39_d935_axis_in[577]),
    .axis_out_ready(ready_for_axis_out),
    .clk(clk),
    .clock_enable(clock_enable),
    .\return_output.axis_in_ready (bin_op_and_chacha20_h_l357_c8_5de8_right),
    .\return_output.axis_out (\return_output.axis )
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_h_l319_c8_808b (
    .left(bin_op_and_chacha20_h_l319_c8_808b_left),
    .return_output(block_count_mux_chacha20_h_l319_c5_6951_cond),
    .right(to_pipeline_ready)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_h_l350_c8_50f0 (
    .left(\from_pipeline.valid ),
    .return_output(output_side_state_mux_chacha20_h_l350_c5_75bb_cond),
    .right(ready_for_poly_key_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_chacha20_h_l357_c8_5de8 (
    .left(\from_pipeline.valid ),
    .return_output(output_side_state_mux_chacha20_h_l357_c5_845a_cond),
    .right(bin_op_and_chacha20_h_l357_c8_5de8_right)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l286_c6_8e7f (
    .left(bin_op_eq_chacha20_h_l286_c6_8e7f_left),
    .return_output(dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_cond),
    .right(1'h1)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l296_c6_ac66 (
    .left(bin_op_eq_chacha20_h_l286_c6_8e7f_left),
    .return_output(o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_cond),
    .right(1'h1)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l300_c6_4ad9 (
    .left(bin_op_eq_chacha20_h_l286_c6_8e7f_left),
    .return_output(block_count_mux_chacha20_h_l300_c3_1349_cond),
    .right(1'h0)
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_chacha20_h_l340_c6_e4ee (
    .left(bin_op_eq_chacha20_h_l340_c6_e4ee_left),
    .return_output(block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond),
    .right(1'h0)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_chacha20_h_l302_c8_6e34 (
    .left(\axis_in.valid ),
    .return_output(block_count_mux_chacha20_h_l302_c5_e5d0_cond),
    .right(bin_op_and_chacha20_h_l319_c8_808b_left)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_h_l310_c9_bc2b (
    .left(bin_op_plus_chacha20_h_l310_c9_bc2b_left),
    .return_output(bin_op_plus_chacha20_h_l310_c9_bc2b_return_output),
    .right(1'h1)
  );
  bin_op_plus_uint32_t_uint1_t_0clk_de264c78 bin_op_plus_chacha20_h_l320_c7_e0d4 (
    .left(bin_op_plus_chacha20_h_l310_c9_bc2b_left),
    .return_output(bin_op_plus_chacha20_h_l320_c7_e0d4_return_output),
    .right(1'h1)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l300_c3_1349 (
    .cond(block_count_mux_chacha20_h_l300_c3_1349_cond),
    .iffalse(block_count_mux_chacha20_h_l300_c3_1349_iffalse),
    .iftrue(block_count_mux_chacha20_h_l300_c3_1349_iftrue),
    .return_output(reg_comb_block_count)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l302_c5_e5d0 (
    .cond(block_count_mux_chacha20_h_l302_c5_e5d0_cond),
    .iffalse(bin_op_plus_chacha20_h_l310_c9_bc2b_left),
    .iftrue(block_count_mux_chacha20_h_l302_c5_e5d0_iftrue),
    .return_output(block_count_mux_chacha20_h_l300_c3_1349_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l309_c7_6155 (
    .cond(to_pipeline_ready),
    .iffalse(bin_op_plus_chacha20_h_l310_c9_bc2b_left),
    .iftrue(bin_op_plus_chacha20_h_l310_c9_bc2b_return_output[31:0]),
    .return_output(block_count_mux_chacha20_h_l302_c5_e5d0_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l319_c5_6951 (
    .cond(block_count_mux_chacha20_h_l319_c5_6951_cond),
    .iffalse(bin_op_plus_chacha20_h_l310_c9_bc2b_left),
    .iftrue(block_count_mux_chacha20_h_l319_c5_6951_iftrue),
    .return_output(block_count_mux_chacha20_h_l300_c3_1349_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 block_count_mux_chacha20_h_l322_c7_c841 (
    .cond(block_count_mux_chacha20_h_l322_c7_c841_cond),
    .iffalse(bin_op_plus_chacha20_h_l320_c7_e0d4_return_output[31:0]),
    .iftrue(32'd0),
    .return_output(block_count_mux_chacha20_h_l319_c5_6951_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 block_in_ready_mux_chacha20_h_l300_c3_1349 (
    .cond(block_count_mux_chacha20_h_l300_c3_1349_cond),
    .iffalse(to_pipeline_ready),
    .iftrue(1'h0),
    .return_output(axis128_to_axis512_chacha20_h_l291_c38_891e_axis_out_ready)
  );
  mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78 block_to_out_axis_in_mux_chacha20_h_l340_c3_945c (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond),
    .\iffalse.data (\from_pipeline.data ),
    .\iffalse.valid (\from_pipeline.valid ),
    .\iftrue.data (577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (axis512_to_axis128_chacha20_h_l366_c39_d935_axis_in[576:0]),
    .\return_output.valid (axis512_to_axis128_chacha20_h_l366_c39_d935_axis_in[577])
  );
  mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78 dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca (
    .cond(dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_cond),
    .\iffalse.data (145'h0000000000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data (\axis_in.data ),
    .\iftrue.valid (\axis_in.valid ),
    .\return_output.data (axis128_to_axis512_chacha20_h_l291_c38_891e_axis_in[144:0]),
    .\return_output.valid (axis128_to_axis512_chacha20_h_l291_c38_891e_axis_in[145])
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l300_c3_1349 (
    .cond(block_count_mux_chacha20_h_l300_c3_1349_cond),
    .iffalse(input_side_state_mux_chacha20_h_l300_c3_1349_iffalse),
    .iftrue(input_side_state_mux_chacha20_h_l300_c3_1349_iftrue),
    .return_output(reg_comb_input_side_state)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l302_c5_e5d0 (
    .cond(block_count_mux_chacha20_h_l302_c5_e5d0_cond),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_8e7f_left),
    .iftrue(input_side_state_mux_chacha20_h_l302_c5_e5d0_iftrue),
    .return_output(input_side_state_mux_chacha20_h_l300_c3_1349_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l309_c7_6155 (
    .cond(to_pipeline_ready),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_8e7f_left),
    .iftrue(1'h1),
    .return_output(input_side_state_mux_chacha20_h_l302_c5_e5d0_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l319_c5_6951 (
    .cond(block_count_mux_chacha20_h_l319_c5_6951_cond),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_8e7f_left),
    .iftrue(input_side_state_mux_chacha20_h_l319_c5_6951_iftrue),
    .return_output(input_side_state_mux_chacha20_h_l300_c3_1349_iffalse)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 input_side_state_mux_chacha20_h_l322_c7_c841 (
    .cond(block_count_mux_chacha20_h_l322_c7_c841_cond),
    .iffalse(bin_op_eq_chacha20_h_l286_c6_8e7f_left),
    .iftrue(1'h0),
    .return_output(input_side_state_mux_chacha20_h_l319_c5_6951_iftrue)
  );
  mux_uint1_t_uint256_t_stream_t_uint256_t_stream_t_0clk_de264c78 o_poly_key_mux_chacha20_h_l340_c3_945c (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond),
    .\iffalse.data (256'h0000000000000000000000000000000000000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data ({ \from_pipeline.data [263:256], \from_pipeline.data [271:264], \from_pipeline.data [279:272], \from_pipeline.data [287:280], \from_pipeline.data [295:288], \from_pipeline.data [303:296], \from_pipeline.data [311:304], \from_pipeline.data [319:312], \from_pipeline.data [327:320], \from_pipeline.data [335:328], \from_pipeline.data [343:336], \from_pipeline.data [351:344], \from_pipeline.data [359:352], \from_pipeline.data [367:360], \from_pipeline.data [375:368], \from_pipeline.data [383:376], \from_pipeline.data [391:384], \from_pipeline.data [399:392], \from_pipeline.data [407:400], \from_pipeline.data [415:408], \from_pipeline.data [423:416], \from_pipeline.data [431:424], \from_pipeline.data [439:432], \from_pipeline.data [447:440], \from_pipeline.data [455:448], \from_pipeline.data [463:456], \from_pipeline.data [471:464], \from_pipeline.data [479:472], \from_pipeline.data [487:480], \from_pipeline.data [495:488], \from_pipeline.data [503:496], \from_pipeline.data [511:504] }),
    .\iftrue.valid (\from_pipeline.valid ),
    .\return_output.data (\return_output.poly_key [255:0]),
    .\return_output.valid (\return_output.poly_key [256])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97 (
    .cond(o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_cond),
    .iffalse(1'h0),
    .iftrue(o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_iftrue),
    .return_output(\return_output.ready_for_axis_in )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_945c (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond),
    .iffalse(bin_op_and_chacha20_h_l357_c8_5de8_right),
    .iftrue(ready_for_poly_key_out),
    .return_output(\return_output.ready_for_from_pipeline )
  );
  mux_uint1_t_axis512_t_axis512_t_0clk_de264c78 o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349 (
    .cond(block_count_mux_chacha20_h_l300_c3_1349_cond),
    .\iffalse.tdata (o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_iffalse[511:0]),
    .\iffalse.tkeep (o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_iffalse[575:512]),
    .\iffalse.tlast (block_count_mux_chacha20_h_l322_c7_c841_cond),
    .\iftrue.tdata (o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_return_output),
    .\iftrue.tkeep (o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_return_output),
    .\iftrue.tlast (1'h0),
    .\return_output.tdata (\return_output.to_pipeline [511:0]),
    .\return_output.tkeep (\return_output.to_pipeline [575:512]),
    .\return_output.tlast (\return_output.to_pipeline [576])
  );
  mux_uint1_t_uint8_t_64_uint8_t_64_0clk_de264c78 o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0 (
    .cond(block_count_mux_chacha20_h_l302_c5_e5d0_cond),
    .iffalse(512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .iftrue(512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .return_output(o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_return_output)
  );
  mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78 o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0 (
    .cond(block_count_mux_chacha20_h_l302_c5_e5d0_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'hffffffffffffffff),
    .return_output(o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349 (
    .cond(block_count_mux_chacha20_h_l300_c3_1349_cond),
    .iffalse(bin_op_and_chacha20_h_l319_c8_808b_left),
    .iftrue(o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_iftrue),
    .return_output(o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_to_pipeline_valid_mux_chacha20_h_l302_c5_e5d0 (
    .cond(block_count_mux_chacha20_h_l302_c5_e5d0_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l340_c3_945c (
    .cond(block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond),
    .iffalse(output_side_state_mux_chacha20_h_l340_c3_945c_iffalse),
    .iftrue(output_side_state_mux_chacha20_h_l340_c3_945c_iftrue),
    .return_output(reg_comb_output_side_state)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l350_c5_75bb (
    .cond(output_side_state_mux_chacha20_h_l350_c5_75bb_cond),
    .iffalse(bin_op_eq_chacha20_h_l340_c6_e4ee_left),
    .iftrue(1'h1),
    .return_output(output_side_state_mux_chacha20_h_l340_c3_945c_iftrue)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l357_c5_845a (
    .cond(output_side_state_mux_chacha20_h_l357_c5_845a_cond),
    .iffalse(bin_op_eq_chacha20_h_l340_c6_e4ee_left),
    .iftrue(output_side_state_mux_chacha20_h_l357_c5_845a_iftrue),
    .return_output(output_side_state_mux_chacha20_h_l340_c3_945c_iffalse)
  );
  mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78 output_side_state_mux_chacha20_h_l359_c7_b305 (
    .cond(\from_pipeline.data [576]),
    .iffalse(bin_op_eq_chacha20_h_l340_c6_e4ee_left),
    .iftrue(1'h0),
    .return_output(output_side_state_mux_chacha20_h_l357_c5_845a_iftrue)
  );
  assign axis128_to_axis512_chacha20_h_l291_c38_891e_clock_enable = clock_enable;
  assign axis128_to_axis512_chacha20_h_l291_c38_891e_return_output = { o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_iftrue, bin_op_and_chacha20_h_l319_c8_808b_left, block_count_mux_chacha20_h_l322_c7_c841_cond, o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_iffalse[575:0] };
  assign axis512_to_axis128_chacha20_h_l366_c39_d935_axis_out_ready = ready_for_axis_out;
  assign axis512_to_axis128_chacha20_h_l366_c39_d935_clock_enable = clock_enable;
  assign axis512_to_axis128_chacha20_h_l366_c39_d935_return_output = { bin_op_and_chacha20_h_l357_c8_5de8_right, \return_output.axis  };
  assign bin_op_and_chacha20_h_l319_c8_808b_return_output = block_count_mux_chacha20_h_l319_c5_6951_cond;
  assign bin_op_and_chacha20_h_l319_c8_808b_right = to_pipeline_ready;
  assign bin_op_and_chacha20_h_l350_c8_50f0_left = \from_pipeline.valid ;
  assign bin_op_and_chacha20_h_l350_c8_50f0_return_output = output_side_state_mux_chacha20_h_l350_c5_75bb_cond;
  assign bin_op_and_chacha20_h_l350_c8_50f0_right = ready_for_poly_key_out;
  assign bin_op_and_chacha20_h_l357_c8_5de8_left = \from_pipeline.valid ;
  assign bin_op_and_chacha20_h_l357_c8_5de8_return_output = output_side_state_mux_chacha20_h_l357_c5_845a_cond;
  assign bin_op_eq_chacha20_h_l286_c6_8e7f_return_output = dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_cond;
  assign bin_op_eq_chacha20_h_l286_c6_8e7f_right = 1'h1;
  assign bin_op_eq_chacha20_h_l296_c6_ac66_left = bin_op_eq_chacha20_h_l286_c6_8e7f_left;
  assign bin_op_eq_chacha20_h_l296_c6_ac66_return_output = o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_cond;
  assign bin_op_eq_chacha20_h_l296_c6_ac66_right = 1'h1;
  assign bin_op_eq_chacha20_h_l300_c6_4ad9_left = bin_op_eq_chacha20_h_l286_c6_8e7f_left;
  assign bin_op_eq_chacha20_h_l300_c6_4ad9_return_output = block_count_mux_chacha20_h_l300_c3_1349_cond;
  assign bin_op_eq_chacha20_h_l300_c6_4ad9_right = 1'h0;
  assign bin_op_eq_chacha20_h_l340_c6_e4ee_return_output = block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond;
  assign bin_op_eq_chacha20_h_l340_c6_e4ee_right = 1'h0;
  assign bin_op_or_chacha20_h_l302_c8_6e34_left = \axis_in.valid ;
  assign bin_op_or_chacha20_h_l302_c8_6e34_return_output = block_count_mux_chacha20_h_l302_c5_e5d0_cond;
  assign bin_op_or_chacha20_h_l302_c8_6e34_right = bin_op_and_chacha20_h_l319_c8_808b_left;
  assign bin_op_plus_chacha20_h_l310_c9_bc2b_right = 1'h1;
  assign bin_op_plus_chacha20_h_l320_c7_e0d4_left = bin_op_plus_chacha20_h_l310_c9_bc2b_left;
  assign bin_op_plus_chacha20_h_l320_c7_e0d4_right = 1'h1;
  assign block_count = bin_op_plus_chacha20_h_l310_c9_bc2b_left;
  assign block_count_mux_chacha20_h_l300_c3_1349_return_output = reg_comb_block_count;
  assign block_count_mux_chacha20_h_l302_c5_e5d0_iffalse = bin_op_plus_chacha20_h_l310_c9_bc2b_left;
  assign block_count_mux_chacha20_h_l302_c5_e5d0_return_output = block_count_mux_chacha20_h_l300_c3_1349_iftrue;
  assign block_count_mux_chacha20_h_l309_c7_6155_cond = to_pipeline_ready;
  assign block_count_mux_chacha20_h_l309_c7_6155_iffalse = bin_op_plus_chacha20_h_l310_c9_bc2b_left;
  assign block_count_mux_chacha20_h_l309_c7_6155_iftrue = bin_op_plus_chacha20_h_l310_c9_bc2b_return_output[31:0];
  assign block_count_mux_chacha20_h_l309_c7_6155_return_output = block_count_mux_chacha20_h_l302_c5_e5d0_iftrue;
  assign block_count_mux_chacha20_h_l319_c5_6951_iffalse = bin_op_plus_chacha20_h_l310_c9_bc2b_left;
  assign block_count_mux_chacha20_h_l319_c5_6951_return_output = block_count_mux_chacha20_h_l300_c3_1349_iffalse;
  assign block_count_mux_chacha20_h_l322_c7_c841_iffalse = bin_op_plus_chacha20_h_l320_c7_e0d4_return_output[31:0];
  assign block_count_mux_chacha20_h_l322_c7_c841_iftrue = 32'd0;
  assign block_count_mux_chacha20_h_l322_c7_c841_return_output = block_count_mux_chacha20_h_l319_c5_6951_iftrue;
  assign block_in_ready_mux_chacha20_h_l300_c3_1349_cond = block_count_mux_chacha20_h_l300_c3_1349_cond;
  assign block_in_ready_mux_chacha20_h_l300_c3_1349_iffalse = to_pipeline_ready;
  assign block_in_ready_mux_chacha20_h_l300_c3_1349_iftrue = 1'h0;
  assign block_in_ready_mux_chacha20_h_l300_c3_1349_return_output = axis128_to_axis512_chacha20_h_l291_c38_891e_axis_out_ready;
  assign block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_iffalse = { \from_pipeline.valid , \from_pipeline.data  };
  assign block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_iftrue = 578'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_return_output = axis512_to_axis128_chacha20_h_l366_c39_d935_axis_in;
  assign clk_en_internal = clock_enable;
  assign dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_iffalse = 146'h0000000000000000000000000000000000000;
  assign dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_iftrue = { \axis_in.valid , \axis_in.data  };
  assign dwidth_conv_data_in_mux_chacha20_h_l286_c3_62ca_return_output = axis128_to_axis512_chacha20_h_l291_c38_891e_axis_in;
  assign feedback_vars = { axis128_to_axis512_chacha20_h_l291_c38_891e_axis_out_ready, bin_op_and_chacha20_h_l357_c8_5de8_right };
  assign input_side_state = bin_op_eq_chacha20_h_l286_c6_8e7f_left;
  assign input_side_state_mux_chacha20_h_l300_c3_1349_cond = block_count_mux_chacha20_h_l300_c3_1349_cond;
  assign input_side_state_mux_chacha20_h_l300_c3_1349_return_output = reg_comb_input_side_state;
  assign input_side_state_mux_chacha20_h_l302_c5_e5d0_cond = block_count_mux_chacha20_h_l302_c5_e5d0_cond;
  assign input_side_state_mux_chacha20_h_l302_c5_e5d0_iffalse = bin_op_eq_chacha20_h_l286_c6_8e7f_left;
  assign input_side_state_mux_chacha20_h_l302_c5_e5d0_return_output = input_side_state_mux_chacha20_h_l300_c3_1349_iftrue;
  assign input_side_state_mux_chacha20_h_l309_c7_6155_cond = to_pipeline_ready;
  assign input_side_state_mux_chacha20_h_l309_c7_6155_iffalse = bin_op_eq_chacha20_h_l286_c6_8e7f_left;
  assign input_side_state_mux_chacha20_h_l309_c7_6155_iftrue = 1'h1;
  assign input_side_state_mux_chacha20_h_l309_c7_6155_return_output = input_side_state_mux_chacha20_h_l302_c5_e5d0_iftrue;
  assign input_side_state_mux_chacha20_h_l319_c5_6951_cond = block_count_mux_chacha20_h_l319_c5_6951_cond;
  assign input_side_state_mux_chacha20_h_l319_c5_6951_iffalse = bin_op_eq_chacha20_h_l286_c6_8e7f_left;
  assign input_side_state_mux_chacha20_h_l319_c5_6951_return_output = input_side_state_mux_chacha20_h_l300_c3_1349_iffalse;
  assign input_side_state_mux_chacha20_h_l322_c7_c841_cond = block_count_mux_chacha20_h_l322_c7_c841_cond;
  assign input_side_state_mux_chacha20_h_l322_c7_c841_iffalse = bin_op_eq_chacha20_h_l286_c6_8e7f_left;
  assign input_side_state_mux_chacha20_h_l322_c7_c841_iftrue = 1'h0;
  assign input_side_state_mux_chacha20_h_l322_c7_c841_return_output = input_side_state_mux_chacha20_h_l319_c5_6951_iftrue;
  assign o_poly_key_mux_chacha20_h_l340_c3_945c_cond = block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond;
  assign o_poly_key_mux_chacha20_h_l340_c3_945c_iffalse = 257'h00000000000000000000000000000000000000000000000000000000000000000;
  assign o_poly_key_mux_chacha20_h_l340_c3_945c_iftrue = { \from_pipeline.valid , \from_pipeline.data [263:256], \from_pipeline.data [271:264], \from_pipeline.data [279:272], \from_pipeline.data [287:280], \from_pipeline.data [295:288], \from_pipeline.data [303:296], \from_pipeline.data [311:304], \from_pipeline.data [319:312], \from_pipeline.data [327:320], \from_pipeline.data [335:328], \from_pipeline.data [343:336], \from_pipeline.data [351:344], \from_pipeline.data [359:352], \from_pipeline.data [367:360], \from_pipeline.data [375:368], \from_pipeline.data [383:376], \from_pipeline.data [391:384], \from_pipeline.data [399:392], \from_pipeline.data [407:400], \from_pipeline.data [415:408], \from_pipeline.data [423:416], \from_pipeline.data [431:424], \from_pipeline.data [439:432], \from_pipeline.data [447:440], \from_pipeline.data [455:448], \from_pipeline.data [463:456], \from_pipeline.data [471:464], \from_pipeline.data [479:472], \from_pipeline.data [487:480], \from_pipeline.data [495:488], \from_pipeline.data [503:496], \from_pipeline.data [511:504] };
  assign o_poly_key_mux_chacha20_h_l340_c3_945c_return_output = \return_output.poly_key ;
  assign o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_iffalse = 1'h0;
  assign o_ready_for_axis_in_mux_chacha20_h_l296_c3_8b97_return_output = \return_output.ready_for_axis_in ;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_945c_cond = block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_945c_iffalse = bin_op_and_chacha20_h_l357_c8_5de8_right;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_945c_iftrue = ready_for_poly_key_out;
  assign o_ready_for_from_pipeline_mux_chacha20_h_l340_c3_945c_return_output = \return_output.ready_for_from_pipeline ;
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_cond = block_count_mux_chacha20_h_l300_c3_1349_cond;
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_iffalse[576] = block_count_mux_chacha20_h_l322_c7_c841_cond;
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_iftrue = { 1'h0, o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_return_output, o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_return_output };
  assign o_to_pipeline_data_axis_in_mux_chacha20_h_l300_c3_1349_return_output = \return_output.to_pipeline [576:0];
  assign o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_cond = block_count_mux_chacha20_h_l302_c5_e5d0_cond;
  assign o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_iffalse = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign o_to_pipeline_data_axis_in_tdata_mux_chacha20_h_l302_c5_e5d0_iftrue = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_cond = block_count_mux_chacha20_h_l302_c5_e5d0_cond;
  assign o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_iffalse = 64'h0000000000000000;
  assign o_to_pipeline_data_axis_in_tkeep_mux_chacha20_h_l302_c5_e5d0_iftrue = 64'hffffffffffffffff;
  assign o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_cond = block_count_mux_chacha20_h_l300_c3_1349_cond;
  assign o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_iffalse = bin_op_and_chacha20_h_l319_c8_808b_left;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_e5d0_cond = block_count_mux_chacha20_h_l302_c5_e5d0_cond;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_e5d0_iffalse = 1'h0;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_e5d0_iftrue = 1'h1;
  assign o_to_pipeline_valid_mux_chacha20_h_l302_c5_e5d0_return_output = o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_iftrue;
  assign output_side_state = bin_op_eq_chacha20_h_l340_c6_e4ee_left;
  assign output_side_state_mux_chacha20_h_l340_c3_945c_cond = block_to_out_axis_in_mux_chacha20_h_l340_c3_945c_cond;
  assign output_side_state_mux_chacha20_h_l340_c3_945c_return_output = reg_comb_output_side_state;
  assign output_side_state_mux_chacha20_h_l350_c5_75bb_iffalse = bin_op_eq_chacha20_h_l340_c6_e4ee_left;
  assign output_side_state_mux_chacha20_h_l350_c5_75bb_iftrue = 1'h1;
  assign output_side_state_mux_chacha20_h_l350_c5_75bb_return_output = output_side_state_mux_chacha20_h_l340_c3_945c_iftrue;
  assign output_side_state_mux_chacha20_h_l357_c5_845a_iffalse = bin_op_eq_chacha20_h_l340_c6_e4ee_left;
  assign output_side_state_mux_chacha20_h_l357_c5_845a_return_output = output_side_state_mux_chacha20_h_l340_c3_945c_iffalse;
  assign output_side_state_mux_chacha20_h_l359_c7_b305_cond = \from_pipeline.data [576];
  assign output_side_state_mux_chacha20_h_l359_c7_b305_iffalse = bin_op_eq_chacha20_h_l340_c6_e4ee_left;
  assign output_side_state_mux_chacha20_h_l359_c7_b305_iftrue = 1'h0;
  assign output_side_state_mux_chacha20_h_l359_c7_b305_return_output = output_side_state_mux_chacha20_h_l357_c5_845a_iftrue;
  assign \return_output.to_pipeline [961:577] = { o_to_pipeline_valid_mux_chacha20_h_l300_c3_1349_return_output, bin_op_plus_chacha20_h_l310_c9_bc2b_left, nonce, key };
endmodule

module chacha20_init_0clk_50a1b8d0(key, nonce, counter, \return_output.state );
  input [31:0] counter;
  wire [31:0] counter;
  input [255:0] key;
  wire [255:0] key;
  input [95:0] nonce;
  wire [95:0] nonce;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  assign \return_output.state  = { 128'h617078653320646e79622d326b206574, key[231:224], key[239:232], key[247:240], key[255:248], key[199:192], key[207:200], key[215:208], key[223:216], key[167:160], key[175:168], key[183:176], key[191:184], key[135:128], key[143:136], key[151:144], key[159:152], key[103:96], key[111:104], key[119:112], key[127:120], key[71:64], key[79:72], key[87:80], key[95:88], key[39:32], key[47:40], key[55:48], key[63:56], key[7:0], key[15:8], key[23:16], key[31:24], counter, nonce[71:64], nonce[79:72], nonce[87:80], nonce[95:88], nonce[39:32], nonce[47:40], nonce[55:48], nonce[63:56], nonce[7:0], nonce[15:8], nonce[23:16], nonce[31:24] };
endmodule

module chacha20_loop_body_30clk_d9fa0f4d(clk, \inputs.axis_in , \inputs.key , \inputs.nonce , \inputs.counter , \return_output.tdata , \return_output.tkeep , \return_output.tlast );
  wire [511:0] chacha20_block_chacha20_h_l216_c26_a48d_return_output;
  wire [511:0] chacha20_block_chacha20_h_l216_c26_a48d_state;
  wire [31:0] chacha20_init_chacha20_h_l215_c26_e899_counter;
  wire [255:0] chacha20_init_chacha20_h_l215_c26_e899_key;
  wire [95:0] chacha20_init_chacha20_h_l215_c26_e899_nonce;
  wire [511:0] chacha20_init_chacha20_h_l215_c26_e899_return_output;
  wire [511:0] chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output;
  wire [511:0] chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_x;
  input clk;
  wire clk;
  wire [576:0] comb_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] comb_stage0_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage10_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage11_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage12_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage13_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage14_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage15_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage16_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage17_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage18_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage19_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage1_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage20_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage21_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage22_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage23_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage24_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage25_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage26_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage27_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage28_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage29_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage2_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage3_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage4_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage5_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage6_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage7_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage8_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [576:0] comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] comb_stage9_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_right;
  reg [7:0] for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_return_output;
  wire [7:0] for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_right;
  input [576:0] \inputs.axis_in ;
  wire [576:0] \inputs.axis_in ;
  input [31:0] \inputs.counter ;
  wire [31:0] \inputs.counter ;
  input [255:0] \inputs.key ;
  wire [255:0] \inputs.key ;
  input [95:0] \inputs.nonce ;
  wire [95:0] \inputs.nonce ;
  wire [576:0] reg_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage0_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage10_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage11_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage12_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage13_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage14_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage15_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage16_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage17_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage18_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage19_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage1_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage20_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage21_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage22_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage23_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage24_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage25_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage26_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage27_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage28_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511" *)
  reg [576:0] reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage29_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage2_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage3_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage4_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage5_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage6_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage7_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage8_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [576:0] reg_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  wire [7:0] reg_stage9_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  output [511:0] \return_output.tdata ;
  wire [511:0] \return_output.tdata ;
  output [63:0] \return_output.tkeep ;
  wire [63:0] \return_output.tkeep ;
  output \return_output.tlast ;
  wire \return_output.tlast ;
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [511:504];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [503:496];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [495:488];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [487:480];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [479:472];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [471:464];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [463:456];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [455:448];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [447:440];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [439:432];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [431:424];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [423:416];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [415:408];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [407:400];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [399:392];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [391:384];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [383:376];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [375:368];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [367:360];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [359:352];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [351:344];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [343:336];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [335:328];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [327:320];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [319:312];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [311:304];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [303:296];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [295:288];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [287:280];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [279:272];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [271:264];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [263:256];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [255:248];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [247:240];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [239:232];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [231:224];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [223:216];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [215:208];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [207:200];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [199:192];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [191:184];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [183:176];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [175:168];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [167:160];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [159:152];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [151:144];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [143:136];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [135:128];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [127:120];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [119:112];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [111:104];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [103:96];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [95:88];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [87:80];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [79:72];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [71:64];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [63:56];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [55:48];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [47:40];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [39:32];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [31:24];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [23:16];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [15:8];
  always @(posedge clk)
    comb_stage1_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= \inputs.axis_in [7:0];
  always @(posedge clk)
    comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= \inputs.axis_in ;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage1_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage2_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage3_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage4_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage5_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage6_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage7_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage8_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage9_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage10_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage11_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage12_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage13_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage14_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage15_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage16_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage17_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage18_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage19_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage20_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage21_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage22_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage23_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage24_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage25_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage26_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage27_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage28_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left <= comb_stage29_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  always @(posedge clk)
    reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output <= comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  chacha20_block_30clk_e6e1d2ce chacha20_block_chacha20_h_l216_c26_a48d (
    .clk(clk),
    .\return_output.state (chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_x),
    .\state.state (chacha20_block_chacha20_h_l216_c26_a48d_state)
  );
  chacha20_init_0clk_50a1b8d0 chacha20_init_chacha20_h_l215_c26_e899 (
    .counter(\inputs.counter ),
    .key(\inputs.key ),
    .nonce(\inputs.nonce ),
    .\return_output.state (chacha20_block_chacha20_h_l216_c26_a48d_state)
  );
  chacha20_state_to_bytes_0clk_d3fba2d7 chacha20_state_to_bytes_chacha20_h_l219_c38_6f52 (
    .\return_output.data (chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output),
    .\x.state (chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_x)
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[511:504])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[431:424])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[423:416])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[415:408])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[407:400])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[399:392])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[391:384])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[383:376])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[375:368])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[367:360])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[359:352])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[503:496])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[351:344])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[343:336])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[335:328])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[327:320])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[319:312])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[311:304])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[303:296])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[295:288])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[287:280])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[279:272])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[495:488])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[271:264])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[263:256])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[255:248])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[247:240])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[239:232])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[231:224])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[223:216])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[215:208])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[207:200])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[199:192])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[487:480])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[191:184])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[183:176])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[175:168])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[167:160])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[159:152])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[151:144])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[143:136])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[135:128])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[127:120])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[119:112])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[479:472])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[111:104])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[103:96])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[95:88])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[87:80])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[79:72])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[71:64])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[63:56])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[55:48])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[47:40])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[39:32])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[471:464])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[31:24])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[23:16])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[15:8])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[7:0])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[463:456])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[455:448])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[447:440])
  );
  bin_op_xor_uint8_t_uint8_t_0clk_de264c78 for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c (
    .left(for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left),
    .return_output(for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_return_output),
    .right(chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[439:432])
  );
  assign chacha20_block_chacha20_h_l216_c26_a48d_return_output = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_x;
  assign chacha20_init_chacha20_h_l215_c26_e899_counter = \inputs.counter ;
  assign chacha20_init_chacha20_h_l215_c26_e899_key = \inputs.key ;
  assign chacha20_init_chacha20_h_l215_c26_e899_nonce = \inputs.nonce ;
  assign chacha20_init_chacha20_h_l215_c26_e899_return_output = chacha20_block_chacha20_h_l216_c26_a48d_state;
  assign comb_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = \inputs.axis_in ;
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [511:504];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [431:424];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [423:416];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [415:408];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [407:400];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [399:392];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [391:384];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [383:376];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [375:368];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [367:360];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [359:352];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [503:496];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [351:344];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [343:336];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [335:328];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [327:320];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [319:312];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [311:304];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [303:296];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [295:288];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [287:280];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [279:272];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [495:488];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [271:264];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [263:256];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [255:248];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [247:240];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [239:232];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [231:224];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [223:216];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [215:208];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [207:200];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [199:192];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [487:480];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [191:184];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [183:176];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [175:168];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [167:160];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [159:152];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [151:144];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [143:136];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [135:128];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [127:120];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [119:112];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [479:472];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [111:104];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [103:96];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [95:88];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [87:80];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [79:72];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [71:64];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [63:56];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [55:48];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [47:40];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [39:32];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [471:464];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [31:24];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [23:16];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [15:8];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [7:0];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [463:456];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [455:448];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [447:440];
  assign comb_stage0_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = \inputs.axis_in [439:432];
  assign for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[511:504];
  assign for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[431:424];
  assign for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[423:416];
  assign for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[415:408];
  assign for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[407:400];
  assign for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[399:392];
  assign for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[391:384];
  assign for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[383:376];
  assign for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[375:368];
  assign for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[367:360];
  assign for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[359:352];
  assign for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[503:496];
  assign for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[351:344];
  assign for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[343:336];
  assign for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[335:328];
  assign for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[327:320];
  assign for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[319:312];
  assign for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[311:304];
  assign for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[303:296];
  assign for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[295:288];
  assign for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[287:280];
  assign for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[279:272];
  assign for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[495:488];
  assign for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[271:264];
  assign for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[263:256];
  assign for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[255:248];
  assign for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[247:240];
  assign for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[239:232];
  assign for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[231:224];
  assign for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[223:216];
  assign for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[215:208];
  assign for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[207:200];
  assign for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[199:192];
  assign for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[487:480];
  assign for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[191:184];
  assign for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[183:176];
  assign for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[175:168];
  assign for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[167:160];
  assign for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[159:152];
  assign for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[151:144];
  assign for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[143:136];
  assign for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[135:128];
  assign for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[127:120];
  assign for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[119:112];
  assign for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[479:472];
  assign for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[111:104];
  assign for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[103:96];
  assign for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[95:88];
  assign for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[87:80];
  assign for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[79:72];
  assign for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[71:64];
  assign for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[63:56];
  assign for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[55:48];
  assign for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[47:40];
  assign for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[39:32];
  assign for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[471:464];
  assign for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[31:24];
  assign for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[23:16];
  assign for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[15:8];
  assign for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[7:0];
  assign for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[463:456];
  assign for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[455:448];
  assign for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[447:440];
  assign for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_right = chacha20_state_to_bytes_chacha20_h_l219_c38_6f52_return_output[439:432];
  assign reg_stage0_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage0_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage1_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage10_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage11_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage11_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage12_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage12_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage13_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage13_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage14_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage14_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage15_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage15_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage16_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage16_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage17_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage17_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage18_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage18_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage19_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage19_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage20_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage1_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage2_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage20_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage21_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage21_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage22_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage22_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage23_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage23_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage24_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage24_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage25_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage25_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage26_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage26_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage27_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage27_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage28_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage28_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage29_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage29_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage2_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage3_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage3_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage4_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage4_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage5_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage5_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage6_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage6_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage7_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage7_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage8_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage8_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage9_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output = comb_stage10_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign reg_stage9_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left = comb_stage10_for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_left;
  assign \return_output.tdata  = { for_chacha20_h_l225_c3_9f75_iter_0_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_1_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_2_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_3_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_4_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_5_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_6_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_7_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_8_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_9_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_10_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_11_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_12_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_13_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_14_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_15_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_16_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_17_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_18_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_19_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_20_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_21_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_22_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_23_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_24_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_25_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_26_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_27_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_28_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_29_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_30_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_31_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_32_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_33_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_34_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_35_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_36_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_37_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_38_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_39_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_40_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_41_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_42_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_43_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_44_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_45_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_46_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_47_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_48_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_49_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_50_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_51_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_52_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_53_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_54_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_55_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_56_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_57_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_58_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_59_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_60_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_61_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_62_bin_op_xor_chacha20_h_l227_c19_414c_return_output, for_chacha20_h_l225_c3_9f75_iter_63_bin_op_xor_chacha20_h_l227_c19_414c_return_output };
  assign \return_output.tkeep  = reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output[575:512];
  assign \return_output.tlast  = reg_stage29_const_ref_rd_axis512_t_chacha20_loop_body_in_t_axis_in_d41d_chacha20_h_l230_c24_e15b_return_output[576];
endmodule

module chacha20_state_to_bytes_0clk_d3fba2d7(\x.state , \return_output.data );
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output;
  wire [31:0] for_chacha20_state_bytes_t_h_l16_c1_e745_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x;
  output [511:0] \return_output.data ;
  wire [511:0] \return_output.data ;
  input [511:0] \x.state ;
  wire [511:0] \x.state ;
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [511:480])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [191:160])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [159:128])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [127:96])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [95:64])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [63:32])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [31:0])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [479:448])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [447:416])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [415:384])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [383:352])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [351:320])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [319:288])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [287:256])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [255:224])
  );
  uint32_t_to_bytes_0clk_a5a1cd4e for_chacha20_state_bytes_t_h_l16_c1_e745_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3 (
    .\return_output.data (for_chacha20_state_bytes_t_h_l16_c1_e745_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output),
    .x(\x.state [223:192])
  );
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [511:480];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [191:160];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [159:128];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [127:96];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [95:64];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [63:32];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [31:0];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [479:448];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [447:416];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [415:384];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [383:352];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [351:320];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [319:288];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [287:256];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [255:224];
  assign for_chacha20_state_bytes_t_h_l16_c1_e745_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_x = \x.state [223:192];
  assign \return_output.data  = { for_chacha20_state_bytes_t_h_l16_c1_e745_iter_0_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_1_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_2_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_3_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_4_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_5_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_6_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_7_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_8_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_9_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_10_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_11_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_12_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_13_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_14_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output, for_chacha20_state_bytes_t_h_l16_c1_e745_iter_15_uint32_t_to_bytes_chacha20_state_bytes_t_h_l17_c39_2ef3_return_output };
endmodule

module chacha20poly1305_decrypt(clk_80p0, decrypt_key, decrypt_nonce, decrypt_aad, decrypt_aad_len, decrypt_s_axis_tdata, decrypt_s_axis_tkeep, decrypt_s_axis_tlast, decrypt_s_axis_tvalid, decrypt_m_axis_tready, decrypt_s_axis_tready, decrypt_m_axis_tdata, decrypt_m_axis_tkeep, decrypt_m_axis_tlast, decrypt_m_axis_tvalid, decrypt_m_verified);
  input clk_80p0;
  wire clk_80p0;
  wire [145:0] clk_cross_verify_fifo_fifo_return_output;
  input [255:0] decrypt_aad;
  wire [255:0] decrypt_aad;
  input [7:0] decrypt_aad_len;
  wire [7:0] decrypt_aad_len;
  input [255:0] decrypt_key;
  wire [255:0] decrypt_key;
  output [127:0] decrypt_m_axis_tdata;
  wire [127:0] decrypt_m_axis_tdata;
  output [15:0] decrypt_m_axis_tkeep;
  wire [15:0] decrypt_m_axis_tkeep;
  output decrypt_m_axis_tlast;
  wire decrypt_m_axis_tlast;
  input decrypt_m_axis_tready;
  wire decrypt_m_axis_tready;
  output decrypt_m_axis_tvalid;
  wire decrypt_m_axis_tvalid;
  output decrypt_m_verified;
  wire decrypt_m_verified;
  input [95:0] decrypt_nonce;
  wire [95:0] decrypt_nonce;
  input [127:0] decrypt_s_axis_tdata;
  wire [127:0] decrypt_s_axis_tdata;
  input [15:0] decrypt_s_axis_tkeep;
  wire [15:0] decrypt_s_axis_tkeep;
  input decrypt_s_axis_tlast;
  wire decrypt_s_axis_tlast;
  output decrypt_s_axis_tready;
  wire decrypt_s_axis_tready;
  input decrypt_s_axis_tvalid;
  wire decrypt_s_axis_tvalid;
  wire [9270:0] global_to_module;
  wire [8657:0] module_to_global;
  chacha20_decrypt_0clk_0a498d4a chacha20_decrypt_0clk_0a498d4a (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_decrypt_axis_in (global_to_module[3911:3766]),
    .\global_to_module.chacha20_decrypt_axis_out_ready (global_to_module[3913]),
    .\global_to_module.chacha20_decrypt_key (global_to_module[3669:3414]),
    .\global_to_module.chacha20_decrypt_nonce (global_to_module[3765:3670]),
    .\global_to_module.chacha20_decrypt_pipeline_in_ready (global_to_module[3914]),
    .\global_to_module.chacha20_decrypt_pipeline_out (global_to_module[4492:3915]),
    .\global_to_module.chacha20_decrypt_poly_key_ready (global_to_module[3912]),
    .\module_to_global.chacha20_decrypt_axis_in_ready (global_to_module[8155]),
    .\module_to_global.chacha20_decrypt_axis_out (global_to_module[9118:8973]),
    .\module_to_global.chacha20_decrypt_pipeline_in (global_to_module[2834:1873]),
    .\module_to_global.chacha20_decrypt_pipeline_out_ready (global_to_module[3413]),
    .\module_to_global.chacha20_decrypt_poly_key (global_to_module[8152:7896])
  );
  chacha20_decrypt_pipeline_handshake_0clk_5dc181c1 chacha20_decrypt_pipeline_handshake_0clk_5dc181c1 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_decrypt_pipeline_in (global_to_module[2834:1873]),
    .\global_to_module.chacha20_decrypt_pipeline_no_handshake_out (global_to_module[3412:2836]),
    .\global_to_module.chacha20_decrypt_pipeline_no_handshake_out_valid (global_to_module[2835]),
    .\global_to_module.chacha20_decrypt_pipeline_out_ready (global_to_module[3413]),
    .\module_to_global.chacha20_decrypt_pipeline_in_ready (global_to_module[3914]),
    .\module_to_global.chacha20_decrypt_pipeline_no_handshake_in (global_to_module[1871:911]),
    .\module_to_global.chacha20_decrypt_pipeline_no_handshake_in_valid (global_to_module[1872]),
    .\module_to_global.chacha20_decrypt_pipeline_out (global_to_module[4492:3915])
  );
  chacha20_decrypt_pipeline_no_handshake_30clk_0a65d2f9 chacha20_decrypt_pipeline_no_handshake_30clk_0a65d2f9 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.chacha20_decrypt_pipeline_no_handshake_in (global_to_module[1871:911]),
    .\global_to_module.chacha20_decrypt_pipeline_no_handshake_in_valid (global_to_module[1872]),
    .\module_to_global.chacha20_decrypt_pipeline_no_handshake_out (global_to_module[3412:2836]),
    .\module_to_global.chacha20_decrypt_pipeline_no_handshake_out_valid (global_to_module[2835])
  );
  chacha20poly1305_decrypt_io_wires_0clk_c89b169c chacha20poly1305_decrypt_io_wires_0clk_c89b169c (
    .\global_to_module.chacha20poly1305_decrypt_axis_in_ready (global_to_module[146]),
    .\global_to_module.chacha20poly1305_decrypt_axis_out (global_to_module[908:763]),
    .\global_to_module.chacha20poly1305_decrypt_is_verified_out (global_to_module[910]),
    .\global_to_module.decrypt_aad (decrypt_aad),
    .\global_to_module.decrypt_aad_len (decrypt_aad_len),
    .\global_to_module.decrypt_key (decrypt_key),
    .\global_to_module.decrypt_m_axis_tready (decrypt_m_axis_tready),
    .\global_to_module.decrypt_nonce (decrypt_nonce),
    .\global_to_module.decrypt_s_axis_tdata (decrypt_s_axis_tdata),
    .\global_to_module.decrypt_s_axis_tkeep (decrypt_s_axis_tkeep),
    .\global_to_module.decrypt_s_axis_tlast (decrypt_s_axis_tlast),
    .\global_to_module.decrypt_s_axis_tvalid (decrypt_s_axis_tvalid),
    .\module_to_global.chacha20poly1305_decrypt_aad (global_to_module[8557:8302]),
    .\module_to_global.chacha20poly1305_decrypt_aad_len (global_to_module[8565:8558]),
    .\module_to_global.chacha20poly1305_decrypt_axis_in (global_to_module[7542:7397]),
    .\module_to_global.chacha20poly1305_decrypt_axis_out_ready (global_to_module[9269]),
    .\module_to_global.chacha20poly1305_decrypt_key (global_to_module[7799:7544]),
    .\module_to_global.chacha20poly1305_decrypt_nonce (global_to_module[7895:7800]),
    .\module_to_global.decrypt_m_axis_tdata (decrypt_m_axis_tdata),
    .\module_to_global.decrypt_m_axis_tkeep (decrypt_m_axis_tkeep),
    .\module_to_global.decrypt_m_axis_tlast (decrypt_m_axis_tlast),
    .\module_to_global.decrypt_m_axis_tvalid (decrypt_m_axis_tvalid),
    .\module_to_global.decrypt_m_verified (decrypt_m_verified),
    .\module_to_global.decrypt_s_axis_tready (decrypt_s_axis_tready)
  );
  decrypt_dataflow_0clk_fc74e538 decrypt_dataflow_0clk_fc74e538 (
    .\global_to_module.chacha20_decrypt_axis_in_ready (global_to_module[8155]),
    .\global_to_module.chacha20_decrypt_axis_out (global_to_module[9118:8973]),
    .\global_to_module.chacha20_decrypt_poly_key (global_to_module[8152:7896]),
    .\global_to_module.chacha20poly1305_decrypt_aad (global_to_module[8557:8302]),
    .\global_to_module.chacha20poly1305_decrypt_aad_len (global_to_module[8565:8558]),
    .\global_to_module.chacha20poly1305_decrypt_axis_in (global_to_module[7542:7397]),
    .\global_to_module.chacha20poly1305_decrypt_axis_out_ready (global_to_module[9269]),
    .\global_to_module.chacha20poly1305_decrypt_key (global_to_module[7799:7544]),
    .\global_to_module.chacha20poly1305_decrypt_nonce (global_to_module[7895:7800]),
    .\global_to_module.poly1305_mac_decrypt_auth_tag (global_to_module[8971:8843]),
    .\global_to_module.poly1305_mac_decrypt_data_in_ready (global_to_module[8712]),
    .\global_to_module.poly1305_mac_decrypt_key_ready (global_to_module[8153]),
    .\global_to_module.poly1305_verify_auth_tag_ready (global_to_module[8842]),
    .\global_to_module.poly1305_verify_calc_tag_ready (global_to_module[8972]),
    .\global_to_module.poly1305_verify_tags_match (global_to_module[9121:9120]),
    .\global_to_module.prep_auth_data_decrypt_axis_in_ready (global_to_module[8154]),
    .\global_to_module.prep_auth_data_decrypt_axis_out (global_to_module[8711:8566]),
    .\global_to_module.strip_auth_tag_auth_tag_out (global_to_module[8841:8713]),
    .\global_to_module.strip_auth_tag_axis_in_ready (global_to_module[7543]),
    .\global_to_module.strip_auth_tag_axis_out (global_to_module[8301:8156]),
    .\global_to_module.wait_to_verify_axis_in_ready (global_to_module[9119]),
    .\global_to_module.wait_to_verify_axis_out (global_to_module[9268:9123]),
    .\global_to_module.wait_to_verify_is_verified_out (global_to_module[9270]),
    .\global_to_module.wait_to_verify_verify_bit_ready (global_to_module[9122]),
    .\module_to_global.chacha20_decrypt_axis_in (global_to_module[3911:3766]),
    .\module_to_global.chacha20_decrypt_axis_out_ready (global_to_module[3913]),
    .\module_to_global.chacha20_decrypt_key (global_to_module[3669:3414]),
    .\module_to_global.chacha20_decrypt_nonce (global_to_module[3765:3670]),
    .\module_to_global.chacha20_decrypt_poly_key_ready (global_to_module[3912]),
    .\module_to_global.chacha20poly1305_decrypt_axis_in_ready (global_to_module[146]),
    .\module_to_global.chacha20poly1305_decrypt_axis_out (global_to_module[908:763]),
    .\module_to_global.chacha20poly1305_decrypt_is_verified_out (global_to_module[910]),
    .\module_to_global.poly1305_mac_decrypt_auth_tag_ready (global_to_module[6077]),
    .\module_to_global.poly1305_mac_decrypt_data_in (global_to_module[6076:5931]),
    .\module_to_global.poly1305_mac_decrypt_key (global_to_module[5930:5674]),
    .\module_to_global.poly1305_verify_auth_tag (global_to_module[6528:6400]),
    .\module_to_global.poly1305_verify_calc_tag (global_to_module[6657:6529]),
    .\module_to_global.poly1305_verify_tags_match_ready (global_to_module[6658]),
    .\module_to_global.prep_auth_data_decrypt_aad (global_to_module[4748:4493]),
    .\module_to_global.prep_auth_data_decrypt_aad_len (global_to_module[4756:4749]),
    .\module_to_global.prep_auth_data_decrypt_axis_in (global_to_module[4902:4757]),
    .\module_to_global.prep_auth_data_decrypt_axis_out_ready (global_to_module[4903]),
    .\module_to_global.strip_auth_tag_auth_tag_out_ready (global_to_module[6806]),
    .\module_to_global.strip_auth_tag_axis_in (global_to_module[6804:6659]),
    .\module_to_global.strip_auth_tag_axis_out_ready (global_to_module[6805]),
    .\module_to_global.wait_to_verify_axis_in (global_to_module[7246:7101]),
    .\module_to_global.wait_to_verify_axis_out_ready (global_to_module[7396]),
    .\module_to_global.wait_to_verify_verify_bit (global_to_module[7395:7394])
  );
  poly1305_mac_decrypt_0clk_a460be28 poly1305_mac_decrypt_0clk_a460be28 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_mac_decrypt_auth_tag_ready (global_to_module[6077]),
    .\global_to_module.poly1305_mac_decrypt_compute_in_ready (global_to_module[6399]),
    .\global_to_module.poly1305_mac_decrypt_compute_out (global_to_module[6398:6078]),
    .\global_to_module.poly1305_mac_decrypt_data_in (global_to_module[6076:5931]),
    .\global_to_module.poly1305_mac_decrypt_key (global_to_module[5930:5674]),
    .\module_to_global.poly1305_mac_decrypt_auth_tag (global_to_module[8971:8843]),
    .\module_to_global.poly1305_mac_decrypt_compute_in (global_to_module[5672:4904]),
    .\module_to_global.poly1305_mac_decrypt_compute_out_ready (global_to_module[5673]),
    .\module_to_global.poly1305_mac_decrypt_data_in_ready (global_to_module[8712]),
    .\module_to_global.poly1305_mac_decrypt_key_ready (global_to_module[8153])
  );
  poly1305_mac_decrypt_compute_0clk_31cfddb2 poly1305_mac_decrypt_compute_0clk_31cfddb2 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_mac_decrypt_compute_in (global_to_module[5672:4904]),
    .\global_to_module.poly1305_mac_decrypt_compute_out_ready (global_to_module[5673]),
    .\module_to_global.poly1305_mac_decrypt_compute_in_ready (global_to_module[6399]),
    .\module_to_global.poly1305_mac_decrypt_compute_out (global_to_module[6398:6078])
  );
  poly1305_verify_decrypt_0clk_08de2a73 poly1305_verify_decrypt_0clk_08de2a73 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.poly1305_verify_auth_tag (global_to_module[6528:6400]),
    .\global_to_module.poly1305_verify_calc_tag (global_to_module[6657:6529]),
    .\global_to_module.poly1305_verify_tags_match_ready (global_to_module[6658]),
    .\module_to_global.poly1305_verify_auth_tag_ready (global_to_module[8842]),
    .\module_to_global.poly1305_verify_calc_tag_ready (global_to_module[8972]),
    .\module_to_global.poly1305_verify_tags_match (global_to_module[9121:9120])
  );
  prep_auth_data_decrypt_0clk_4a74e401 prep_auth_data_decrypt_0clk_4a74e401 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.prep_auth_data_decrypt_aad (global_to_module[4748:4493]),
    .\global_to_module.prep_auth_data_decrypt_aad_len (global_to_module[4756:4749]),
    .\global_to_module.prep_auth_data_decrypt_axis_in (global_to_module[4902:4757]),
    .\global_to_module.prep_auth_data_decrypt_axis_out_ready (global_to_module[4903]),
    .\module_to_global.prep_auth_data_decrypt_axis_in_ready (global_to_module[8154]),
    .\module_to_global.prep_auth_data_decrypt_axis_out (global_to_module[8711:8566])
  );
  strip_auth_tag_0clk_69e380ac strip_auth_tag_0clk_69e380ac (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.strip_auth_tag_auth_tag_out_ready (global_to_module[6806]),
    .\global_to_module.strip_auth_tag_axis_in (global_to_module[6804:6659]),
    .\global_to_module.strip_auth_tag_axis_out_ready (global_to_module[6805]),
    .\module_to_global.strip_auth_tag_auth_tag_out (global_to_module[8841:8713]),
    .\module_to_global.strip_auth_tag_axis_in_ready (global_to_module[7543]),
    .\module_to_global.strip_auth_tag_axis_out (global_to_module[8301:8156])
  );
  clk_cross_verify_fifo_fifo verify_fifo_fifo (
    .in_clk(clk_80p0),
    .in_clk_en(module_to_global[6047]),
    .out_clk(clk_80p0),
    .out_clk_en(module_to_global[6195]),
    .\rd_return_output.data (global_to_module[7098:6954]),
    .\rd_return_output.valid (global_to_module[7099]),
    .read_enable(module_to_global[6196]),
    .\wr_return_output.ready (global_to_module[6807]),
    .write_data(module_to_global[6192:6048]),
    .write_enable(module_to_global[6193])
  );
  verify_fifo_rd_stream_out_0clk_6f2c5aad verify_fifo_rd_stream_out_0clk_6f2c5aad (
    .clock_enable(1'h1),
    .\global_to_module.verify_fifo_fifo_read_1_return_output (global_to_module[7099:6954]),
    .\global_to_module.verify_fifo_out_ready (global_to_module[7100]),
    .\module_to_global.verify_fifo_fifo_read_1_clock_enable (module_to_global[6195]),
    .\module_to_global.verify_fifo_fifo_read_1_read_enable (module_to_global[6196]),
    .\module_to_global.verify_fifo_out (global_to_module[7393:7248])
  );
  verify_fifo_wr_stream_in_0clk_a5a1cd4e verify_fifo_wr_stream_in_0clk_a5a1cd4e (
    .clock_enable(1'h1),
    .\global_to_module.verify_fifo_fifo_write_1_return_output (global_to_module[6807]),
    .\global_to_module.verify_fifo_in (global_to_module[6953:6808]),
    .\module_to_global.verify_fifo_fifo_write_1_clock_enable (module_to_global[6047]),
    .\module_to_global.verify_fifo_fifo_write_1_write_data (module_to_global[6192:6048]),
    .\module_to_global.verify_fifo_fifo_write_1_write_enable (module_to_global[6193]),
    .\module_to_global.verify_fifo_in_ready (global_to_module[7247])
  );
  wait_to_verify_0clk_9d359dd9 wait_to_verify_0clk_9d359dd9 (
    .clk(clk_80p0),
    .clock_enable(1'h1),
    .\global_to_module.verify_fifo_in_ready (global_to_module[7247]),
    .\global_to_module.verify_fifo_out (global_to_module[7393:7248]),
    .\global_to_module.wait_to_verify_axis_in (global_to_module[7246:7101]),
    .\global_to_module.wait_to_verify_axis_out_ready (global_to_module[7396]),
    .\global_to_module.wait_to_verify_verify_bit (global_to_module[7395:7394]),
    .\module_to_global.verify_fifo_in (global_to_module[6953:6808]),
    .\module_to_global.verify_fifo_out_ready (global_to_module[7100]),
    .\module_to_global.wait_to_verify_axis_in_ready (global_to_module[9119]),
    .\module_to_global.wait_to_verify_axis_out (global_to_module[9268:9123]),
    .\module_to_global.wait_to_verify_is_verified_out (global_to_module[9270]),
    .\module_to_global.wait_to_verify_verify_bit_ready (global_to_module[9122])
  );
  assign clk_cross_verify_fifo_fifo_return_output = global_to_module[7099:6954];
  assign { global_to_module[909], global_to_module[762:147], global_to_module[145:0] } = { decrypt_m_axis_tready, decrypt_aad_len, decrypt_aad, decrypt_nonce, decrypt_key, decrypt_s_axis_tvalid, decrypt_s_axis_tlast, decrypt_s_axis_tkeep, decrypt_s_axis_tdata };
  assign { module_to_global[8657:6197], module_to_global[6194], module_to_global[6046:0] } = { global_to_module[910], global_to_module[7396], global_to_module[908:763], global_to_module[6658], global_to_module[7395:7394], global_to_module[3913], global_to_module[7246:7101], global_to_module[6077], global_to_module[6657:6529], global_to_module[6806], global_to_module[6528:6400], global_to_module[4903], global_to_module[6076:5931], global_to_module[4756:4493], global_to_module[6805], global_to_module[3911:3766], global_to_module[4902:4757], global_to_module[3912], global_to_module[5930:5674], global_to_module[3765:3414], global_to_module[146], global_to_module[6804:6659], global_to_module[9270], global_to_module[7100], global_to_module[9122], global_to_module[9268:9123], global_to_module[9119], global_to_module[6953:6808], global_to_module[7393:7247], global_to_module[8841:8713], global_to_module[8301:8156], global_to_module[7543], global_to_module[9121:9120], global_to_module[8972], global_to_module[8842], global_to_module[5673:4904], global_to_module[8971:8843], global_to_module[8712], global_to_module[8153], global_to_module[6399:6078], global_to_module[8711:8566], global_to_module[8154], global_to_module[3413], global_to_module[2834:1873], global_to_module[9118:8973], global_to_module[8152:7896], global_to_module[8155], global_to_module[4492:3915], global_to_module[1871:911], global_to_module[1872], global_to_module[3914], global_to_module[2835], global_to_module[3412:2836], decrypt_m_verified, global_to_module[9269], decrypt_m_axis_tvalid, decrypt_m_axis_tlast, decrypt_m_axis_tkeep, decrypt_m_axis_tdata, global_to_module[8565:8302], global_to_module[7895:7544], decrypt_s_axis_tready, global_to_module[7542:7397] };
endmodule

module chacha20poly1305_decrypt_io_wires_0clk_c89b169c(\global_to_module.decrypt_s_axis_tdata , \global_to_module.decrypt_s_axis_tkeep , \global_to_module.decrypt_s_axis_tlast , \global_to_module.decrypt_s_axis_tvalid , \global_to_module.chacha20poly1305_decrypt_axis_in_ready , \global_to_module.decrypt_key , \global_to_module.decrypt_nonce , \global_to_module.decrypt_aad , \global_to_module.decrypt_aad_len , \global_to_module.chacha20poly1305_decrypt_axis_out , \global_to_module.decrypt_m_axis_tready , \global_to_module.chacha20poly1305_decrypt_is_verified_out , \module_to_global.chacha20poly1305_decrypt_axis_in , \module_to_global.decrypt_s_axis_tready , \module_to_global.chacha20poly1305_decrypt_key , \module_to_global.chacha20poly1305_decrypt_nonce , \module_to_global.chacha20poly1305_decrypt_aad , \module_to_global.chacha20poly1305_decrypt_aad_len , \module_to_global.decrypt_m_axis_tdata , \module_to_global.decrypt_m_axis_tkeep , \module_to_global.decrypt_m_axis_tlast 
, \module_to_global.decrypt_m_axis_tvalid , \module_to_global.chacha20poly1305_decrypt_axis_out_ready , \module_to_global.decrypt_m_verified );
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_c628_return_output;
  wire [127:0] for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_c628_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output;
  wire [15:0] for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_4ba5_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_7f6e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_465f_return_output;
  wire [95:0] for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_465f_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_124d_return_output;
  wire [255:0] for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_124d_x;
  input \global_to_module.chacha20poly1305_decrypt_axis_in_ready ;
  wire \global_to_module.chacha20poly1305_decrypt_axis_in_ready ;
  input [145:0] \global_to_module.chacha20poly1305_decrypt_axis_out ;
  wire [145:0] \global_to_module.chacha20poly1305_decrypt_axis_out ;
  input \global_to_module.chacha20poly1305_decrypt_is_verified_out ;
  wire \global_to_module.chacha20poly1305_decrypt_is_verified_out ;
  input [255:0] \global_to_module.decrypt_aad ;
  wire [255:0] \global_to_module.decrypt_aad ;
  input [7:0] \global_to_module.decrypt_aad_len ;
  wire [7:0] \global_to_module.decrypt_aad_len ;
  input [255:0] \global_to_module.decrypt_key ;
  wire [255:0] \global_to_module.decrypt_key ;
  input \global_to_module.decrypt_m_axis_tready ;
  wire \global_to_module.decrypt_m_axis_tready ;
  input [95:0] \global_to_module.decrypt_nonce ;
  wire [95:0] \global_to_module.decrypt_nonce ;
  input [127:0] \global_to_module.decrypt_s_axis_tdata ;
  wire [127:0] \global_to_module.decrypt_s_axis_tdata ;
  input [15:0] \global_to_module.decrypt_s_axis_tkeep ;
  wire [15:0] \global_to_module.decrypt_s_axis_tkeep ;
  input \global_to_module.decrypt_s_axis_tlast ;
  wire \global_to_module.decrypt_s_axis_tlast ;
  input \global_to_module.decrypt_s_axis_tvalid ;
  wire \global_to_module.decrypt_s_axis_tvalid ;
  output [255:0] \module_to_global.chacha20poly1305_decrypt_aad ;
  wire [255:0] \module_to_global.chacha20poly1305_decrypt_aad ;
  output [7:0] \module_to_global.chacha20poly1305_decrypt_aad_len ;
  wire [7:0] \module_to_global.chacha20poly1305_decrypt_aad_len ;
  output [145:0] \module_to_global.chacha20poly1305_decrypt_axis_in ;
  wire [145:0] \module_to_global.chacha20poly1305_decrypt_axis_in ;
  output \module_to_global.chacha20poly1305_decrypt_axis_out_ready ;
  wire \module_to_global.chacha20poly1305_decrypt_axis_out_ready ;
  output [255:0] \module_to_global.chacha20poly1305_decrypt_key ;
  wire [255:0] \module_to_global.chacha20poly1305_decrypt_key ;
  output [95:0] \module_to_global.chacha20poly1305_decrypt_nonce ;
  wire [95:0] \module_to_global.chacha20poly1305_decrypt_nonce ;
  output [127:0] \module_to_global.decrypt_m_axis_tdata ;
  wire [127:0] \module_to_global.decrypt_m_axis_tdata ;
  output [15:0] \module_to_global.decrypt_m_axis_tkeep ;
  wire [15:0] \module_to_global.decrypt_m_axis_tkeep ;
  output \module_to_global.decrypt_m_axis_tlast ;
  wire \module_to_global.decrypt_m_axis_tlast ;
  output \module_to_global.decrypt_m_axis_tvalid ;
  wire \module_to_global.decrypt_m_axis_tvalid ;
  output \module_to_global.decrypt_m_verified ;
  wire \module_to_global.decrypt_m_verified ;
  output \module_to_global.decrypt_s_axis_tready ;
  wire \module_to_global.decrypt_s_axis_tready ;
  const_sr_0_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_80_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_88_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_96_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_104_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_112_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_120_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_8_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_16_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_24_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_32_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_40_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_48_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_56_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_64_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_72_uint128_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_c628 (
    .return_output(for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_c628_return_output),
    .x(\global_to_module.decrypt_s_axis_tdata )
  );
  const_sr_0_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_10_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_11_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_12_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_13_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_14_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_15_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_1_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_2_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_3_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_4_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_5_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_6_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_7_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_8_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_9_uint16_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_4ba5 (
    .return_output(for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output),
    .x(\global_to_module.decrypt_s_axis_tkeep )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_7f6e (
    .return_output(for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output),
    .x(\global_to_module.decrypt_key )
  );
  const_sr_0_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_80_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_88_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_8_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_16_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_24_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_32_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_40_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_48_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_56_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_64_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_72_uint96_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_465f (
    .return_output(for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_465f_return_output),
    .x(\global_to_module.decrypt_nonce )
  );
  const_sr_0_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_124d (
    .return_output(for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_124d_return_output),
    .x(\global_to_module.decrypt_aad )
  );
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_c628_x = \global_to_module.decrypt_s_axis_tdata ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_4ba5_x = \global_to_module.decrypt_s_axis_tkeep ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_7f6e_x = \global_to_module.decrypt_key ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_465f_x = \global_to_module.decrypt_nonce ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_124d_x = \global_to_module.decrypt_aad ;
  assign \module_to_global.chacha20poly1305_decrypt_aad  = { for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0], for_chacha20poly1305_decrypt_h_l68_c34_9821_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l68_c165_124d_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_decrypt_aad_len  = \global_to_module.decrypt_aad_len ;
  assign \module_to_global.chacha20poly1305_decrypt_axis_in  = { \global_to_module.decrypt_s_axis_tvalid , \global_to_module.decrypt_s_axis_tlast , for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_1_const_sr_1_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_2_const_sr_2_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_3_const_sr_3_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_4_const_sr_4_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_5_const_sr_5_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_6_const_sr_6_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_7_const_sr_7_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_8_const_sr_8_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_9_const_sr_9_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_10_const_sr_10_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_11_const_sr_11_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_12_const_sr_12_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_13_const_sr_13_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_14_const_sr_14_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l62_c29_6c47_iter_15_const_sr_15_chacha20poly1305_decrypt_h_l62_c155_4ba5_return_output[0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0], for_chacha20poly1305_decrypt_h_l61_c34_0524_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l61_c180_c628_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_decrypt_axis_out_ready  = \global_to_module.decrypt_m_axis_tready ;
  assign \module_to_global.chacha20poly1305_decrypt_key  = { for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_12_const_sr_96_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_13_const_sr_104_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_14_const_sr_112_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_15_const_sr_120_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_16_const_sr_128_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_17_const_sr_136_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_18_const_sr_144_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_19_const_sr_152_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_20_const_sr_160_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_21_const_sr_168_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_22_const_sr_176_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_23_const_sr_184_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_24_const_sr_192_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_25_const_sr_200_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_26_const_sr_208_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_27_const_sr_216_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_28_const_sr_224_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_29_const_sr_232_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_30_const_sr_240_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0], for_chacha20poly1305_decrypt_h_l66_c34_dc3d_iter_31_const_sr_248_chacha20poly1305_decrypt_h_l66_c165_7f6e_return_output[7:0] };
  assign \module_to_global.chacha20poly1305_decrypt_nonce  = { for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_0_const_sr_0_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_1_const_sr_8_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_2_const_sr_16_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_3_const_sr_24_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_4_const_sr_32_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_5_const_sr_40_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_6_const_sr_48_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_7_const_sr_56_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_8_const_sr_64_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_9_const_sr_72_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_10_const_sr_80_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0], for_chacha20poly1305_decrypt_h_l67_c34_2906_iter_11_const_sr_88_chacha20poly1305_decrypt_h_l67_c167_465f_return_output[7:0] };
  assign \module_to_global.decrypt_m_axis_tdata  = { \global_to_module.chacha20poly1305_decrypt_axis_out [7:0], \global_to_module.chacha20poly1305_decrypt_axis_out [15:8], \global_to_module.chacha20poly1305_decrypt_axis_out [23:16], \global_to_module.chacha20poly1305_decrypt_axis_out [31:24], \global_to_module.chacha20poly1305_decrypt_axis_out [39:32], \global_to_module.chacha20poly1305_decrypt_axis_out [47:40], \global_to_module.chacha20poly1305_decrypt_axis_out [55:48], \global_to_module.chacha20poly1305_decrypt_axis_out [63:56], \global_to_module.chacha20poly1305_decrypt_axis_out [71:64], \global_to_module.chacha20poly1305_decrypt_axis_out [79:72], \global_to_module.chacha20poly1305_decrypt_axis_out [87:80], \global_to_module.chacha20poly1305_decrypt_axis_out [95:88], \global_to_module.chacha20poly1305_decrypt_axis_out [103:96], \global_to_module.chacha20poly1305_decrypt_axis_out [111:104], \global_to_module.chacha20poly1305_decrypt_axis_out [119:112], \global_to_module.chacha20poly1305_decrypt_axis_out [127:120] };
  assign \module_to_global.decrypt_m_axis_tkeep  = { \global_to_module.chacha20poly1305_decrypt_axis_out [128], \global_to_module.chacha20poly1305_decrypt_axis_out [129], \global_to_module.chacha20poly1305_decrypt_axis_out [130], \global_to_module.chacha20poly1305_decrypt_axis_out [131], \global_to_module.chacha20poly1305_decrypt_axis_out [132], \global_to_module.chacha20poly1305_decrypt_axis_out [133], \global_to_module.chacha20poly1305_decrypt_axis_out [134], \global_to_module.chacha20poly1305_decrypt_axis_out [135], \global_to_module.chacha20poly1305_decrypt_axis_out [136], \global_to_module.chacha20poly1305_decrypt_axis_out [137], \global_to_module.chacha20poly1305_decrypt_axis_out [138], \global_to_module.chacha20poly1305_decrypt_axis_out [139], \global_to_module.chacha20poly1305_decrypt_axis_out [140], \global_to_module.chacha20poly1305_decrypt_axis_out [141], \global_to_module.chacha20poly1305_decrypt_axis_out [142], \global_to_module.chacha20poly1305_decrypt_axis_out [143] };
  assign \module_to_global.decrypt_m_axis_tlast  = \global_to_module.chacha20poly1305_decrypt_axis_out [144];
  assign \module_to_global.decrypt_m_axis_tvalid  = \global_to_module.chacha20poly1305_decrypt_axis_out [145];
  assign \module_to_global.decrypt_m_verified  = \global_to_module.chacha20poly1305_decrypt_is_verified_out ;
  assign \module_to_global.decrypt_s_axis_tready  = \global_to_module.chacha20poly1305_decrypt_axis_in_ready ;
endmodule

module clamp_0clk_295015b8(\r.bytes , \return_output.bytes );
  wire [7:0] bin_op_and_poly1305_h_l57_c5_6e43_left;
  wire [7:0] bin_op_and_poly1305_h_l57_c5_6e43_return_output;
  wire [3:0] bin_op_and_poly1305_h_l57_c5_6e43_right;
  wire [7:0] bin_op_and_poly1305_h_l58_c5_bb7f_left;
  wire [7:0] bin_op_and_poly1305_h_l58_c5_bb7f_return_output;
  wire [3:0] bin_op_and_poly1305_h_l58_c5_bb7f_right;
  wire [7:0] bin_op_and_poly1305_h_l59_c5_2f1f_left;
  wire [7:0] bin_op_and_poly1305_h_l59_c5_2f1f_return_output;
  wire [3:0] bin_op_and_poly1305_h_l59_c5_2f1f_right;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_85a1_left;
  wire [7:0] bin_op_and_poly1305_h_l60_c5_85a1_return_output;
  wire [3:0] bin_op_and_poly1305_h_l60_c5_85a1_right;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_4441_left;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_4441_return_output;
  wire [7:0] bin_op_and_poly1305_h_l61_c5_4441_right;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_4419_left;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_4419_return_output;
  wire [7:0] bin_op_and_poly1305_h_l62_c5_4419_right;
  wire [7:0] bin_op_and_poly1305_h_l63_c5_7683_left;
  wire [7:0] bin_op_and_poly1305_h_l63_c5_7683_return_output;
  wire [7:0] bin_op_and_poly1305_h_l63_c5_7683_right;
  input [127:0] \r.bytes ;
  wire [127:0] \r.bytes ;
  output [127:0] \return_output.bytes ;
  wire [127:0] \return_output.bytes ;
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l57_c5_6e43 (
    .left(\r.bytes [103:96]),
    .return_output(bin_op_and_poly1305_h_l57_c5_6e43_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l58_c5_bb7f (
    .left(\r.bytes [71:64]),
    .return_output(bin_op_and_poly1305_h_l58_c5_bb7f_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l59_c5_2f1f (
    .left(\r.bytes [39:32]),
    .return_output(bin_op_and_poly1305_h_l59_c5_2f1f_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint4_t_0clk_de264c78 bin_op_and_poly1305_h_l60_c5_85a1 (
    .left(\r.bytes [7:0]),
    .return_output(bin_op_and_poly1305_h_l60_c5_85a1_return_output),
    .right(4'hf)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l61_c5_4441 (
    .left(\r.bytes [95:88]),
    .return_output(bin_op_and_poly1305_h_l61_c5_4441_return_output),
    .right(8'hfc)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l62_c5_4419 (
    .left(\r.bytes [63:56]),
    .return_output(bin_op_and_poly1305_h_l62_c5_4419_return_output),
    .right(8'hfc)
  );
  bin_op_and_uint8_t_uint8_t_0clk_de264c78 bin_op_and_poly1305_h_l63_c5_7683 (
    .left(\r.bytes [31:24]),
    .return_output(bin_op_and_poly1305_h_l63_c5_7683_return_output),
    .right(8'hfc)
  );
  assign bin_op_and_poly1305_h_l57_c5_6e43_left = \r.bytes [103:96];
  assign bin_op_and_poly1305_h_l57_c5_6e43_right = 4'hf;
  assign bin_op_and_poly1305_h_l58_c5_bb7f_left = \r.bytes [71:64];
  assign bin_op_and_poly1305_h_l58_c5_bb7f_right = 4'hf;
  assign bin_op_and_poly1305_h_l59_c5_2f1f_left = \r.bytes [39:32];
  assign bin_op_and_poly1305_h_l59_c5_2f1f_right = 4'hf;
  assign bin_op_and_poly1305_h_l60_c5_85a1_left = \r.bytes [7:0];
  assign bin_op_and_poly1305_h_l60_c5_85a1_right = 4'hf;
  assign bin_op_and_poly1305_h_l61_c5_4441_left = \r.bytes [95:88];
  assign bin_op_and_poly1305_h_l61_c5_4441_right = 8'hfc;
  assign bin_op_and_poly1305_h_l62_c5_4419_left = \r.bytes [63:56];
  assign bin_op_and_poly1305_h_l62_c5_4419_right = 8'hfc;
  assign bin_op_and_poly1305_h_l63_c5_7683_left = \r.bytes [31:24];
  assign bin_op_and_poly1305_h_l63_c5_7683_right = 8'hfc;
  assign \return_output.bytes  = { \r.bytes [127:104], bin_op_and_poly1305_h_l57_c5_6e43_return_output, bin_op_and_poly1305_h_l61_c5_4441_return_output, \r.bytes [87:72], bin_op_and_poly1305_h_l58_c5_bb7f_return_output, bin_op_and_poly1305_h_l62_c5_4419_return_output, \r.bytes [55:40], bin_op_and_poly1305_h_l59_c5_2f1f_return_output, bin_op_and_poly1305_h_l63_c5_7683_return_output, \r.bytes [23:8], bin_op_and_poly1305_h_l60_c5_85a1_return_output };
endmodule

module clk_cross_verify_fifo_fifo(in_clk, in_clk_en, write_data, write_enable, out_clk, out_clk_en, read_enable, \wr_return_output.ready , \rd_return_output.data , \rd_return_output.valid );
  wire _0_;
  wire _1_;
  wire [144:0] din_slv;
  wire [144:0] dout_slv;
  input in_clk;
  wire in_clk;
  input in_clk_en;
  wire in_clk_en;
  input out_clk;
  wire out_clk;
  input out_clk_en;
  wire out_clk_en;
  output [144:0] \rd_return_output.data ;
  wire [144:0] \rd_return_output.data ;
  output \rd_return_output.valid ;
  wire \rd_return_output.valid ;
  input read_enable;
  wire read_enable;
  output \wr_return_output.ready ;
  wire \wr_return_output.ready ;
  input [144:0] write_data;
  wire [144:0] write_data;
  input write_enable;
  wire write_enable;
  assign _0_ = write_enable & in_clk_en;
  assign _1_ = read_enable & out_clk_en;
  pipelinec_fifo_fwft_145_7 pipelinec_fifo_fwft_inst (
    .clk(in_clk),
    .data_in({ write_data[144], write_data[128], write_data[129], write_data[130], write_data[131], write_data[132], write_data[133], write_data[134], write_data[135], write_data[136], write_data[137], write_data[138], write_data[139], write_data[140], write_data[141], write_data[142], write_data[143], write_data[7:0], write_data[15:8], write_data[23:16], write_data[31:24], write_data[39:32], write_data[47:40], write_data[55:48], write_data[63:56], write_data[71:64], write_data[79:72], write_data[87:80], write_data[95:88], write_data[103:96], write_data[111:104], write_data[119:112], write_data[127:120] }),
    .data_out(dout_slv),
    .ready_in(_1_),
    .ready_out(\wr_return_output.ready ),
    .valid_in(_0_),
    .valid_out(\rd_return_output.valid )
  );
  assign din_slv = { write_data[144], write_data[128], write_data[129], write_data[130], write_data[131], write_data[132], write_data[133], write_data[134], write_data[135], write_data[136], write_data[137], write_data[138], write_data[139], write_data[140], write_data[141], write_data[142], write_data[143], write_data[7:0], write_data[15:8], write_data[23:16], write_data[31:24], write_data[39:32], write_data[47:40], write_data[55:48], write_data[63:56], write_data[71:64], write_data[79:72], write_data[87:80], write_data[95:88], write_data[103:96], write_data[111:104], write_data[119:112], write_data[127:120] };
  assign \rd_return_output.data  = { dout_slv[144], dout_slv[128], dout_slv[129], dout_slv[130], dout_slv[131], dout_slv[132], dout_slv[133], dout_slv[134], dout_slv[135], dout_slv[136], dout_slv[137], dout_slv[138], dout_slv[139], dout_slv[140], dout_slv[141], dout_slv[142], dout_slv[143], dout_slv[7:0], dout_slv[15:8], dout_slv[23:16], dout_slv[31:24], dout_slv[39:32], dout_slv[47:40], dout_slv[55:48], dout_slv[63:56], dout_slv[71:64], dout_slv[79:72], dout_slv[87:80], dout_slv[95:88], dout_slv[103:96], dout_slv[111:104], dout_slv[119:112], dout_slv[127:120] };
endmodule

module const_sr_0_uint128_t_0clk_de264c78(x, return_output);
  wire [255:0] \2974.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2974.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint16_t_0clk_de264c78(x, return_output);
  wire [31:0] \3278.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3278.read_pipe  = { 16'hxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint256_t_0clk_de264c78(x, return_output);
  wire [511:0] \3582.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3582.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint320_t_0clk_de264c78(x, return_output);
  wire [639:0] \21256.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21256.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint8_t_0clk_de264c78(x, return_output);
  wire [15:0] \17172.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \17172.read_pipe  = { 8'hxx, x };
  assign return_output = x;
endmodule

module const_sr_0_uint96_t_0clk_de264c78(x, return_output);
  wire [191:0] \4190.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4190.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = x;
endmodule

module const_sr_104_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103" *)
  wire [255:0] \3221.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3221.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 104'h00000000000000000000000000, x[127:104] };
endmodule

module const_sr_104_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103" *)
  wire [511:0] \3829.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3829.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 104'h00000000000000000000000000, x[255:104] };
endmodule

module const_sr_10_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9" *)
  wire [31:0] \3468.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3468.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 10'h000, x[15:10] };
endmodule

module const_sr_112_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111" *)
  wire [255:0] \3240.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3240.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 112'h0000000000000000000000000000, x[127:112] };
endmodule

module const_sr_112_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111" *)
  wire [511:0] \3848.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3848.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 112'h0000000000000000000000000000, x[255:112] };
endmodule

module const_sr_11_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10" *)
  wire [31:0] \3487.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3487.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 11'h000, x[15:11] };
endmodule

module const_sr_120_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119" *)
  wire [255:0] \3259.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3259.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 120'h000000000000000000000000000000, x[127:120] };
endmodule

module const_sr_120_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119" *)
  wire [511:0] \3867.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3867.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 120'h000000000000000000000000000000, x[255:120] };
endmodule

module const_sr_128_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [511:0] \3886.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3886.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 128'h00000000000000000000000000000000, x[255:128] };
endmodule

module const_sr_128_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [639:0] \21294.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21294.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 128'h00000000000000000000000000000000, x[319:128] };
endmodule

module const_sr_12_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11" *)
  wire [31:0] \3506.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3506.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 12'h000, x[15:12] };
endmodule

module const_sr_136_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135" *)
  wire [511:0] \3905.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3905.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 136'h0000000000000000000000000000000000, x[255:136] };
endmodule

module const_sr_13_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12" *)
  wire [31:0] \3525.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3525.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 13'h0000, x[15:13] };
endmodule

module const_sr_144_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143" *)
  wire [511:0] \3924.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3924.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 144'h000000000000000000000000000000000000, x[255:144] };
endmodule

module const_sr_14_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13" *)
  wire [31:0] \3544.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3544.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 14'h0000, x[15:14] };
endmodule

module const_sr_152_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151" *)
  wire [511:0] \3943.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3943.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 152'h00000000000000000000000000000000000000, x[255:152] };
endmodule

module const_sr_15_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14" *)
  wire [31:0] \3563.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3563.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 15'h0000, x[15] };
endmodule

module const_sr_160_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159" *)
  wire [511:0] \3962.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3962.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 160'h0000000000000000000000000000000000000000, x[255:160] };
endmodule

module const_sr_168_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167" *)
  wire [511:0] \3981.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3981.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 168'h000000000000000000000000000000000000000000, x[255:168] };
endmodule

module const_sr_16_int32_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [63:0] \19750.read_pipe ;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [31:0] x;
  wire [31:0] x;
  assign \19750.read_pipe  = { 32'hxxxxxxxx, x };
  assign return_output = { x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31], x[31:16] };
endmodule

module const_sr_16_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [255:0] \3012.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3012.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[127:16] };
endmodule

module const_sr_16_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \17324.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \17324.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_16_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [511:0] \3620.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3620.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[255:16] };
endmodule

module const_sr_16_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \17210.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \17210.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_16_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [191:0] \4228.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4228.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 16'h0000, x[95:16] };
endmodule

module const_sr_176_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175" *)
  wire [511:0] \4000.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4000.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 176'h00000000000000000000000000000000000000000000, x[255:176] };
endmodule

module const_sr_184_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183" *)
  wire [511:0] \4019.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4019.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 184'h0000000000000000000000000000000000000000000000, x[255:184] };
endmodule

module const_sr_192_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [511:0] \4038.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4038.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 192'h000000000000000000000000000000000000000000000000, x[255:192] };
endmodule

module const_sr_192_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [639:0] \21313.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21313.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 192'h000000000000000000000000000000000000000000000000, x[319:192] };
endmodule

module const_sr_1_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0" *)
  wire [31:0] \3297.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3297.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 1'h0, x[15:1] };
endmodule

module const_sr_1_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0" *)
  wire [15:0] \19633.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \19633.read_pipe  = { 8'hxx, x };
  assign return_output = { 1'h0, x[7:1] };
endmodule

module const_sr_200_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199" *)
  wire [511:0] \4057.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4057.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 200'h00000000000000000000000000000000000000000000000000, x[255:200] };
endmodule

module const_sr_208_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207" *)
  wire [511:0] \4076.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4076.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 208'h0000000000000000000000000000000000000000000000000000, x[255:208] };
endmodule

module const_sr_216_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215" *)
  wire [511:0] \4095.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4095.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 216'h000000000000000000000000000000000000000000000000000000, x[255:216] };
endmodule

module const_sr_224_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223" *)
  wire [511:0] \4114.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4114.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 224'h00000000000000000000000000000000000000000000000000000000, x[255:224] };
endmodule

module const_sr_232_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231" *)
  wire [511:0] \4133.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4133.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 232'h0000000000000000000000000000000000000000000000000000000000, x[255:232] };
endmodule

module const_sr_240_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239" *)
  wire [511:0] \4152.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4152.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 240'h000000000000000000000000000000000000000000000000000000000000, x[255:240] };
endmodule

module const_sr_248_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247" *)
  wire [511:0] \4171.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \4171.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 248'h00000000000000000000000000000000000000000000000000000000000000, x[255:248] };
endmodule

module const_sr_24_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [255:0] \3031.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3031.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[127:24] };
endmodule

module const_sr_24_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \17343.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \17343.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_24_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [511:0] \3639.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3639.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[255:24] };
endmodule

module const_sr_24_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \17229.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \17229.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_24_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [191:0] \4247.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4247.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 24'h000000, x[95:24] };
endmodule

module const_sr_256_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [639:0] \21332.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21332.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 256'h0000000000000000000000000000000000000000000000000000000000000000, x[319:256] };
endmodule

module const_sr_2_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1" *)
  wire [31:0] \3316.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3316.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 2'h0, x[15:2] };
endmodule

module const_sr_2_uint64_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1" *)
  wire [127:0] \22450.read_pipe ;
  output [63:0] return_output;
  wire [63:0] return_output;
  input [63:0] x;
  wire [63:0] x;
  assign \22450.read_pipe  = { 64'hxxxxxxxxxxxxxxxx, x };
  assign return_output = { 2'h0, x[63:2] };
endmodule

module const_sr_32_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [255:0] \3050.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3050.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[127:32] };
endmodule

module const_sr_32_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \17362.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \17362.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_32_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [511:0] \3658.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3658.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[255:32] };
endmodule

module const_sr_32_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \17248.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \17248.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_32_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [191:0] \4266.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4266.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 32'h00000000, x[95:32] };
endmodule

module const_sr_3_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2" *)
  wire [31:0] \3335.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3335.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 3'h0, x[15:3] };
endmodule

module const_sr_40_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [255:0] \3069.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3069.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[127:40] };
endmodule

module const_sr_40_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \17381.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \17381.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_40_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [511:0] \3677.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3677.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[255:40] };
endmodule

module const_sr_40_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \17267.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \17267.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_40_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39" *)
  wire [191:0] \4285.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4285.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 40'h0000000000, x[95:40] };
endmodule

module const_sr_48_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [255:0] \3088.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3088.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[127:48] };
endmodule

module const_sr_48_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \17400.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \17400.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_48_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [511:0] \3696.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3696.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[255:48] };
endmodule

module const_sr_48_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \17286.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \17286.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_48_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47" *)
  wire [191:0] \4304.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4304.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 48'h000000000000, x[95:48] };
endmodule

module const_sr_4_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3" *)
  wire [31:0] \3354.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3354.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 4'h0, x[15:4] };
endmodule

module const_sr_56_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [255:0] \3107.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3107.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[127:56] };
endmodule

module const_sr_56_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15" *)
  wire [31:0] \17419.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \17419.read_pipe  = { 16'hxxxx, x };
  assign return_output = 16'h0000;
endmodule

module const_sr_56_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [511:0] \3715.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3715.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[255:56] };
endmodule

module const_sr_56_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \17305.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \17305.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_56_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55" *)
  wire [191:0] \4323.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4323.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 56'h00000000000000, x[95:56] };
endmodule

module const_sr_5_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4" *)
  wire [31:0] \3373.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3373.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 5'h00, x[15:5] };
endmodule

module const_sr_64_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [255:0] \3126.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3126.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[127:64] };
endmodule

module const_sr_64_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [511:0] \3734.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3734.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[255:64] };
endmodule

module const_sr_64_uint320_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [639:0] \21275.read_pipe ;
  output [319:0] return_output;
  wire [319:0] return_output;
  input [319:0] x;
  wire [319:0] x;
  assign \21275.read_pipe  = { 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[319:64] };
endmodule

module const_sr_64_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [191:0] \4342.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4342.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 64'h0000000000000000, x[95:64] };
endmodule

module const_sr_6_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5" *)
  wire [31:0] \3392.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3392.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 6'h00, x[15:6] };
endmodule

module const_sr_72_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [255:0] \3145.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3145.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[127:72] };
endmodule

module const_sr_72_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [511:0] \3753.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3753.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[255:72] };
endmodule

module const_sr_72_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71" *)
  wire [191:0] \4361.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4361.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 72'h000000000000000000, x[95:72] };
endmodule

module const_sr_7_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [31:0] \3411.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3411.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 7'h00, x[15:7] };
endmodule

module const_sr_80_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [255:0] \3164.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3164.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[127:80] };
endmodule

module const_sr_80_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [511:0] \3772.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3772.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[255:80] };
endmodule

module const_sr_80_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79" *)
  wire [191:0] \4380.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4380.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 80'h00000000000000000000, x[95:80] };
endmodule

module const_sr_88_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [255:0] \3183.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3183.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[127:88] };
endmodule

module const_sr_88_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [511:0] \3791.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3791.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[255:88] };
endmodule

module const_sr_88_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87" *)
  wire [191:0] \4399.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4399.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 88'h0000000000000000000000, x[95:88] };
endmodule

module const_sr_8_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [255:0] \2993.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \2993.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[127:8] };
endmodule

module const_sr_8_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [31:0] \3430.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3430.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 8'h00, x[15:8] };
endmodule

module const_sr_8_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [511:0] \3601.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3601.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[255:8] };
endmodule

module const_sr_8_uint8_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [15:0] \17191.read_pipe ;
  output [7:0] return_output;
  wire [7:0] return_output;
  input [7:0] x;
  wire [7:0] x;
  assign \17191.read_pipe  = { 8'hxx, x };
  assign return_output = 8'h00;
endmodule

module const_sr_8_uint96_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [191:0] \4209.read_pipe ;
  output [95:0] return_output;
  wire [95:0] return_output;
  input [95:0] x;
  wire [95:0] x;
  assign \4209.read_pipe  = { 96'hxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 8'h00, x[95:8] };
endmodule

module const_sr_96_uint128_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [255:0] \3202.read_pipe ;
  output [127:0] return_output;
  wire [127:0] return_output;
  input [127:0] x;
  wire [127:0] x;
  assign \3202.read_pipe  = { 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 96'h000000000000000000000000, x[127:96] };
endmodule

module const_sr_96_uint256_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95" *)
  wire [511:0] \3810.read_pipe ;
  output [255:0] return_output;
  wire [255:0] return_output;
  input [255:0] x;
  wire [255:0] x;
  assign \3810.read_pipe  = { 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, x };
  assign return_output = { 96'h000000000000000000000000, x[255:96] };
endmodule

module const_sr_9_uint16_t_0clk_de264c78(x, return_output);
  (* unused_bits = "0 1 2 3 4 5 6 7 8" *)
  wire [31:0] \3449.read_pipe ;
  output [15:0] return_output;
  wire [15:0] return_output;
  input [15:0] x;
  wire [15:0] x;
  assign \3449.read_pipe  = { 16'hxxxx, x };
  assign return_output = { 9'h000, x[15:9] };
endmodule

module decrypt_dataflow_0clk_fc74e538(\global_to_module.chacha20poly1305_decrypt_axis_in , \global_to_module.strip_auth_tag_axis_in_ready , \global_to_module.chacha20poly1305_decrypt_key , \global_to_module.chacha20poly1305_decrypt_nonce , \global_to_module.chacha20_decrypt_poly_key , \global_to_module.poly1305_mac_decrypt_key_ready , \global_to_module.prep_auth_data_decrypt_axis_in_ready , \global_to_module.chacha20_decrypt_axis_in_ready , \global_to_module.strip_auth_tag_axis_out , \global_to_module.chacha20poly1305_decrypt_aad , \global_to_module.chacha20poly1305_decrypt_aad_len , \global_to_module.prep_auth_data_decrypt_axis_out , \global_to_module.poly1305_mac_decrypt_data_in_ready , \global_to_module.strip_auth_tag_auth_tag_out , \global_to_module.poly1305_verify_auth_tag_ready , \global_to_module.poly1305_mac_decrypt_auth_tag , \global_to_module.poly1305_verify_calc_tag_ready , \global_to_module.chacha20_decrypt_axis_out , \global_to_module.wait_to_verify_axis_in_ready , \global_to_module.poly1305_verify_tags_match , \global_to_module.wait_to_verify_verify_bit_ready 
, \global_to_module.wait_to_verify_axis_out , \global_to_module.chacha20poly1305_decrypt_axis_out_ready , \global_to_module.wait_to_verify_is_verified_out , \module_to_global.strip_auth_tag_axis_in , \module_to_global.chacha20poly1305_decrypt_axis_in_ready , \module_to_global.chacha20_decrypt_key , \module_to_global.chacha20_decrypt_nonce , \module_to_global.poly1305_mac_decrypt_key , \module_to_global.chacha20_decrypt_poly_key_ready , \module_to_global.prep_auth_data_decrypt_axis_in , \module_to_global.chacha20_decrypt_axis_in , \module_to_global.strip_auth_tag_axis_out_ready , \module_to_global.prep_auth_data_decrypt_aad , \module_to_global.prep_auth_data_decrypt_aad_len , \module_to_global.poly1305_mac_decrypt_data_in , \module_to_global.prep_auth_data_decrypt_axis_out_ready , \module_to_global.poly1305_verify_auth_tag , \module_to_global.strip_auth_tag_auth_tag_out_ready , \module_to_global.poly1305_verify_calc_tag , \module_to_global.poly1305_mac_decrypt_auth_tag_ready , \module_to_global.wait_to_verify_axis_in 
, \module_to_global.chacha20_decrypt_axis_out_ready , \module_to_global.wait_to_verify_verify_bit , \module_to_global.poly1305_verify_tags_match_ready , \module_to_global.chacha20poly1305_decrypt_axis_out , \module_to_global.wait_to_verify_axis_out_ready , \module_to_global.chacha20poly1305_decrypt_is_verified_out );
  wire bin_op_and_decrypt_dataflow_c_l32_c37_7045_left;
  wire bin_op_and_decrypt_dataflow_c_l32_c37_7045_return_output;
  wire bin_op_and_decrypt_dataflow_c_l32_c37_7045_right;
  wire bin_op_or_decrypt_dataflow_c_l35_c11_f0df_left;
  wire bin_op_or_decrypt_dataflow_c_l35_c11_f0df_return_output;
  wire bin_op_or_decrypt_dataflow_c_l35_c11_f0df_right;
  wire bin_op_or_decrypt_dataflow_c_l38_c11_29f4_left;
  wire bin_op_or_decrypt_dataflow_c_l38_c11_29f4_return_output;
  wire bin_op_or_decrypt_dataflow_c_l38_c11_29f4_right;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_cond;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iffalse;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iftrue;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_return_output;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_cond;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_iffalse;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_iftrue;
  wire chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_return_output;
  input \global_to_module.chacha20_decrypt_axis_in_ready ;
  wire \global_to_module.chacha20_decrypt_axis_in_ready ;
  input [145:0] \global_to_module.chacha20_decrypt_axis_out ;
  wire [145:0] \global_to_module.chacha20_decrypt_axis_out ;
  input [256:0] \global_to_module.chacha20_decrypt_poly_key ;
  wire [256:0] \global_to_module.chacha20_decrypt_poly_key ;
  input [255:0] \global_to_module.chacha20poly1305_decrypt_aad ;
  wire [255:0] \global_to_module.chacha20poly1305_decrypt_aad ;
  input [7:0] \global_to_module.chacha20poly1305_decrypt_aad_len ;
  wire [7:0] \global_to_module.chacha20poly1305_decrypt_aad_len ;
  input [145:0] \global_to_module.chacha20poly1305_decrypt_axis_in ;
  wire [145:0] \global_to_module.chacha20poly1305_decrypt_axis_in ;
  input \global_to_module.chacha20poly1305_decrypt_axis_out_ready ;
  wire \global_to_module.chacha20poly1305_decrypt_axis_out_ready ;
  input [255:0] \global_to_module.chacha20poly1305_decrypt_key ;
  wire [255:0] \global_to_module.chacha20poly1305_decrypt_key ;
  input [95:0] \global_to_module.chacha20poly1305_decrypt_nonce ;
  wire [95:0] \global_to_module.chacha20poly1305_decrypt_nonce ;
  input [128:0] \global_to_module.poly1305_mac_decrypt_auth_tag ;
  wire [128:0] \global_to_module.poly1305_mac_decrypt_auth_tag ;
  input \global_to_module.poly1305_mac_decrypt_data_in_ready ;
  wire \global_to_module.poly1305_mac_decrypt_data_in_ready ;
  input \global_to_module.poly1305_mac_decrypt_key_ready ;
  wire \global_to_module.poly1305_mac_decrypt_key_ready ;
  input \global_to_module.poly1305_verify_auth_tag_ready ;
  wire \global_to_module.poly1305_verify_auth_tag_ready ;
  input \global_to_module.poly1305_verify_calc_tag_ready ;
  wire \global_to_module.poly1305_verify_calc_tag_ready ;
  input [1:0] \global_to_module.poly1305_verify_tags_match ;
  wire [1:0] \global_to_module.poly1305_verify_tags_match ;
  input \global_to_module.prep_auth_data_decrypt_axis_in_ready ;
  wire \global_to_module.prep_auth_data_decrypt_axis_in_ready ;
  input [145:0] \global_to_module.prep_auth_data_decrypt_axis_out ;
  wire [145:0] \global_to_module.prep_auth_data_decrypt_axis_out ;
  input [128:0] \global_to_module.strip_auth_tag_auth_tag_out ;
  wire [128:0] \global_to_module.strip_auth_tag_auth_tag_out ;
  input \global_to_module.strip_auth_tag_axis_in_ready ;
  wire \global_to_module.strip_auth_tag_axis_in_ready ;
  input [145:0] \global_to_module.strip_auth_tag_axis_out ;
  wire [145:0] \global_to_module.strip_auth_tag_axis_out ;
  input \global_to_module.wait_to_verify_axis_in_ready ;
  wire \global_to_module.wait_to_verify_axis_in_ready ;
  input [145:0] \global_to_module.wait_to_verify_axis_out ;
  wire [145:0] \global_to_module.wait_to_verify_axis_out ;
  input \global_to_module.wait_to_verify_is_verified_out ;
  wire \global_to_module.wait_to_verify_is_verified_out ;
  input \global_to_module.wait_to_verify_verify_bit_ready ;
  wire \global_to_module.wait_to_verify_verify_bit_ready ;
  output [145:0] \module_to_global.chacha20_decrypt_axis_in ;
  wire [145:0] \module_to_global.chacha20_decrypt_axis_in ;
  output \module_to_global.chacha20_decrypt_axis_out_ready ;
  wire \module_to_global.chacha20_decrypt_axis_out_ready ;
  output [255:0] \module_to_global.chacha20_decrypt_key ;
  wire [255:0] \module_to_global.chacha20_decrypt_key ;
  output [95:0] \module_to_global.chacha20_decrypt_nonce ;
  wire [95:0] \module_to_global.chacha20_decrypt_nonce ;
  output \module_to_global.chacha20_decrypt_poly_key_ready ;
  wire \module_to_global.chacha20_decrypt_poly_key_ready ;
  output \module_to_global.chacha20poly1305_decrypt_axis_in_ready ;
  wire \module_to_global.chacha20poly1305_decrypt_axis_in_ready ;
  output [145:0] \module_to_global.chacha20poly1305_decrypt_axis_out ;
  wire [145:0] \module_to_global.chacha20poly1305_decrypt_axis_out ;
  output \module_to_global.chacha20poly1305_decrypt_is_verified_out ;
  wire \module_to_global.chacha20poly1305_decrypt_is_verified_out ;
  output \module_to_global.poly1305_mac_decrypt_auth_tag_ready ;
  wire \module_to_global.poly1305_mac_decrypt_auth_tag_ready ;
  output [145:0] \module_to_global.poly1305_mac_decrypt_data_in ;
  wire [145:0] \module_to_global.poly1305_mac_decrypt_data_in ;
  output [256:0] \module_to_global.poly1305_mac_decrypt_key ;
  wire [256:0] \module_to_global.poly1305_mac_decrypt_key ;
  output [128:0] \module_to_global.poly1305_verify_auth_tag ;
  wire [128:0] \module_to_global.poly1305_verify_auth_tag ;
  output [128:0] \module_to_global.poly1305_verify_calc_tag ;
  wire [128:0] \module_to_global.poly1305_verify_calc_tag ;
  output \module_to_global.poly1305_verify_tags_match_ready ;
  wire \module_to_global.poly1305_verify_tags_match_ready ;
  output [255:0] \module_to_global.prep_auth_data_decrypt_aad ;
  wire [255:0] \module_to_global.prep_auth_data_decrypt_aad ;
  output [7:0] \module_to_global.prep_auth_data_decrypt_aad_len ;
  wire [7:0] \module_to_global.prep_auth_data_decrypt_aad_len ;
  output [145:0] \module_to_global.prep_auth_data_decrypt_axis_in ;
  wire [145:0] \module_to_global.prep_auth_data_decrypt_axis_in ;
  output \module_to_global.prep_auth_data_decrypt_axis_out_ready ;
  wire \module_to_global.prep_auth_data_decrypt_axis_out_ready ;
  output \module_to_global.strip_auth_tag_auth_tag_out_ready ;
  wire \module_to_global.strip_auth_tag_auth_tag_out_ready ;
  output [145:0] \module_to_global.strip_auth_tag_axis_in ;
  wire [145:0] \module_to_global.strip_auth_tag_axis_in ;
  output \module_to_global.strip_auth_tag_axis_out_ready ;
  wire \module_to_global.strip_auth_tag_axis_out_ready ;
  output [145:0] \module_to_global.wait_to_verify_axis_in ;
  wire [145:0] \module_to_global.wait_to_verify_axis_in ;
  output \module_to_global.wait_to_verify_axis_out_ready ;
  wire \module_to_global.wait_to_verify_axis_out_ready ;
  output [1:0] \module_to_global.wait_to_verify_verify_bit ;
  wire [1:0] \module_to_global.wait_to_verify_verify_bit ;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_cond;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iffalse;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iftrue;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_return_output;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_cond;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_iffalse;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_iftrue;
  wire prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_return_output;
  wire unary_op_not_decrypt_dataflow_c_l35_c44_83c1_expr;
  wire unary_op_not_decrypt_dataflow_c_l35_c44_83c1_return_output;
  wire unary_op_not_decrypt_dataflow_c_l38_c44_a595_expr;
  wire unary_op_not_decrypt_dataflow_c_l38_c44_a595_return_output;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_decrypt_dataflow_c_l32_c37_7045 (
    .left(\global_to_module.prep_auth_data_decrypt_axis_in_ready ),
    .return_output(bin_op_or_decrypt_dataflow_c_l35_c11_f0df_left),
    .right(\global_to_module.chacha20_decrypt_axis_in_ready )
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_decrypt_dataflow_c_l35_c11_f0df (
    .left(bin_op_or_decrypt_dataflow_c_l35_c11_f0df_left),
    .return_output(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_cond),
    .right(bin_op_or_decrypt_dataflow_c_l35_c11_f0df_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_decrypt_dataflow_c_l38_c11_29f4 (
    .left(bin_op_or_decrypt_dataflow_c_l35_c11_f0df_left),
    .return_output(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_cond),
    .right(bin_op_or_decrypt_dataflow_c_l38_c11_29f4_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc (
    .cond(\global_to_module.strip_auth_tag_axis_out [145]),
    .iffalse(1'h0),
    .iftrue(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iftrue),
    .return_output(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14 (
    .cond(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc (
    .cond(\global_to_module.strip_auth_tag_axis_out [145]),
    .iffalse(1'h0),
    .iftrue(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iftrue),
    .return_output(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092 (
    .cond(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iftrue)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_decrypt_dataflow_c_l35_c44_83c1 (
    .expr(\global_to_module.prep_auth_data_decrypt_axis_in_ready ),
    .return_output(bin_op_or_decrypt_dataflow_c_l35_c11_f0df_right)
  );
  unary_op_not_uint1_t_0clk_de264c78 unary_op_not_decrypt_dataflow_c_l38_c44_a595 (
    .expr(\global_to_module.chacha20_decrypt_axis_in_ready ),
    .return_output(bin_op_or_decrypt_dataflow_c_l38_c11_29f4_right)
  );
  assign bin_op_and_decrypt_dataflow_c_l32_c37_7045_left = \global_to_module.prep_auth_data_decrypt_axis_in_ready ;
  assign bin_op_and_decrypt_dataflow_c_l32_c37_7045_return_output = bin_op_or_decrypt_dataflow_c_l35_c11_f0df_left;
  assign bin_op_and_decrypt_dataflow_c_l32_c37_7045_right = \global_to_module.chacha20_decrypt_axis_in_ready ;
  assign bin_op_or_decrypt_dataflow_c_l35_c11_f0df_return_output = prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_cond;
  assign bin_op_or_decrypt_dataflow_c_l38_c11_29f4_left = bin_op_or_decrypt_dataflow_c_l35_c11_f0df_left;
  assign bin_op_or_decrypt_dataflow_c_l38_c11_29f4_return_output = chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_cond;
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_cond = \global_to_module.strip_auth_tag_axis_out [145];
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iffalse = 1'h0;
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_iffalse = 1'h0;
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_iftrue = 1'h1;
  assign chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l38_c7_fb14_return_output = chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iftrue;
  assign \module_to_global.chacha20_decrypt_axis_in  = { chacha20_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_return_output, \global_to_module.strip_auth_tag_axis_out [144:0] };
  assign \module_to_global.chacha20_decrypt_axis_out_ready  = \global_to_module.wait_to_verify_axis_in_ready ;
  assign \module_to_global.chacha20_decrypt_key  = \global_to_module.chacha20poly1305_decrypt_key ;
  assign \module_to_global.chacha20_decrypt_nonce  = \global_to_module.chacha20poly1305_decrypt_nonce ;
  assign \module_to_global.chacha20_decrypt_poly_key_ready  = \global_to_module.poly1305_mac_decrypt_key_ready ;
  assign \module_to_global.chacha20poly1305_decrypt_axis_in_ready  = \global_to_module.strip_auth_tag_axis_in_ready ;
  assign \module_to_global.chacha20poly1305_decrypt_axis_out  = \global_to_module.wait_to_verify_axis_out ;
  assign \module_to_global.chacha20poly1305_decrypt_is_verified_out  = \global_to_module.wait_to_verify_is_verified_out ;
  assign \module_to_global.poly1305_mac_decrypt_auth_tag_ready  = \global_to_module.poly1305_verify_calc_tag_ready ;
  assign \module_to_global.poly1305_mac_decrypt_data_in  = \global_to_module.prep_auth_data_decrypt_axis_out ;
  assign \module_to_global.poly1305_mac_decrypt_key  = \global_to_module.chacha20_decrypt_poly_key ;
  assign \module_to_global.poly1305_verify_auth_tag  = \global_to_module.strip_auth_tag_auth_tag_out ;
  assign \module_to_global.poly1305_verify_calc_tag  = \global_to_module.poly1305_mac_decrypt_auth_tag ;
  assign \module_to_global.poly1305_verify_tags_match_ready  = \global_to_module.wait_to_verify_verify_bit_ready ;
  assign \module_to_global.prep_auth_data_decrypt_aad  = \global_to_module.chacha20poly1305_decrypt_aad ;
  assign \module_to_global.prep_auth_data_decrypt_aad_len  = \global_to_module.chacha20poly1305_decrypt_aad_len ;
  assign \module_to_global.prep_auth_data_decrypt_axis_in  = { prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_return_output, \global_to_module.strip_auth_tag_axis_out [144:0] };
  assign \module_to_global.prep_auth_data_decrypt_axis_out_ready  = \global_to_module.poly1305_mac_decrypt_data_in_ready ;
  assign \module_to_global.strip_auth_tag_auth_tag_out_ready  = \global_to_module.poly1305_verify_auth_tag_ready ;
  assign \module_to_global.strip_auth_tag_axis_in  = \global_to_module.chacha20poly1305_decrypt_axis_in ;
  assign \module_to_global.strip_auth_tag_axis_out_ready  = bin_op_or_decrypt_dataflow_c_l35_c11_f0df_left;
  assign \module_to_global.wait_to_verify_axis_in  = \global_to_module.chacha20_decrypt_axis_out ;
  assign \module_to_global.wait_to_verify_axis_out_ready  = \global_to_module.chacha20poly1305_decrypt_axis_out_ready ;
  assign \module_to_global.wait_to_verify_verify_bit  = \global_to_module.poly1305_verify_tags_match ;
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_cond = \global_to_module.strip_auth_tag_axis_out [145];
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iffalse = 1'h0;
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_iffalse = 1'h0;
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_iftrue = 1'h1;
  assign prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l35_c7_9092_return_output = prep_auth_data_decrypt_axis_in_valid_mux_decrypt_dataflow_c_l34_c5_3fcc_iftrue;
  assign unary_op_not_decrypt_dataflow_c_l35_c44_83c1_expr = \global_to_module.prep_auth_data_decrypt_axis_in_ready ;
  assign unary_op_not_decrypt_dataflow_c_l35_c44_83c1_return_output = bin_op_or_decrypt_dataflow_c_l35_c11_f0df_right;
  assign unary_op_not_decrypt_dataflow_c_l38_c44_a595_expr = \global_to_module.chacha20_decrypt_axis_in_ready ;
  assign unary_op_not_decrypt_dataflow_c_l38_c44_a595_return_output = bin_op_or_decrypt_dataflow_c_l38_c11_29f4_right;
endmodule

module mux_uint1_t_axis128_t_stream_t_4_axis128_t_stream_t_4_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [1752:0] \18884.read_pipe ;
  input cond;
  wire cond;
  input [583:0] iffalse;
  wire [583:0] iffalse;
  input [583:0] iftrue;
  wire [583:0] iftrue;
  output [583:0] return_output;
  wire [583:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \18884.read_pipe  = { iffalse, iftrue, cond, 584'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis128_t_stream_t_axis128_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [438:0] \15772.read_pipe ;
  input cond;
  wire cond;
  input [144:0] \iffalse.data ;
  wire [144:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [144:0] \iftrue.data ;
  wire [144:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [144:0] \return_output.data ;
  wire [144:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \15772.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 146'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis512_t_axis512_t_0clk_de264c78(cond, \iftrue.tdata , \iftrue.tkeep , \iftrue.tlast , \iffalse.tdata , \iffalse.tkeep , \iffalse.tlast , \return_output.tdata , \return_output.tkeep , \return_output.tlast );
  wire [1731:0] \16182.read_pipe ;
  input cond;
  wire cond;
  input [511:0] \iffalse.tdata ;
  wire [511:0] \iffalse.tdata ;
  input [63:0] \iffalse.tkeep ;
  wire [63:0] \iffalse.tkeep ;
  input \iffalse.tlast ;
  wire \iffalse.tlast ;
  input [511:0] \iftrue.tdata ;
  wire [511:0] \iftrue.tdata ;
  input [63:0] \iftrue.tkeep ;
  wire [63:0] \iftrue.tkeep ;
  input \iftrue.tlast ;
  wire \iftrue.tlast ;
  output [511:0] \return_output.tdata ;
  wire [511:0] \return_output.tdata ;
  output [63:0] \return_output.tkeep ;
  wire [63:0] \return_output.tkeep ;
  output \return_output.tlast ;
  wire \return_output.tlast ;
  assign { \return_output.tlast , \return_output.tkeep , \return_output.tdata  } = cond ? { \iftrue.tlast , \iftrue.tkeep , \iftrue.tdata  } : { \iffalse.tlast , \iffalse.tkeep , \iffalse.tdata  };
  assign \16182.read_pipe  = { \iffalse.tlast , \iffalse.tkeep , \iffalse.tdata , \iftrue.tlast , \iftrue.tkeep , \iftrue.tdata , cond, 577'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_axis512_t_stream_t_axis512_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [1734:0] \16327.read_pipe ;
  input cond;
  wire cond;
  input [576:0] \iffalse.data ;
  wire [576:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [576:0] \iftrue.data ;
  wire [576:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [576:0] \return_output.data ;
  wire [576:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \16327.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 578'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_chacha20_state_t_chacha20_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \16155.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \16155.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78(cond, \iftrue.block_bytes , \iftrue.r , \iftrue.a , \iffalse.block_bytes , \iffalse.r , \iffalse.a , \return_output.block_bytes , \return_output.r , \return_output.a );
  wire [2304:0] \17693.read_pipe ;
  input cond;
  wire cond;
  input [319:0] \iffalse.a ;
  wire [319:0] \iffalse.a ;
  input [127:0] \iffalse.block_bytes ;
  wire [127:0] \iffalse.block_bytes ;
  input [319:0] \iffalse.r ;
  wire [319:0] \iffalse.r ;
  input [319:0] \iftrue.a ;
  wire [319:0] \iftrue.a ;
  input [127:0] \iftrue.block_bytes ;
  wire [127:0] \iftrue.block_bytes ;
  input [319:0] \iftrue.r ;
  wire [319:0] \iftrue.r ;
  output [319:0] \return_output.a ;
  wire [319:0] \return_output.a ;
  output [127:0] \return_output.block_bytes ;
  wire [127:0] \return_output.block_bytes ;
  output [319:0] \return_output.r ;
  wire [319:0] \return_output.r ;
  assign { \return_output.a , \return_output.r , \return_output.block_bytes  } = cond ? { \iftrue.a , \iftrue.r , \iftrue.block_bytes  } : { \iffalse.a , \iffalse.r , \iffalse.block_bytes  };
  assign \17693.read_pipe  = { \iffalse.a , \iffalse.r , \iffalse.block_bytes , \iftrue.a , \iftrue.r , \iftrue.block_bytes , cond, 768'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [9:0] \17775.read_pipe ;
  input cond;
  wire cond;
  input [2:0] iffalse;
  wire [2:0] iffalse;
  input [2:0] iftrue;
  wire [2:0] iftrue;
  output [2:0] return_output;
  wire [2:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \17775.read_pipe  = { iffalse, iftrue, cond, 3'hx };
endmodule

module mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [6:0] \13095.read_pipe ;
  input cond;
  wire cond;
  input [1:0] iffalse;
  wire [1:0] iffalse;
  input [1:0] iftrue;
  wire [1:0] iftrue;
  output [1:0] return_output;
  wire [1:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \13095.read_pipe  = { iffalse, iftrue, cond, 2'hx };
endmodule

module mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78(cond, \iftrue.ready_for_axis_in , \iftrue.axis , \iffalse.ready_for_axis_in , \iffalse.axis , \return_output.ready_for_axis_in , \return_output.axis );
  wire [441:0] \16702.read_pipe ;
  input cond;
  wire cond;
  input [145:0] \iffalse.axis ;
  wire [145:0] \iffalse.axis ;
  input \iffalse.ready_for_axis_in ;
  wire \iffalse.ready_for_axis_in ;
  input [145:0] \iftrue.axis ;
  wire [145:0] \iftrue.axis ;
  input \iftrue.ready_for_axis_in ;
  wire \iftrue.ready_for_axis_in ;
  output [145:0] \return_output.axis ;
  wire [145:0] \return_output.axis ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  assign { \return_output.axis , \return_output.ready_for_axis_in  } = cond ? { \iftrue.axis , \iftrue.ready_for_axis_in  } : { \iffalse.axis , \iffalse.ready_for_axis_in  };
  assign \16702.read_pipe  = { \iffalse.axis , \iffalse.ready_for_axis_in , \iftrue.axis , \iftrue.ready_for_axis_in , cond, 147'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [6:0] \16676.read_pipe ;
  input cond;
  wire cond;
  input [1:0] iffalse;
  wire [1:0] iffalse;
  input [1:0] iftrue;
  wire [1:0] iftrue;
  output [1:0] return_output;
  wire [1:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \16676.read_pipe  = { iffalse, iftrue, cond, 2'hx };
endmodule

module mux_uint1_t_u320_t_u320_t_0clk_de264c78(cond, \iftrue.limbs , \iffalse.limbs , \return_output.limbs );
  wire [960:0] \17753.read_pipe ;
  input cond;
  wire cond;
  input [319:0] \iffalse.limbs ;
  wire [319:0] \iffalse.limbs ;
  input [319:0] \iftrue.limbs ;
  wire [319:0] \iftrue.limbs ;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  assign \return_output.limbs  = cond ? \iftrue.limbs  : \iffalse.limbs ;
  assign \17753.read_pipe  = { \iffalse.limbs , \iftrue.limbs , cond, 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [387:0] \13319.read_pipe ;
  input cond;
  wire cond;
  input [127:0] \iffalse.data ;
  wire [127:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [127:0] \iftrue.data ;
  wire [127:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [127:0] \return_output.data ;
  wire [127:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \13319.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 129'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint128_t_uint128_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [384:0] \13073.read_pipe ;
  input cond;
  wire cond;
  input [127:0] iffalse;
  wire [127:0] iffalse;
  input [127:0] iftrue;
  wire [127:0] iftrue;
  output [127:0] return_output;
  wire [127:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \13073.read_pipe  = { iffalse, iftrue, cond, 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [48:0] \9763.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \9763.read_pipe  = { iffalse, iftrue, cond, 16'hxxxx };
endmodule

module mux_uint1_t_uint1_t_16_uint1_t_16_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [48:0] \18423.read_pipe ;
  input cond;
  wire cond;
  input [15:0] iffalse;
  wire [15:0] iffalse;
  input [15:0] iftrue;
  wire [15:0] iftrue;
  output [15:0] return_output;
  wire [15:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \18423.read_pipe  = { iffalse, iftrue, cond, 16'hxxxx };
endmodule

module mux_uint1_t_uint1_t_64_uint1_t_64_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [192:0] \16226.read_pipe ;
  input cond;
  wire cond;
  input [63:0] iffalse;
  wire [63:0] iffalse;
  input [63:0] iftrue;
  wire [63:0] iftrue;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \16226.read_pipe  = { iffalse, iftrue, cond, 64'hxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [6:0] \13121.read_pipe ;
  input cond;
  wire cond;
  input \iffalse.data ;
  wire \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input \iftrue.data ;
  wire \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output \return_output.data ;
  wire \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \13121.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 2'hx };
endmodule

module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \9741.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \9741.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module mux_uint1_t_uint256_t_stream_t_uint256_t_stream_t_0clk_de264c78(cond, \iftrue.data , \iftrue.valid , \iffalse.data , \iffalse.valid , \return_output.data , \return_output.valid );
  wire [771:0] \16353.read_pipe ;
  input cond;
  wire cond;
  input [255:0] \iffalse.data ;
  wire [255:0] \iffalse.data ;
  input \iffalse.valid ;
  wire \iffalse.valid ;
  input [255:0] \iftrue.data ;
  wire [255:0] \iftrue.data ;
  input \iftrue.valid ;
  wire \iftrue.valid ;
  output [255:0] \return_output.data ;
  wire [255:0] \return_output.data ;
  output \return_output.valid ;
  wire \return_output.valid ;
  assign { \return_output.valid , \return_output.data  } = cond ? { \iftrue.valid , \iftrue.data  } : { \iffalse.valid , \iffalse.data  };
  assign \16353.read_pipe  = { \iffalse.valid , \iffalse.data , \iftrue.valid , \iftrue.data , cond, 257'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [96:0] \16204.read_pipe ;
  input cond;
  wire cond;
  input [31:0] iffalse;
  wire [31:0] iffalse;
  input [31:0] iftrue;
  wire [31:0] iftrue;
  output [31:0] return_output;
  wire [31:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \16204.read_pipe  = { iffalse, iftrue, cond, 32'hxxxxxxxx };
endmodule

module mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0(clk, cond, iftrue, iffalse, return_output);
  wire [96:0] \23781.read_pipe ;
  input clk;
  wire clk;
  input cond;
  wire cond;
  input [31:0] iffalse;
  wire [31:0] iffalse;
  input [31:0] iftrue;
  wire [31:0] iftrue;
  wire [193:0] manual_registers;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96" *)
  wire [193:0] manual_registers_r;
  output [31:0] return_output;
  wire [31:0] return_output;
  reg [161:0] _0_;
  always @(posedge clk)
    _0_ <= { iffalse, iftrue, cond, manual_registers_r[193:129], return_output };
  assign { manual_registers_r[193:129], manual_registers_r[96:0] } = _0_;
  assign return_output = manual_registers_r[129] ? manual_registers_r[161:130] : manual_registers_r[193:162];
  assign \23781.read_pipe  = { manual_registers_r[193:129], 32'hxxxxxxxx };
  assign manual_registers = { iffalse, iftrue, cond, 32'hxxxxxxxx, manual_registers_r[193:129], return_output };
  assign manual_registers_r[128:97] = 32'hxxxxxxxx;
endmodule

module mux_uint1_t_uint64_t_uint64_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [192:0] \22310.read_pipe ;
  input cond;
  wire cond;
  input [63:0] iffalse;
  wire [63:0] iffalse;
  input [63:0] iftrue;
  wire [63:0] iftrue;
  output [63:0] return_output;
  wire [63:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \22310.read_pipe  = { iffalse, iftrue, cond, 64'hxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [768:0] \16654.read_pipe ;
  input cond;
  wire cond;
  input [255:0] iffalse;
  wire [255:0] iffalse;
  input [255:0] iftrue;
  wire [255:0] iftrue;
  output [255:0] return_output;
  wire [255:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \16654.read_pipe  = { iffalse, iftrue, cond, 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_64_uint8_t_64_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [1536:0] \16248.read_pipe ;
  input cond;
  wire cond;
  input [511:0] iffalse;
  wire [511:0] iffalse;
  input [511:0] iftrue;
  wire [511:0] iftrue;
  output [511:0] return_output;
  wire [511:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \16248.read_pipe  = { iffalse, iftrue, cond, 512'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx };
endmodule

module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [24:0] \16783.read_pipe ;
  input cond;
  wire cond;
  input [7:0] iffalse;
  wire [7:0] iffalse;
  input [7:0] iftrue;
  wire [7:0] iftrue;
  output [7:0] return_output;
  wire [7:0] return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \16783.read_pipe  = { iffalse, iftrue, cond, 8'hxx };
endmodule

module mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78(cond, iftrue, iffalse, return_output);
  wire [3:0] \13378.read_pipe ;
  input cond;
  wire cond;
  input iffalse;
  wire iffalse;
  input iftrue;
  wire iftrue;
  output return_output;
  wire return_output;
  assign return_output = cond ? iftrue : iffalse;
  assign \13378.read_pipe  = { iffalse, iftrue, cond, 1'hx };
endmodule

module pipelinec_fifo_fwft_145_7(clk, valid_in, data_in, ready_in, ready_out, valid_out, data_out);
  wire [144:0] _0000_;
  wire [7:0] _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire [7:0] _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire [7:0] _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire [7:0] _0014_;
  wire [7:0] _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire [144:0] _0188_;
  wire [144:0] _0189_;
  wire [144:0] _0190_;
  wire [144:0] _0191_;
  wire [144:0] _0192_;
  wire [144:0] _0193_;
  wire [144:0] _0194_;
  wire [144:0] _0195_;
  wire [144:0] _0196_;
  wire [144:0] _0197_;
  wire [144:0] _0198_;
  wire [144:0] _0199_;
  wire [144:0] _0200_;
  wire [144:0] _0201_;
  wire [144:0] _0202_;
  wire [144:0] _0203_;
  wire [144:0] _0204_;
  wire [144:0] _0205_;
  wire [144:0] _0206_;
  wire [144:0] _0207_;
  wire [144:0] _0208_;
  wire [144:0] _0209_;
  wire [144:0] _0210_;
  wire [144:0] _0211_;
  wire [144:0] _0212_;
  wire [144:0] _0213_;
  wire [144:0] _0214_;
  wire [144:0] _0215_;
  wire [144:0] _0216_;
  wire [144:0] _0217_;
  wire [144:0] _0218_;
  wire [144:0] _0219_;
  wire [144:0] _0220_;
  wire [144:0] _0221_;
  wire [144:0] _0222_;
  wire [144:0] _0223_;
  wire [144:0] _0224_;
  wire [144:0] _0225_;
  wire [144:0] _0226_;
  wire [144:0] _0227_;
  wire [144:0] _0228_;
  wire [144:0] _0229_;
  wire [144:0] _0230_;
  wire [144:0] _0231_;
  wire [144:0] _0232_;
  wire [144:0] _0233_;
  wire [144:0] _0234_;
  wire [144:0] _0235_;
  wire [144:0] _0236_;
  wire [144:0] _0237_;
  wire [144:0] _0238_;
  wire [144:0] _0239_;
  wire [144:0] _0240_;
  wire [144:0] _0241_;
  wire [144:0] _0242_;
  wire [144:0] _0243_;
  wire [144:0] _0244_;
  wire [144:0] _0245_;
  wire [144:0] _0246_;
  wire [144:0] _0247_;
  wire [144:0] _0248_;
  wire [144:0] _0249_;
  wire [144:0] _0250_;
  wire [144:0] _0251_;
  wire [144:0] _0252_;
  wire [144:0] _0253_;
  wire [144:0] _0254_;
  wire [144:0] _0255_;
  wire [144:0] _0256_;
  wire [144:0] _0257_;
  wire [144:0] _0258_;
  wire [144:0] _0259_;
  wire [144:0] _0260_;
  wire [144:0] _0261_;
  wire [144:0] _0262_;
  wire [144:0] _0263_;
  wire [144:0] _0264_;
  wire [144:0] _0265_;
  wire [144:0] _0266_;
  wire [144:0] _0267_;
  wire [144:0] _0268_;
  wire [144:0] _0269_;
  wire [144:0] _0270_;
  wire [144:0] _0271_;
  wire [144:0] _0272_;
  wire [144:0] _0273_;
  wire [144:0] _0274_;
  wire [144:0] _0275_;
  wire [144:0] _0276_;
  wire [144:0] _0277_;
  wire [144:0] _0278_;
  wire [144:0] _0279_;
  wire [144:0] _0280_;
  wire [144:0] _0281_;
  wire [144:0] _0282_;
  wire [144:0] _0283_;
  wire [144:0] _0284_;
  wire [144:0] _0285_;
  wire [144:0] _0286_;
  wire [144:0] _0287_;
  wire [144:0] _0288_;
  wire [144:0] _0289_;
  wire [144:0] _0290_;
  wire [144:0] _0291_;
  wire [144:0] _0292_;
  wire [144:0] _0293_;
  wire [144:0] _0294_;
  wire [144:0] _0295_;
  wire [144:0] _0296_;
  wire [144:0] _0297_;
  wire [144:0] _0298_;
  wire [144:0] _0299_;
  wire [144:0] _0300_;
  wire [144:0] _0301_;
  wire [144:0] _0302_;
  wire [144:0] _0303_;
  wire [144:0] _0304_;
  wire [144:0] _0305_;
  wire [144:0] _0306_;
  wire [144:0] _0307_;
  wire [144:0] _0308_;
  wire [144:0] _0309_;
  wire [144:0] _0310_;
  wire [144:0] _0311_;
  wire [144:0] _0312_;
  wire [144:0] _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  input clk;
  wire clk;
  input [144:0] data_in;
  wire [144:0] data_in;
  output [144:0] data_out;
  reg [144:0] data_out;
  wire [144:0] data_out_pipe;
  wire [144:0] data_out_pipe_reg;
  wire empty;
  wire full;
  reg [144:0] \mem[0]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[100]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[101]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[102]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[103]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[104]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[105]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[106]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[107]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[108]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[109]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[10]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[110]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[111]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[112]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[113]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[114]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[115]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[116]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[117]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[118]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[119]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[11]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[120]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[121]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[122]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[123]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[124]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[125]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[126]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[127]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[12]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[13]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[14]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[15]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[16]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[17]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[18]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[19]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[1]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[20]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[21]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[22]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[23]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[24]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[25]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[26]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[27]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[28]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[29]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[2]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[30]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[31]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[32]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[33]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[34]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[35]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[36]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[37]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[38]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[39]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[3]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[40]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[41]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[42]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[43]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[44]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[45]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[46]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[47]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[48]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[49]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[4]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[50]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[51]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[52]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[53]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[54]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[55]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[56]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[57]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[58]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[59]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[5]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[60]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[61]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[62]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[63]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[64]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[65]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[66]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[67]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[68]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[69]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[6]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[70]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[71]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[72]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[73]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[74]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[75]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[76]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[77]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[78]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[79]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[7]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[80]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[81]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[82]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[83]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[84]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[85]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[86]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[87]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[88]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[89]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[8]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[90]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[91]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[92]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[93]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[94]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[95]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[96]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[97]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[98]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[99]  = 145'h0000000000000000000000000000000000000;
  reg [144:0] \mem[9]  = 145'h0000000000000000000000000000000000000;
  wire pipe_ready;
  (* dont_touch = "TRUE" *)
  (* keep = "TRUE" *)
  (* unused_bits = "0" *)
  reg por = 1'h1;
  reg [7:0] rd_ptr_reg = 8'h00;
  input ready_in;
  wire ready_in;
  output ready_out;
  wire ready_out;
  wire ready_out_internal;
  input valid_in;
  wire valid_in;
  output valid_out;
  wire valid_out;
  wire valid_out_pipe;
  reg valid_out_pipe_reg = 1'h0;
  reg [7:0] wr_ptr_reg = 8'h00;
  always @(posedge clk)
    if (_0008_) data_out <= _0000_;
  always @(posedge clk)
    if (_0004_) wr_ptr_reg <= _0014_;
  always @(posedge clk)
    if (_0012_) rd_ptr_reg <= _0015_;
  always @(posedge clk)
    if (_0016_) valid_out_pipe_reg <= _0013_;
  always @(posedge clk)
    if (_0441_) \mem[9]  <= data_in;
  always @(posedge clk)
    if (_0440_) \mem[99]  <= data_in;
  always @(posedge clk)
    if (_0439_) \mem[98]  <= data_in;
  always @(posedge clk)
    if (_0438_) \mem[97]  <= data_in;
  always @(posedge clk)
    if (_0437_) \mem[96]  <= data_in;
  always @(posedge clk)
    if (_0436_) \mem[95]  <= data_in;
  always @(posedge clk)
    if (_0435_) \mem[94]  <= data_in;
  always @(posedge clk)
    if (_0434_) \mem[93]  <= data_in;
  always @(posedge clk)
    if (_0433_) \mem[92]  <= data_in;
  always @(posedge clk)
    if (_0432_) \mem[91]  <= data_in;
  always @(posedge clk)
    if (_0431_) \mem[90]  <= data_in;
  always @(posedge clk)
    if (_0430_) \mem[8]  <= data_in;
  always @(posedge clk)
    if (_0429_) \mem[89]  <= data_in;
  always @(posedge clk)
    if (_0428_) \mem[88]  <= data_in;
  always @(posedge clk)
    if (_0427_) \mem[87]  <= data_in;
  always @(posedge clk)
    if (_0426_) \mem[86]  <= data_in;
  always @(posedge clk)
    if (_0425_) \mem[85]  <= data_in;
  always @(posedge clk)
    if (_0424_) \mem[84]  <= data_in;
  always @(posedge clk)
    if (_0423_) \mem[83]  <= data_in;
  always @(posedge clk)
    if (_0422_) \mem[82]  <= data_in;
  always @(posedge clk)
    if (_0421_) \mem[81]  <= data_in;
  always @(posedge clk)
    if (_0420_) \mem[80]  <= data_in;
  always @(posedge clk)
    if (_0419_) \mem[7]  <= data_in;
  always @(posedge clk)
    if (_0418_) \mem[79]  <= data_in;
  always @(posedge clk)
    if (_0417_) \mem[78]  <= data_in;
  always @(posedge clk)
    if (_0416_) \mem[77]  <= data_in;
  always @(posedge clk)
    if (_0415_) \mem[76]  <= data_in;
  always @(posedge clk)
    if (_0414_) \mem[75]  <= data_in;
  always @(posedge clk)
    if (_0413_) \mem[74]  <= data_in;
  always @(posedge clk)
    if (_0412_) \mem[73]  <= data_in;
  always @(posedge clk)
    if (_0411_) \mem[72]  <= data_in;
  always @(posedge clk)
    if (_0410_) \mem[71]  <= data_in;
  always @(posedge clk)
    if (_0409_) \mem[70]  <= data_in;
  always @(posedge clk)
    if (_0408_) \mem[6]  <= data_in;
  always @(posedge clk)
    if (_0407_) \mem[69]  <= data_in;
  always @(posedge clk)
    if (_0406_) \mem[68]  <= data_in;
  always @(posedge clk)
    if (_0405_) \mem[67]  <= data_in;
  always @(posedge clk)
    if (_0404_) \mem[66]  <= data_in;
  always @(posedge clk)
    if (_0403_) \mem[65]  <= data_in;
  always @(posedge clk)
    if (_0402_) \mem[64]  <= data_in;
  always @(posedge clk)
    if (_0401_) \mem[63]  <= data_in;
  always @(posedge clk)
    if (_0400_) \mem[62]  <= data_in;
  always @(posedge clk)
    if (_0399_) \mem[61]  <= data_in;
  always @(posedge clk)
    if (_0398_) \mem[60]  <= data_in;
  always @(posedge clk)
    if (_0397_) \mem[5]  <= data_in;
  always @(posedge clk)
    if (_0396_) \mem[59]  <= data_in;
  always @(posedge clk)
    if (_0395_) \mem[58]  <= data_in;
  always @(posedge clk)
    if (_0394_) \mem[57]  <= data_in;
  always @(posedge clk)
    if (_0393_) \mem[56]  <= data_in;
  always @(posedge clk)
    if (_0392_) \mem[55]  <= data_in;
  always @(posedge clk)
    if (_0391_) \mem[54]  <= data_in;
  always @(posedge clk)
    if (_0390_) \mem[53]  <= data_in;
  always @(posedge clk)
    if (_0389_) \mem[52]  <= data_in;
  always @(posedge clk)
    if (_0388_) \mem[51]  <= data_in;
  always @(posedge clk)
    if (_0387_) \mem[50]  <= data_in;
  always @(posedge clk)
    if (_0386_) \mem[4]  <= data_in;
  always @(posedge clk)
    if (_0385_) \mem[49]  <= data_in;
  always @(posedge clk)
    if (_0384_) \mem[48]  <= data_in;
  always @(posedge clk)
    if (_0383_) \mem[47]  <= data_in;
  always @(posedge clk)
    if (_0382_) \mem[46]  <= data_in;
  always @(posedge clk)
    if (_0381_) \mem[45]  <= data_in;
  always @(posedge clk)
    if (_0380_) \mem[44]  <= data_in;
  always @(posedge clk)
    if (_0379_) \mem[43]  <= data_in;
  always @(posedge clk)
    if (_0378_) \mem[42]  <= data_in;
  always @(posedge clk)
    if (_0377_) \mem[41]  <= data_in;
  always @(posedge clk)
    if (_0376_) \mem[40]  <= data_in;
  always @(posedge clk)
    if (_0375_) \mem[3]  <= data_in;
  always @(posedge clk)
    if (_0374_) \mem[39]  <= data_in;
  always @(posedge clk)
    if (_0373_) \mem[38]  <= data_in;
  always @(posedge clk)
    if (_0372_) \mem[37]  <= data_in;
  always @(posedge clk)
    if (_0371_) \mem[36]  <= data_in;
  always @(posedge clk)
    if (_0370_) \mem[35]  <= data_in;
  always @(posedge clk)
    if (_0369_) \mem[34]  <= data_in;
  always @(posedge clk)
    if (_0368_) \mem[33]  <= data_in;
  always @(posedge clk)
    if (_0367_) \mem[32]  <= data_in;
  always @(posedge clk)
    if (_0366_) \mem[31]  <= data_in;
  always @(posedge clk)
    if (_0365_) \mem[30]  <= data_in;
  always @(posedge clk)
    if (_0364_) \mem[2]  <= data_in;
  always @(posedge clk)
    if (_0363_) \mem[29]  <= data_in;
  always @(posedge clk)
    if (_0362_) \mem[28]  <= data_in;
  always @(posedge clk)
    if (_0361_) \mem[27]  <= data_in;
  always @(posedge clk)
    if (_0360_) \mem[26]  <= data_in;
  always @(posedge clk)
    if (_0359_) \mem[25]  <= data_in;
  always @(posedge clk)
    if (_0358_) \mem[24]  <= data_in;
  always @(posedge clk)
    if (_0357_) \mem[23]  <= data_in;
  always @(posedge clk)
    if (_0356_) \mem[22]  <= data_in;
  always @(posedge clk)
    if (_0355_) \mem[21]  <= data_in;
  always @(posedge clk)
    if (_0354_) \mem[20]  <= data_in;
  always @(posedge clk)
    if (_0353_) \mem[1]  <= data_in;
  always @(posedge clk)
    if (_0352_) \mem[19]  <= data_in;
  always @(posedge clk)
    if (_0351_) \mem[18]  <= data_in;
  always @(posedge clk)
    if (_0350_) \mem[17]  <= data_in;
  always @(posedge clk)
    if (_0349_) \mem[16]  <= data_in;
  always @(posedge clk)
    if (_0348_) \mem[15]  <= data_in;
  always @(posedge clk)
    if (_0347_) \mem[14]  <= data_in;
  always @(posedge clk)
    if (_0346_) \mem[13]  <= data_in;
  always @(posedge clk)
    if (_0345_) \mem[12]  <= data_in;
  always @(posedge clk)
    if (_0344_) \mem[127]  <= data_in;
  always @(posedge clk)
    if (_0343_) \mem[126]  <= data_in;
  always @(posedge clk)
    if (_0342_) \mem[125]  <= data_in;
  always @(posedge clk)
    if (_0341_) \mem[124]  <= data_in;
  always @(posedge clk)
    if (_0340_) \mem[123]  <= data_in;
  always @(posedge clk)
    if (_0339_) \mem[122]  <= data_in;
  always @(posedge clk)
    if (_0338_) \mem[121]  <= data_in;
  always @(posedge clk)
    if (_0337_) \mem[120]  <= data_in;
  always @(posedge clk)
    if (_0336_) \mem[11]  <= data_in;
  always @(posedge clk)
    if (_0335_) \mem[119]  <= data_in;
  always @(posedge clk)
    if (_0334_) \mem[118]  <= data_in;
  always @(posedge clk)
    if (_0333_) \mem[117]  <= data_in;
  always @(posedge clk)
    if (_0332_) \mem[116]  <= data_in;
  always @(posedge clk)
    if (_0331_) \mem[115]  <= data_in;
  always @(posedge clk)
    if (_0330_) \mem[114]  <= data_in;
  always @(posedge clk)
    if (_0329_) \mem[113]  <= data_in;
  always @(posedge clk)
    if (_0328_) \mem[112]  <= data_in;
  always @(posedge clk)
    if (_0327_) \mem[111]  <= data_in;
  always @(posedge clk)
    if (_0326_) \mem[110]  <= data_in;
  always @(posedge clk)
    if (_0325_) \mem[10]  <= data_in;
  always @(posedge clk)
    if (_0324_) \mem[109]  <= data_in;
  always @(posedge clk)
    if (_0323_) \mem[108]  <= data_in;
  always @(posedge clk)
    if (_0322_) \mem[107]  <= data_in;
  always @(posedge clk)
    if (_0321_) \mem[106]  <= data_in;
  always @(posedge clk)
    if (_0320_) \mem[105]  <= data_in;
  always @(posedge clk)
    if (_0319_) \mem[104]  <= data_in;
  always @(posedge clk)
    if (_0318_) \mem[103]  <= data_in;
  always @(posedge clk)
    if (_0317_) \mem[102]  <= data_in;
  always @(posedge clk)
    if (_0316_) \mem[101]  <= data_in;
  always @(posedge clk)
    if (_0315_) \mem[100]  <= data_in;
  always @(posedge clk)
    if (_0314_) \mem[0]  <= data_in;
  assign _0181_ = ~ wr_ptr_reg[0];
  assign _0182_ = ~ wr_ptr_reg[1];
  assign _0183_ = ~ wr_ptr_reg[2];
  assign _0184_ = ~ wr_ptr_reg[3];
  assign _0185_ = ~ wr_ptr_reg[4];
  assign _0186_ = ~ wr_ptr_reg[5];
  assign _0187_ = ~ wr_ptr_reg[6];
  assign _0017_ = _0182_ & _0183_;
  assign _0018_ = _0181_ & _0017_;
  assign _0019_ = _0184_ & _0185_;
  assign _0020_ = _0186_ & _0187_;
  assign _0021_ = _0019_ & _0020_;
  assign _0022_ = _0018_ & _0021_;
  assign _0023_ = wr_ptr_reg[0] & _0017_;
  assign _0024_ = _0023_ & _0021_;
  assign _0025_ = wr_ptr_reg[1] & _0183_;
  assign _0026_ = _0181_ & _0025_;
  assign _0027_ = _0026_ & _0021_;
  assign _0028_ = wr_ptr_reg[0] & _0025_;
  assign _0029_ = _0028_ & _0021_;
  assign _0030_ = _0182_ & wr_ptr_reg[2];
  assign _0031_ = _0181_ & _0030_;
  assign _0032_ = _0031_ & _0021_;
  assign _0033_ = wr_ptr_reg[0] & _0030_;
  assign _0034_ = _0033_ & _0021_;
  assign _0035_ = wr_ptr_reg[1] & wr_ptr_reg[2];
  assign _0036_ = _0181_ & _0035_;
  assign _0037_ = _0036_ & _0021_;
  assign _0038_ = wr_ptr_reg[0] & _0035_;
  assign _0039_ = _0038_ & _0021_;
  assign _0040_ = wr_ptr_reg[3] & _0185_;
  assign _0041_ = _0040_ & _0020_;
  assign _0042_ = _0018_ & _0041_;
  assign _0043_ = _0023_ & _0041_;
  assign _0044_ = _0026_ & _0041_;
  assign _0045_ = _0028_ & _0041_;
  assign _0046_ = _0031_ & _0041_;
  assign _0047_ = _0033_ & _0041_;
  assign _0048_ = _0036_ & _0041_;
  assign _0049_ = _0038_ & _0041_;
  assign _0050_ = _0184_ & wr_ptr_reg[4];
  assign _0051_ = _0050_ & _0020_;
  assign _0052_ = _0018_ & _0051_;
  assign _0053_ = _0023_ & _0051_;
  assign _0054_ = _0026_ & _0051_;
  assign _0055_ = _0028_ & _0051_;
  assign _0056_ = _0031_ & _0051_;
  assign _0057_ = _0033_ & _0051_;
  assign _0058_ = _0036_ & _0051_;
  assign _0059_ = _0038_ & _0051_;
  assign _0060_ = wr_ptr_reg[3] & wr_ptr_reg[4];
  assign _0061_ = _0060_ & _0020_;
  assign _0062_ = _0018_ & _0061_;
  assign _0063_ = _0023_ & _0061_;
  assign _0064_ = _0026_ & _0061_;
  assign _0065_ = _0028_ & _0061_;
  assign _0066_ = _0031_ & _0061_;
  assign _0067_ = _0033_ & _0061_;
  assign _0068_ = _0036_ & _0061_;
  assign _0069_ = _0038_ & _0061_;
  assign _0070_ = wr_ptr_reg[5] & _0187_;
  assign _0071_ = _0019_ & _0070_;
  assign _0072_ = _0018_ & _0071_;
  assign _0073_ = _0023_ & _0071_;
  assign _0074_ = _0026_ & _0071_;
  assign _0075_ = _0028_ & _0071_;
  assign _0076_ = _0031_ & _0071_;
  assign _0077_ = _0033_ & _0071_;
  assign _0078_ = _0036_ & _0071_;
  assign _0079_ = _0038_ & _0071_;
  assign _0080_ = _0040_ & _0070_;
  assign _0081_ = _0018_ & _0080_;
  assign _0082_ = _0023_ & _0080_;
  assign _0083_ = _0026_ & _0080_;
  assign _0084_ = _0028_ & _0080_;
  assign _0085_ = _0031_ & _0080_;
  assign _0086_ = _0033_ & _0080_;
  assign _0087_ = _0036_ & _0080_;
  assign _0088_ = _0038_ & _0080_;
  assign _0089_ = _0050_ & _0070_;
  assign _0090_ = _0018_ & _0089_;
  assign _0091_ = _0023_ & _0089_;
  assign _0092_ = _0026_ & _0089_;
  assign _0093_ = _0028_ & _0089_;
  assign _0094_ = _0031_ & _0089_;
  assign _0095_ = _0033_ & _0089_;
  assign _0096_ = _0036_ & _0089_;
  assign _0097_ = _0038_ & _0089_;
  assign _0098_ = _0060_ & _0070_;
  assign _0099_ = _0018_ & _0098_;
  assign _0100_ = _0023_ & _0098_;
  assign _0101_ = _0026_ & _0098_;
  assign _0102_ = _0028_ & _0098_;
  assign _0103_ = _0031_ & _0098_;
  assign _0104_ = _0033_ & _0098_;
  assign _0105_ = _0036_ & _0098_;
  assign _0106_ = _0038_ & _0098_;
  assign _0107_ = _0186_ & wr_ptr_reg[6];
  assign _0108_ = _0019_ & _0107_;
  assign _0109_ = _0018_ & _0108_;
  assign _0110_ = _0023_ & _0108_;
  assign _0111_ = _0026_ & _0108_;
  assign _0112_ = _0028_ & _0108_;
  assign _0113_ = _0031_ & _0108_;
  assign _0114_ = _0033_ & _0108_;
  assign _0115_ = _0036_ & _0108_;
  assign _0116_ = _0038_ & _0108_;
  assign _0117_ = _0040_ & _0107_;
  assign _0118_ = _0018_ & _0117_;
  assign _0119_ = _0023_ & _0117_;
  assign _0120_ = _0026_ & _0117_;
  assign _0121_ = _0028_ & _0117_;
  assign _0122_ = _0031_ & _0117_;
  assign _0123_ = _0033_ & _0117_;
  assign _0124_ = _0036_ & _0117_;
  assign _0125_ = _0038_ & _0117_;
  assign _0126_ = _0050_ & _0107_;
  assign _0127_ = _0018_ & _0126_;
  assign _0128_ = _0023_ & _0126_;
  assign _0129_ = _0026_ & _0126_;
  assign _0130_ = _0028_ & _0126_;
  assign _0131_ = _0031_ & _0126_;
  assign _0132_ = _0033_ & _0126_;
  assign _0133_ = _0036_ & _0126_;
  assign _0134_ = _0038_ & _0126_;
  assign _0135_ = _0060_ & _0107_;
  assign _0136_ = _0018_ & _0135_;
  assign _0137_ = _0023_ & _0135_;
  assign _0138_ = _0026_ & _0135_;
  assign _0139_ = _0028_ & _0135_;
  assign _0140_ = _0031_ & _0135_;
  assign _0141_ = _0033_ & _0135_;
  assign _0142_ = _0036_ & _0135_;
  assign _0143_ = _0038_ & _0135_;
  assign _0144_ = wr_ptr_reg[5] & wr_ptr_reg[6];
  assign _0145_ = _0019_ & _0144_;
  assign _0146_ = _0018_ & _0145_;
  assign _0147_ = _0023_ & _0145_;
  assign _0148_ = _0026_ & _0145_;
  assign _0149_ = _0028_ & _0145_;
  assign _0150_ = _0031_ & _0145_;
  assign _0151_ = _0033_ & _0145_;
  assign _0152_ = _0036_ & _0145_;
  assign _0153_ = _0038_ & _0145_;
  assign _0154_ = _0040_ & _0144_;
  assign _0155_ = _0018_ & _0154_;
  assign _0156_ = _0023_ & _0154_;
  assign _0157_ = _0026_ & _0154_;
  assign _0158_ = _0028_ & _0154_;
  assign _0159_ = _0031_ & _0154_;
  assign _0160_ = _0033_ & _0154_;
  assign _0161_ = _0036_ & _0154_;
  assign _0162_ = _0038_ & _0154_;
  assign _0163_ = _0050_ & _0144_;
  assign _0164_ = _0018_ & _0163_;
  assign _0165_ = _0023_ & _0163_;
  assign _0166_ = _0026_ & _0163_;
  assign _0167_ = _0028_ & _0163_;
  assign _0168_ = _0031_ & _0163_;
  assign _0169_ = _0033_ & _0163_;
  assign _0170_ = _0036_ & _0163_;
  assign _0171_ = _0038_ & _0163_;
  assign _0172_ = _0060_ & _0144_;
  assign _0173_ = _0018_ & _0172_;
  assign _0174_ = _0023_ & _0172_;
  assign _0175_ = _0026_ & _0172_;
  assign _0176_ = _0028_ & _0172_;
  assign _0177_ = _0031_ & _0172_;
  assign _0178_ = _0033_ & _0172_;
  assign _0179_ = _0036_ & _0172_;
  assign _0180_ = _0038_ & _0172_;
  assign _0016_ = | { _0008_, ready_in };
  assign _0001_[7] = ~ rd_ptr_reg[7];
  assign _0000_ = rd_ptr_reg[6] ? _0189_ : _0188_;
  assign _0188_ = rd_ptr_reg[5] ? _0191_ : _0190_;
  assign _0189_ = rd_ptr_reg[5] ? _0193_ : _0192_;
  assign _0190_ = rd_ptr_reg[4] ? _0195_ : _0194_;
  assign _0191_ = rd_ptr_reg[4] ? _0197_ : _0196_;
  assign _0192_ = rd_ptr_reg[4] ? _0199_ : _0198_;
  assign _0193_ = rd_ptr_reg[4] ? _0201_ : _0200_;
  assign _0194_ = rd_ptr_reg[3] ? _0203_ : _0202_;
  assign _0195_ = rd_ptr_reg[3] ? _0205_ : _0204_;
  assign _0196_ = rd_ptr_reg[3] ? _0207_ : _0206_;
  assign _0197_ = rd_ptr_reg[3] ? _0209_ : _0208_;
  assign _0198_ = rd_ptr_reg[3] ? _0211_ : _0210_;
  assign _0199_ = rd_ptr_reg[3] ? _0213_ : _0212_;
  assign _0200_ = rd_ptr_reg[3] ? _0215_ : _0214_;
  assign _0201_ = rd_ptr_reg[3] ? _0217_ : _0216_;
  assign _0202_ = rd_ptr_reg[2] ? _0219_ : _0218_;
  assign _0212_ = rd_ptr_reg[2] ? _0221_ : _0220_;
  assign _0213_ = rd_ptr_reg[2] ? _0223_ : _0222_;
  assign _0214_ = rd_ptr_reg[2] ? _0225_ : _0224_;
  assign _0215_ = rd_ptr_reg[2] ? _0227_ : _0226_;
  assign _0216_ = rd_ptr_reg[2] ? _0229_ : _0228_;
  assign _0217_ = rd_ptr_reg[2] ? _0231_ : _0230_;
  assign _0203_ = rd_ptr_reg[2] ? _0233_ : _0232_;
  assign _0204_ = rd_ptr_reg[2] ? _0235_ : _0234_;
  assign _0205_ = rd_ptr_reg[2] ? _0237_ : _0236_;
  assign _0206_ = rd_ptr_reg[2] ? _0239_ : _0238_;
  assign _0207_ = rd_ptr_reg[2] ? _0241_ : _0240_;
  assign _0208_ = rd_ptr_reg[2] ? _0243_ : _0242_;
  assign _0209_ = rd_ptr_reg[2] ? _0245_ : _0244_;
  assign _0210_ = rd_ptr_reg[2] ? _0247_ : _0246_;
  assign _0211_ = rd_ptr_reg[2] ? _0249_ : _0248_;
  assign _0218_ = rd_ptr_reg[1] ? _0251_ : _0250_;
  assign _0240_ = rd_ptr_reg[1] ? _0253_ : _0252_;
  assign _0241_ = rd_ptr_reg[1] ? _0255_ : _0254_;
  assign _0242_ = rd_ptr_reg[1] ? _0257_ : _0256_;
  assign _0243_ = rd_ptr_reg[1] ? _0259_ : _0258_;
  assign _0244_ = rd_ptr_reg[1] ? _0261_ : _0260_;
  assign _0245_ = rd_ptr_reg[1] ? _0263_ : _0262_;
  assign _0246_ = rd_ptr_reg[1] ? _0265_ : _0264_;
  assign _0247_ = rd_ptr_reg[1] ? _0267_ : _0266_;
  assign _0248_ = rd_ptr_reg[1] ? _0269_ : _0268_;
  assign _0249_ = rd_ptr_reg[1] ? _0271_ : _0270_;
  assign _0219_ = rd_ptr_reg[1] ? _0273_ : _0272_;
  assign _0220_ = rd_ptr_reg[1] ? _0275_ : _0274_;
  assign _0221_ = rd_ptr_reg[1] ? _0277_ : _0276_;
  assign _0222_ = rd_ptr_reg[1] ? _0279_ : _0278_;
  assign _0223_ = rd_ptr_reg[1] ? _0281_ : _0280_;
  assign _0224_ = rd_ptr_reg[1] ? _0283_ : _0282_;
  assign _0225_ = rd_ptr_reg[1] ? _0285_ : _0284_;
  assign _0226_ = rd_ptr_reg[1] ? _0287_ : _0286_;
  assign _0227_ = rd_ptr_reg[1] ? _0289_ : _0288_;
  assign _0228_ = rd_ptr_reg[1] ? _0291_ : _0290_;
  assign _0229_ = rd_ptr_reg[1] ? _0293_ : _0292_;
  assign _0232_ = rd_ptr_reg[1] ? _0295_ : _0294_;
  assign _0230_ = rd_ptr_reg[1] ? _0297_ : _0296_;
  assign _0231_ = rd_ptr_reg[1] ? _0299_ : _0298_;
  assign _0233_ = rd_ptr_reg[1] ? _0301_ : _0300_;
  assign _0234_ = rd_ptr_reg[1] ? _0303_ : _0302_;
  assign _0235_ = rd_ptr_reg[1] ? _0305_ : _0304_;
  assign _0236_ = rd_ptr_reg[1] ? _0307_ : _0306_;
  assign _0237_ = rd_ptr_reg[1] ? _0309_ : _0308_;
  assign _0238_ = rd_ptr_reg[1] ? _0311_ : _0310_;
  assign _0239_ = rd_ptr_reg[1] ? _0313_ : _0312_;
  assign _0250_ = rd_ptr_reg[0] ? \mem[1]  : \mem[0] ;
  assign _0304_ = rd_ptr_reg[0] ? \mem[21]  : \mem[20] ;
  assign _0305_ = rd_ptr_reg[0] ? \mem[23]  : \mem[22] ;
  assign _0306_ = rd_ptr_reg[0] ? \mem[25]  : \mem[24] ;
  assign _0307_ = rd_ptr_reg[0] ? \mem[27]  : \mem[26] ;
  assign _0308_ = rd_ptr_reg[0] ? \mem[29]  : \mem[28] ;
  assign _0309_ = rd_ptr_reg[0] ? \mem[31]  : \mem[30] ;
  assign _0310_ = rd_ptr_reg[0] ? \mem[33]  : \mem[32] ;
  assign _0311_ = rd_ptr_reg[0] ? \mem[35]  : \mem[34] ;
  assign _0312_ = rd_ptr_reg[0] ? \mem[37]  : \mem[36] ;
  assign _0313_ = rd_ptr_reg[0] ? \mem[39]  : \mem[38] ;
  assign _0251_ = rd_ptr_reg[0] ? \mem[3]  : \mem[2] ;
  assign _0252_ = rd_ptr_reg[0] ? \mem[41]  : \mem[40] ;
  assign _0253_ = rd_ptr_reg[0] ? \mem[43]  : \mem[42] ;
  assign _0254_ = rd_ptr_reg[0] ? \mem[45]  : \mem[44] ;
  assign _0255_ = rd_ptr_reg[0] ? \mem[47]  : \mem[46] ;
  assign _0256_ = rd_ptr_reg[0] ? \mem[49]  : \mem[48] ;
  assign _0257_ = rd_ptr_reg[0] ? \mem[51]  : \mem[50] ;
  assign _0258_ = rd_ptr_reg[0] ? \mem[53]  : \mem[52] ;
  assign _0259_ = rd_ptr_reg[0] ? \mem[55]  : \mem[54] ;
  assign _0260_ = rd_ptr_reg[0] ? \mem[57]  : \mem[56] ;
  assign _0261_ = rd_ptr_reg[0] ? \mem[59]  : \mem[58] ;
  assign _0272_ = rd_ptr_reg[0] ? \mem[5]  : \mem[4] ;
  assign _0262_ = rd_ptr_reg[0] ? \mem[61]  : \mem[60] ;
  assign _0263_ = rd_ptr_reg[0] ? \mem[63]  : \mem[62] ;
  assign _0264_ = rd_ptr_reg[0] ? \mem[65]  : \mem[64] ;
  assign _0265_ = rd_ptr_reg[0] ? \mem[67]  : \mem[66] ;
  assign _0266_ = rd_ptr_reg[0] ? \mem[69]  : \mem[68] ;
  assign _0267_ = rd_ptr_reg[0] ? \mem[71]  : \mem[70] ;
  assign _0268_ = rd_ptr_reg[0] ? \mem[73]  : \mem[72] ;
  assign _0269_ = rd_ptr_reg[0] ? \mem[75]  : \mem[74] ;
  assign _0270_ = rd_ptr_reg[0] ? \mem[77]  : \mem[76] ;
  assign _0271_ = rd_ptr_reg[0] ? \mem[79]  : \mem[78] ;
  assign _0273_ = rd_ptr_reg[0] ? \mem[7]  : \mem[6] ;
  assign _0274_ = rd_ptr_reg[0] ? \mem[81]  : \mem[80] ;
  assign _0275_ = rd_ptr_reg[0] ? \mem[83]  : \mem[82] ;
  assign _0276_ = rd_ptr_reg[0] ? \mem[85]  : \mem[84] ;
  assign _0277_ = rd_ptr_reg[0] ? \mem[87]  : \mem[86] ;
  assign _0278_ = rd_ptr_reg[0] ? \mem[89]  : \mem[88] ;
  assign _0279_ = rd_ptr_reg[0] ? \mem[91]  : \mem[90] ;
  assign _0280_ = rd_ptr_reg[0] ? \mem[93]  : \mem[92] ;
  assign _0281_ = rd_ptr_reg[0] ? \mem[95]  : \mem[94] ;
  assign _0282_ = rd_ptr_reg[0] ? \mem[97]  : \mem[96] ;
  assign _0283_ = rd_ptr_reg[0] ? \mem[99]  : \mem[98] ;
  assign _0294_ = rd_ptr_reg[0] ? \mem[9]  : \mem[8] ;
  assign _0284_ = rd_ptr_reg[0] ? \mem[101]  : \mem[100] ;
  assign _0285_ = rd_ptr_reg[0] ? \mem[103]  : \mem[102] ;
  assign _0286_ = rd_ptr_reg[0] ? \mem[105]  : \mem[104] ;
  assign _0287_ = rd_ptr_reg[0] ? \mem[107]  : \mem[106] ;
  assign _0288_ = rd_ptr_reg[0] ? \mem[109]  : \mem[108] ;
  assign _0289_ = rd_ptr_reg[0] ? \mem[111]  : \mem[110] ;
  assign _0290_ = rd_ptr_reg[0] ? \mem[113]  : \mem[112] ;
  assign _0291_ = rd_ptr_reg[0] ? \mem[115]  : \mem[114] ;
  assign _0292_ = rd_ptr_reg[0] ? \mem[117]  : \mem[116] ;
  assign _0293_ = rd_ptr_reg[0] ? \mem[119]  : \mem[118] ;
  assign _0295_ = rd_ptr_reg[0] ? \mem[11]  : \mem[10] ;
  assign _0296_ = rd_ptr_reg[0] ? \mem[121]  : \mem[120] ;
  assign _0297_ = rd_ptr_reg[0] ? \mem[123]  : \mem[122] ;
  assign _0298_ = rd_ptr_reg[0] ? \mem[125]  : \mem[124] ;
  assign _0299_ = rd_ptr_reg[0] ? \mem[127]  : \mem[126] ;
  assign _0300_ = rd_ptr_reg[0] ? \mem[13]  : \mem[12] ;
  assign _0301_ = rd_ptr_reg[0] ? \mem[15]  : \mem[14] ;
  assign _0302_ = rd_ptr_reg[0] ? \mem[17]  : \mem[16] ;
  assign _0303_ = rd_ptr_reg[0] ? \mem[19]  : \mem[18] ;
  assign _0314_ = _0022_ & _0004_;
  assign _0315_ = _0150_ & _0004_;
  assign _0316_ = _0151_ & _0004_;
  assign _0317_ = _0152_ & _0004_;
  assign _0318_ = _0153_ & _0004_;
  assign _0319_ = _0155_ & _0004_;
  assign _0320_ = _0156_ & _0004_;
  assign _0321_ = _0157_ & _0004_;
  assign _0322_ = _0158_ & _0004_;
  assign _0323_ = _0159_ & _0004_;
  assign _0324_ = _0160_ & _0004_;
  assign _0325_ = _0044_ & _0004_;
  assign _0326_ = _0161_ & _0004_;
  assign _0327_ = _0162_ & _0004_;
  assign _0328_ = _0164_ & _0004_;
  assign _0329_ = _0165_ & _0004_;
  assign _0330_ = _0166_ & _0004_;
  assign _0331_ = _0167_ & _0004_;
  assign _0332_ = _0168_ & _0004_;
  assign _0333_ = _0169_ & _0004_;
  assign _0334_ = _0170_ & _0004_;
  assign _0335_ = _0171_ & _0004_;
  assign _0336_ = _0045_ & _0004_;
  assign _0337_ = _0173_ & _0004_;
  assign _0338_ = _0174_ & _0004_;
  assign _0339_ = _0175_ & _0004_;
  assign _0340_ = _0176_ & _0004_;
  assign _0341_ = _0177_ & _0004_;
  assign _0342_ = _0178_ & _0004_;
  assign _0343_ = _0179_ & _0004_;
  assign _0344_ = _0180_ & _0004_;
  assign _0345_ = _0046_ & _0004_;
  assign _0346_ = _0047_ & _0004_;
  assign _0347_ = _0048_ & _0004_;
  assign _0348_ = _0049_ & _0004_;
  assign _0349_ = _0052_ & _0004_;
  assign _0350_ = _0053_ & _0004_;
  assign _0351_ = _0054_ & _0004_;
  assign _0352_ = _0055_ & _0004_;
  assign _0353_ = _0024_ & _0004_;
  assign _0354_ = _0056_ & _0004_;
  assign _0355_ = _0057_ & _0004_;
  assign _0356_ = _0058_ & _0004_;
  assign _0357_ = _0059_ & _0004_;
  assign _0358_ = _0062_ & _0004_;
  assign _0359_ = _0063_ & _0004_;
  assign _0360_ = _0064_ & _0004_;
  assign _0361_ = _0065_ & _0004_;
  assign _0362_ = _0066_ & _0004_;
  assign _0363_ = _0067_ & _0004_;
  assign _0364_ = _0027_ & _0004_;
  assign _0365_ = _0068_ & _0004_;
  assign _0366_ = _0069_ & _0004_;
  assign _0367_ = _0072_ & _0004_;
  assign _0368_ = _0073_ & _0004_;
  assign _0369_ = _0074_ & _0004_;
  assign _0370_ = _0075_ & _0004_;
  assign _0371_ = _0076_ & _0004_;
  assign _0372_ = _0077_ & _0004_;
  assign _0373_ = _0078_ & _0004_;
  assign _0374_ = _0079_ & _0004_;
  assign _0375_ = _0029_ & _0004_;
  assign _0376_ = _0081_ & _0004_;
  assign _0377_ = _0082_ & _0004_;
  assign _0378_ = _0083_ & _0004_;
  assign _0379_ = _0084_ & _0004_;
  assign _0380_ = _0085_ & _0004_;
  assign _0381_ = _0086_ & _0004_;
  assign _0382_ = _0087_ & _0004_;
  assign _0383_ = _0088_ & _0004_;
  assign _0384_ = _0090_ & _0004_;
  assign _0385_ = _0091_ & _0004_;
  assign _0386_ = _0032_ & _0004_;
  assign _0387_ = _0092_ & _0004_;
  assign _0388_ = _0093_ & _0004_;
  assign _0389_ = _0094_ & _0004_;
  assign _0390_ = _0095_ & _0004_;
  assign _0391_ = _0096_ & _0004_;
  assign _0392_ = _0097_ & _0004_;
  assign _0393_ = _0099_ & _0004_;
  assign _0394_ = _0100_ & _0004_;
  assign _0395_ = _0101_ & _0004_;
  assign _0396_ = _0102_ & _0004_;
  assign _0397_ = _0034_ & _0004_;
  assign _0398_ = _0103_ & _0004_;
  assign _0399_ = _0104_ & _0004_;
  assign _0400_ = _0105_ & _0004_;
  assign _0401_ = _0106_ & _0004_;
  assign _0402_ = _0109_ & _0004_;
  assign _0403_ = _0110_ & _0004_;
  assign _0404_ = _0111_ & _0004_;
  assign _0405_ = _0112_ & _0004_;
  assign _0406_ = _0113_ & _0004_;
  assign _0407_ = _0114_ & _0004_;
  assign _0408_ = _0037_ & _0004_;
  assign _0409_ = _0115_ & _0004_;
  assign _0410_ = _0116_ & _0004_;
  assign _0411_ = _0118_ & _0004_;
  assign _0412_ = _0119_ & _0004_;
  assign _0413_ = _0120_ & _0004_;
  assign _0414_ = _0121_ & _0004_;
  assign _0415_ = _0122_ & _0004_;
  assign _0416_ = _0123_ & _0004_;
  assign _0417_ = _0124_ & _0004_;
  assign _0418_ = _0125_ & _0004_;
  assign _0419_ = _0039_ & _0004_;
  assign _0420_ = _0127_ & _0004_;
  assign _0421_ = _0128_ & _0004_;
  assign _0422_ = _0129_ & _0004_;
  assign _0423_ = _0130_ & _0004_;
  assign _0424_ = _0131_ & _0004_;
  assign _0425_ = _0132_ & _0004_;
  assign _0426_ = _0133_ & _0004_;
  assign _0427_ = _0134_ & _0004_;
  assign _0428_ = _0136_ & _0004_;
  assign _0429_ = _0137_ & _0004_;
  assign _0430_ = _0042_ & _0004_;
  assign _0431_ = _0138_ & _0004_;
  assign _0432_ = _0139_ & _0004_;
  assign _0433_ = _0140_ & _0004_;
  assign _0434_ = _0141_ & _0004_;
  assign _0435_ = _0142_ & _0004_;
  assign _0436_ = _0143_ & _0004_;
  assign _0437_ = _0146_ & _0004_;
  assign _0438_ = _0147_ & _0004_;
  assign _0439_ = _0148_ & _0004_;
  assign _0440_ = _0149_ & _0004_;
  assign _0441_ = _0043_ & _0004_;
  assign _0002_ = wr_ptr_reg == { _0001_[7], rd_ptr_reg[6:0] };
  assign full = _0002_ ? 1'h1 : 1'h0;
  assign _0003_ = wr_ptr_reg == rd_ptr_reg;
  assign empty = _0003_ ? 1'h1 : 1'h0;
  assign ready_out_internal = ~ full;
  assign _0004_ = valid_in & ready_out_internal;
  assign _0005_ = wr_ptr_reg + 8'h01;
  assign _0006_ = ready_in ? 1'h0 : 1'hx;
  assign _0007_ = ~ valid_out_pipe_reg;
  assign _0008_ = ready_in | _0007_;
  assign _0009_ = ~ empty;
  assign _0010_ = rd_ptr_reg + 8'h01;
  assign _0011_ = empty ? 1'h0 : 1'h1;
  assign _0012_ = _0009_ & _0008_;
  assign _0013_ = _0008_ ? _0011_ : _0006_;
  assign _0014_ = _0004_ ? _0005_ : 8'hxx;
  assign _0015_ = _0012_ ? _0010_ : 8'hxx;
  always @(posedge clk)
    por <= 1'h0;
  assign _0001_[6:0] = rd_ptr_reg[6:0];
  assign data_out_pipe = data_out;
  assign data_out_pipe_reg = data_out;
  assign pipe_ready = 1'h1;
  assign ready_out = ready_out_internal;
  assign valid_out = valid_out_pipe_reg;
  assign valid_out_pipe = valid_out_pipe_reg;
endmodule

module pipelinec_fifo_fwft_577_6(clk, valid_in, data_in, ready_in, ready_out, valid_out, data_out);
  wire [576:0] _000_;
  wire [6:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire [6:0] _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire [6:0] _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire [6:0] _014_;
  wire [6:0] _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire [576:0] _111_;
  wire [576:0] _112_;
  wire [576:0] _113_;
  wire [576:0] _114_;
  wire [576:0] _115_;
  wire [576:0] _116_;
  wire [576:0] _117_;
  wire [576:0] _118_;
  wire [576:0] _119_;
  wire [576:0] _120_;
  wire [576:0] _121_;
  wire [576:0] _122_;
  wire [576:0] _123_;
  wire [576:0] _124_;
  wire [576:0] _125_;
  wire [576:0] _126_;
  wire [576:0] _127_;
  wire [576:0] _128_;
  wire [576:0] _129_;
  wire [576:0] _130_;
  wire [576:0] _131_;
  wire [576:0] _132_;
  wire [576:0] _133_;
  wire [576:0] _134_;
  wire [576:0] _135_;
  wire [576:0] _136_;
  wire [576:0] _137_;
  wire [576:0] _138_;
  wire [576:0] _139_;
  wire [576:0] _140_;
  wire [576:0] _141_;
  wire [576:0] _142_;
  wire [576:0] _143_;
  wire [576:0] _144_;
  wire [576:0] _145_;
  wire [576:0] _146_;
  wire [576:0] _147_;
  wire [576:0] _148_;
  wire [576:0] _149_;
  wire [576:0] _150_;
  wire [576:0] _151_;
  wire [576:0] _152_;
  wire [576:0] _153_;
  wire [576:0] _154_;
  wire [576:0] _155_;
  wire [576:0] _156_;
  wire [576:0] _157_;
  wire [576:0] _158_;
  wire [576:0] _159_;
  wire [576:0] _160_;
  wire [576:0] _161_;
  wire [576:0] _162_;
  wire [576:0] _163_;
  wire [576:0] _164_;
  wire [576:0] _165_;
  wire [576:0] _166_;
  wire [576:0] _167_;
  wire [576:0] _168_;
  wire [576:0] _169_;
  wire [576:0] _170_;
  wire [576:0] _171_;
  wire [576:0] _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  input clk;
  wire clk;
  input [576:0] data_in;
  wire [576:0] data_in;
  output [576:0] data_out;
  reg [576:0] data_out;
  wire [576:0] data_out_pipe;
  wire [576:0] data_out_pipe_reg;
  wire empty;
  wire full;
  reg [576:0] \mem[0]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[10]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[11]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[12]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[13]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[14]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[15]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[16]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[17]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[18]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[19]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[1]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[20]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[21]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[22]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[23]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[24]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[25]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[26]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[27]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[28]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[29]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[2]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[30]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[31]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[32]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[33]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[34]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[35]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[36]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[37]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[38]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[39]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[3]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[40]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[41]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[42]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[43]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[44]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[45]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[46]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[47]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[48]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[49]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[4]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[50]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[51]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[52]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[53]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[54]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[55]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[56]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[57]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[58]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[59]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[5]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[60]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[61]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[62]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[63]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[6]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[7]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[8]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  reg [576:0] \mem[9]  = 577'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire pipe_ready;
  (* dont_touch = "TRUE" *)
  (* keep = "TRUE" *)
  (* unused_bits = "0" *)
  reg por = 1'h1;
  reg [6:0] rd_ptr_reg = 7'h00;
  input ready_in;
  wire ready_in;
  output ready_out;
  wire ready_out;
  wire ready_out_internal;
  input valid_in;
  wire valid_in;
  output valid_out;
  wire valid_out;
  wire valid_out_pipe;
  reg valid_out_pipe_reg = 1'h0;
  reg [6:0] wr_ptr_reg = 7'h00;
  always @(posedge clk)
    if (_008_) data_out <= _000_;
  always @(posedge clk)
    if (_004_) wr_ptr_reg <= _014_;
  always @(posedge clk)
    if (_012_) rd_ptr_reg <= _015_;
  always @(posedge clk)
    if (_016_) valid_out_pipe_reg <= _013_;
  always @(posedge clk)
    if (_236_) \mem[9]  <= data_in;
  always @(posedge clk)
    if (_235_) \mem[8]  <= data_in;
  always @(posedge clk)
    if (_234_) \mem[7]  <= data_in;
  always @(posedge clk)
    if (_233_) \mem[6]  <= data_in;
  always @(posedge clk)
    if (_232_) \mem[63]  <= data_in;
  always @(posedge clk)
    if (_231_) \mem[62]  <= data_in;
  always @(posedge clk)
    if (_230_) \mem[61]  <= data_in;
  always @(posedge clk)
    if (_229_) \mem[60]  <= data_in;
  always @(posedge clk)
    if (_228_) \mem[5]  <= data_in;
  always @(posedge clk)
    if (_227_) \mem[59]  <= data_in;
  always @(posedge clk)
    if (_226_) \mem[58]  <= data_in;
  always @(posedge clk)
    if (_225_) \mem[57]  <= data_in;
  always @(posedge clk)
    if (_224_) \mem[56]  <= data_in;
  always @(posedge clk)
    if (_223_) \mem[55]  <= data_in;
  always @(posedge clk)
    if (_222_) \mem[54]  <= data_in;
  always @(posedge clk)
    if (_221_) \mem[53]  <= data_in;
  always @(posedge clk)
    if (_220_) \mem[52]  <= data_in;
  always @(posedge clk)
    if (_219_) \mem[51]  <= data_in;
  always @(posedge clk)
    if (_218_) \mem[50]  <= data_in;
  always @(posedge clk)
    if (_217_) \mem[4]  <= data_in;
  always @(posedge clk)
    if (_216_) \mem[49]  <= data_in;
  always @(posedge clk)
    if (_215_) \mem[48]  <= data_in;
  always @(posedge clk)
    if (_214_) \mem[47]  <= data_in;
  always @(posedge clk)
    if (_213_) \mem[46]  <= data_in;
  always @(posedge clk)
    if (_212_) \mem[45]  <= data_in;
  always @(posedge clk)
    if (_211_) \mem[44]  <= data_in;
  always @(posedge clk)
    if (_210_) \mem[43]  <= data_in;
  always @(posedge clk)
    if (_209_) \mem[42]  <= data_in;
  always @(posedge clk)
    if (_208_) \mem[41]  <= data_in;
  always @(posedge clk)
    if (_207_) \mem[40]  <= data_in;
  always @(posedge clk)
    if (_206_) \mem[3]  <= data_in;
  always @(posedge clk)
    if (_205_) \mem[39]  <= data_in;
  always @(posedge clk)
    if (_204_) \mem[38]  <= data_in;
  always @(posedge clk)
    if (_203_) \mem[37]  <= data_in;
  always @(posedge clk)
    if (_202_) \mem[36]  <= data_in;
  always @(posedge clk)
    if (_201_) \mem[35]  <= data_in;
  always @(posedge clk)
    if (_200_) \mem[34]  <= data_in;
  always @(posedge clk)
    if (_199_) \mem[33]  <= data_in;
  always @(posedge clk)
    if (_198_) \mem[32]  <= data_in;
  always @(posedge clk)
    if (_197_) \mem[31]  <= data_in;
  always @(posedge clk)
    if (_196_) \mem[30]  <= data_in;
  always @(posedge clk)
    if (_195_) \mem[2]  <= data_in;
  always @(posedge clk)
    if (_194_) \mem[29]  <= data_in;
  always @(posedge clk)
    if (_193_) \mem[28]  <= data_in;
  always @(posedge clk)
    if (_192_) \mem[27]  <= data_in;
  always @(posedge clk)
    if (_191_) \mem[26]  <= data_in;
  always @(posedge clk)
    if (_190_) \mem[25]  <= data_in;
  always @(posedge clk)
    if (_189_) \mem[24]  <= data_in;
  always @(posedge clk)
    if (_188_) \mem[23]  <= data_in;
  always @(posedge clk)
    if (_187_) \mem[22]  <= data_in;
  always @(posedge clk)
    if (_186_) \mem[21]  <= data_in;
  always @(posedge clk)
    if (_185_) \mem[20]  <= data_in;
  always @(posedge clk)
    if (_184_) \mem[1]  <= data_in;
  always @(posedge clk)
    if (_183_) \mem[19]  <= data_in;
  always @(posedge clk)
    if (_182_) \mem[18]  <= data_in;
  always @(posedge clk)
    if (_181_) \mem[17]  <= data_in;
  always @(posedge clk)
    if (_180_) \mem[16]  <= data_in;
  always @(posedge clk)
    if (_179_) \mem[15]  <= data_in;
  always @(posedge clk)
    if (_178_) \mem[14]  <= data_in;
  always @(posedge clk)
    if (_177_) \mem[13]  <= data_in;
  always @(posedge clk)
    if (_176_) \mem[12]  <= data_in;
  always @(posedge clk)
    if (_175_) \mem[11]  <= data_in;
  always @(posedge clk)
    if (_174_) \mem[10]  <= data_in;
  always @(posedge clk)
    if (_173_) \mem[0]  <= data_in;
  assign _105_ = ~ wr_ptr_reg[0];
  assign _106_ = ~ wr_ptr_reg[1];
  assign _107_ = ~ wr_ptr_reg[2];
  assign _108_ = ~ wr_ptr_reg[3];
  assign _109_ = ~ wr_ptr_reg[4];
  assign _110_ = ~ wr_ptr_reg[5];
  assign _017_ = _106_ & _107_;
  assign _018_ = _105_ & _017_;
  assign _019_ = _109_ & _110_;
  assign _020_ = _108_ & _019_;
  assign _021_ = _018_ & _020_;
  assign _022_ = wr_ptr_reg[0] & _017_;
  assign _023_ = _022_ & _020_;
  assign _024_ = wr_ptr_reg[1] & _107_;
  assign _025_ = _105_ & _024_;
  assign _026_ = _025_ & _020_;
  assign _027_ = wr_ptr_reg[0] & _024_;
  assign _028_ = _027_ & _020_;
  assign _029_ = _106_ & wr_ptr_reg[2];
  assign _030_ = _105_ & _029_;
  assign _031_ = _030_ & _020_;
  assign _032_ = wr_ptr_reg[0] & _029_;
  assign _033_ = _032_ & _020_;
  assign _034_ = wr_ptr_reg[1] & wr_ptr_reg[2];
  assign _035_ = _105_ & _034_;
  assign _036_ = _035_ & _020_;
  assign _037_ = wr_ptr_reg[0] & _034_;
  assign _038_ = _037_ & _020_;
  assign _039_ = wr_ptr_reg[3] & _019_;
  assign _040_ = _018_ & _039_;
  assign _041_ = _022_ & _039_;
  assign _042_ = _025_ & _039_;
  assign _043_ = _027_ & _039_;
  assign _044_ = _030_ & _039_;
  assign _045_ = _032_ & _039_;
  assign _046_ = _035_ & _039_;
  assign _047_ = _037_ & _039_;
  assign _048_ = wr_ptr_reg[4] & _110_;
  assign _049_ = _108_ & _048_;
  assign _050_ = _018_ & _049_;
  assign _051_ = _022_ & _049_;
  assign _052_ = _025_ & _049_;
  assign _053_ = _027_ & _049_;
  assign _054_ = _030_ & _049_;
  assign _055_ = _032_ & _049_;
  assign _056_ = _035_ & _049_;
  assign _057_ = _037_ & _049_;
  assign _058_ = wr_ptr_reg[3] & _048_;
  assign _059_ = _018_ & _058_;
  assign _060_ = _022_ & _058_;
  assign _061_ = _025_ & _058_;
  assign _062_ = _027_ & _058_;
  assign _063_ = _030_ & _058_;
  assign _064_ = _032_ & _058_;
  assign _065_ = _035_ & _058_;
  assign _066_ = _037_ & _058_;
  assign _067_ = _109_ & wr_ptr_reg[5];
  assign _068_ = _108_ & _067_;
  assign _069_ = _018_ & _068_;
  assign _070_ = _022_ & _068_;
  assign _071_ = _025_ & _068_;
  assign _072_ = _027_ & _068_;
  assign _073_ = _030_ & _068_;
  assign _074_ = _032_ & _068_;
  assign _075_ = _035_ & _068_;
  assign _076_ = _037_ & _068_;
  assign _077_ = wr_ptr_reg[3] & _067_;
  assign _078_ = _018_ & _077_;
  assign _079_ = _022_ & _077_;
  assign _080_ = _025_ & _077_;
  assign _081_ = _027_ & _077_;
  assign _082_ = _030_ & _077_;
  assign _083_ = _032_ & _077_;
  assign _084_ = _035_ & _077_;
  assign _085_ = _037_ & _077_;
  assign _086_ = wr_ptr_reg[4] & wr_ptr_reg[5];
  assign _087_ = _108_ & _086_;
  assign _088_ = _018_ & _087_;
  assign _089_ = _022_ & _087_;
  assign _090_ = _025_ & _087_;
  assign _091_ = _027_ & _087_;
  assign _092_ = _030_ & _087_;
  assign _093_ = _032_ & _087_;
  assign _094_ = _035_ & _087_;
  assign _095_ = _037_ & _087_;
  assign _096_ = wr_ptr_reg[3] & _086_;
  assign _097_ = _018_ & _096_;
  assign _098_ = _022_ & _096_;
  assign _099_ = _025_ & _096_;
  assign _100_ = _027_ & _096_;
  assign _101_ = _030_ & _096_;
  assign _102_ = _032_ & _096_;
  assign _103_ = _035_ & _096_;
  assign _104_ = _037_ & _096_;
  assign _016_ = | { _008_, ready_in };
  assign _001_[6] = ~ rd_ptr_reg[6];
  assign _000_ = rd_ptr_reg[5] ? _112_ : _111_;
  assign _111_ = rd_ptr_reg[4] ? _114_ : _113_;
  assign _112_ = rd_ptr_reg[4] ? _116_ : _115_;
  assign _113_ = rd_ptr_reg[3] ? _118_ : _117_;
  assign _114_ = rd_ptr_reg[3] ? _120_ : _119_;
  assign _115_ = rd_ptr_reg[3] ? _122_ : _121_;
  assign _116_ = rd_ptr_reg[3] ? _124_ : _123_;
  assign _117_ = rd_ptr_reg[2] ? _126_ : _125_;
  assign _118_ = rd_ptr_reg[2] ? _128_ : _127_;
  assign _119_ = rd_ptr_reg[2] ? _130_ : _129_;
  assign _120_ = rd_ptr_reg[2] ? _132_ : _131_;
  assign _121_ = rd_ptr_reg[2] ? _134_ : _133_;
  assign _122_ = rd_ptr_reg[2] ? _136_ : _135_;
  assign _123_ = rd_ptr_reg[2] ? _138_ : _137_;
  assign _124_ = rd_ptr_reg[2] ? _140_ : _139_;
  assign _125_ = rd_ptr_reg[1] ? _142_ : _141_;
  assign _135_ = rd_ptr_reg[1] ? _144_ : _143_;
  assign _136_ = rd_ptr_reg[1] ? _146_ : _145_;
  assign _137_ = rd_ptr_reg[1] ? _148_ : _147_;
  assign _138_ = rd_ptr_reg[1] ? _150_ : _149_;
  assign _139_ = rd_ptr_reg[1] ? _152_ : _151_;
  assign _140_ = rd_ptr_reg[1] ? _154_ : _153_;
  assign _126_ = rd_ptr_reg[1] ? _156_ : _155_;
  assign _127_ = rd_ptr_reg[1] ? _158_ : _157_;
  assign _128_ = rd_ptr_reg[1] ? _160_ : _159_;
  assign _129_ = rd_ptr_reg[1] ? _162_ : _161_;
  assign _130_ = rd_ptr_reg[1] ? _164_ : _163_;
  assign _131_ = rd_ptr_reg[1] ? _166_ : _165_;
  assign _132_ = rd_ptr_reg[1] ? _168_ : _167_;
  assign _133_ = rd_ptr_reg[1] ? _170_ : _169_;
  assign _134_ = rd_ptr_reg[1] ? _172_ : _171_;
  assign _141_ = rd_ptr_reg[0] ? \mem[1]  : \mem[0] ;
  assign _163_ = rd_ptr_reg[0] ? \mem[21]  : \mem[20] ;
  assign _164_ = rd_ptr_reg[0] ? \mem[23]  : \mem[22] ;
  assign _165_ = rd_ptr_reg[0] ? \mem[25]  : \mem[24] ;
  assign _166_ = rd_ptr_reg[0] ? \mem[27]  : \mem[26] ;
  assign _167_ = rd_ptr_reg[0] ? \mem[29]  : \mem[28] ;
  assign _168_ = rd_ptr_reg[0] ? \mem[31]  : \mem[30] ;
  assign _169_ = rd_ptr_reg[0] ? \mem[33]  : \mem[32] ;
  assign _170_ = rd_ptr_reg[0] ? \mem[35]  : \mem[34] ;
  assign _171_ = rd_ptr_reg[0] ? \mem[37]  : \mem[36] ;
  assign _172_ = rd_ptr_reg[0] ? \mem[39]  : \mem[38] ;
  assign _142_ = rd_ptr_reg[0] ? \mem[3]  : \mem[2] ;
  assign _143_ = rd_ptr_reg[0] ? \mem[41]  : \mem[40] ;
  assign _144_ = rd_ptr_reg[0] ? \mem[43]  : \mem[42] ;
  assign _145_ = rd_ptr_reg[0] ? \mem[45]  : \mem[44] ;
  assign _146_ = rd_ptr_reg[0] ? \mem[47]  : \mem[46] ;
  assign _147_ = rd_ptr_reg[0] ? \mem[49]  : \mem[48] ;
  assign _148_ = rd_ptr_reg[0] ? \mem[51]  : \mem[50] ;
  assign _149_ = rd_ptr_reg[0] ? \mem[53]  : \mem[52] ;
  assign _150_ = rd_ptr_reg[0] ? \mem[55]  : \mem[54] ;
  assign _151_ = rd_ptr_reg[0] ? \mem[57]  : \mem[56] ;
  assign _152_ = rd_ptr_reg[0] ? \mem[59]  : \mem[58] ;
  assign _155_ = rd_ptr_reg[0] ? \mem[5]  : \mem[4] ;
  assign _153_ = rd_ptr_reg[0] ? \mem[61]  : \mem[60] ;
  assign _154_ = rd_ptr_reg[0] ? \mem[63]  : \mem[62] ;
  assign _156_ = rd_ptr_reg[0] ? \mem[7]  : \mem[6] ;
  assign _157_ = rd_ptr_reg[0] ? \mem[9]  : \mem[8] ;
  assign _158_ = rd_ptr_reg[0] ? \mem[11]  : \mem[10] ;
  assign _159_ = rd_ptr_reg[0] ? \mem[13]  : \mem[12] ;
  assign _160_ = rd_ptr_reg[0] ? \mem[15]  : \mem[14] ;
  assign _161_ = rd_ptr_reg[0] ? \mem[17]  : \mem[16] ;
  assign _162_ = rd_ptr_reg[0] ? \mem[19]  : \mem[18] ;
  assign _173_ = _021_ & _004_;
  assign _174_ = _042_ & _004_;
  assign _175_ = _043_ & _004_;
  assign _176_ = _044_ & _004_;
  assign _177_ = _045_ & _004_;
  assign _178_ = _046_ & _004_;
  assign _179_ = _047_ & _004_;
  assign _180_ = _050_ & _004_;
  assign _181_ = _051_ & _004_;
  assign _182_ = _052_ & _004_;
  assign _183_ = _053_ & _004_;
  assign _184_ = _023_ & _004_;
  assign _185_ = _054_ & _004_;
  assign _186_ = _055_ & _004_;
  assign _187_ = _056_ & _004_;
  assign _188_ = _057_ & _004_;
  assign _189_ = _059_ & _004_;
  assign _190_ = _060_ & _004_;
  assign _191_ = _061_ & _004_;
  assign _192_ = _062_ & _004_;
  assign _193_ = _063_ & _004_;
  assign _194_ = _064_ & _004_;
  assign _195_ = _026_ & _004_;
  assign _196_ = _065_ & _004_;
  assign _197_ = _066_ & _004_;
  assign _198_ = _069_ & _004_;
  assign _199_ = _070_ & _004_;
  assign _200_ = _071_ & _004_;
  assign _201_ = _072_ & _004_;
  assign _202_ = _073_ & _004_;
  assign _203_ = _074_ & _004_;
  assign _204_ = _075_ & _004_;
  assign _205_ = _076_ & _004_;
  assign _206_ = _028_ & _004_;
  assign _207_ = _078_ & _004_;
  assign _208_ = _079_ & _004_;
  assign _209_ = _080_ & _004_;
  assign _210_ = _081_ & _004_;
  assign _211_ = _082_ & _004_;
  assign _212_ = _083_ & _004_;
  assign _213_ = _084_ & _004_;
  assign _214_ = _085_ & _004_;
  assign _215_ = _088_ & _004_;
  assign _216_ = _089_ & _004_;
  assign _217_ = _031_ & _004_;
  assign _218_ = _090_ & _004_;
  assign _219_ = _091_ & _004_;
  assign _220_ = _092_ & _004_;
  assign _221_ = _093_ & _004_;
  assign _222_ = _094_ & _004_;
  assign _223_ = _095_ & _004_;
  assign _224_ = _097_ & _004_;
  assign _225_ = _098_ & _004_;
  assign _226_ = _099_ & _004_;
  assign _227_ = _100_ & _004_;
  assign _228_ = _033_ & _004_;
  assign _229_ = _101_ & _004_;
  assign _230_ = _102_ & _004_;
  assign _231_ = _103_ & _004_;
  assign _232_ = _104_ & _004_;
  assign _233_ = _036_ & _004_;
  assign _234_ = _038_ & _004_;
  assign _235_ = _040_ & _004_;
  assign _236_ = _041_ & _004_;
  assign _002_ = wr_ptr_reg == { _001_[6], rd_ptr_reg[5:0] };
  assign full = _002_ ? 1'h1 : 1'h0;
  assign _003_ = wr_ptr_reg == rd_ptr_reg;
  assign empty = _003_ ? 1'h1 : 1'h0;
  assign ready_out_internal = ~ full;
  assign _004_ = valid_in & ready_out_internal;
  assign _005_ = wr_ptr_reg + 7'h01;
  assign _006_ = ready_in ? 1'h0 : 1'hx;
  assign _007_ = ~ valid_out_pipe_reg;
  assign _008_ = ready_in | _007_;
  assign _009_ = ~ empty;
  assign _010_ = rd_ptr_reg + 7'h01;
  assign _011_ = empty ? 1'h0 : 1'h1;
  assign _012_ = _009_ & _008_;
  assign _013_ = _008_ ? _011_ : _006_;
  assign _014_ = _004_ ? _005_ : 7'hxx;
  assign _015_ = _012_ ? _010_ : 7'hxx;
  always @(posedge clk)
    por <= 1'h0;
  assign _001_[5:0] = rd_ptr_reg[5:0];
  assign data_out_pipe = data_out;
  assign data_out_pipe_reg = data_out;
  assign pipe_ready = 1'h1;
  assign ready_out = ready_out_internal;
  assign valid_out = valid_out_pipe_reg;
  assign valid_out_pipe = valid_out_pipe_reg;
endmodule

module poly1305_mac_decrypt_0clk_a460be28(clk, clock_enable, \global_to_module.poly1305_mac_decrypt_key , \global_to_module.poly1305_mac_decrypt_data_in , \global_to_module.poly1305_mac_decrypt_auth_tag_ready , \global_to_module.poly1305_mac_decrypt_compute_out , \global_to_module.poly1305_mac_decrypt_compute_in_ready , \module_to_global.poly1305_mac_decrypt_key_ready , \module_to_global.poly1305_mac_decrypt_data_in_ready , \module_to_global.poly1305_mac_decrypt_auth_tag , \module_to_global.poly1305_mac_decrypt_compute_in , \module_to_global.poly1305_mac_decrypt_compute_out_ready );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input \global_to_module.poly1305_mac_decrypt_auth_tag_ready ;
  wire \global_to_module.poly1305_mac_decrypt_auth_tag_ready ;
  input \global_to_module.poly1305_mac_decrypt_compute_in_ready ;
  wire \global_to_module.poly1305_mac_decrypt_compute_in_ready ;
  input [320:0] \global_to_module.poly1305_mac_decrypt_compute_out ;
  wire [320:0] \global_to_module.poly1305_mac_decrypt_compute_out ;
  input [145:0] \global_to_module.poly1305_mac_decrypt_data_in ;
  wire [145:0] \global_to_module.poly1305_mac_decrypt_data_in ;
  input [256:0] \global_to_module.poly1305_mac_decrypt_key ;
  wire [256:0] \global_to_module.poly1305_mac_decrypt_key ;
  output [128:0] \module_to_global.poly1305_mac_decrypt_auth_tag ;
  wire [128:0] \module_to_global.poly1305_mac_decrypt_auth_tag ;
  output [768:0] \module_to_global.poly1305_mac_decrypt_compute_in ;
  wire [768:0] \module_to_global.poly1305_mac_decrypt_compute_in ;
  output \module_to_global.poly1305_mac_decrypt_compute_out_ready ;
  wire \module_to_global.poly1305_mac_decrypt_compute_out_ready ;
  output \module_to_global.poly1305_mac_decrypt_data_in_ready ;
  wire \module_to_global.poly1305_mac_decrypt_data_in_ready ;
  output \module_to_global.poly1305_mac_decrypt_key_ready ;
  wire \module_to_global.poly1305_mac_decrypt_key_ready ;
  wire poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_clock_enable;
  wire [145:0] poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_data_in;
  wire [319:0] poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_from_compute;
  wire poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_from_compute_valid;
  wire [256:0] poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_key;
  wire poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_ready_for_auth_tag_out;
  wire poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_ready_for_to_compute;
  wire [899:0] poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output;
  assign \module_to_global.poly1305_mac_decrypt_key_ready  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output[0] : 1'h0;
  assign \module_to_global.poly1305_mac_decrypt_data_in_ready  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output[1] : 1'h0;
  assign \module_to_global.poly1305_mac_decrypt_auth_tag  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output[130:2] : 129'h000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_decrypt_compute_in  = clock_enable ? poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output[899:131] : 769'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_decrypt_compute_out_ready  = clock_enable ? 1'h1 : 1'h0;
  poly1305_mac_fsm_0clk_22f85077 poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1 (
    .clk(clk),
    .clock_enable(clock_enable),
    .\data_in.data (\global_to_module.poly1305_mac_decrypt_data_in [144:0]),
    .\data_in.valid (\global_to_module.poly1305_mac_decrypt_data_in [145]),
    .\from_compute.limbs (\global_to_module.poly1305_mac_decrypt_compute_out [319:0]),
    .from_compute_valid(\global_to_module.poly1305_mac_decrypt_compute_out [320]),
    .\key.data (\global_to_module.poly1305_mac_decrypt_key [255:0]),
    .\key.valid (\global_to_module.poly1305_mac_decrypt_key [256]),
    .ready_for_auth_tag_out(\global_to_module.poly1305_mac_decrypt_auth_tag_ready ),
    .ready_for_to_compute(\global_to_module.poly1305_mac_decrypt_compute_in_ready ),
    .\return_output.auth_tag (poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output[130:2]),
    .\return_output.ready_for_data_in (poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output[1]),
    .\return_output.ready_for_key (poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output[0]),
    .\return_output.to_compute (poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output[898:131]),
    .\return_output.to_compute_valid (poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_return_output[899])
  );
  assign clk_en_internal = clock_enable;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_clock_enable = clock_enable;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_data_in = \global_to_module.poly1305_mac_decrypt_data_in ;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_from_compute = \global_to_module.poly1305_mac_decrypt_compute_out [319:0];
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_from_compute_valid = \global_to_module.poly1305_mac_decrypt_compute_out [320];
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_key = \global_to_module.poly1305_mac_decrypt_key ;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_ready_for_auth_tag_out = \global_to_module.poly1305_mac_decrypt_auth_tag_ready ;
  assign poly1305_mac_fsm_poly1305_mac_c_l43_c32_7fe1_ready_for_to_compute = \global_to_module.poly1305_mac_decrypt_compute_in_ready ;
endmodule

module poly1305_mac_decrypt_compute_0clk_31cfddb2(clk, clock_enable, \global_to_module.poly1305_mac_decrypt_compute_in , \global_to_module.poly1305_mac_decrypt_compute_out_ready , \module_to_global.poly1305_mac_decrypt_compute_out , \module_to_global.poly1305_mac_decrypt_compute_in_ready );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [768:0] \global_to_module.poly1305_mac_decrypt_compute_in ;
  wire [768:0] \global_to_module.poly1305_mac_decrypt_compute_in ;
  input \global_to_module.poly1305_mac_decrypt_compute_out_ready ;
  wire \global_to_module.poly1305_mac_decrypt_compute_out_ready ;
  output \module_to_global.poly1305_mac_decrypt_compute_in_ready ;
  wire \module_to_global.poly1305_mac_decrypt_compute_in_ready ;
  output [320:0] \module_to_global.poly1305_mac_decrypt_compute_out ;
  wire [320:0] \module_to_global.poly1305_mac_decrypt_compute_out ;
  wire poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_clock_enable;
  wire poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_ready_for_stream_out;
  wire [321:0] poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_return_output;
  wire [768:0] poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_stream_in;
  assign \module_to_global.poly1305_mac_decrypt_compute_out  = clock_enable ? poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_return_output[320:0] : 321'h000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign \module_to_global.poly1305_mac_decrypt_compute_in_ready  = clock_enable ? poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_return_output[321] : 1'h0;
  poly1305_mac_loop_body_mcp4_0clk_5e31fb6c poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171 (
    .clk(clk),
    .clock_enable(clock_enable),
    .ready_for_stream_out(\global_to_module.poly1305_mac_decrypt_compute_out_ready ),
    .\return_output.ready_for_stream_in (poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_return_output[321]),
    .\return_output.stream_out (poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_return_output[320:0]),
    .\stream_in.data (\global_to_module.poly1305_mac_decrypt_compute_in [767:0]),
    .\stream_in.valid (\global_to_module.poly1305_mac_decrypt_compute_in [768])
  );
  assign clk_en_internal = clock_enable;
  assign poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_clock_enable = clock_enable;
  assign poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_ready_for_stream_out = \global_to_module.poly1305_mac_decrypt_compute_out_ready ;
  assign poly1305_mac_loop_body_mcp4_poly1305_mac_c_l21_c72_7171_stream_in = \global_to_module.poly1305_mac_decrypt_compute_in ;
endmodule

module poly1305_mac_fsm_0clk_22f85077(clk, clock_enable, \key.data , \key.valid , \data_in.data , \data_in.valid , ready_for_auth_tag_out, \from_compute.limbs , from_compute_valid, ready_for_to_compute, \return_output.ready_for_key , \return_output.ready_for_data_in , \return_output.auth_tag , \return_output.to_compute , \return_output.to_compute_valid );
  wire [2:0] _0_;
  wire _1_;
  wire [319:0] _2_;
  wire [319:0] _3_;
  wire [319:0] _4_;
  wire [319:0] a;
  wire a_mux_poly1305_h_l387_c3_c282_cond;
  wire [319:0] a_mux_poly1305_h_l387_c3_c282_iffalse;
  wire [319:0] a_mux_poly1305_h_l387_c3_c282_iftrue;
  wire [319:0] a_mux_poly1305_h_l387_c3_c282_return_output;
  wire a_mux_poly1305_h_l415_c9_b009_cond;
  wire [319:0] a_mux_poly1305_h_l415_c9_b009_iffalse;
  wire [319:0] a_mux_poly1305_h_l415_c9_b009_iftrue;
  wire [319:0] a_mux_poly1305_h_l415_c9_b009_return_output;
  wire a_mux_poly1305_h_l417_c5_1c61_cond;
  reg [319:0] a_mux_poly1305_h_l417_c5_1c61_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] a_mux_poly1305_h_l417_c5_1c61_iftrue;
  wire [319:0] a_mux_poly1305_h_l417_c5_1c61_return_output;
  wire a_mux_poly1305_h_l429_c9_423a_cond;
  wire [319:0] a_mux_poly1305_h_l429_c9_423a_iffalse;
  wire [319:0] a_mux_poly1305_h_l429_c9_423a_iftrue;
  wire [319:0] a_mux_poly1305_h_l429_c9_423a_return_output;
  wire bin_op_and_poly1305_h_l396_c8_877f_left;
  wire bin_op_and_poly1305_h_l396_c8_877f_return_output;
  wire bin_op_and_poly1305_h_l396_c8_877f_right;
  wire bin_op_and_poly1305_h_l441_c8_e325_left;
  wire bin_op_and_poly1305_h_l441_c8_e325_return_output;
  wire bin_op_and_poly1305_h_l441_c8_e325_right;
  wire bin_op_and_poly1305_h_l454_c26_a684_left;
  wire bin_op_and_poly1305_h_l454_c26_a684_return_output;
  wire bin_op_and_poly1305_h_l454_c26_a684_right;
  wire bin_op_and_poly1305_h_l458_c8_6bb1_left;
  wire bin_op_and_poly1305_h_l458_c8_6bb1_return_output;
  wire bin_op_and_poly1305_h_l458_c8_6bb1_right;
  reg [2:0] bin_op_eq_poly1305_h_l387_c6_d444_left = 3'h0;
  wire bin_op_eq_poly1305_h_l387_c6_d444_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l387_c6_d444_right;
  wire [2:0] bin_op_eq_poly1305_h_l415_c12_a971_left;
  wire bin_op_eq_poly1305_h_l415_c12_a971_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l415_c12_a971_right;
  wire [2:0] bin_op_eq_poly1305_h_l429_c12_d6a6_left;
  wire bin_op_eq_poly1305_h_l429_c12_d6a6_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l429_c12_d6a6_right;
  wire [2:0] bin_op_eq_poly1305_h_l434_c12_6601_left;
  wire bin_op_eq_poly1305_h_l434_c12_6601_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l434_c12_6601_right;
  wire [2:0] bin_op_eq_poly1305_h_l447_c6_7257_left;
  wire bin_op_eq_poly1305_h_l447_c6_7257_return_output;
  wire [2:0] bin_op_eq_poly1305_h_l447_c6_7257_right;
  wire [319:0] bytes_to_uint320_poly1305_h_l410_c11_110a_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l410_c11_110a_src;
  wire [319:0] bytes_to_uint320_poly1305_h_l411_c11_f707_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l411_c11_f707_src;
  wire [127:0] clamp_poly1305_h_l408_c17_f2c9_r;
  wire [127:0] clamp_poly1305_h_l408_c17_f2c9_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [144:0] \data_in.data ;
  wire [144:0] \data_in.data ;
  input \data_in.valid ;
  wire \data_in.valid ;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_0_const_sr_0_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_0_const_sr_0_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_10_const_sr_80_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_10_const_sr_80_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_11_const_sr_88_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_11_const_sr_88_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_12_const_sr_96_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_12_const_sr_96_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_13_const_sr_104_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_13_const_sr_104_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_14_const_sr_112_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_14_const_sr_112_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_15_const_sr_120_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_15_const_sr_120_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_16_const_sr_128_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_16_const_sr_128_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_17_const_sr_136_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_17_const_sr_136_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_18_const_sr_144_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_18_const_sr_144_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_19_const_sr_152_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_19_const_sr_152_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_1_const_sr_8_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_1_const_sr_8_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_20_const_sr_160_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_20_const_sr_160_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_21_const_sr_168_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_21_const_sr_168_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_22_const_sr_176_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_22_const_sr_176_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_23_const_sr_184_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_23_const_sr_184_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_24_const_sr_192_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_24_const_sr_192_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_25_const_sr_200_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_25_const_sr_200_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_26_const_sr_208_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_26_const_sr_208_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_27_const_sr_216_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_27_const_sr_216_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_28_const_sr_224_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_28_const_sr_224_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_29_const_sr_232_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_29_const_sr_232_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_2_const_sr_16_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_2_const_sr_16_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_30_const_sr_240_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_30_const_sr_240_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_31_const_sr_248_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_31_const_sr_248_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_3_const_sr_24_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_3_const_sr_24_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_4_const_sr_32_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_4_const_sr_32_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_5_const_sr_40_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_5_const_sr_40_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_6_const_sr_48_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_6_const_sr_48_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_7_const_sr_56_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_7_const_sr_56_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_8_const_sr_64_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_8_const_sr_64_poly1305_h_l398_c162_1528_x;
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_9_const_sr_72_poly1305_h_l398_c162_1528_return_output;
  wire [255:0] for_poly1305_h_l398_c38_c746_iter_9_const_sr_72_poly1305_h_l398_c162_1528_x;
  input [319:0] \from_compute.limbs ;
  wire [319:0] \from_compute.limbs ;
  input from_compute_valid;
  wire from_compute_valid;
  wire is_last_block;
  wire is_last_block_mux_poly1305_h_l387_c3_c282_cond;
  reg is_last_block_mux_poly1305_h_l387_c3_c282_iffalse = 1'h0;
  wire is_last_block_mux_poly1305_h_l387_c3_c282_iftrue;
  wire is_last_block_mux_poly1305_h_l387_c3_c282_return_output;
  wire is_last_block_mux_poly1305_h_l447_c3_4946_cond;
  wire is_last_block_mux_poly1305_h_l447_c3_4946_iffalse;
  wire is_last_block_mux_poly1305_h_l447_c3_4946_iftrue;
  wire is_last_block_mux_poly1305_h_l447_c3_4946_return_output;
  input [255:0] \key.data ;
  wire [255:0] \key.data ;
  input \key.valid ;
  wire \key.valid ;
  wire o_auth_tag_mux_poly1305_h_l387_c3_c282_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l387_c3_c282_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l387_c3_c282_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l387_c3_c282_return_output;
  wire o_auth_tag_mux_poly1305_h_l415_c9_b009_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l415_c9_b009_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l415_c9_b009_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l415_c9_b009_return_output;
  wire o_auth_tag_mux_poly1305_h_l429_c9_423a_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l429_c9_423a_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l429_c9_423a_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l429_c9_423a_return_output;
  wire o_auth_tag_mux_poly1305_h_l434_c9_8616_cond;
  wire [128:0] o_auth_tag_mux_poly1305_h_l434_c9_8616_iffalse;
  wire [128:0] o_auth_tag_mux_poly1305_h_l434_c9_8616_iftrue;
  wire [128:0] o_auth_tag_mux_poly1305_h_l434_c9_8616_return_output;
  wire o_ready_for_data_in_mux_poly1305_h_l447_c3_4946_cond;
  wire o_ready_for_data_in_mux_poly1305_h_l447_c3_4946_iffalse;
  wire o_ready_for_data_in_mux_poly1305_h_l447_c3_4946_iftrue;
  wire o_ready_for_data_in_mux_poly1305_h_l447_c3_4946_return_output;
  wire o_ready_for_key_mux_poly1305_h_l387_c3_c282_cond;
  wire o_ready_for_key_mux_poly1305_h_l387_c3_c282_iffalse;
  wire o_ready_for_key_mux_poly1305_h_l387_c3_c282_iftrue;
  wire o_ready_for_key_mux_poly1305_h_l387_c3_c282_return_output;
  wire o_to_compute_mux_poly1305_h_l447_c3_4946_cond;
  wire [767:0] o_to_compute_mux_poly1305_h_l447_c3_4946_iffalse;
  wire [767:0] o_to_compute_mux_poly1305_h_l447_c3_4946_iftrue;
  wire [767:0] o_to_compute_mux_poly1305_h_l447_c3_4946_return_output;
  wire o_to_compute_valid_mux_poly1305_h_l447_c3_4946_cond;
  wire o_to_compute_valid_mux_poly1305_h_l447_c3_4946_iffalse;
  wire o_to_compute_valid_mux_poly1305_h_l447_c3_4946_iftrue;
  wire o_to_compute_valid_mux_poly1305_h_l447_c3_4946_return_output;
  wire [319:0] r;
  wire r_mux_poly1305_h_l387_c3_c282_cond;
  reg [319:0] r_mux_poly1305_h_l387_c3_c282_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] r_mux_poly1305_h_l387_c3_c282_iftrue;
  wire [319:0] r_mux_poly1305_h_l387_c3_c282_return_output;
  wire r_mux_poly1305_h_l396_c5_fa76_cond;
  wire [319:0] r_mux_poly1305_h_l396_c5_fa76_iffalse;
  wire [319:0] r_mux_poly1305_h_l396_c5_fa76_iftrue;
  wire [319:0] r_mux_poly1305_h_l396_c5_fa76_return_output;
  input ready_for_auth_tag_out;
  wire ready_for_auth_tag_out;
  input ready_for_to_compute;
  wire ready_for_to_compute;
  wire [319:0] reg_comb_a;
  wire reg_comb_is_last_block;
  wire [319:0] reg_comb_r;
  wire [319:0] reg_comb_s;
  wire [2:0] reg_comb_state;
  output [128:0] \return_output.auth_tag ;
  wire [128:0] \return_output.auth_tag ;
  output \return_output.ready_for_data_in ;
  wire \return_output.ready_for_data_in ;
  output \return_output.ready_for_key ;
  wire \return_output.ready_for_key ;
  output [767:0] \return_output.to_compute ;
  wire [767:0] \return_output.to_compute ;
  output \return_output.to_compute_valid ;
  wire \return_output.to_compute_valid ;
  wire [319:0] s;
  wire s_mux_poly1305_h_l387_c3_c282_cond;
  reg [319:0] s_mux_poly1305_h_l387_c3_c282_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [319:0] s_mux_poly1305_h_l387_c3_c282_iftrue;
  wire [319:0] s_mux_poly1305_h_l387_c3_c282_return_output;
  wire s_mux_poly1305_h_l396_c5_fa76_cond;
  wire [319:0] s_mux_poly1305_h_l396_c5_fa76_iffalse;
  wire [319:0] s_mux_poly1305_h_l396_c5_fa76_iftrue;
  wire [319:0] s_mux_poly1305_h_l396_c5_fa76_return_output;
  wire [2:0] state;
  wire state_mux_poly1305_h_l387_c3_c282_cond;
  wire [2:0] state_mux_poly1305_h_l387_c3_c282_iffalse;
  wire [2:0] state_mux_poly1305_h_l387_c3_c282_iftrue;
  wire [2:0] state_mux_poly1305_h_l387_c3_c282_return_output;
  wire state_mux_poly1305_h_l396_c5_fa76_cond;
  wire [2:0] state_mux_poly1305_h_l396_c5_fa76_iffalse;
  wire [2:0] state_mux_poly1305_h_l396_c5_fa76_iftrue;
  wire [2:0] state_mux_poly1305_h_l396_c5_fa76_return_output;
  wire state_mux_poly1305_h_l415_c9_b009_cond;
  wire [2:0] state_mux_poly1305_h_l415_c9_b009_iffalse;
  wire [2:0] state_mux_poly1305_h_l415_c9_b009_iftrue;
  wire [2:0] state_mux_poly1305_h_l415_c9_b009_return_output;
  wire state_mux_poly1305_h_l417_c5_1c61_cond;
  wire [2:0] state_mux_poly1305_h_l417_c5_1c61_iffalse;
  wire [2:0] state_mux_poly1305_h_l417_c5_1c61_iftrue;
  wire [2:0] state_mux_poly1305_h_l417_c5_1c61_return_output;
  wire state_mux_poly1305_h_l422_c7_a87b_cond;
  wire [2:0] state_mux_poly1305_h_l422_c7_a87b_iffalse;
  wire [2:0] state_mux_poly1305_h_l422_c7_a87b_iftrue;
  wire [2:0] state_mux_poly1305_h_l422_c7_a87b_return_output;
  wire state_mux_poly1305_h_l429_c9_423a_cond;
  wire [2:0] state_mux_poly1305_h_l429_c9_423a_iffalse;
  wire [2:0] state_mux_poly1305_h_l429_c9_423a_iftrue;
  wire [2:0] state_mux_poly1305_h_l429_c9_423a_return_output;
  wire state_mux_poly1305_h_l434_c9_8616_cond;
  wire [2:0] state_mux_poly1305_h_l434_c9_8616_iffalse;
  wire [2:0] state_mux_poly1305_h_l434_c9_8616_iftrue;
  wire [2:0] state_mux_poly1305_h_l434_c9_8616_return_output;
  wire state_mux_poly1305_h_l441_c5_3521_cond;
  wire [2:0] state_mux_poly1305_h_l441_c5_3521_iffalse;
  wire [2:0] state_mux_poly1305_h_l441_c5_3521_iftrue;
  wire [2:0] state_mux_poly1305_h_l441_c5_3521_return_output;
  wire state_mux_poly1305_h_l447_c3_4946_cond;
  wire [2:0] state_mux_poly1305_h_l447_c3_4946_iffalse;
  wire [2:0] state_mux_poly1305_h_l447_c3_4946_iftrue;
  wire [2:0] state_mux_poly1305_h_l447_c3_4946_return_output;
  wire state_mux_poly1305_h_l458_c5_b185_cond;
  wire [2:0] state_mux_poly1305_h_l458_c5_b185_iffalse;
  wire [2:0] state_mux_poly1305_h_l458_c5_b185_iftrue;
  wire [2:0] state_mux_poly1305_h_l458_c5_b185_return_output;
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [319:0] u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output;
  wire [319:0] u320_t_to_bytes_poly1305_h_l436_c34_e71c_x;
  wire [319:0] uint320_add_poly1305_h_l431_c9_f5a2_a;
  wire [319:0] uint320_add_poly1305_h_l431_c9_f5a2_b;
  wire [319:0] uint320_add_poly1305_h_l431_c9_f5a2_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_h_l387_c6_d444_left <= _0_;
  always @(posedge clk)
    if (clock_enable) is_last_block_mux_poly1305_h_l387_c3_c282_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) a_mux_poly1305_h_l417_c5_1c61_iffalse <= _2_;
  always @(posedge clk)
    if (clock_enable) r_mux_poly1305_h_l387_c3_c282_iffalse <= _3_;
  always @(posedge clk)
    if (clock_enable) s_mux_poly1305_h_l387_c3_c282_iffalse <= _4_;
  assign _0_ = clock_enable ? reg_comb_state : 3'hx;
  assign _1_ = clock_enable ? reg_comb_is_last_block : 1'hx;
  assign _2_ = clock_enable ? reg_comb_a : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _3_ = clock_enable ? reg_comb_r : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _4_ = clock_enable ? reg_comb_s : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l387_c3_c282 (
    .cond(a_mux_poly1305_h_l387_c3_c282_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l387_c3_c282_iffalse),
    .\iftrue.limbs (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\return_output.limbs (reg_comb_a)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l415_c9_b009 (
    .cond(a_mux_poly1305_h_l415_c9_b009_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l415_c9_b009_iffalse),
    .\iftrue.limbs (a_mux_poly1305_h_l415_c9_b009_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l387_c3_c282_iffalse)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l417_c5_1c61 (
    .cond(from_compute_valid),
    .\iffalse.limbs (a_mux_poly1305_h_l417_c5_1c61_iffalse),
    .\iftrue.limbs (\from_compute.limbs ),
    .\return_output.limbs (a_mux_poly1305_h_l415_c9_b009_iftrue)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l429_c9_423a (
    .cond(a_mux_poly1305_h_l429_c9_423a_cond),
    .\iffalse.limbs (a_mux_poly1305_h_l417_c5_1c61_iffalse),
    .\iftrue.limbs (a_mux_poly1305_h_l429_c9_423a_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l415_c9_b009_iffalse)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l396_c8_877f (
    .left(\key.valid ),
    .return_output(r_mux_poly1305_h_l396_c5_fa76_cond),
    .right(1'h1)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l441_c8_e325 (
    .left(1'h1),
    .return_output(state_mux_poly1305_h_l441_c5_3521_cond),
    .right(ready_for_auth_tag_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l454_c26_a684 (
    .left(\data_in.valid ),
    .return_output(bin_op_and_poly1305_h_l458_c8_6bb1_left),
    .right(ready_for_to_compute)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l458_c8_6bb1 (
    .left(bin_op_and_poly1305_h_l458_c8_6bb1_left),
    .return_output(state_mux_poly1305_h_l458_c5_b185_cond),
    .right(ready_for_to_compute)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l387_c6_d444 (
    .left(bin_op_eq_poly1305_h_l387_c6_d444_left),
    .return_output(a_mux_poly1305_h_l387_c3_c282_cond),
    .right(3'h0)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l415_c12_a971 (
    .left(bin_op_eq_poly1305_h_l387_c6_d444_left),
    .return_output(a_mux_poly1305_h_l415_c9_b009_cond),
    .right(3'h2)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l429_c12_d6a6 (
    .left(bin_op_eq_poly1305_h_l387_c6_d444_left),
    .return_output(a_mux_poly1305_h_l429_c9_423a_cond),
    .right(3'h3)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l434_c12_6601 (
    .left(bin_op_eq_poly1305_h_l387_c6_d444_left),
    .return_output(o_auth_tag_mux_poly1305_h_l434_c9_8616_cond),
    .right(3'h4)
  );
  bin_op_eq_uint3_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_h_l447_c6_7257 (
    .left(bin_op_eq_poly1305_h_l447_c6_7257_left),
    .return_output(is_last_block_mux_poly1305_h_l447_c3_4946_cond),
    .right(3'h1)
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l410_c11_110a (
    .\return_output.limbs (r_mux_poly1305_h_l396_c5_fa76_iftrue),
    .src({ clamp_poly1305_h_l408_c17_f2c9_return_output, 192'h000000000000000000000000000000000000000000000000 })
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l411_c11_f707 (
    .\return_output.limbs (s_mux_poly1305_h_l396_c5_fa76_iftrue),
    .src({ for_poly1305_h_l398_c38_c746_iter_16_const_sr_128_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_17_const_sr_136_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_18_const_sr_144_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_19_const_sr_152_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_20_const_sr_160_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_21_const_sr_168_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_22_const_sr_176_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_23_const_sr_184_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_24_const_sr_192_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_25_const_sr_200_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_26_const_sr_208_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_27_const_sr_216_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_28_const_sr_224_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_29_const_sr_232_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_30_const_sr_240_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_31_const_sr_248_poly1305_h_l398_c162_1528_return_output[7:0], 192'h000000000000000000000000000000000000000000000000 })
  );
  clamp_0clk_295015b8 clamp_poly1305_h_l408_c17_f2c9 (
    .\r.bytes ({ for_poly1305_h_l398_c38_c746_iter_0_const_sr_0_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_1_const_sr_8_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_2_const_sr_16_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_3_const_sr_24_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_4_const_sr_32_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_5_const_sr_40_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_6_const_sr_48_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_7_const_sr_56_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_8_const_sr_64_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_9_const_sr_72_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_10_const_sr_80_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_11_const_sr_88_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_12_const_sr_96_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_13_const_sr_104_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_14_const_sr_112_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_15_const_sr_120_poly1305_h_l398_c162_1528_return_output[7:0] }),
    .\return_output.bytes (clamp_poly1305_h_l408_c17_f2c9_return_output)
  );
  const_sr_0_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_0_const_sr_0_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_0_const_sr_0_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_80_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_10_const_sr_80_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_10_const_sr_80_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_88_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_11_const_sr_88_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_11_const_sr_88_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_96_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_12_const_sr_96_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_12_const_sr_96_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_104_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_13_const_sr_104_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_13_const_sr_104_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_112_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_14_const_sr_112_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_14_const_sr_112_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_120_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_15_const_sr_120_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_15_const_sr_120_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_128_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_16_const_sr_128_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_16_const_sr_128_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_136_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_17_const_sr_136_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_17_const_sr_136_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_144_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_18_const_sr_144_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_18_const_sr_144_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_152_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_19_const_sr_152_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_19_const_sr_152_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_8_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_1_const_sr_8_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_1_const_sr_8_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_160_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_20_const_sr_160_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_20_const_sr_160_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_168_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_21_const_sr_168_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_21_const_sr_168_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_176_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_22_const_sr_176_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_22_const_sr_176_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_184_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_23_const_sr_184_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_23_const_sr_184_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_192_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_24_const_sr_192_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_24_const_sr_192_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_200_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_25_const_sr_200_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_25_const_sr_200_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_208_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_26_const_sr_208_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_26_const_sr_208_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_216_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_27_const_sr_216_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_27_const_sr_216_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_224_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_28_const_sr_224_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_28_const_sr_224_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_232_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_29_const_sr_232_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_29_const_sr_232_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_16_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_2_const_sr_16_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_2_const_sr_16_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_240_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_30_const_sr_240_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_30_const_sr_240_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_248_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_31_const_sr_248_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_31_const_sr_248_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_24_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_3_const_sr_24_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_3_const_sr_24_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_32_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_4_const_sr_32_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_4_const_sr_32_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_40_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_5_const_sr_40_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_5_const_sr_40_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_48_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_6_const_sr_48_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_6_const_sr_48_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_56_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_7_const_sr_56_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_7_const_sr_56_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_64_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_8_const_sr_64_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_8_const_sr_64_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  const_sr_72_uint256_t_0clk_de264c78 for_poly1305_h_l398_c38_c746_iter_9_const_sr_72_poly1305_h_l398_c162_1528 (
    .return_output(for_poly1305_h_l398_c38_c746_iter_9_const_sr_72_poly1305_h_l398_c162_1528_return_output),
    .x(\key.data )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 is_last_block_mux_poly1305_h_l387_c3_c282 (
    .cond(a_mux_poly1305_h_l387_c3_c282_cond),
    .iffalse(is_last_block_mux_poly1305_h_l387_c3_c282_iffalse),
    .iftrue(1'h0),
    .return_output(is_last_block_mux_poly1305_h_l447_c3_4946_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 is_last_block_mux_poly1305_h_l447_c3_4946 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_4946_cond),
    .iffalse(is_last_block_mux_poly1305_h_l447_c3_4946_iffalse),
    .iftrue(\data_in.data [144]),
    .return_output(reg_comb_is_last_block)
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l387_c3_c282 (
    .cond(a_mux_poly1305_h_l387_c3_c282_cond),
    .\iffalse.data (o_auth_tag_mux_poly1305_h_l387_c3_c282_iffalse[127:0]),
    .\iffalse.valid (o_auth_tag_mux_poly1305_h_l387_c3_c282_iffalse[128]),
    .\iftrue.data (128'h00000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (\return_output.auth_tag [127:0]),
    .\return_output.valid (\return_output.auth_tag [128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l415_c9_b009 (
    .cond(a_mux_poly1305_h_l415_c9_b009_cond),
    .\iffalse.data (o_auth_tag_mux_poly1305_h_l415_c9_b009_iffalse[127:0]),
    .\iffalse.valid (o_auth_tag_mux_poly1305_h_l415_c9_b009_iffalse[128]),
    .\iftrue.data (128'h00000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (o_auth_tag_mux_poly1305_h_l387_c3_c282_iffalse[127:0]),
    .\return_output.valid (o_auth_tag_mux_poly1305_h_l387_c3_c282_iffalse[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l429_c9_423a (
    .cond(a_mux_poly1305_h_l429_c9_423a_cond),
    .\iffalse.data (o_auth_tag_mux_poly1305_h_l429_c9_423a_iffalse[127:0]),
    .\iffalse.valid (o_auth_tag_mux_poly1305_h_l429_c9_423a_iffalse[128]),
    .\iftrue.data (128'h00000000000000000000000000000000),
    .\iftrue.valid (1'h0),
    .\return_output.data (o_auth_tag_mux_poly1305_h_l415_c9_b009_iffalse[127:0]),
    .\return_output.valid (o_auth_tag_mux_poly1305_h_l415_c9_b009_iffalse[128])
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 o_auth_tag_mux_poly1305_h_l434_c9_8616 (
    .cond(o_auth_tag_mux_poly1305_h_l434_c9_8616_cond),
    .\iffalse.data (128'h00000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data ({ u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[199:192], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[207:200], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[215:208], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[223:216], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[231:224], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[239:232], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[247:240], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[255:248], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[263:256], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[271:264], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[279:272], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[287:280], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[295:288], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[303:296], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[311:304], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[319:312] }),
    .\iftrue.valid (1'h1),
    .\return_output.data (o_auth_tag_mux_poly1305_h_l429_c9_423a_iffalse[127:0]),
    .\return_output.valid (o_auth_tag_mux_poly1305_h_l429_c9_423a_iffalse[128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_data_in_mux_poly1305_h_l447_c3_4946 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_4946_cond),
    .iffalse(1'h0),
    .iftrue(ready_for_to_compute),
    .return_output(\return_output.ready_for_data_in )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_key_mux_poly1305_h_l387_c3_c282 (
    .cond(a_mux_poly1305_h_l387_c3_c282_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(\return_output.ready_for_key )
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 o_to_compute_mux_poly1305_h_l447_c3_4946 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_4946_cond),
    .\iffalse.a (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iffalse.block_bytes (128'h00000000000000000000000000000000),
    .\iffalse.r (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.a (reg_comb_a),
    .\iftrue.block_bytes (\data_in.data [127:0]),
    .\iftrue.r (reg_comb_r),
    .\return_output.a (\return_output.to_compute [767:448]),
    .\return_output.block_bytes (\return_output.to_compute [127:0]),
    .\return_output.r (\return_output.to_compute [447:128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_to_compute_valid_mux_poly1305_h_l447_c3_4946 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_4946_cond),
    .iffalse(1'h0),
    .iftrue(bin_op_and_poly1305_h_l458_c8_6bb1_left),
    .return_output(\return_output.to_compute_valid )
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 r_mux_poly1305_h_l387_c3_c282 (
    .cond(a_mux_poly1305_h_l387_c3_c282_cond),
    .\iffalse.limbs (r_mux_poly1305_h_l387_c3_c282_iffalse),
    .\iftrue.limbs (r_mux_poly1305_h_l387_c3_c282_iftrue),
    .\return_output.limbs (reg_comb_r)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 r_mux_poly1305_h_l396_c5_fa76 (
    .cond(r_mux_poly1305_h_l396_c5_fa76_cond),
    .\iffalse.limbs (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.limbs (r_mux_poly1305_h_l396_c5_fa76_iftrue),
    .\return_output.limbs (r_mux_poly1305_h_l387_c3_c282_iftrue)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 s_mux_poly1305_h_l387_c3_c282 (
    .cond(a_mux_poly1305_h_l387_c3_c282_cond),
    .\iffalse.limbs (s_mux_poly1305_h_l387_c3_c282_iffalse),
    .\iftrue.limbs (s_mux_poly1305_h_l387_c3_c282_iftrue),
    .\return_output.limbs (reg_comb_s)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 s_mux_poly1305_h_l396_c5_fa76 (
    .cond(r_mux_poly1305_h_l396_c5_fa76_cond),
    .\iffalse.limbs (320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .\iftrue.limbs (s_mux_poly1305_h_l396_c5_fa76_iftrue),
    .\return_output.limbs (s_mux_poly1305_h_l387_c3_c282_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l387_c3_c282 (
    .cond(a_mux_poly1305_h_l387_c3_c282_cond),
    .iffalse(state_mux_poly1305_h_l387_c3_c282_iffalse),
    .iftrue(state_mux_poly1305_h_l387_c3_c282_iftrue),
    .return_output(bin_op_eq_poly1305_h_l447_c6_7257_left)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l396_c5_fa76 (
    .cond(r_mux_poly1305_h_l396_c5_fa76_cond),
    .iffalse(bin_op_eq_poly1305_h_l387_c6_d444_left),
    .iftrue(3'h1),
    .return_output(state_mux_poly1305_h_l387_c3_c282_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l415_c9_b009 (
    .cond(a_mux_poly1305_h_l415_c9_b009_cond),
    .iffalse(state_mux_poly1305_h_l415_c9_b009_iffalse),
    .iftrue(state_mux_poly1305_h_l415_c9_b009_iftrue),
    .return_output(state_mux_poly1305_h_l387_c3_c282_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l417_c5_1c61 (
    .cond(from_compute_valid),
    .iffalse(bin_op_eq_poly1305_h_l387_c6_d444_left),
    .iftrue(state_mux_poly1305_h_l417_c5_1c61_iftrue),
    .return_output(state_mux_poly1305_h_l415_c9_b009_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l422_c7_a87b (
    .cond(is_last_block_mux_poly1305_h_l387_c3_c282_iffalse),
    .iffalse(3'h1),
    .iftrue(3'h3),
    .return_output(state_mux_poly1305_h_l417_c5_1c61_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l429_c9_423a (
    .cond(a_mux_poly1305_h_l429_c9_423a_cond),
    .iffalse(state_mux_poly1305_h_l429_c9_423a_iffalse),
    .iftrue(3'h4),
    .return_output(state_mux_poly1305_h_l415_c9_b009_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l434_c9_8616 (
    .cond(o_auth_tag_mux_poly1305_h_l434_c9_8616_cond),
    .iffalse(bin_op_eq_poly1305_h_l387_c6_d444_left),
    .iftrue(state_mux_poly1305_h_l434_c9_8616_iftrue),
    .return_output(state_mux_poly1305_h_l429_c9_423a_iffalse)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l441_c5_3521 (
    .cond(state_mux_poly1305_h_l441_c5_3521_cond),
    .iffalse(bin_op_eq_poly1305_h_l387_c6_d444_left),
    .iftrue(3'h0),
    .return_output(state_mux_poly1305_h_l434_c9_8616_iftrue)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l447_c3_4946 (
    .cond(is_last_block_mux_poly1305_h_l447_c3_4946_cond),
    .iffalse(bin_op_eq_poly1305_h_l447_c6_7257_left),
    .iftrue(state_mux_poly1305_h_l447_c3_4946_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_poly1305_state_t_poly1305_state_t_0clk_de264c78 state_mux_poly1305_h_l458_c5_b185 (
    .cond(state_mux_poly1305_h_l458_c5_b185_cond),
    .iffalse(bin_op_eq_poly1305_h_l447_c6_7257_left),
    .iftrue(3'h2),
    .return_output(state_mux_poly1305_h_l447_c3_4946_iftrue)
  );
  u320_t_to_bytes_0clk_801a240b u320_t_to_bytes_poly1305_h_l436_c34_e71c (
    .\return_output.data (u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output),
    .\x.limbs (a_mux_poly1305_h_l417_c5_1c61_iffalse)
  );
  uint320_add_0clk_10d8c973 uint320_add_poly1305_h_l431_c9_f5a2 (
    .\a.limbs (a_mux_poly1305_h_l417_c5_1c61_iffalse),
    .\b.limbs (s_mux_poly1305_h_l387_c3_c282_iffalse),
    .\return_output.limbs (a_mux_poly1305_h_l429_c9_423a_iftrue)
  );
  assign a = a_mux_poly1305_h_l417_c5_1c61_iffalse;
  assign a_mux_poly1305_h_l387_c3_c282_iftrue = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign a_mux_poly1305_h_l387_c3_c282_return_output = reg_comb_a;
  assign a_mux_poly1305_h_l415_c9_b009_return_output = a_mux_poly1305_h_l387_c3_c282_iffalse;
  assign a_mux_poly1305_h_l417_c5_1c61_cond = from_compute_valid;
  assign a_mux_poly1305_h_l417_c5_1c61_iftrue = \from_compute.limbs ;
  assign a_mux_poly1305_h_l417_c5_1c61_return_output = a_mux_poly1305_h_l415_c9_b009_iftrue;
  assign a_mux_poly1305_h_l429_c9_423a_iffalse = a_mux_poly1305_h_l417_c5_1c61_iffalse;
  assign a_mux_poly1305_h_l429_c9_423a_return_output = a_mux_poly1305_h_l415_c9_b009_iffalse;
  assign bin_op_and_poly1305_h_l396_c8_877f_left = \key.valid ;
  assign bin_op_and_poly1305_h_l396_c8_877f_return_output = r_mux_poly1305_h_l396_c5_fa76_cond;
  assign bin_op_and_poly1305_h_l396_c8_877f_right = 1'h1;
  assign bin_op_and_poly1305_h_l441_c8_e325_left = 1'h1;
  assign bin_op_and_poly1305_h_l441_c8_e325_return_output = state_mux_poly1305_h_l441_c5_3521_cond;
  assign bin_op_and_poly1305_h_l441_c8_e325_right = ready_for_auth_tag_out;
  assign bin_op_and_poly1305_h_l454_c26_a684_left = \data_in.valid ;
  assign bin_op_and_poly1305_h_l454_c26_a684_return_output = bin_op_and_poly1305_h_l458_c8_6bb1_left;
  assign bin_op_and_poly1305_h_l454_c26_a684_right = ready_for_to_compute;
  assign bin_op_and_poly1305_h_l458_c8_6bb1_return_output = state_mux_poly1305_h_l458_c5_b185_cond;
  assign bin_op_and_poly1305_h_l458_c8_6bb1_right = ready_for_to_compute;
  assign bin_op_eq_poly1305_h_l387_c6_d444_return_output = a_mux_poly1305_h_l387_c3_c282_cond;
  assign bin_op_eq_poly1305_h_l387_c6_d444_right = 3'h0;
  assign bin_op_eq_poly1305_h_l415_c12_a971_left = bin_op_eq_poly1305_h_l387_c6_d444_left;
  assign bin_op_eq_poly1305_h_l415_c12_a971_return_output = a_mux_poly1305_h_l415_c9_b009_cond;
  assign bin_op_eq_poly1305_h_l415_c12_a971_right = 3'h2;
  assign bin_op_eq_poly1305_h_l429_c12_d6a6_left = bin_op_eq_poly1305_h_l387_c6_d444_left;
  assign bin_op_eq_poly1305_h_l429_c12_d6a6_return_output = a_mux_poly1305_h_l429_c9_423a_cond;
  assign bin_op_eq_poly1305_h_l429_c12_d6a6_right = 3'h3;
  assign bin_op_eq_poly1305_h_l434_c12_6601_left = bin_op_eq_poly1305_h_l387_c6_d444_left;
  assign bin_op_eq_poly1305_h_l434_c12_6601_return_output = o_auth_tag_mux_poly1305_h_l434_c9_8616_cond;
  assign bin_op_eq_poly1305_h_l434_c12_6601_right = 3'h4;
  assign bin_op_eq_poly1305_h_l447_c6_7257_return_output = is_last_block_mux_poly1305_h_l447_c3_4946_cond;
  assign bin_op_eq_poly1305_h_l447_c6_7257_right = 3'h1;
  assign bytes_to_uint320_poly1305_h_l410_c11_110a_return_output = r_mux_poly1305_h_l396_c5_fa76_iftrue;
  assign bytes_to_uint320_poly1305_h_l410_c11_110a_src = { clamp_poly1305_h_l408_c17_f2c9_return_output, 192'h000000000000000000000000000000000000000000000000 };
  assign bytes_to_uint320_poly1305_h_l411_c11_f707_return_output = s_mux_poly1305_h_l396_c5_fa76_iftrue;
  assign bytes_to_uint320_poly1305_h_l411_c11_f707_src = { for_poly1305_h_l398_c38_c746_iter_16_const_sr_128_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_17_const_sr_136_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_18_const_sr_144_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_19_const_sr_152_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_20_const_sr_160_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_21_const_sr_168_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_22_const_sr_176_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_23_const_sr_184_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_24_const_sr_192_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_25_const_sr_200_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_26_const_sr_208_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_27_const_sr_216_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_28_const_sr_224_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_29_const_sr_232_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_30_const_sr_240_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_31_const_sr_248_poly1305_h_l398_c162_1528_return_output[7:0], 192'h000000000000000000000000000000000000000000000000 };
  assign clamp_poly1305_h_l408_c17_f2c9_r = { for_poly1305_h_l398_c38_c746_iter_0_const_sr_0_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_1_const_sr_8_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_2_const_sr_16_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_3_const_sr_24_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_4_const_sr_32_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_5_const_sr_40_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_6_const_sr_48_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_7_const_sr_56_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_8_const_sr_64_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_9_const_sr_72_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_10_const_sr_80_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_11_const_sr_88_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_12_const_sr_96_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_13_const_sr_104_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_14_const_sr_112_poly1305_h_l398_c162_1528_return_output[7:0], for_poly1305_h_l398_c38_c746_iter_15_const_sr_120_poly1305_h_l398_c162_1528_return_output[7:0] };
  assign clk_en_internal = clock_enable;
  assign for_poly1305_h_l398_c38_c746_iter_0_const_sr_0_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_10_const_sr_80_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_11_const_sr_88_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_12_const_sr_96_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_13_const_sr_104_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_14_const_sr_112_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_15_const_sr_120_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_16_const_sr_128_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_17_const_sr_136_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_18_const_sr_144_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_19_const_sr_152_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_1_const_sr_8_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_20_const_sr_160_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_21_const_sr_168_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_22_const_sr_176_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_23_const_sr_184_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_24_const_sr_192_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_25_const_sr_200_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_26_const_sr_208_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_27_const_sr_216_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_28_const_sr_224_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_29_const_sr_232_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_2_const_sr_16_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_30_const_sr_240_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_31_const_sr_248_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_3_const_sr_24_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_4_const_sr_32_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_5_const_sr_40_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_6_const_sr_48_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_7_const_sr_56_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_8_const_sr_64_poly1305_h_l398_c162_1528_x = \key.data ;
  assign for_poly1305_h_l398_c38_c746_iter_9_const_sr_72_poly1305_h_l398_c162_1528_x = \key.data ;
  assign is_last_block = is_last_block_mux_poly1305_h_l387_c3_c282_iffalse;
  assign is_last_block_mux_poly1305_h_l387_c3_c282_cond = a_mux_poly1305_h_l387_c3_c282_cond;
  assign is_last_block_mux_poly1305_h_l387_c3_c282_iftrue = 1'h0;
  assign is_last_block_mux_poly1305_h_l387_c3_c282_return_output = is_last_block_mux_poly1305_h_l447_c3_4946_iffalse;
  assign is_last_block_mux_poly1305_h_l447_c3_4946_iftrue = \data_in.data [144];
  assign is_last_block_mux_poly1305_h_l447_c3_4946_return_output = reg_comb_is_last_block;
  assign o_auth_tag_mux_poly1305_h_l387_c3_c282_cond = a_mux_poly1305_h_l387_c3_c282_cond;
  assign o_auth_tag_mux_poly1305_h_l387_c3_c282_iftrue = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l387_c3_c282_return_output = \return_output.auth_tag ;
  assign o_auth_tag_mux_poly1305_h_l415_c9_b009_cond = a_mux_poly1305_h_l415_c9_b009_cond;
  assign o_auth_tag_mux_poly1305_h_l415_c9_b009_iftrue = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l415_c9_b009_return_output = o_auth_tag_mux_poly1305_h_l387_c3_c282_iffalse;
  assign o_auth_tag_mux_poly1305_h_l429_c9_423a_cond = a_mux_poly1305_h_l429_c9_423a_cond;
  assign o_auth_tag_mux_poly1305_h_l429_c9_423a_iftrue = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l429_c9_423a_return_output = o_auth_tag_mux_poly1305_h_l415_c9_b009_iffalse;
  assign o_auth_tag_mux_poly1305_h_l434_c9_8616_iffalse = 129'h000000000000000000000000000000000;
  assign o_auth_tag_mux_poly1305_h_l434_c9_8616_iftrue = { 1'h1, u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[199:192], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[207:200], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[215:208], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[223:216], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[231:224], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[239:232], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[247:240], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[255:248], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[263:256], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[271:264], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[279:272], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[287:280], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[295:288], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[303:296], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[311:304], u320_t_to_bytes_poly1305_h_l436_c34_e71c_return_output[319:312] };
  assign o_auth_tag_mux_poly1305_h_l434_c9_8616_return_output = o_auth_tag_mux_poly1305_h_l429_c9_423a_iffalse;
  assign o_ready_for_data_in_mux_poly1305_h_l447_c3_4946_cond = is_last_block_mux_poly1305_h_l447_c3_4946_cond;
  assign o_ready_for_data_in_mux_poly1305_h_l447_c3_4946_iffalse = 1'h0;
  assign o_ready_for_data_in_mux_poly1305_h_l447_c3_4946_iftrue = ready_for_to_compute;
  assign o_ready_for_data_in_mux_poly1305_h_l447_c3_4946_return_output = \return_output.ready_for_data_in ;
  assign o_ready_for_key_mux_poly1305_h_l387_c3_c282_cond = a_mux_poly1305_h_l387_c3_c282_cond;
  assign o_ready_for_key_mux_poly1305_h_l387_c3_c282_iffalse = 1'h0;
  assign o_ready_for_key_mux_poly1305_h_l387_c3_c282_iftrue = 1'h1;
  assign o_ready_for_key_mux_poly1305_h_l387_c3_c282_return_output = \return_output.ready_for_key ;
  assign o_to_compute_mux_poly1305_h_l447_c3_4946_cond = is_last_block_mux_poly1305_h_l447_c3_4946_cond;
  assign o_to_compute_mux_poly1305_h_l447_c3_4946_iffalse = 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign o_to_compute_mux_poly1305_h_l447_c3_4946_iftrue = { reg_comb_a, reg_comb_r, \data_in.data [127:0] };
  assign o_to_compute_mux_poly1305_h_l447_c3_4946_return_output = \return_output.to_compute ;
  assign o_to_compute_valid_mux_poly1305_h_l447_c3_4946_cond = is_last_block_mux_poly1305_h_l447_c3_4946_cond;
  assign o_to_compute_valid_mux_poly1305_h_l447_c3_4946_iffalse = 1'h0;
  assign o_to_compute_valid_mux_poly1305_h_l447_c3_4946_iftrue = bin_op_and_poly1305_h_l458_c8_6bb1_left;
  assign o_to_compute_valid_mux_poly1305_h_l447_c3_4946_return_output = \return_output.to_compute_valid ;
  assign r = r_mux_poly1305_h_l387_c3_c282_iffalse;
  assign r_mux_poly1305_h_l387_c3_c282_cond = a_mux_poly1305_h_l387_c3_c282_cond;
  assign r_mux_poly1305_h_l387_c3_c282_return_output = reg_comb_r;
  assign r_mux_poly1305_h_l396_c5_fa76_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign r_mux_poly1305_h_l396_c5_fa76_return_output = r_mux_poly1305_h_l387_c3_c282_iftrue;
  assign s = s_mux_poly1305_h_l387_c3_c282_iffalse;
  assign s_mux_poly1305_h_l387_c3_c282_cond = a_mux_poly1305_h_l387_c3_c282_cond;
  assign s_mux_poly1305_h_l387_c3_c282_return_output = reg_comb_s;
  assign s_mux_poly1305_h_l396_c5_fa76_cond = r_mux_poly1305_h_l396_c5_fa76_cond;
  assign s_mux_poly1305_h_l396_c5_fa76_iffalse = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign s_mux_poly1305_h_l396_c5_fa76_return_output = s_mux_poly1305_h_l387_c3_c282_iftrue;
  assign state = bin_op_eq_poly1305_h_l387_c6_d444_left;
  assign state_mux_poly1305_h_l387_c3_c282_cond = a_mux_poly1305_h_l387_c3_c282_cond;
  assign state_mux_poly1305_h_l387_c3_c282_return_output = bin_op_eq_poly1305_h_l447_c6_7257_left;
  assign state_mux_poly1305_h_l396_c5_fa76_cond = r_mux_poly1305_h_l396_c5_fa76_cond;
  assign state_mux_poly1305_h_l396_c5_fa76_iffalse = bin_op_eq_poly1305_h_l387_c6_d444_left;
  assign state_mux_poly1305_h_l396_c5_fa76_iftrue = 3'h1;
  assign state_mux_poly1305_h_l396_c5_fa76_return_output = state_mux_poly1305_h_l387_c3_c282_iftrue;
  assign state_mux_poly1305_h_l415_c9_b009_cond = a_mux_poly1305_h_l415_c9_b009_cond;
  assign state_mux_poly1305_h_l415_c9_b009_return_output = state_mux_poly1305_h_l387_c3_c282_iffalse;
  assign state_mux_poly1305_h_l417_c5_1c61_cond = from_compute_valid;
  assign state_mux_poly1305_h_l417_c5_1c61_iffalse = bin_op_eq_poly1305_h_l387_c6_d444_left;
  assign state_mux_poly1305_h_l417_c5_1c61_return_output = state_mux_poly1305_h_l415_c9_b009_iftrue;
  assign state_mux_poly1305_h_l422_c7_a87b_cond = is_last_block_mux_poly1305_h_l387_c3_c282_iffalse;
  assign state_mux_poly1305_h_l422_c7_a87b_iffalse = 3'h1;
  assign state_mux_poly1305_h_l422_c7_a87b_iftrue = 3'h3;
  assign state_mux_poly1305_h_l422_c7_a87b_return_output = state_mux_poly1305_h_l417_c5_1c61_iftrue;
  assign state_mux_poly1305_h_l429_c9_423a_cond = a_mux_poly1305_h_l429_c9_423a_cond;
  assign state_mux_poly1305_h_l429_c9_423a_iftrue = 3'h4;
  assign state_mux_poly1305_h_l429_c9_423a_return_output = state_mux_poly1305_h_l415_c9_b009_iffalse;
  assign state_mux_poly1305_h_l434_c9_8616_cond = o_auth_tag_mux_poly1305_h_l434_c9_8616_cond;
  assign state_mux_poly1305_h_l434_c9_8616_iffalse = bin_op_eq_poly1305_h_l387_c6_d444_left;
  assign state_mux_poly1305_h_l434_c9_8616_return_output = state_mux_poly1305_h_l429_c9_423a_iffalse;
  assign state_mux_poly1305_h_l441_c5_3521_iffalse = bin_op_eq_poly1305_h_l387_c6_d444_left;
  assign state_mux_poly1305_h_l441_c5_3521_iftrue = 3'h0;
  assign state_mux_poly1305_h_l441_c5_3521_return_output = state_mux_poly1305_h_l434_c9_8616_iftrue;
  assign state_mux_poly1305_h_l447_c3_4946_cond = is_last_block_mux_poly1305_h_l447_c3_4946_cond;
  assign state_mux_poly1305_h_l447_c3_4946_iffalse = bin_op_eq_poly1305_h_l447_c6_7257_left;
  assign state_mux_poly1305_h_l447_c3_4946_return_output = reg_comb_state;
  assign state_mux_poly1305_h_l458_c5_b185_iffalse = bin_op_eq_poly1305_h_l447_c6_7257_left;
  assign state_mux_poly1305_h_l458_c5_b185_iftrue = 3'h2;
  assign state_mux_poly1305_h_l458_c5_b185_return_output = state_mux_poly1305_h_l447_c3_4946_iftrue;
  assign u320_t_to_bytes_poly1305_h_l436_c34_e71c_x = a_mux_poly1305_h_l417_c5_1c61_iffalse;
  assign uint320_add_poly1305_h_l431_c9_f5a2_a = a_mux_poly1305_h_l417_c5_1c61_iffalse;
  assign uint320_add_poly1305_h_l431_c9_f5a2_b = s_mux_poly1305_h_l387_c3_c282_iffalse;
  assign uint320_add_poly1305_h_l431_c9_f5a2_return_output = a_mux_poly1305_h_l429_c9_423a_iftrue;
endmodule

module poly1305_mac_loop_body_0clk_eea59ee4(\inputs.block_bytes , \inputs.r , \inputs.a , \return_output.limbs );
  wire [63:0] bin_op_or_poly1305_h_l314_c5_ad25_left;
  wire [63:0] bin_op_or_poly1305_h_l314_c5_ad25_return_output;
  wire [3:0] bin_op_or_poly1305_h_l314_c5_ad25_right;
  wire [319:0] bytes_to_uint320_poly1305_h_l311_c16_dd43_return_output;
  wire [319:0] bytes_to_uint320_poly1305_h_l311_c16_dd43_src;
  input [319:0] \inputs.a ;
  wire [319:0] \inputs.a ;
  input [127:0] \inputs.block_bytes ;
  wire [127:0] \inputs.block_bytes ;
  input [319:0] \inputs.r ;
  wire [319:0] \inputs.r ;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  wire [319:0] uint320_add_poly1305_h_l317_c9_b3c7_a;
  wire [319:0] uint320_add_poly1305_h_l317_c9_b3c7_b;
  wire [319:0] uint320_add_poly1305_h_l317_c9_b3c7_return_output;
  wire [319:0] uint320_mod_prime_poly1305_h_l324_c9_7bbd_a;
  wire [319:0] uint320_mod_prime_poly1305_h_l324_c9_7bbd_return_output;
  wire [319:0] uint320_mul_poly1305_h_l321_c9_0b28_a;
  wire [319:0] uint320_mul_poly1305_h_l321_c9_0b28_b;
  wire [319:0] uint320_mul_poly1305_h_l321_c9_0b28_return_output;
  bin_op_or_uint64_t_uint4_t_0clk_de264c78 bin_op_or_poly1305_h_l314_c5_ad25 (
    .left(bytes_to_uint320_poly1305_h_l311_c16_dd43_return_output[191:128]),
    .return_output(bin_op_or_poly1305_h_l314_c5_ad25_return_output),
    .right(4'h1)
  );
  bytes_to_uint320_0clk_b3848d7a bytes_to_uint320_poly1305_h_l311_c16_dd43 (
    .\return_output.limbs (bytes_to_uint320_poly1305_h_l311_c16_dd43_return_output),
    .src({ \inputs.block_bytes , 192'h000000000000000000000000000000000000000000000000 })
  );
  uint320_add_0clk_10d8c973 uint320_add_poly1305_h_l317_c9_b3c7 (
    .\a.limbs (\inputs.a ),
    .\b.limbs ({ bytes_to_uint320_poly1305_h_l311_c16_dd43_return_output[319:192], bin_op_or_poly1305_h_l314_c5_ad25_return_output, bytes_to_uint320_poly1305_h_l311_c16_dd43_return_output[127:0] }),
    .\return_output.limbs (uint320_mul_poly1305_h_l321_c9_0b28_a)
  );
  uint320_mod_prime_0clk_461d892c uint320_mod_prime_poly1305_h_l324_c9_7bbd (
    .\a.limbs (uint320_mod_prime_poly1305_h_l324_c9_7bbd_a),
    .\return_output.limbs (\return_output.limbs )
  );
  uint320_mul_0clk_babc4282 uint320_mul_poly1305_h_l321_c9_0b28 (
    .\a.limbs (uint320_mul_poly1305_h_l321_c9_0b28_a),
    .\b.limbs (\inputs.r ),
    .\return_output.limbs (uint320_mod_prime_poly1305_h_l324_c9_7bbd_a)
  );
  assign bin_op_or_poly1305_h_l314_c5_ad25_left = bytes_to_uint320_poly1305_h_l311_c16_dd43_return_output[191:128];
  assign bin_op_or_poly1305_h_l314_c5_ad25_right = 4'h1;
  assign bytes_to_uint320_poly1305_h_l311_c16_dd43_src = { \inputs.block_bytes , 192'h000000000000000000000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l317_c9_b3c7_a = \inputs.a ;
  assign uint320_add_poly1305_h_l317_c9_b3c7_b = { bytes_to_uint320_poly1305_h_l311_c16_dd43_return_output[319:192], bin_op_or_poly1305_h_l314_c5_ad25_return_output, bytes_to_uint320_poly1305_h_l311_c16_dd43_return_output[127:0] };
  assign uint320_add_poly1305_h_l317_c9_b3c7_return_output = uint320_mul_poly1305_h_l321_c9_0b28_a;
  assign uint320_mod_prime_poly1305_h_l324_c9_7bbd_return_output = \return_output.limbs ;
  assign uint320_mul_poly1305_h_l321_c9_0b28_b = \inputs.r ;
  assign uint320_mul_poly1305_h_l321_c9_0b28_return_output = uint320_mod_prime_poly1305_h_l324_c9_7bbd_a;
endmodule

module poly1305_mac_loop_body_mcp4_0clk_5e31fb6c(clk, clock_enable, \stream_in.data , \stream_in.valid , ready_for_stream_out, \return_output.stream_out , \return_output.ready_for_stream_in );
  wire [767:0] _0_;
  wire [319:0] _1_;
  wire [7:0] _2_;
  wire bin_op_and_poly1305_mac_c_l21_c280_4b80_left;
  wire bin_op_and_poly1305_mac_c_l21_c280_4b80_return_output;
  wire bin_op_and_poly1305_mac_c_l21_c280_4b80_right;
  wire bin_op_and_poly1305_mac_c_l21_c472_e7f0_left;
  wire bin_op_and_poly1305_mac_c_l21_c472_e7f0_return_output;
  wire bin_op_and_poly1305_mac_c_l21_c472_e7f0_right;
  reg [7:0] bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left = 8'h00;
  wire bin_op_eq_poly1305_mac_c_l21_c223_3d9f_return_output;
  wire [2:0] bin_op_eq_poly1305_mac_c_l21_c223_3d9f_right;
  wire [7:0] bin_op_eq_poly1305_mac_c_l21_c417_87f2_left;
  wire bin_op_eq_poly1305_mac_c_l21_c417_87f2_return_output;
  wire bin_op_eq_poly1305_mac_c_l21_c417_87f2_right;
  wire [7:0] bin_op_gt_poly1305_mac_c_l21_c360_fb57_left;
  wire bin_op_gt_poly1305_mac_c_l21_c360_fb57_return_output;
  wire bin_op_gt_poly1305_mac_c_l21_c360_fb57_right;
  wire [7:0] bin_op_plus_poly1305_mac_c_l21_c386_b555_left;
  (* unused_bits = "8" *)
  wire [8:0] bin_op_plus_poly1305_mac_c_l21_c386_b555_return_output;
  wire bin_op_plus_poly1305_mac_c_l21_c386_b555_right;
  reg [319:0] capture = 320'h00000000000000000000000000000000000000000000000000000000000000000000000000000000;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [7:0] cycles_since_launch;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_return_output;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_return_output;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_return_output;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_return_output;
  wire cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_cond;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_iffalse;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_iftrue;
  wire [7:0] cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_return_output;
  wire [767:0] launch;
  wire launch_mux_poly1305_mac_c_l21_c414_72df_cond;
  reg [767:0] launch_mux_poly1305_mac_c_l21_c414_72df_iffalse = 768'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c414_72df_iftrue;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c414_72df_return_output;
  wire launch_mux_poly1305_mac_c_l21_c469_8c37_cond;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c469_8c37_iffalse;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c469_8c37_iftrue;
  wire [767:0] launch_mux_poly1305_mac_c_l21_c469_8c37_return_output;
  wire o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_72df_cond;
  wire o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_72df_iffalse;
  wire o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_72df_iftrue;
  wire o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_72df_return_output;
  wire o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502_cond;
  wire o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502_iffalse;
  wire o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502_iftrue;
  wire o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502_return_output;
  wire [767:0] poly1305_mac_loop_body_poly1305_mac_c_l21_c90_a181_inputs;
  wire [319:0] poly1305_mac_loop_body_poly1305_mac_c_l21_c90_a181_return_output;
  input ready_for_stream_out;
  wire ready_for_stream_out;
  wire [319:0] reg_comb_capture;
  wire [7:0] reg_comb_cycles_since_launch;
  wire [767:0] reg_comb_launch;
  output \return_output.ready_for_stream_in ;
  wire \return_output.ready_for_stream_in ;
  output [320:0] \return_output.stream_out ;
  wire [320:0] \return_output.stream_out ;
  input [767:0] \stream_in.data ;
  wire [767:0] \stream_in.data ;
  input \stream_in.valid ;
  wire \stream_in.valid ;
  always @(posedge clk)
    if (clock_enable) launch_mux_poly1305_mac_c_l21_c414_72df_iffalse <= _0_;
  always @(posedge clk)
    if (clock_enable) capture <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left <= _2_;
  assign _0_ = clock_enable ? reg_comb_launch : 768'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _1_ = clock_enable ? reg_comb_capture : 320'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_cycles_since_launch : 8'hxx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_mac_c_l21_c280_4b80 (
    .left(1'h1),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_cond),
    .right(ready_for_stream_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_mac_c_l21_c472_e7f0 (
    .left(\stream_in.valid ),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_cond),
    .right(1'h1)
  );
  bin_op_eq_uint8_t_uint3_t_0clk_de264c78 bin_op_eq_poly1305_mac_c_l21_c223_3d9f (
    .left(bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_cond),
    .right(3'h5)
  );
  bin_op_eq_uint8_t_uint1_t_0clk_de264c78 bin_op_eq_poly1305_mac_c_l21_c417_87f2 (
    .left(bin_op_eq_poly1305_mac_c_l21_c417_87f2_left),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_cond),
    .right(1'h0)
  );
  bin_op_gt_uint8_t_uint1_t_0clk_5af1a430 bin_op_gt_poly1305_mac_c_l21_c360_fb57 (
    .left(bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_cond),
    .right(1'h0)
  );
  bin_op_plus_uint8_t_uint1_t_0clk_de264c78 bin_op_plus_poly1305_mac_c_l21_c386_b555 (
    .left(bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left),
    .return_output(bin_op_plus_poly1305_mac_c_l21_c386_b555_return_output),
    .right(1'h1)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_cond),
    .iffalse(cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_iffalse),
    .iftrue(cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_iftrue),
    .return_output(bin_op_eq_poly1305_mac_c_l21_c417_87f2_left)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left),
    .iftrue(8'h00),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left),
    .iftrue(bin_op_plus_poly1305_mac_c_l21_c386_b555_return_output[7:0]),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_iffalse)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l21_c417_87f2_left),
    .iftrue(cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_iftrue),
    .return_output(reg_comb_cycles_since_launch)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_cond),
    .iffalse(bin_op_eq_poly1305_mac_c_l21_c417_87f2_left),
    .iftrue(8'h01),
    .return_output(cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_iftrue)
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 launch_mux_poly1305_mac_c_l21_c414_72df (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_cond),
    .\iffalse.a (launch_mux_poly1305_mac_c_l21_c414_72df_iffalse[767:448]),
    .\iffalse.block_bytes (launch_mux_poly1305_mac_c_l21_c414_72df_iffalse[127:0]),
    .\iffalse.r (launch_mux_poly1305_mac_c_l21_c414_72df_iffalse[447:128]),
    .\iftrue.a (launch_mux_poly1305_mac_c_l21_c414_72df_iftrue[767:448]),
    .\iftrue.block_bytes (launch_mux_poly1305_mac_c_l21_c414_72df_iftrue[127:0]),
    .\iftrue.r (launch_mux_poly1305_mac_c_l21_c414_72df_iftrue[447:128]),
    .\return_output.a (reg_comb_launch[767:448]),
    .\return_output.block_bytes (reg_comb_launch[127:0]),
    .\return_output.r (reg_comb_launch[447:128])
  );
  mux_uint1_t_poly1305_mac_loop_body_in_t_poly1305_mac_loop_body_in_t_0clk_de264c78 launch_mux_poly1305_mac_c_l21_c469_8c37 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_cond),
    .\iffalse.a (launch_mux_poly1305_mac_c_l21_c414_72df_iffalse[767:448]),
    .\iffalse.block_bytes (launch_mux_poly1305_mac_c_l21_c414_72df_iffalse[127:0]),
    .\iffalse.r (launch_mux_poly1305_mac_c_l21_c414_72df_iffalse[447:128]),
    .\iftrue.a (\stream_in.data [767:448]),
    .\iftrue.block_bytes (\stream_in.data [127:0]),
    .\iftrue.r (\stream_in.data [447:128]),
    .\return_output.a (launch_mux_poly1305_mac_c_l21_c414_72df_iftrue[767:448]),
    .\return_output.block_bytes (launch_mux_poly1305_mac_c_l21_c414_72df_iftrue[127:0]),
    .\return_output.r (launch_mux_poly1305_mac_c_l21_c414_72df_iftrue[447:128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_72df (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(\return_output.ready_for_stream_in )
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502 (
    .cond(cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502_return_output)
  );
  poly1305_mac_loop_body_0clk_eea59ee4 poly1305_mac_loop_body_poly1305_mac_c_l21_c90_a181 (
    .\inputs.a (launch_mux_poly1305_mac_c_l21_c414_72df_iffalse[767:448]),
    .\inputs.block_bytes (launch_mux_poly1305_mac_c_l21_c414_72df_iffalse[127:0]),
    .\inputs.r (launch_mux_poly1305_mac_c_l21_c414_72df_iffalse[447:128]),
    .\return_output.limbs (reg_comb_capture)
  );
  assign bin_op_and_poly1305_mac_c_l21_c280_4b80_left = 1'h1;
  assign bin_op_and_poly1305_mac_c_l21_c280_4b80_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_cond;
  assign bin_op_and_poly1305_mac_c_l21_c280_4b80_right = ready_for_stream_out;
  assign bin_op_and_poly1305_mac_c_l21_c472_e7f0_left = \stream_in.valid ;
  assign bin_op_and_poly1305_mac_c_l21_c472_e7f0_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_cond;
  assign bin_op_and_poly1305_mac_c_l21_c472_e7f0_right = 1'h1;
  assign bin_op_eq_poly1305_mac_c_l21_c223_3d9f_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_cond;
  assign bin_op_eq_poly1305_mac_c_l21_c223_3d9f_right = 3'h5;
  assign bin_op_eq_poly1305_mac_c_l21_c417_87f2_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_cond;
  assign bin_op_eq_poly1305_mac_c_l21_c417_87f2_right = 1'h0;
  assign bin_op_gt_poly1305_mac_c_l21_c360_fb57_left = bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left;
  assign bin_op_gt_poly1305_mac_c_l21_c360_fb57_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_cond;
  assign bin_op_gt_poly1305_mac_c_l21_c360_fb57_right = 1'h0;
  assign bin_op_plus_poly1305_mac_c_l21_c386_b555_left = bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left;
  assign bin_op_plus_poly1305_mac_c_l21_c386_b555_right = 1'h1;
  assign clk_en_internal = clock_enable;
  assign cycles_since_launch = bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_return_output = bin_op_eq_poly1305_mac_c_l21_c417_87f2_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_iffalse = bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_iftrue = 8'h00;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c277_8bd0_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_iftrue;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_iffalse = bin_op_eq_poly1305_mac_c_l21_c223_3d9f_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_iftrue = bin_op_plus_poly1305_mac_c_l21_c386_b555_return_output[7:0];
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c357_52f6_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_iffalse;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_iffalse = bin_op_eq_poly1305_mac_c_l21_c417_87f2_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_return_output = reg_comb_cycles_since_launch;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_iffalse = bin_op_eq_poly1305_mac_c_l21_c417_87f2_left;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_iftrue = 8'h01;
  assign cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_return_output = cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_iftrue;
  assign launch = launch_mux_poly1305_mac_c_l21_c414_72df_iffalse;
  assign launch_mux_poly1305_mac_c_l21_c414_72df_cond = cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_cond;
  assign launch_mux_poly1305_mac_c_l21_c414_72df_return_output = reg_comb_launch;
  assign launch_mux_poly1305_mac_c_l21_c469_8c37_cond = cycles_since_launch_mux_poly1305_mac_c_l21_c469_8c37_cond;
  assign launch_mux_poly1305_mac_c_l21_c469_8c37_iffalse = launch_mux_poly1305_mac_c_l21_c414_72df_iffalse;
  assign launch_mux_poly1305_mac_c_l21_c469_8c37_iftrue = \stream_in.data ;
  assign launch_mux_poly1305_mac_c_l21_c469_8c37_return_output = launch_mux_poly1305_mac_c_l21_c414_72df_iftrue;
  assign o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_72df_cond = cycles_since_launch_mux_poly1305_mac_c_l21_c414_72df_cond;
  assign o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_72df_iffalse = 1'h0;
  assign o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_72df_iftrue = 1'h1;
  assign o_ready_for_stream_in_mux_poly1305_mac_c_l21_c414_72df_return_output = \return_output.ready_for_stream_in ;
  assign o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502_cond = cycles_since_launch_mux_poly1305_mac_c_l21_c220_e502_cond;
  assign o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502_iffalse = 1'h0;
  assign o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502_iftrue = 1'h1;
  assign poly1305_mac_loop_body_poly1305_mac_c_l21_c90_a181_inputs = launch_mux_poly1305_mac_c_l21_c414_72df_iffalse;
  assign poly1305_mac_loop_body_poly1305_mac_c_l21_c90_a181_return_output = reg_comb_capture;
  assign \return_output.stream_out  = { o_stream_out_valid_mux_poly1305_mac_c_l21_c220_e502_return_output, capture };
endmodule

module poly1305_verify_decrypt_0clk_08de2a73(clk, clock_enable, \global_to_module.poly1305_verify_auth_tag , \global_to_module.poly1305_verify_calc_tag , \global_to_module.poly1305_verify_tags_match_ready , \module_to_global.poly1305_verify_auth_tag_ready , \module_to_global.poly1305_verify_calc_tag_ready , \module_to_global.poly1305_verify_tags_match );
  wire [1:0] _0_;
  wire [127:0] _1_;
  wire [127:0] _2_;
  wire _3_;
  wire [127:0] auth_tag_reg;
  wire auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  reg [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse = 128'h00000000000000000000000000000000;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output;
  wire auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_cond;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_iffalse;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_iftrue;
  wire [127:0] auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_return_output;
  wire bin_op_and_poly1305_verify_decrypt_c_l51_c9_dfca_left;
  wire bin_op_and_poly1305_verify_decrypt_c_l51_c9_dfca_return_output;
  wire bin_op_and_poly1305_verify_decrypt_c_l51_c9_dfca_right;
  wire bin_op_and_poly1305_verify_decrypt_c_l63_c9_f9e9_left;
  wire bin_op_and_poly1305_verify_decrypt_c_l63_c9_f9e9_return_output;
  wire bin_op_and_poly1305_verify_decrypt_c_l63_c9_f9e9_right;
  wire bin_op_and_poly1305_verify_decrypt_c_l83_c9_0c50_left;
  wire bin_op_and_poly1305_verify_decrypt_c_l83_c9_0c50_return_output;
  wire bin_op_and_poly1305_verify_decrypt_c_l83_c9_0c50_right;
  reg [1:0] bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left = 2'h0;
  wire bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_return_output;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_right;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l58_c12_14d4_left;
  wire bin_op_eq_poly1305_verify_decrypt_c_l58_c12_14d4_return_output;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l58_c12_14d4_right;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l69_c12_e624_left;
  wire bin_op_eq_poly1305_verify_decrypt_c_l69_c12_e624_return_output;
  wire [1:0] bin_op_eq_poly1305_verify_decrypt_c_l69_c12_e624_right;
  wire [127:0] bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_left;
  wire bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_return_output;
  reg [127:0] bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right = 128'h00000000000000000000000000000000;
  wire [127:0] calc_tag_reg;
  wire calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output;
  wire calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output;
  wire calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_cond;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_iffalse;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_iftrue;
  wire [127:0] calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_return_output;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [128:0] \global_to_module.poly1305_verify_auth_tag ;
  wire [128:0] \global_to_module.poly1305_verify_auth_tag ;
  input [128:0] \global_to_module.poly1305_verify_calc_tag ;
  wire [128:0] \global_to_module.poly1305_verify_calc_tag ;
  input \global_to_module.poly1305_verify_tags_match_ready ;
  wire \global_to_module.poly1305_verify_tags_match_ready ;
  output \module_to_global.poly1305_verify_auth_tag_ready ;
  wire \module_to_global.poly1305_verify_auth_tag_ready ;
  output \module_to_global.poly1305_verify_calc_tag_ready ;
  wire \module_to_global.poly1305_verify_calc_tag_ready ;
  output [1:0] \module_to_global.poly1305_verify_tags_match ;
  wire [1:0] \module_to_global.poly1305_verify_tags_match ;
  wire poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  wire poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  wire poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  wire poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue;
  wire poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output;
  wire poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output;
  wire poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output;
  wire poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_iffalse;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_iftrue;
  wire [1:0] poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_return_output;
  wire [127:0] reg_comb_auth_tag_reg;
  wire [127:0] reg_comb_calc_tag_reg;
  wire [1:0] reg_comb_state;
  wire reg_comb_tags_match_reg;
  wire [1:0] state;
  wire state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l51_c5_404e_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l51_c5_404e_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l51_c5_404e_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l51_c5_404e_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l63_c5_f60a_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l63_c5_f60a_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l63_c5_f60a_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l63_c5_f60a_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l69_c8_78af_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l69_c8_78af_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l69_c8_78af_return_output;
  wire state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_cond;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_iffalse;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_iftrue;
  wire [1:0] state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_return_output;
  wire tags_match_reg;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  reg tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue = 1'h0;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_iffalse;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_iftrue;
  wire tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left <= _0_;
  always @(posedge clk)
    if (clock_enable) auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right <= _2_;
  always @(posedge clk)
    if (clock_enable) tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue <= _3_;
  assign \module_to_global.poly1305_verify_auth_tag_ready  = clock_enable ? poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output : 1'h0;
  assign \module_to_global.poly1305_verify_calc_tag_ready  = clock_enable ? poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output : 1'h0;
  assign \module_to_global.poly1305_verify_tags_match  = clock_enable ? poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output : 2'h0;
  assign _0_ = clock_enable ? reg_comb_state : 2'hx;
  assign _1_ = clock_enable ? reg_comb_auth_tag_reg : 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_calc_tag_reg : 128'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _3_ = clock_enable ? reg_comb_tags_match_reg : 1'hx;
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond),
    .iffalse(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse),
    .iftrue(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue),
    .return_output(reg_comb_auth_tag_reg)
  );
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_cond),
    .iffalse(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse),
    .iftrue(\global_to_module.poly1305_verify_auth_tag [127:0]),
    .return_output(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_verify_decrypt_c_l51_c9_dfca (
    .left(\global_to_module.poly1305_verify_auth_tag [128]),
    .return_output(auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_cond),
    .right(1'h1)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_verify_decrypt_c_l63_c9_f9e9 (
    .left(\global_to_module.poly1305_verify_calc_tag [128]),
    .return_output(calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_cond),
    .right(1'h1)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_verify_decrypt_c_l83_c9_0c50 (
    .left(\global_to_module.poly1305_verify_tags_match_ready ),
    .return_output(state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_cond),
    .right(1'h1)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a (
    .left(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left),
    .return_output(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond),
    .right(2'h0)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_poly1305_verify_decrypt_c_l58_c12_14d4 (
    .left(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left),
    .return_output(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond),
    .right(2'h1)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_poly1305_verify_decrypt_c_l69_c12_e624 (
    .left(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left),
    .return_output(poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond),
    .right(2'h2)
  );
  bin_op_eq_uint128_t_uint128_t_0clk_de264c78 bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879 (
    .left(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse),
    .return_output(tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_iftrue),
    .right(bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right)
  );
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond),
    .iffalse(calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse),
    .iftrue(bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right),
    .return_output(reg_comb_calc_tag_reg)
  );
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right),
    .iftrue(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue),
    .return_output(calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse)
  );
  mux_uint1_t_uint128_t_uint128_t_0clk_de264c78 calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right),
    .iftrue(\global_to_module.poly1305_verify_calc_tag [127:0]),
    .return_output(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond),
    .iffalse(poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse),
    .iftrue(1'h0),
    .return_output(poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_a666 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse)
  );
  mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78 poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond),
    .\iffalse.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse[0]),
    .\iffalse.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse[1]),
    .\iftrue.data (1'h0),
    .\iftrue.valid (1'h0),
    .\return_output.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output[0]),
    .\return_output.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output[1])
  );
  mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78 poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond),
    .\iffalse.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse[0]),
    .\iffalse.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse[1]),
    .\iftrue.data (1'h0),
    .\iftrue.valid (1'h0),
    .\return_output.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse[0]),
    .\return_output.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse[1])
  );
  mux_uint1_t_uint1_t_stream_t_uint1_t_stream_t_0clk_de264c78 poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af (
    .cond(poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond),
    .\iffalse.data (tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue),
    .\iffalse.valid (1'h1),
    .\iftrue.data (1'h0),
    .\iftrue.valid (1'h0),
    .\return_output.data (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse[0]),
    .\return_output.valid (poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse[1])
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l46_c3_de4c (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond),
    .iffalse(state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse),
    .iftrue(state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l51_c5_404e (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left),
    .iftrue(2'h1),
    .return_output(state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l58_c8_a666 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond),
    .iffalse(state_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse),
    .iftrue(state_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue),
    .return_output(state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l63_c5_f60a (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left),
    .iftrue(2'h2),
    .return_output(state_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l69_c8_78af (
    .cond(poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond),
    .iffalse(state_mux_poly1305_verify_decrypt_c_l69_c8_78af_iffalse),
    .iftrue(2'h3),
    .return_output(state_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse)
  );
  mux_uint1_t_poly1305_verify_state_t_poly1305_verify_state_t_0clk_de264c78 state_mux_poly1305_verify_decrypt_c_l83_c5_26b4 (
    .cond(state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_cond),
    .iffalse(bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left),
    .iftrue(2'h0),
    .return_output(state_mux_poly1305_verify_decrypt_c_l69_c8_78af_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c (
    .cond(auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond),
    .iffalse(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse),
    .iftrue(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue),
    .return_output(reg_comb_tags_match_reg)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666 (
    .cond(calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond),
    .iffalse(tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse),
    .iftrue(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue),
    .return_output(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af (
    .cond(poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond),
    .iffalse(tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue),
    .iftrue(tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_iftrue),
    .return_output(tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse)
  );
  assign auth_tag_reg = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  assign auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output = reg_comb_auth_tag_reg;
  assign auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_iffalse = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  assign auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_iftrue = \global_to_module.poly1305_verify_auth_tag [127:0];
  assign auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_return_output = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  assign bin_op_and_poly1305_verify_decrypt_c_l51_c9_dfca_left = \global_to_module.poly1305_verify_auth_tag [128];
  assign bin_op_and_poly1305_verify_decrypt_c_l51_c9_dfca_return_output = auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_cond;
  assign bin_op_and_poly1305_verify_decrypt_c_l51_c9_dfca_right = 1'h1;
  assign bin_op_and_poly1305_verify_decrypt_c_l63_c9_f9e9_left = \global_to_module.poly1305_verify_calc_tag [128];
  assign bin_op_and_poly1305_verify_decrypt_c_l63_c9_f9e9_return_output = calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_cond;
  assign bin_op_and_poly1305_verify_decrypt_c_l63_c9_f9e9_right = 1'h1;
  assign bin_op_and_poly1305_verify_decrypt_c_l83_c9_0c50_left = \global_to_module.poly1305_verify_tags_match_ready ;
  assign bin_op_and_poly1305_verify_decrypt_c_l83_c9_0c50_return_output = state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_cond;
  assign bin_op_and_poly1305_verify_decrypt_c_l83_c9_0c50_right = 1'h1;
  assign bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_return_output = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  assign bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_right = 2'h0;
  assign bin_op_eq_poly1305_verify_decrypt_c_l58_c12_14d4_left = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left;
  assign bin_op_eq_poly1305_verify_decrypt_c_l58_c12_14d4_return_output = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  assign bin_op_eq_poly1305_verify_decrypt_c_l58_c12_14d4_right = 2'h1;
  assign bin_op_eq_poly1305_verify_decrypt_c_l69_c12_e624_left = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left;
  assign bin_op_eq_poly1305_verify_decrypt_c_l69_c12_e624_return_output = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond;
  assign bin_op_eq_poly1305_verify_decrypt_c_l69_c12_e624_right = 2'h2;
  assign bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_left = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  assign bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_return_output = tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_iftrue;
  assign calc_tag_reg = bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue = bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output = reg_comb_calc_tag_reg;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output = calc_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l72_c23_e879_right;
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_iftrue = \global_to_module.poly1305_verify_calc_tag [127:0];
  assign calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_return_output = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue;
  assign clk_en_internal = clock_enable;
  assign poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  assign poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse = 1'h0;
  assign poly1305_verify_auth_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue = 1'h1;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue = 1'h0;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse = 1'h0;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue = 1'h1;
  assign poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output = poly1305_verify_calc_tag_ready_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue = 2'h0;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue = 2'h0;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_iffalse = { 1'h1, tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue };
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_iftrue = 2'h0;
  assign poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_return_output = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse;
  assign state = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left;
  assign state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  assign state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output = reg_comb_state;
  assign state_mux_poly1305_verify_decrypt_c_l51_c5_404e_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l51_c5_404e_cond;
  assign state_mux_poly1305_verify_decrypt_c_l51_c5_404e_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left;
  assign state_mux_poly1305_verify_decrypt_c_l51_c5_404e_iftrue = 2'h1;
  assign state_mux_poly1305_verify_decrypt_c_l51_c5_404e_return_output = state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  assign state_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  assign state_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output = state_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  assign state_mux_poly1305_verify_decrypt_c_l63_c5_f60a_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l63_c5_f60a_cond;
  assign state_mux_poly1305_verify_decrypt_c_l63_c5_f60a_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left;
  assign state_mux_poly1305_verify_decrypt_c_l63_c5_f60a_iftrue = 2'h2;
  assign state_mux_poly1305_verify_decrypt_c_l63_c5_f60a_return_output = state_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue;
  assign state_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond;
  assign state_mux_poly1305_verify_decrypt_c_l69_c8_78af_iftrue = 2'h3;
  assign state_mux_poly1305_verify_decrypt_c_l69_c8_78af_return_output = state_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse;
  assign state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_iffalse = bin_op_eq_poly1305_verify_decrypt_c_l46_c7_c79a_left;
  assign state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_iftrue = 2'h0;
  assign state_mux_poly1305_verify_decrypt_c_l83_c5_26b4_return_output = state_mux_poly1305_verify_decrypt_c_l69_c8_78af_iffalse;
  assign tags_match_reg = tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond = auth_tag_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_cond;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_return_output = reg_comb_tags_match_reg;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond = calc_tag_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_cond;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iftrue = tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_return_output = tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iffalse;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond = poly1305_verify_tags_match_mux_poly1305_verify_decrypt_c_l69_c8_78af_cond;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_iffalse = tags_match_reg_mux_poly1305_verify_decrypt_c_l46_c3_de4c_iftrue;
  assign tags_match_reg_mux_poly1305_verify_decrypt_c_l69_c8_78af_return_output = tags_match_reg_mux_poly1305_verify_decrypt_c_l58_c8_a666_iffalse;
endmodule

module prep_auth_data_decrypt_0clk_4a74e401(clk, clock_enable, \global_to_module.prep_auth_data_decrypt_aad , \global_to_module.prep_auth_data_decrypt_aad_len , \global_to_module.prep_auth_data_decrypt_axis_in , \global_to_module.prep_auth_data_decrypt_axis_out_ready , \module_to_global.prep_auth_data_decrypt_axis_in_ready , \module_to_global.prep_auth_data_decrypt_axis_out );
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [255:0] \global_to_module.prep_auth_data_decrypt_aad ;
  wire [255:0] \global_to_module.prep_auth_data_decrypt_aad ;
  input [7:0] \global_to_module.prep_auth_data_decrypt_aad_len ;
  wire [7:0] \global_to_module.prep_auth_data_decrypt_aad_len ;
  input [145:0] \global_to_module.prep_auth_data_decrypt_axis_in ;
  wire [145:0] \global_to_module.prep_auth_data_decrypt_axis_in ;
  input \global_to_module.prep_auth_data_decrypt_axis_out_ready ;
  wire \global_to_module.prep_auth_data_decrypt_axis_out_ready ;
  output \module_to_global.prep_auth_data_decrypt_axis_in_ready ;
  wire \module_to_global.prep_auth_data_decrypt_axis_in_ready ;
  output [145:0] \module_to_global.prep_auth_data_decrypt_axis_out ;
  wire [145:0] \module_to_global.prep_auth_data_decrypt_axis_out ;
  wire [255:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_aad;
  wire [7:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_aad_len;
  wire [145:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_axis_in;
  wire prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_clock_enable;
  wire prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_ready_for_axis_out;
  wire [146:0] prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_return_output;
  assign \module_to_global.prep_auth_data_decrypt_axis_in_ready  = clock_enable ? prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_return_output[0] : 1'h0;
  assign \module_to_global.prep_auth_data_decrypt_axis_out  = clock_enable ? prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_return_output[146:1] : 146'h0000000000000000000000000000000000000;
  prep_auth_data_fsm_0clk_342f27e4 prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7 (
    .aad(\global_to_module.prep_auth_data_decrypt_aad ),
    .aad_len(\global_to_module.prep_auth_data_decrypt_aad_len ),
    .\axis_in.data (\global_to_module.prep_auth_data_decrypt_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.prep_auth_data_decrypt_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .ready_for_axis_out(\global_to_module.prep_auth_data_decrypt_axis_out_ready ),
    .\return_output.axis (prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_return_output[146:1]),
    .\return_output.ready_for_axis_in (prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_return_output[0])
  );
  assign clk_en_internal = clock_enable;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_aad = \global_to_module.prep_auth_data_decrypt_aad ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_aad_len = \global_to_module.prep_auth_data_decrypt_aad_len ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_axis_in = \global_to_module.prep_auth_data_decrypt_axis_in ;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_clock_enable = clock_enable;
  assign prep_auth_data_fsm_prep_auth_data_c_l45_c34_40b7_ready_for_axis_out = \global_to_module.prep_auth_data_decrypt_axis_out_ready ;
endmodule

module prep_auth_data_fsm_0clk_342f27e4(clk, clock_enable, aad, aad_len, \axis_in.data , \axis_in.valid , ready_for_axis_out, \return_output.ready_for_axis_in , \return_output.axis );
  wire [1:0] _0_;
  wire [255:0] _1_;
  wire [15:0] _2_;
  input [255:0] aad;
  wire [255:0] aad;
  input [7:0] aad_len;
  wire [7:0] aad_len;
  wire [255:0] aad_reg;
  wire aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_10_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_10_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_11_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_11_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_12_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_12_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_13_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_13_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_14_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_14_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_15_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_15_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_1_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_1_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_2_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_2_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_3_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_3_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_4_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_4_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_5_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_5_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_6_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_6_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_7_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_7_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_8_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_8_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire aad_reg_9_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [7:0] aad_reg_9_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_iffalse;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_return_output;
  wire aad_reg_mux_prep_auth_data_h_l41_c5_1345_cond;
  reg [255:0] aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse = 256'h0000000000000000000000000000000000000000000000000000000000000000;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l41_c5_1345_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l41_c5_1345_return_output;
  wire aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_cond;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_iffalse;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_iftrue;
  wire [255:0] aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_return_output;
  wire [144:0] axis128_keep_count_prep_auth_data_h_l112_c18_356c_axis;
  wire [4:0] axis128_keep_count_prep_auth_data_h_l112_c18_356c_return_output;
  input [144:0] \axis_in.data ;
  wire [144:0] \axis_in.data ;
  input \axis_in.valid ;
  wire \axis_in.valid ;
  wire bin_op_and_prep_auth_data_h_l111_c8_f70b_left;
  wire bin_op_and_prep_auth_data_h_l111_c8_f70b_return_output;
  wire bin_op_and_prep_auth_data_h_l111_c8_f70b_right;
  wire bin_op_and_prep_auth_data_h_l143_c8_0efd_left;
  wire bin_op_and_prep_auth_data_h_l143_c8_0efd_return_output;
  wire bin_op_and_prep_auth_data_h_l143_c8_0efd_right;
  wire bin_op_and_prep_auth_data_h_l76_c8_6dec_left;
  wire bin_op_and_prep_auth_data_h_l76_c8_6dec_return_output;
  wire bin_op_and_prep_auth_data_h_l76_c8_6dec_right;
  reg [1:0] bin_op_eq_prep_auth_data_h_l38_c6_4acf_left = 2'h0;
  wire bin_op_eq_prep_auth_data_h_l38_c6_4acf_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_h_l38_c6_4acf_right;
  wire [1:0] bin_op_eq_prep_auth_data_h_l61_c11_33f2_left;
  wire bin_op_eq_prep_auth_data_h_l61_c11_33f2_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_h_l61_c11_33f2_right;
  wire [1:0] bin_op_eq_prep_auth_data_h_l93_c11_4a9a_left;
  wire bin_op_eq_prep_auth_data_h_l93_c11_4a9a_return_output;
  wire [1:0] bin_op_eq_prep_auth_data_h_l93_c11_4a9a_right;
  wire [7:0] bin_op_gt_prep_auth_data_h_l45_c10_de73_left;
  wire bin_op_gt_prep_auth_data_h_l45_c10_de73_return_output;
  wire bin_op_gt_prep_auth_data_h_l45_c10_de73_right;
  reg [15:0] bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left = 16'h0000;
  wire bin_op_gt_prep_auth_data_h_l79_c10_b7ed_return_output;
  wire [4:0] bin_op_gt_prep_auth_data_h_l79_c10_b7ed_right;
  wire [15:0] bin_op_minus_prep_auth_data_h_l83_c9_cc44_left;
  wire [15:0] bin_op_minus_prep_auth_data_h_l83_c9_cc44_return_output;
  wire [4:0] bin_op_minus_prep_auth_data_h_l83_c9_cc44_right;
  wire [15:0] bin_op_plus_prep_auth_data_h_l112_c7_8795_left;
  (* unused_bits = "16" *)
  wire [16:0] bin_op_plus_prep_auth_data_h_l112_c7_8795_return_output;
  wire [4:0] bin_op_plus_prep_auth_data_h_l112_c7_8795_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire [15:0] counter;
  wire counter_mux_prep_auth_data_h_l111_c5_8e0a_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l111_c5_8e0a_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l111_c5_8e0a_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l111_c5_8e0a_return_output;
  wire counter_mux_prep_auth_data_h_l38_c3_b7c4_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l38_c3_b7c4_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l38_c3_b7c4_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l38_c3_b7c4_return_output;
  wire counter_mux_prep_auth_data_h_l41_c5_1345_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l41_c5_1345_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l41_c5_1345_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l41_c5_1345_return_output;
  wire counter_mux_prep_auth_data_h_l45_c7_2d8f_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l45_c7_2d8f_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l45_c7_2d8f_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l45_c7_2d8f_return_output;
  wire counter_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire counter_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire counter_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire counter_mux_prep_auth_data_h_l93_c8_7c39_cond;
  wire [15:0] counter_mux_prep_auth_data_h_l93_c8_7c39_iffalse;
  wire [15:0] counter_mux_prep_auth_data_h_l93_c8_7c39_iftrue;
  wire [15:0] counter_mux_prep_auth_data_h_l93_c8_7c39_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_0_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_0_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_10_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_10_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_11_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_11_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_12_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_12_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_13_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_13_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_14_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_14_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_15_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_15_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_1_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_1_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_2_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_2_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_3_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_3_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_4_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_4_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_5_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_5_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_6_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_6_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_7_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_7_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_8_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_8_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_cond;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_iffalse;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_iftrue;
  wire [7:0] for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_return_output;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_9_unary_op_not_prep_auth_data_h_l105_c11_9352_expr;
  wire for_prep_auth_data_h_l102_c5_7f20_iter_9_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_0_const_sr_0_prep_auth_data_h_l127_c32_c0c0_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_0_const_sr_0_prep_auth_data_h_l127_c32_c0c0_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_1_const_sr_8_prep_auth_data_h_l127_c32_c0c0_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_1_const_sr_8_prep_auth_data_h_l127_c32_c0c0_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_2_const_sr_16_prep_auth_data_h_l127_c32_c0c0_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_2_const_sr_16_prep_auth_data_h_l127_c32_c0c0_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_3_const_sr_24_prep_auth_data_h_l127_c32_c0c0_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_3_const_sr_24_prep_auth_data_h_l127_c32_c0c0_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_4_const_sr_32_prep_auth_data_h_l127_c32_c0c0_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_4_const_sr_32_prep_auth_data_h_l127_c32_c0c0_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_5_const_sr_40_prep_auth_data_h_l127_c32_c0c0_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_5_const_sr_40_prep_auth_data_h_l127_c32_c0c0_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_6_const_sr_48_prep_auth_data_h_l127_c32_c0c0_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_6_const_sr_48_prep_auth_data_h_l127_c32_c0c0_x;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_7_const_sr_56_prep_auth_data_h_l127_c32_c0c0_return_output;
  wire [7:0] for_prep_auth_data_h_l125_c5_ea14_iter_7_const_sr_56_prep_auth_data_h_l127_c32_c0c0_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_0_const_sr_0_prep_auth_data_h_l134_c32_5e7e_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_0_const_sr_0_prep_auth_data_h_l134_c32_5e7e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_1_const_sr_8_prep_auth_data_h_l134_c32_5e7e_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_1_const_sr_8_prep_auth_data_h_l134_c32_5e7e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_2_const_sr_16_prep_auth_data_h_l134_c32_5e7e_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_2_const_sr_16_prep_auth_data_h_l134_c32_5e7e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_3_const_sr_24_prep_auth_data_h_l134_c32_5e7e_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_3_const_sr_24_prep_auth_data_h_l134_c32_5e7e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_4_const_sr_32_prep_auth_data_h_l134_c32_5e7e_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_4_const_sr_32_prep_auth_data_h_l134_c32_5e7e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_5_const_sr_40_prep_auth_data_h_l134_c32_5e7e_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_5_const_sr_40_prep_auth_data_h_l134_c32_5e7e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_6_const_sr_48_prep_auth_data_h_l134_c32_5e7e_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_6_const_sr_48_prep_auth_data_h_l134_c32_5e7e_x;
  (* unused_bits = "8 9 10 11 12 13 14 15" *)
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_7_const_sr_56_prep_auth_data_h_l134_c32_5e7e_return_output;
  wire [15:0] for_prep_auth_data_h_l132_c5_b2af_iter_7_const_sr_56_prep_auth_data_h_l134_c32_5e7e_x;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire [16:0] for_prep_auth_data_h_l66_c5_bfa6_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_476b_left;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output;
  wire [31:0] for_prep_auth_data_h_l66_c5_bfa6_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_476b_right;
  wire for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_cond;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_iffalse;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_iftrue;
  wire [7:0] for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_return_output;
  wire o_mux_prep_auth_data_h_l38_c3_b7c4_cond;
  wire [146:0] o_mux_prep_auth_data_h_l38_c3_b7c4_iffalse;
  wire [146:0] o_mux_prep_auth_data_h_l38_c3_b7c4_iftrue;
  wire [146:0] o_mux_prep_auth_data_h_l38_c3_b7c4_return_output;
  wire o_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [146:0] o_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [146:0] o_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [146:0] o_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire o_mux_prep_auth_data_h_l93_c8_7c39_cond;
  wire [146:0] o_mux_prep_auth_data_h_l93_c8_7c39_iffalse;
  wire [146:0] o_mux_prep_auth_data_h_l93_c8_7c39_iftrue;
  wire [146:0] o_mux_prep_auth_data_h_l93_c8_7c39_return_output;
  input ready_for_axis_out;
  wire ready_for_axis_out;
  wire [255:0] reg_comb_aad_reg;
  wire [15:0] reg_comb_counter;
  wire [1:0] reg_comb_state;
  output [145:0] \return_output.axis ;
  wire [145:0] \return_output.axis ;
  output \return_output.ready_for_axis_in ;
  wire \return_output.ready_for_axis_in ;
  wire [1:0] state;
  wire state_mux_prep_auth_data_h_l111_c5_8e0a_cond;
  wire [1:0] state_mux_prep_auth_data_h_l111_c5_8e0a_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l111_c5_8e0a_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l111_c5_8e0a_return_output;
  wire state_mux_prep_auth_data_h_l114_c7_29df_cond;
  wire [1:0] state_mux_prep_auth_data_h_l114_c7_29df_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l114_c7_29df_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l114_c7_29df_return_output;
  wire state_mux_prep_auth_data_h_l143_c5_1382_cond;
  wire [1:0] state_mux_prep_auth_data_h_l143_c5_1382_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l143_c5_1382_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l143_c5_1382_return_output;
  wire state_mux_prep_auth_data_h_l38_c3_b7c4_cond;
  wire [1:0] state_mux_prep_auth_data_h_l38_c3_b7c4_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l38_c3_b7c4_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l38_c3_b7c4_return_output;
  wire state_mux_prep_auth_data_h_l41_c5_1345_cond;
  wire [1:0] state_mux_prep_auth_data_h_l41_c5_1345_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l41_c5_1345_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l41_c5_1345_return_output;
  wire state_mux_prep_auth_data_h_l45_c7_2d8f_cond;
  wire [1:0] state_mux_prep_auth_data_h_l45_c7_2d8f_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l45_c7_2d8f_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l45_c7_2d8f_return_output;
  wire state_mux_prep_auth_data_h_l61_c8_d388_cond;
  wire [1:0] state_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l61_c8_d388_return_output;
  wire state_mux_prep_auth_data_h_l76_c5_54c5_cond;
  wire [1:0] state_mux_prep_auth_data_h_l76_c5_54c5_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l76_c5_54c5_return_output;
  wire state_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  wire [1:0] state_mux_prep_auth_data_h_l79_c7_d1eb_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l79_c7_d1eb_return_output;
  wire state_mux_prep_auth_data_h_l93_c8_7c39_cond;
  wire [1:0] state_mux_prep_auth_data_h_l93_c8_7c39_iffalse;
  wire [1:0] state_mux_prep_auth_data_h_l93_c8_7c39_iftrue;
  wire [1:0] state_mux_prep_auth_data_h_l93_c8_7c39_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_prep_auth_data_h_l38_c6_4acf_left <= _0_;
  always @(posedge clk)
    if (clock_enable) aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse <= _1_;
  always @(posedge clk)
    if (clock_enable) bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left <= _2_;
  assign _0_ = clock_enable ? reg_comb_state : 2'hx;
  assign _1_ = clock_enable ? reg_comb_aad_reg : 256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign _2_ = clock_enable ? reg_comb_counter : 16'hxxxx;
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[255:248]),
    .iftrue(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[255:248]),
    .iftrue(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[255:248]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[127:120]),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[175:168]),
    .iftrue(aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[175:168]),
    .iftrue(aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_10_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[175:168]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[47:40]),
    .return_output(aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[167:160]),
    .iftrue(aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[167:160]),
    .iftrue(aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_11_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[167:160]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[39:32]),
    .return_output(aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[159:152]),
    .iftrue(aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[159:152]),
    .iftrue(aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_12_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[159:152]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[31:24]),
    .return_output(aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[151:144]),
    .iftrue(aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[151:144]),
    .iftrue(aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_13_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[151:144]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[23:16]),
    .return_output(aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[143:136]),
    .iftrue(aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[143:136]),
    .iftrue(aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_14_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[143:136]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[15:8]),
    .return_output(aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[135:128]),
    .iftrue(aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[135:128]),
    .iftrue(aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_15_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[135:128]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[7:0]),
    .return_output(aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[247:240]),
    .iftrue(aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[247:240]),
    .iftrue(aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_1_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[247:240]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[119:112]),
    .return_output(aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[239:232]),
    .iftrue(aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[239:232]),
    .iftrue(aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_2_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[239:232]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[111:104]),
    .return_output(aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[231:224]),
    .iftrue(aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[231:224]),
    .iftrue(aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_3_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[231:224]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[103:96]),
    .return_output(aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[223:216]),
    .iftrue(aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[223:216]),
    .iftrue(aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_4_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[223:216]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[95:88]),
    .return_output(aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[215:208]),
    .iftrue(aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[215:208]),
    .iftrue(aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_5_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[215:208]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[87:80]),
    .return_output(aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[207:200]),
    .iftrue(aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[207:200]),
    .iftrue(aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_6_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[207:200]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[79:72]),
    .return_output(aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[199:192]),
    .iftrue(aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[199:192]),
    .iftrue(aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_7_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[199:192]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[71:64]),
    .return_output(aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[191:184]),
    .iftrue(aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[191:184]),
    .iftrue(aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_8_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[191:184]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[63:56]),
    .return_output(aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[183:176]),
    .iftrue(aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_return_output)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[183:176]),
    .iftrue(aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 aad_reg_9_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[183:176]),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[55:48]),
    .return_output(aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_h_l38_c3_b7c4 (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond),
    .iffalse({ aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[127:0] }),
    .iftrue(aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_iftrue),
    .return_output(reg_comb_aad_reg)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_h_l41_c5_1345 (
    .cond(\axis_in.valid ),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iftrue),
    .return_output(aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_iftrue)
  );
  mux_uint1_t_uint8_t_32_uint8_t_32_0clk_de264c78 aad_reg_mux_prep_auth_data_h_l45_c7_2d8f (
    .cond(aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_cond),
    .iffalse(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse),
    .iftrue(aad),
    .return_output(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iftrue)
  );
  axis128_keep_count_0clk_08de2a73 axis128_keep_count_prep_auth_data_h_l112_c18_356c (
    .\axis.tdata (\axis_in.data [127:0]),
    .\axis.tkeep (\axis_in.data [143:128]),
    .\axis.tlast (\axis_in.data [144]),
    .return_output(bin_op_plus_prep_auth_data_h_l112_c7_8795_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_h_l111_c8_f70b (
    .left(\axis_in.valid ),
    .return_output(counter_mux_prep_auth_data_h_l111_c5_8e0a_cond),
    .right(ready_for_axis_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_h_l143_c8_0efd (
    .left(1'h1),
    .return_output(state_mux_prep_auth_data_h_l143_c5_1382_cond),
    .right(ready_for_axis_out)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_prep_auth_data_h_l76_c8_6dec (
    .left(1'h1),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .right(ready_for_axis_out)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_h_l38_c6_4acf (
    .left(bin_op_eq_prep_auth_data_h_l38_c6_4acf_left),
    .return_output(aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond),
    .right(2'h0)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_h_l61_c11_33f2 (
    .left(bin_op_eq_prep_auth_data_h_l38_c6_4acf_left),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .right(2'h1)
  );
  bin_op_eq_uint2_t_uint2_t_0clk_de264c78 bin_op_eq_prep_auth_data_h_l93_c11_4a9a (
    .left(bin_op_eq_prep_auth_data_h_l38_c6_4acf_left),
    .return_output(counter_mux_prep_auth_data_h_l93_c8_7c39_cond),
    .right(2'h2)
  );
  bin_op_gt_uint8_t_uint1_t_0clk_5af1a430 bin_op_gt_prep_auth_data_h_l45_c10_de73 (
    .left(aad_len),
    .return_output(aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_cond),
    .right(1'h0)
  );
  bin_op_gt_uint16_t_uint5_t_0clk_5af1a430 bin_op_gt_prep_auth_data_h_l79_c10_b7ed (
    .left(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left),
    .return_output(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .right(5'h10)
  );
  bin_op_minus_uint16_t_uint5_t_0clk_de264c78 bin_op_minus_prep_auth_data_h_l83_c9_cc44 (
    .left(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left),
    .return_output(counter_mux_prep_auth_data_h_l79_c7_d1eb_iftrue),
    .right(5'h10)
  );
  bin_op_plus_uint16_t_uint5_t_0clk_de264c78 bin_op_plus_prep_auth_data_h_l112_c7_8795 (
    .left(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left),
    .return_output(bin_op_plus_prep_auth_data_h_l112_c7_8795_return_output),
    .right(bin_op_plus_prep_auth_data_h_l112_c7_8795_right)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l111_c5_8e0a (
    .cond(counter_mux_prep_auth_data_h_l111_c5_8e0a_cond),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left),
    .iftrue(bin_op_plus_prep_auth_data_h_l112_c7_8795_return_output[15:0]),
    .return_output(counter_mux_prep_auth_data_h_l93_c8_7c39_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l38_c3_b7c4 (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond),
    .iffalse(counter_mux_prep_auth_data_h_l38_c3_b7c4_iffalse),
    .iftrue(counter_mux_prep_auth_data_h_l38_c3_b7c4_iftrue),
    .return_output(reg_comb_counter)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l41_c5_1345 (
    .cond(\axis_in.valid ),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left),
    .iftrue(counter_mux_prep_auth_data_h_l41_c5_1345_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l38_c3_b7c4_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l45_c7_2d8f (
    .cond(aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_cond),
    .iffalse(16'h0000),
    .iftrue({ 8'h00, aad_len }),
    .return_output(counter_mux_prep_auth_data_h_l41_c5_1345_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(counter_mux_prep_auth_data_h_l61_c8_d388_iffalse),
    .iftrue(counter_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l38_c3_b7c4_iffalse)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left),
    .iftrue(counter_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(16'h0000),
    .iftrue(counter_mux_prep_auth_data_h_l79_c7_d1eb_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_uint16_t_uint16_t_0clk_de264c78 counter_mux_prep_auth_data_h_l93_c8_7c39 (
    .cond(counter_mux_prep_auth_data_h_l93_c8_7c39_cond),
    .iffalse(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left),
    .iftrue(counter_mux_prep_auth_data_h_l93_c8_7c39_iftrue),
    .return_output(counter_mux_prep_auth_data_h_l61_c8_d388_iffalse)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [127:120]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_0_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [143]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [47:40]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_10_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [133]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [39:32]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_11_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [132]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [31:24]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_12_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [131]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [23:16]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_13_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [130]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [15:8]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_14_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [129]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [7:0]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_15_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [128]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [119:112]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_1_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [142]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [111:104]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_2_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [141]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [103:96]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_3_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [140]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [95:88]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_4_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [139]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [87:80]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_5_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [138]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [79:72]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_6_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [137]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [71:64]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_7_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [136]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [63:56]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_8_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [135]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a (
    .cond(for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_cond),
    .iffalse(\axis_in.data [55:48]),
    .iftrue(8'h00),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_return_output)
  );
  unary_op_not_uint1_t_0clk_de264c78 for_prep_auth_data_h_l102_c5_7f20_iter_9_unary_op_not_prep_auth_data_h_l105_c11_9352 (
    .expr(\axis_in.data [134]),
    .return_output(for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_cond)
  );
  const_sr_0_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_ea14_iter_0_const_sr_0_prep_auth_data_h_l127_c32_c0c0 (
    .return_output(for_prep_auth_data_h_l125_c5_ea14_iter_0_const_sr_0_prep_auth_data_h_l127_c32_c0c0_return_output),
    .x(aad_len)
  );
  const_sr_8_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_ea14_iter_1_const_sr_8_prep_auth_data_h_l127_c32_c0c0 (
    .return_output(for_prep_auth_data_h_l125_c5_ea14_iter_1_const_sr_8_prep_auth_data_h_l127_c32_c0c0_return_output),
    .x(aad_len)
  );
  const_sr_16_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_ea14_iter_2_const_sr_16_prep_auth_data_h_l127_c32_c0c0 (
    .return_output(for_prep_auth_data_h_l125_c5_ea14_iter_2_const_sr_16_prep_auth_data_h_l127_c32_c0c0_return_output),
    .x(aad_len)
  );
  const_sr_24_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_ea14_iter_3_const_sr_24_prep_auth_data_h_l127_c32_c0c0 (
    .return_output(for_prep_auth_data_h_l125_c5_ea14_iter_3_const_sr_24_prep_auth_data_h_l127_c32_c0c0_return_output),
    .x(aad_len)
  );
  const_sr_32_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_ea14_iter_4_const_sr_32_prep_auth_data_h_l127_c32_c0c0 (
    .return_output(for_prep_auth_data_h_l125_c5_ea14_iter_4_const_sr_32_prep_auth_data_h_l127_c32_c0c0_return_output),
    .x(aad_len)
  );
  const_sr_40_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_ea14_iter_5_const_sr_40_prep_auth_data_h_l127_c32_c0c0 (
    .return_output(for_prep_auth_data_h_l125_c5_ea14_iter_5_const_sr_40_prep_auth_data_h_l127_c32_c0c0_return_output),
    .x(aad_len)
  );
  const_sr_48_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_ea14_iter_6_const_sr_48_prep_auth_data_h_l127_c32_c0c0 (
    .return_output(for_prep_auth_data_h_l125_c5_ea14_iter_6_const_sr_48_prep_auth_data_h_l127_c32_c0c0_return_output),
    .x(aad_len)
  );
  const_sr_56_uint8_t_0clk_de264c78 for_prep_auth_data_h_l125_c5_ea14_iter_7_const_sr_56_prep_auth_data_h_l127_c32_c0c0 (
    .return_output(for_prep_auth_data_h_l125_c5_ea14_iter_7_const_sr_56_prep_auth_data_h_l127_c32_c0c0_return_output),
    .x(aad_len)
  );
  const_sr_0_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_b2af_iter_0_const_sr_0_prep_auth_data_h_l134_c32_5e7e (
    .return_output(for_prep_auth_data_h_l132_c5_b2af_iter_0_const_sr_0_prep_auth_data_h_l134_c32_5e7e_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left)
  );
  const_sr_8_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_b2af_iter_1_const_sr_8_prep_auth_data_h_l134_c32_5e7e (
    .return_output(for_prep_auth_data_h_l132_c5_b2af_iter_1_const_sr_8_prep_auth_data_h_l134_c32_5e7e_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left)
  );
  const_sr_16_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_b2af_iter_2_const_sr_16_prep_auth_data_h_l134_c32_5e7e (
    .return_output(for_prep_auth_data_h_l132_c5_b2af_iter_2_const_sr_16_prep_auth_data_h_l134_c32_5e7e_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left)
  );
  const_sr_24_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_b2af_iter_3_const_sr_24_prep_auth_data_h_l134_c32_5e7e (
    .return_output(for_prep_auth_data_h_l132_c5_b2af_iter_3_const_sr_24_prep_auth_data_h_l134_c32_5e7e_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left)
  );
  const_sr_32_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_b2af_iter_4_const_sr_32_prep_auth_data_h_l134_c32_5e7e (
    .return_output(for_prep_auth_data_h_l132_c5_b2af_iter_4_const_sr_32_prep_auth_data_h_l134_c32_5e7e_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left)
  );
  const_sr_40_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_b2af_iter_5_const_sr_40_prep_auth_data_h_l134_c32_5e7e (
    .return_output(for_prep_auth_data_h_l132_c5_b2af_iter_5_const_sr_40_prep_auth_data_h_l134_c32_5e7e_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left)
  );
  const_sr_48_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_b2af_iter_6_const_sr_48_prep_auth_data_h_l134_c32_5e7e (
    .return_output(for_prep_auth_data_h_l132_c5_b2af_iter_6_const_sr_48_prep_auth_data_h_l134_c32_5e7e_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left)
  );
  const_sr_56_uint16_t_0clk_de264c78 for_prep_auth_data_h_l132_c5_b2af_iter_7_const_sr_56_prep_auth_data_h_l134_c32_5e7e (
    .return_output(for_prep_auth_data_h_l132_c5_b2af_iter_7_const_sr_56_prep_auth_data_h_l134_c32_5e7e_return_output),
    .x(bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd0)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[255:248]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd10)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[175:168]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd11)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[167:160]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd12)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[159:152]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd13)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[151:144]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd14)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[143:136]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd15)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[135:128]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd1)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[247:240]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd2)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[239:232]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd3)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[231:224]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd4)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[223:216]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd5)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[215:208]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd6)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[207:200]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd7)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[199:192]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd8)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[191:184]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  bin_op_gt_int17_t_int32_t_0clk_794ce60a for_prep_auth_data_h_l66_c5_bfa6_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_476b (
    .left({ 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left }),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_cond),
    .right(32'd9)
  );
  mux_uint1_t_uint8_t_uint8_t_0clk_de264c78 for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557 (
    .cond(for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_cond),
    .iffalse(8'h00),
    .iftrue(aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[183:176]),
    .return_output(for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_return_output)
  );
  mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78 o_mux_prep_auth_data_h_l38_c3_b7c4 (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond),
    .\iffalse.axis (o_mux_prep_auth_data_h_l38_c3_b7c4_iffalse[146:1]),
    .\iffalse.ready_for_axis_in (o_mux_prep_auth_data_h_l38_c3_b7c4_iffalse[0]),
    .\iftrue.axis (146'h0000000000000000000000000000000000000),
    .\iftrue.ready_for_axis_in (1'h0),
    .\return_output.axis (\return_output.axis ),
    .\return_output.ready_for_axis_in (\return_output.ready_for_axis_in )
  );
  mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78 o_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .\iffalse.axis (o_mux_prep_auth_data_h_l61_c8_d388_iffalse[146:1]),
    .\iffalse.ready_for_axis_in (o_mux_prep_auth_data_h_l61_c8_d388_iffalse[0]),
    .\iftrue.axis ({ 18'h2ffff, for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_return_output }),
    .\iftrue.ready_for_axis_in (1'h0),
    .\return_output.axis (o_mux_prep_auth_data_h_l38_c3_b7c4_iffalse[146:1]),
    .\return_output.ready_for_axis_in (o_mux_prep_auth_data_h_l38_c3_b7c4_iffalse[0])
  );
  mux_uint1_t_prep_auth_data_fsm_t_prep_auth_data_fsm_t_0clk_de264c78 o_mux_prep_auth_data_h_l93_c8_7c39 (
    .cond(counter_mux_prep_auth_data_h_l93_c8_7c39_cond),
    .\iffalse.axis ({ 18'h3ffff, for_prep_auth_data_h_l125_c5_ea14_iter_0_const_sr_0_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_1_const_sr_8_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_2_const_sr_16_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_3_const_sr_24_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_4_const_sr_32_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_5_const_sr_40_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_6_const_sr_48_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_7_const_sr_56_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l132_c5_b2af_iter_0_const_sr_0_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_1_const_sr_8_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_2_const_sr_16_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_3_const_sr_24_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_4_const_sr_32_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_5_const_sr_40_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_6_const_sr_48_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_7_const_sr_56_prep_auth_data_h_l134_c32_5e7e_return_output[7:0] }),
    .\iffalse.ready_for_axis_in (1'h0),
    .\iftrue.axis ({ \axis_in.valid , 17'h0ffff, for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_return_output }),
    .\iftrue.ready_for_axis_in (ready_for_axis_out),
    .\return_output.axis (o_mux_prep_auth_data_h_l61_c8_d388_iffalse[146:1]),
    .\return_output.ready_for_axis_in (o_mux_prep_auth_data_h_l61_c8_d388_iffalse[0])
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l111_c5_8e0a (
    .cond(counter_mux_prep_auth_data_h_l111_c5_8e0a_cond),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_4acf_left),
    .iftrue(state_mux_prep_auth_data_h_l111_c5_8e0a_iftrue),
    .return_output(state_mux_prep_auth_data_h_l93_c8_7c39_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l114_c7_29df (
    .cond(\axis_in.data [144]),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_4acf_left),
    .iftrue(2'h3),
    .return_output(state_mux_prep_auth_data_h_l111_c5_8e0a_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l143_c5_1382 (
    .cond(state_mux_prep_auth_data_h_l143_c5_1382_cond),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_4acf_left),
    .iftrue(2'h0),
    .return_output(state_mux_prep_auth_data_h_l93_c8_7c39_iffalse)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l38_c3_b7c4 (
    .cond(aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond),
    .iffalse(state_mux_prep_auth_data_h_l38_c3_b7c4_iffalse),
    .iftrue(state_mux_prep_auth_data_h_l38_c3_b7c4_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l41_c5_1345 (
    .cond(\axis_in.valid ),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_4acf_left),
    .iftrue(state_mux_prep_auth_data_h_l41_c5_1345_iftrue),
    .return_output(state_mux_prep_auth_data_h_l38_c3_b7c4_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l45_c7_2d8f (
    .cond(aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_cond),
    .iffalse(2'h2),
    .iftrue(2'h1),
    .return_output(state_mux_prep_auth_data_h_l41_c5_1345_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l61_c8_d388 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond),
    .iffalse(state_mux_prep_auth_data_h_l61_c8_d388_iffalse),
    .iftrue(state_mux_prep_auth_data_h_l61_c8_d388_iftrue),
    .return_output(state_mux_prep_auth_data_h_l38_c3_b7c4_iffalse)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l76_c5_54c5 (
    .cond(aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond),
    .iffalse(bin_op_eq_prep_auth_data_h_l38_c6_4acf_left),
    .iftrue(state_mux_prep_auth_data_h_l76_c5_54c5_iftrue),
    .return_output(state_mux_prep_auth_data_h_l61_c8_d388_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l79_c7_d1eb (
    .cond(aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond),
    .iffalse(2'h2),
    .iftrue(bin_op_eq_prep_auth_data_h_l38_c6_4acf_left),
    .return_output(state_mux_prep_auth_data_h_l76_c5_54c5_iftrue)
  );
  mux_uint1_t_prep_auth_data_state_t_prep_auth_data_state_t_0clk_de264c78 state_mux_prep_auth_data_h_l93_c8_7c39 (
    .cond(counter_mux_prep_auth_data_h_l93_c8_7c39_cond),
    .iffalse(state_mux_prep_auth_data_h_l93_c8_7c39_iffalse),
    .iftrue(state_mux_prep_auth_data_h_l93_c8_7c39_iftrue),
    .return_output(state_mux_prep_auth_data_h_l61_c8_d388_iffalse)
  );
  assign aad_reg = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse;
  assign aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[255:248];
  assign aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[127:120];
  assign aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[175:168];
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[47:40];
  assign aad_reg_10_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_10_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[167:160];
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[39:32];
  assign aad_reg_11_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_11_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[159:152];
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[31:24];
  assign aad_reg_12_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_12_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[151:144];
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[23:16];
  assign aad_reg_13_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_13_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[143:136];
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[15:8];
  assign aad_reg_14_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_14_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[135:128];
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[7:0];
  assign aad_reg_15_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_15_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[247:240];
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[119:112];
  assign aad_reg_1_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_1_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[239:232];
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[111:104];
  assign aad_reg_2_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_2_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[231:224];
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[103:96];
  assign aad_reg_3_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_3_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[223:216];
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[95:88];
  assign aad_reg_4_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_4_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[215:208];
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[87:80];
  assign aad_reg_5_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_5_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[207:200];
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[79:72];
  assign aad_reg_6_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_6_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[199:192];
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[71:64];
  assign aad_reg_7_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_7_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[191:184];
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[63:56];
  assign aad_reg_8_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_8_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_return_output = aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[183:176];
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[55:48];
  assign aad_reg_9_mux_prep_auth_data_h_l79_c7_d1eb_return_output = aad_reg_9_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_iffalse = { aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_1_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_2_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_3_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_4_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_5_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_6_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_7_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_8_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_9_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_10_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_11_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_12_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_13_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_14_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_15_mux_prep_auth_data_h_l61_c8_d388_return_output, aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[127:0] };
  assign aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_return_output = reg_comb_aad_reg;
  assign aad_reg_mux_prep_auth_data_h_l41_c5_1345_cond = \axis_in.valid ;
  assign aad_reg_mux_prep_auth_data_h_l41_c5_1345_return_output = aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_iftrue;
  assign aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_iffalse = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse;
  assign aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_iftrue = aad;
  assign aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_return_output = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iftrue;
  assign axis128_keep_count_prep_auth_data_h_l112_c18_356c_axis = \axis_in.data ;
  assign axis128_keep_count_prep_auth_data_h_l112_c18_356c_return_output = bin_op_plus_prep_auth_data_h_l112_c7_8795_right;
  assign bin_op_and_prep_auth_data_h_l111_c8_f70b_left = \axis_in.valid ;
  assign bin_op_and_prep_auth_data_h_l111_c8_f70b_return_output = counter_mux_prep_auth_data_h_l111_c5_8e0a_cond;
  assign bin_op_and_prep_auth_data_h_l111_c8_f70b_right = ready_for_axis_out;
  assign bin_op_and_prep_auth_data_h_l143_c8_0efd_left = 1'h1;
  assign bin_op_and_prep_auth_data_h_l143_c8_0efd_return_output = state_mux_prep_auth_data_h_l143_c5_1382_cond;
  assign bin_op_and_prep_auth_data_h_l143_c8_0efd_right = ready_for_axis_out;
  assign bin_op_and_prep_auth_data_h_l76_c8_6dec_left = 1'h1;
  assign bin_op_and_prep_auth_data_h_l76_c8_6dec_return_output = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign bin_op_and_prep_auth_data_h_l76_c8_6dec_right = ready_for_axis_out;
  assign bin_op_eq_prep_auth_data_h_l38_c6_4acf_return_output = aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond;
  assign bin_op_eq_prep_auth_data_h_l38_c6_4acf_right = 2'h0;
  assign bin_op_eq_prep_auth_data_h_l61_c11_33f2_left = bin_op_eq_prep_auth_data_h_l38_c6_4acf_left;
  assign bin_op_eq_prep_auth_data_h_l61_c11_33f2_return_output = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign bin_op_eq_prep_auth_data_h_l61_c11_33f2_right = 2'h1;
  assign bin_op_eq_prep_auth_data_h_l93_c11_4a9a_left = bin_op_eq_prep_auth_data_h_l38_c6_4acf_left;
  assign bin_op_eq_prep_auth_data_h_l93_c11_4a9a_return_output = counter_mux_prep_auth_data_h_l93_c8_7c39_cond;
  assign bin_op_eq_prep_auth_data_h_l93_c11_4a9a_right = 2'h2;
  assign bin_op_gt_prep_auth_data_h_l45_c10_de73_left = aad_len;
  assign bin_op_gt_prep_auth_data_h_l45_c10_de73_return_output = aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_cond;
  assign bin_op_gt_prep_auth_data_h_l45_c10_de73_right = 1'h0;
  assign bin_op_gt_prep_auth_data_h_l79_c10_b7ed_return_output = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign bin_op_gt_prep_auth_data_h_l79_c10_b7ed_right = 5'h10;
  assign bin_op_minus_prep_auth_data_h_l83_c9_cc44_left = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign bin_op_minus_prep_auth_data_h_l83_c9_cc44_return_output = counter_mux_prep_auth_data_h_l79_c7_d1eb_iftrue;
  assign bin_op_minus_prep_auth_data_h_l83_c9_cc44_right = 5'h10;
  assign bin_op_plus_prep_auth_data_h_l112_c7_8795_left = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign clk_en_internal = clock_enable;
  assign counter = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign counter_mux_prep_auth_data_h_l111_c5_8e0a_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign counter_mux_prep_auth_data_h_l111_c5_8e0a_iftrue = bin_op_plus_prep_auth_data_h_l112_c7_8795_return_output[15:0];
  assign counter_mux_prep_auth_data_h_l111_c5_8e0a_return_output = counter_mux_prep_auth_data_h_l93_c8_7c39_iftrue;
  assign counter_mux_prep_auth_data_h_l38_c3_b7c4_cond = aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond;
  assign counter_mux_prep_auth_data_h_l38_c3_b7c4_return_output = reg_comb_counter;
  assign counter_mux_prep_auth_data_h_l41_c5_1345_cond = \axis_in.valid ;
  assign counter_mux_prep_auth_data_h_l41_c5_1345_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign counter_mux_prep_auth_data_h_l41_c5_1345_return_output = counter_mux_prep_auth_data_h_l38_c3_b7c4_iftrue;
  assign counter_mux_prep_auth_data_h_l45_c7_2d8f_cond = aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_cond;
  assign counter_mux_prep_auth_data_h_l45_c7_2d8f_iffalse = 16'h0000;
  assign counter_mux_prep_auth_data_h_l45_c7_2d8f_iftrue = { 8'h00, aad_len };
  assign counter_mux_prep_auth_data_h_l45_c7_2d8f_return_output = counter_mux_prep_auth_data_h_l41_c5_1345_iftrue;
  assign counter_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign counter_mux_prep_auth_data_h_l61_c8_d388_return_output = counter_mux_prep_auth_data_h_l38_c3_b7c4_iffalse;
  assign counter_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign counter_mux_prep_auth_data_h_l76_c5_54c5_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign counter_mux_prep_auth_data_h_l76_c5_54c5_return_output = counter_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign counter_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign counter_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = 16'h0000;
  assign counter_mux_prep_auth_data_h_l79_c7_d1eb_return_output = counter_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign counter_mux_prep_auth_data_h_l93_c8_7c39_iffalse = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign counter_mux_prep_auth_data_h_l93_c8_7c39_return_output = counter_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [127:120];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_0_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [143];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_0_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [47:40];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_10_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [133];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_10_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [39:32];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_11_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [132];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_11_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [31:24];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_12_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [131];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_12_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [23:16];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_13_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [130];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_13_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [15:8];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_14_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [129];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_14_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [7:0];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_15_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [128];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_15_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [119:112];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_1_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [142];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_1_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [111:104];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_2_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [141];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_2_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [103:96];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_3_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [140];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_3_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [95:88];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_4_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [139];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_4_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [87:80];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_5_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [138];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_5_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [79:72];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_6_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [137];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_6_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [71:64];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_7_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [136];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_7_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [63:56];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_8_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [135];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_8_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_iffalse = \axis_in.data [55:48];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_iftrue = 8'h00;
  assign for_prep_auth_data_h_l102_c5_7f20_iter_9_unary_op_not_prep_auth_data_h_l105_c11_9352_expr = \axis_in.data [134];
  assign for_prep_auth_data_h_l102_c5_7f20_iter_9_unary_op_not_prep_auth_data_h_l105_c11_9352_return_output = for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_cond;
  assign for_prep_auth_data_h_l125_c5_ea14_iter_0_const_sr_0_prep_auth_data_h_l127_c32_c0c0_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_ea14_iter_1_const_sr_8_prep_auth_data_h_l127_c32_c0c0_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_ea14_iter_2_const_sr_16_prep_auth_data_h_l127_c32_c0c0_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_ea14_iter_3_const_sr_24_prep_auth_data_h_l127_c32_c0c0_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_ea14_iter_4_const_sr_32_prep_auth_data_h_l127_c32_c0c0_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_ea14_iter_5_const_sr_40_prep_auth_data_h_l127_c32_c0c0_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_ea14_iter_6_const_sr_48_prep_auth_data_h_l127_c32_c0c0_x = aad_len;
  assign for_prep_auth_data_h_l125_c5_ea14_iter_7_const_sr_56_prep_auth_data_h_l127_c32_c0c0_x = aad_len;
  assign for_prep_auth_data_h_l132_c5_b2af_iter_0_const_sr_0_prep_auth_data_h_l134_c32_5e7e_x = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign for_prep_auth_data_h_l132_c5_b2af_iter_1_const_sr_8_prep_auth_data_h_l134_c32_5e7e_x = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign for_prep_auth_data_h_l132_c5_b2af_iter_2_const_sr_16_prep_auth_data_h_l134_c32_5e7e_x = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign for_prep_auth_data_h_l132_c5_b2af_iter_3_const_sr_24_prep_auth_data_h_l134_c32_5e7e_x = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign for_prep_auth_data_h_l132_c5_b2af_iter_4_const_sr_32_prep_auth_data_h_l134_c32_5e7e_x = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign for_prep_auth_data_h_l132_c5_b2af_iter_5_const_sr_40_prep_auth_data_h_l134_c32_5e7e_x = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign for_prep_auth_data_h_l132_c5_b2af_iter_6_const_sr_48_prep_auth_data_h_l134_c32_5e7e_x = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign for_prep_auth_data_h_l132_c5_b2af_iter_7_const_sr_56_prep_auth_data_h_l134_c32_5e7e_x = bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_0_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd0;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[255:248];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_10_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd10;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[175:168];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_11_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd11;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[167:160];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_12_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd12;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[159:152];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_13_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd13;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[151:144];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_14_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd14;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[143:136];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_15_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd15;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[135:128];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_1_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd1;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[247:240];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_2_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd2;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[239:232];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_3_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd3;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[231:224];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_4_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd4;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[223:216];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_5_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd5;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[215:208];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_6_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd6;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[207:200];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_7_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd7;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[199:192];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_8_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd8;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[191:184];
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_476b_left = { 1'h0, bin_op_gt_prep_auth_data_h_l79_c10_b7ed_left };
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_476b_return_output = for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_cond;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_9_bin_op_gt_prep_auth_data_h_l68_c10_476b_right = 32'd9;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_iffalse = 8'h00;
  assign for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_iftrue = aad_reg_mux_prep_auth_data_h_l41_c5_1345_iffalse[183:176];
  assign o_mux_prep_auth_data_h_l38_c3_b7c4_cond = aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond;
  assign o_mux_prep_auth_data_h_l38_c3_b7c4_iftrue = 147'h0000000000000000000000000000000000000;
  assign o_mux_prep_auth_data_h_l38_c3_b7c4_return_output = { \return_output.axis , \return_output.ready_for_axis_in  };
  assign o_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign o_mux_prep_auth_data_h_l61_c8_d388_iftrue = { 18'h2ffff, for_prep_auth_data_h_l66_c5_bfa6_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l68_c7_f557_return_output, for_prep_auth_data_h_l66_c5_bfa6_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l68_c7_f557_return_output, 1'h0 };
  assign o_mux_prep_auth_data_h_l61_c8_d388_return_output = o_mux_prep_auth_data_h_l38_c3_b7c4_iffalse;
  assign o_mux_prep_auth_data_h_l93_c8_7c39_cond = counter_mux_prep_auth_data_h_l93_c8_7c39_cond;
  assign o_mux_prep_auth_data_h_l93_c8_7c39_iffalse = { 18'h3ffff, for_prep_auth_data_h_l125_c5_ea14_iter_0_const_sr_0_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_1_const_sr_8_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_2_const_sr_16_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_3_const_sr_24_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_4_const_sr_32_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_5_const_sr_40_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_6_const_sr_48_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l125_c5_ea14_iter_7_const_sr_56_prep_auth_data_h_l127_c32_c0c0_return_output, for_prep_auth_data_h_l132_c5_b2af_iter_0_const_sr_0_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_1_const_sr_8_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_2_const_sr_16_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_3_const_sr_24_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_4_const_sr_32_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_5_const_sr_40_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_6_const_sr_48_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], for_prep_auth_data_h_l132_c5_b2af_iter_7_const_sr_56_prep_auth_data_h_l134_c32_5e7e_return_output[7:0], 1'h0 };
  assign o_mux_prep_auth_data_h_l93_c8_7c39_iftrue = { \axis_in.valid , 17'h0ffff, for_prep_auth_data_h_l102_c5_7f20_iter_0_o_axis_data_tdata_0_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_1_o_axis_data_tdata_1_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_2_o_axis_data_tdata_2_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_3_o_axis_data_tdata_3_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_4_o_axis_data_tdata_4_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_5_o_axis_data_tdata_5_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_6_o_axis_data_tdata_6_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_7_o_axis_data_tdata_7_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_8_o_axis_data_tdata_8_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_9_o_axis_data_tdata_9_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_10_o_axis_data_tdata_10_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_11_o_axis_data_tdata_11_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_12_o_axis_data_tdata_12_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_13_o_axis_data_tdata_13_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_14_o_axis_data_tdata_14_mux_prep_auth_data_h_l105_c7_915a_return_output, for_prep_auth_data_h_l102_c5_7f20_iter_15_o_axis_data_tdata_15_mux_prep_auth_data_h_l105_c7_915a_return_output, ready_for_axis_out };
  assign o_mux_prep_auth_data_h_l93_c8_7c39_return_output = o_mux_prep_auth_data_h_l61_c8_d388_iffalse;
  assign state = bin_op_eq_prep_auth_data_h_l38_c6_4acf_left;
  assign state_mux_prep_auth_data_h_l111_c5_8e0a_cond = counter_mux_prep_auth_data_h_l111_c5_8e0a_cond;
  assign state_mux_prep_auth_data_h_l111_c5_8e0a_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_4acf_left;
  assign state_mux_prep_auth_data_h_l111_c5_8e0a_return_output = state_mux_prep_auth_data_h_l93_c8_7c39_iftrue;
  assign state_mux_prep_auth_data_h_l114_c7_29df_cond = \axis_in.data [144];
  assign state_mux_prep_auth_data_h_l114_c7_29df_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_4acf_left;
  assign state_mux_prep_auth_data_h_l114_c7_29df_iftrue = 2'h3;
  assign state_mux_prep_auth_data_h_l114_c7_29df_return_output = state_mux_prep_auth_data_h_l111_c5_8e0a_iftrue;
  assign state_mux_prep_auth_data_h_l143_c5_1382_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_4acf_left;
  assign state_mux_prep_auth_data_h_l143_c5_1382_iftrue = 2'h0;
  assign state_mux_prep_auth_data_h_l143_c5_1382_return_output = state_mux_prep_auth_data_h_l93_c8_7c39_iffalse;
  assign state_mux_prep_auth_data_h_l38_c3_b7c4_cond = aad_reg_mux_prep_auth_data_h_l38_c3_b7c4_cond;
  assign state_mux_prep_auth_data_h_l38_c3_b7c4_return_output = reg_comb_state;
  assign state_mux_prep_auth_data_h_l41_c5_1345_cond = \axis_in.valid ;
  assign state_mux_prep_auth_data_h_l41_c5_1345_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_4acf_left;
  assign state_mux_prep_auth_data_h_l41_c5_1345_return_output = state_mux_prep_auth_data_h_l38_c3_b7c4_iftrue;
  assign state_mux_prep_auth_data_h_l45_c7_2d8f_cond = aad_reg_mux_prep_auth_data_h_l45_c7_2d8f_cond;
  assign state_mux_prep_auth_data_h_l45_c7_2d8f_iffalse = 2'h2;
  assign state_mux_prep_auth_data_h_l45_c7_2d8f_iftrue = 2'h1;
  assign state_mux_prep_auth_data_h_l45_c7_2d8f_return_output = state_mux_prep_auth_data_h_l41_c5_1345_iftrue;
  assign state_mux_prep_auth_data_h_l61_c8_d388_cond = aad_reg_0_mux_prep_auth_data_h_l61_c8_d388_cond;
  assign state_mux_prep_auth_data_h_l61_c8_d388_return_output = state_mux_prep_auth_data_h_l38_c3_b7c4_iffalse;
  assign state_mux_prep_auth_data_h_l76_c5_54c5_cond = aad_reg_0_mux_prep_auth_data_h_l76_c5_54c5_cond;
  assign state_mux_prep_auth_data_h_l76_c5_54c5_iffalse = bin_op_eq_prep_auth_data_h_l38_c6_4acf_left;
  assign state_mux_prep_auth_data_h_l76_c5_54c5_return_output = state_mux_prep_auth_data_h_l61_c8_d388_iftrue;
  assign state_mux_prep_auth_data_h_l79_c7_d1eb_cond = aad_reg_0_mux_prep_auth_data_h_l79_c7_d1eb_cond;
  assign state_mux_prep_auth_data_h_l79_c7_d1eb_iffalse = 2'h2;
  assign state_mux_prep_auth_data_h_l79_c7_d1eb_iftrue = bin_op_eq_prep_auth_data_h_l38_c6_4acf_left;
  assign state_mux_prep_auth_data_h_l79_c7_d1eb_return_output = state_mux_prep_auth_data_h_l76_c5_54c5_iftrue;
  assign state_mux_prep_auth_data_h_l93_c8_7c39_cond = counter_mux_prep_auth_data_h_l93_c8_7c39_cond;
  assign state_mux_prep_auth_data_h_l93_c8_7c39_return_output = state_mux_prep_auth_data_h_l61_c8_d388_iffalse;
endmodule

module quarter_round_0clk_638872ab(\s.state , a, b, c, d, \return_output.state );
  input [3:0] a;
  wire [3:0] a;
  input [3:0] b;
  wire [3:0] b;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_04b4_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l35_c19_04b4_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_04b4_right;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_5081_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l37_c19_5081_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_5081_right;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_2575_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l39_c19_2575_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_2575_right;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_0565_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l41_c19_0565_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_0565_right;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_1dd5_left;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_1dd5_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_1dd5_right;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_0df0_left;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_0df0_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_0df0_right;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_dc06_left;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_dc06_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_dc06_right;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_dd0b_left;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_dd0b_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_dd0b_right;
  input [3:0] c;
  wire [3:0] c;
  input [3:0] d;
  wire [3:0] d;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \s.state ;
  wire [511:0] \s.state ;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_return_output;
  wire [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_var_dim_0;
  assign bin_op_plus_chacha20_h_l37_c19_5081_right = { bin_op_xor_chacha20_h_l36_c29_1dd5_return_output[15:0], 16'h0000 } | { 16'h0000, bin_op_xor_chacha20_h_l36_c29_1dd5_return_output[31:16] };
  assign bin_op_plus_chacha20_h_l39_c19_2575_right = { bin_op_xor_chacha20_h_l38_c29_0df0_return_output[19:0], 12'h000 } | { 20'h00000, bin_op_xor_chacha20_h_l38_c29_0df0_return_output[31:20] };
  assign bin_op_plus_chacha20_h_l41_c19_0565_right = { bin_op_xor_chacha20_h_l40_c28_dc06_return_output[23:0], 8'h00 } | { 24'h000000, bin_op_xor_chacha20_h_l40_c28_dc06_return_output[31:24] };
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_elem_val = { bin_op_xor_chacha20_h_l42_c28_dd0b_return_output[24:0], 7'h00 } | { 25'h0000000, bin_op_xor_chacha20_h_l42_c28_dd0b_return_output[31:25] };
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l35_c19_04b4 (
    .left(bin_op_plus_chacha20_h_l35_c19_04b4_left),
    .return_output(bin_op_plus_chacha20_h_l35_c19_04b4_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_04b4_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l37_c19_5081 (
    .left(bin_op_plus_chacha20_h_l37_c19_5081_left),
    .return_output(bin_op_plus_chacha20_h_l37_c19_5081_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_5081_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l39_c19_2575 (
    .left(bin_op_plus_chacha20_h_l35_c19_04b4_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l39_c19_2575_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_2575_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l41_c19_0565 (
    .left(bin_op_plus_chacha20_h_l37_c19_5081_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l41_c19_0565_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_0565_right)
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l36_c29_1dd5 (
    .left(bin_op_xor_chacha20_h_l36_c29_1dd5_left),
    .return_output(bin_op_xor_chacha20_h_l36_c29_1dd5_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_04b4_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l38_c29_0df0 (
    .left(bin_op_plus_chacha20_h_l35_c19_04b4_right),
    .return_output(bin_op_xor_chacha20_h_l38_c29_0df0_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_5081_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l40_c28_dc06 (
    .left(bin_op_plus_chacha20_h_l37_c19_5081_right),
    .return_output(bin_op_xor_chacha20_h_l40_c28_dc06_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_2575_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l42_c28_dd0b (
    .left(bin_op_plus_chacha20_h_l39_c19_2575_right),
    .return_output(bin_op_xor_chacha20_h_l42_c28_dd0b_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_0565_return_output[31:0])
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54 (
    .elem_val(bin_op_plus_chacha20_h_l39_c19_2575_return_output[31:0]),
    .\ref_toks_0.state (\s.state ),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_ref_toks_0),
    .var_dim_0(a)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5 (
    .elem_val(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_elem_val),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_ref_toks_0),
    .var_dim_0(b)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_0565_return_output[31:0]),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_ref_toks_0),
    .var_dim_0(c)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_0565_right),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_ref_toks_0),
    .\return_output.data (\return_output.state ),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_04b4_left),
    .var_dim_0(a)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_04b4_right),
    .var_dim_0(b)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_xor_chacha20_h_l36_c29_1dd5_left),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9 (
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l37_c19_5081_left),
    .var_dim_0(c)
  );
  assign bin_op_plus_chacha20_h_l39_c19_2575_left = bin_op_plus_chacha20_h_l35_c19_04b4_return_output[31:0];
  assign bin_op_plus_chacha20_h_l41_c19_0565_left = bin_op_plus_chacha20_h_l37_c19_5081_return_output[31:0];
  assign bin_op_xor_chacha20_h_l36_c29_1dd5_right = bin_op_plus_chacha20_h_l35_c19_04b4_return_output[31:0];
  assign bin_op_xor_chacha20_h_l38_c29_0df0_left = bin_op_plus_chacha20_h_l35_c19_04b4_right;
  assign bin_op_xor_chacha20_h_l38_c29_0df0_right = bin_op_plus_chacha20_h_l37_c19_5081_return_output[31:0];
  assign bin_op_xor_chacha20_h_l40_c28_dc06_left = bin_op_plus_chacha20_h_l37_c19_5081_right;
  assign bin_op_xor_chacha20_h_l40_c28_dc06_right = bin_op_plus_chacha20_h_l39_c19_2575_return_output[31:0];
  assign bin_op_xor_chacha20_h_l42_c28_dd0b_left = bin_op_plus_chacha20_h_l39_c19_2575_right;
  assign bin_op_xor_chacha20_h_l42_c28_dd0b_right = bin_op_plus_chacha20_h_l41_c19_0565_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_elem_val = bin_op_plus_chacha20_h_l39_c19_2575_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0 = \s.state ;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0 = a;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0 = b;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_elem_val = bin_op_plus_chacha20_h_l41_c19_0565_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0 = c;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_elem_val = bin_op_plus_chacha20_h_l41_c19_0565_right;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_return_output = \return_output.state ;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_return_output = bin_op_plus_chacha20_h_l35_c19_04b4_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_var_dim_0 = a;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_return_output = bin_op_plus_chacha20_h_l35_c19_04b4_right;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_var_dim_0 = b;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_return_output = bin_op_xor_chacha20_h_l36_c29_1dd5_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_return_output = bin_op_plus_chacha20_h_l37_c19_5081_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_var_dim_0 = c;
endmodule

module quarter_round_1clk_76f45219(clk, \s.state , a, b, c, d, \return_output.state );
  input [3:0] a;
  wire [3:0] a;
  input [3:0] b;
  wire [3:0] b;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_04b4_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l35_c19_04b4_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l35_c19_04b4_right;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_5081_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l37_c19_5081_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l37_c19_5081_right;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_2575_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l39_c19_2575_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l39_c19_2575_right;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_0565_left;
  (* unused_bits = "32" *)
  wire [32:0] bin_op_plus_chacha20_h_l41_c19_0565_return_output;
  wire [31:0] bin_op_plus_chacha20_h_l41_c19_0565_right;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_1dd5_left;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_1dd5_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l36_c29_1dd5_right;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_0df0_left;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_0df0_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l38_c29_0df0_right;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_dc06_left;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_dc06_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l40_c28_dc06_right;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_dd0b_left;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_dd0b_return_output;
  wire [31:0] bin_op_xor_chacha20_h_l42_c28_dd0b_right;
  input [3:0] c;
  wire [3:0] c;
  input clk;
  wire clk;
  wire [511:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0;
  wire [3:0] comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0;
  input [3:0] d;
  wire [3:0] d;
  wire [511:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0;
  wire [3:0] reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0;
  output [511:0] \return_output.state ;
  wire [511:0] \return_output.state ;
  input [511:0] \s.state ;
  wire [511:0] \s.state ;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_elem_val;
  reg [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0;
  wire [31:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_elem_val;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_ref_toks_0;
  wire [511:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_return_output;
  reg [3:0] var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_var_dim_0;
  wire [511:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_ref_toks_0;
  wire [31:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_return_output;
  wire [3:0] var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_var_dim_0;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0 <= \s.state ;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0 <= a;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0 <= b;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0 <= c;
  always @(posedge clk)
    var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0 <= d;
  assign bin_op_plus_chacha20_h_l37_c19_5081_right = { bin_op_xor_chacha20_h_l36_c29_1dd5_return_output[15:0], 16'h0000 } | { 16'h0000, bin_op_xor_chacha20_h_l36_c29_1dd5_return_output[31:16] };
  assign bin_op_plus_chacha20_h_l39_c19_2575_right = { bin_op_xor_chacha20_h_l38_c29_0df0_return_output[19:0], 12'h000 } | { 20'h00000, bin_op_xor_chacha20_h_l38_c29_0df0_return_output[31:20] };
  assign bin_op_plus_chacha20_h_l41_c19_0565_right = { bin_op_xor_chacha20_h_l40_c28_dc06_return_output[23:0], 8'h00 } | { 24'h000000, bin_op_xor_chacha20_h_l40_c28_dc06_return_output[31:24] };
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_elem_val = { bin_op_xor_chacha20_h_l42_c28_dd0b_return_output[24:0], 7'h00 } | { 25'h0000000, bin_op_xor_chacha20_h_l42_c28_dd0b_return_output[31:25] };
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l35_c19_04b4 (
    .left(bin_op_plus_chacha20_h_l35_c19_04b4_left),
    .return_output(bin_op_plus_chacha20_h_l35_c19_04b4_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_04b4_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l37_c19_5081 (
    .left(bin_op_plus_chacha20_h_l37_c19_5081_left),
    .return_output(bin_op_plus_chacha20_h_l37_c19_5081_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_5081_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l39_c19_2575 (
    .left(bin_op_plus_chacha20_h_l35_c19_04b4_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l39_c19_2575_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_2575_right)
  );
  bin_op_plus_uint32_t_uint32_t_0clk_de264c78 bin_op_plus_chacha20_h_l41_c19_0565 (
    .left(bin_op_plus_chacha20_h_l37_c19_5081_return_output[31:0]),
    .return_output(bin_op_plus_chacha20_h_l41_c19_0565_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_0565_right)
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l36_c29_1dd5 (
    .left(bin_op_xor_chacha20_h_l36_c29_1dd5_left),
    .return_output(bin_op_xor_chacha20_h_l36_c29_1dd5_return_output),
    .right(bin_op_plus_chacha20_h_l35_c19_04b4_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l38_c29_0df0 (
    .left(bin_op_plus_chacha20_h_l35_c19_04b4_right),
    .return_output(bin_op_xor_chacha20_h_l38_c29_0df0_return_output),
    .right(bin_op_plus_chacha20_h_l37_c19_5081_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l40_c28_dc06 (
    .left(bin_op_plus_chacha20_h_l37_c19_5081_right),
    .return_output(bin_op_xor_chacha20_h_l40_c28_dc06_return_output),
    .right(bin_op_plus_chacha20_h_l39_c19_2575_return_output[31:0])
  );
  bin_op_xor_uint32_t_uint32_t_0clk_de264c78 bin_op_xor_chacha20_h_l42_c28_dd0b (
    .left(bin_op_plus_chacha20_h_l39_c19_2575_right),
    .return_output(bin_op_xor_chacha20_h_l42_c28_dd0b_return_output),
    .right(bin_op_plus_chacha20_h_l41_c19_0565_return_output[31:0])
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54 (
    .elem_val(bin_op_plus_chacha20_h_l39_c19_2575_return_output[31:0]),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5 (
    .elem_val(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_elem_val),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_0565_return_output[31:0]),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_ref_toks_0),
    .\return_output.data (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_ref_toks_0),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0)
  );
  var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28 var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444 (
    .elem_val(bin_op_plus_chacha20_h_l41_c19_0565_right),
    .\ref_toks_0.state (var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_ref_toks_0),
    .\return_output.data (\return_output.state ),
    .var_dim_0(var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_04b4_left),
    .var_dim_0(a)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l35_c19_04b4_right),
    .var_dim_0(b)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_xor_chacha20_h_l36_c29_1dd5_left),
    .var_dim_0(d)
  );
  var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01 var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9 (
    .clk(clk),
    .\ref_toks_0.state (\s.state ),
    .return_output(bin_op_plus_chacha20_h_l37_c19_5081_left),
    .var_dim_0(c)
  );
  assign bin_op_plus_chacha20_h_l39_c19_2575_left = bin_op_plus_chacha20_h_l35_c19_04b4_return_output[31:0];
  assign bin_op_plus_chacha20_h_l41_c19_0565_left = bin_op_plus_chacha20_h_l37_c19_5081_return_output[31:0];
  assign bin_op_xor_chacha20_h_l36_c29_1dd5_right = bin_op_plus_chacha20_h_l35_c19_04b4_return_output[31:0];
  assign bin_op_xor_chacha20_h_l38_c29_0df0_left = bin_op_plus_chacha20_h_l35_c19_04b4_right;
  assign bin_op_xor_chacha20_h_l38_c29_0df0_right = bin_op_plus_chacha20_h_l37_c19_5081_return_output[31:0];
  assign bin_op_xor_chacha20_h_l40_c28_dc06_left = bin_op_plus_chacha20_h_l37_c19_5081_right;
  assign bin_op_xor_chacha20_h_l40_c28_dc06_right = bin_op_plus_chacha20_h_l39_c19_2575_return_output[31:0];
  assign bin_op_xor_chacha20_h_l42_c28_dd0b_left = bin_op_plus_chacha20_h_l39_c19_2575_right;
  assign bin_op_xor_chacha20_h_l42_c28_dd0b_right = bin_op_plus_chacha20_h_l41_c19_0565_return_output[31:0];
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0 = \s.state ;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0 = a;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0 = b;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0 = c;
  assign comb_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0 = d;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_ref_toks_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_var_dim_0;
  assign reg_stage0_var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0 = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_var_dim_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_elem_val = bin_op_plus_chacha20_h_l39_c19_2575_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l45_c5_2f54_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l46_c5_8ca5_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_elem_val = bin_op_plus_chacha20_h_l41_c19_0565_return_output[31:0];
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l47_c5_78b9_return_output = var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_ref_toks_0;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_elem_val = bin_op_plus_chacha20_h_l41_c19_0565_right;
  assign var_ref_assign_uint32_t_chacha20_state_state_var_23da_chacha20_h_l48_c5_d444_return_output = \return_output.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_return_output = bin_op_plus_chacha20_h_l35_c19_04b4_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_c19_238b_var_dim_0 = a;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_return_output = bin_op_plus_chacha20_h_l35_c19_04b4_right;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l35_l38_duplicate_7aaf_var_dim_0 = b;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_return_output = bin_op_xor_chacha20_h_l36_c29_1dd5_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l36_c29_db4e_var_dim_0 = d;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_ref_toks_0 = \s.state ;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_return_output = bin_op_plus_chacha20_h_l37_c19_5081_left;
  assign var_ref_rd_uint32_t_chacha20_state_state_var_d41d_chacha20_h_l37_c19_b6d9_var_dim_0 = c;
endmodule

module strip_auth_tag_0clk_69e380ac(clk, clock_enable, \global_to_module.strip_auth_tag_axis_in , \global_to_module.strip_auth_tag_axis_out_ready , \global_to_module.strip_auth_tag_auth_tag_out_ready , \module_to_global.strip_auth_tag_axis_in_ready , \module_to_global.strip_auth_tag_axis_out , \module_to_global.strip_auth_tag_auth_tag_out );
  wire [145:0] axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_axis_in;
  wire axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_clock_enable;
  wire axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_ready_for_axis_out;
  wire [147:0] axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output;
  wire bin_op_and_strip_auth_tag_c_l91_c7_18e5_left;
  wire bin_op_and_strip_auth_tag_c_l91_c7_18e5_return_output;
  wire bin_op_and_strip_auth_tag_c_l91_c7_18e5_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  wire feedback_vars;
  input \global_to_module.strip_auth_tag_auth_tag_out_ready ;
  wire \global_to_module.strip_auth_tag_auth_tag_out_ready ;
  input [145:0] \global_to_module.strip_auth_tag_axis_in ;
  wire [145:0] \global_to_module.strip_auth_tag_axis_in ;
  input \global_to_module.strip_auth_tag_axis_out_ready ;
  wire \global_to_module.strip_auth_tag_axis_out_ready ;
  output [128:0] \module_to_global.strip_auth_tag_auth_tag_out ;
  wire [128:0] \module_to_global.strip_auth_tag_auth_tag_out ;
  output \module_to_global.strip_auth_tag_axis_in_ready ;
  wire \module_to_global.strip_auth_tag_axis_in_ready ;
  output [145:0] \module_to_global.strip_auth_tag_axis_out ;
  wire [145:0] \module_to_global.strip_auth_tag_axis_out ;
  wire ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_cond;
  wire ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_iffalse;
  wire ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_iftrue;
  wire ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_return_output;
  wire strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_cond;
  wire [128:0] strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_iffalse;
  wire [128:0] strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_iftrue;
  wire [128:0] strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_return_output;
  wire strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f_cond;
  wire strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f_iffalse;
  wire strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f_iftrue;
  wire strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f_return_output;
  assign \module_to_global.strip_auth_tag_axis_in_ready  = clock_enable ? axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[147] : 1'h0;
  assign \module_to_global.strip_auth_tag_axis_out  = clock_enable ? { strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f_return_output, axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[146], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[143:0] } : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.strip_auth_tag_auth_tag_out  = clock_enable ? strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_return_output : 129'h000000000000000000000000000000000;
  axis128_early_tlast_0clk_4e6656cf axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae (
    .\axis_in.data (\global_to_module.strip_auth_tag_axis_in [144:0]),
    .\axis_in.valid (\global_to_module.strip_auth_tag_axis_in [145]),
    .clk(clk),
    .clock_enable(clock_enable),
    .ready_for_axis_out(axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_ready_for_axis_out),
    .\return_output.axis_out ({ bin_op_and_strip_auth_tag_c_l91_c7_18e5_left, bin_op_and_strip_auth_tag_c_l91_c7_18e5_right, axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[143:0] }),
    .\return_output.next_axis_out_is_tlast (axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[146]),
    .\return_output.ready_for_axis_in (axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[147])
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_strip_auth_tag_c_l91_c7_18e5 (
    .left(bin_op_and_strip_auth_tag_c_l91_c7_18e5_left),
    .return_output(ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_cond),
    .right(bin_op_and_strip_auth_tag_c_l91_c7_18e5_right)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f (
    .cond(ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_cond),
    .iffalse(\global_to_module.strip_auth_tag_axis_out_ready ),
    .iftrue(\global_to_module.strip_auth_tag_auth_tag_out_ready ),
    .return_output(axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_ready_for_axis_out)
  );
  mux_uint1_t_uint128_t_stream_t_uint128_t_stream_t_0clk_de264c78 strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f (
    .cond(ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_cond),
    .\iffalse.data (128'h00000000000000000000000000000000),
    .\iffalse.valid (1'h0),
    .\iftrue.data ({ axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[7:0], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[15:8], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[23:16], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[31:24], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[39:32], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[47:40], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[55:48], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[63:56], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[71:64], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[79:72], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[87:80], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[95:88], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[103:96], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[111:104], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[119:112], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[127:120] }),
    .\iftrue.valid (bin_op_and_strip_auth_tag_c_l91_c7_18e5_left),
    .\return_output.data (strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_return_output[127:0]),
    .\return_output.valid (strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_return_output[128])
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f (
    .cond(ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_cond),
    .iffalse(bin_op_and_strip_auth_tag_c_l91_c7_18e5_left),
    .iftrue(1'h0),
    .return_output(strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f_return_output)
  );
  assign axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_axis_in = \global_to_module.strip_auth_tag_axis_in ;
  assign axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_clock_enable = clock_enable;
  assign axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[145:144] = { bin_op_and_strip_auth_tag_c_l91_c7_18e5_left, bin_op_and_strip_auth_tag_c_l91_c7_18e5_right };
  assign bin_op_and_strip_auth_tag_c_l91_c7_18e5_return_output = ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_cond;
  assign clk_en_internal = clock_enable;
  assign feedback_vars = axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_ready_for_axis_out;
  assign ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_iffalse = \global_to_module.strip_auth_tag_axis_out_ready ;
  assign ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_iftrue = \global_to_module.strip_auth_tag_auth_tag_out_ready ;
  assign ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_return_output = axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_ready_for_axis_out;
  assign strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_cond = ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_cond;
  assign strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_iffalse = 129'h000000000000000000000000000000000;
  assign strip_auth_tag_auth_tag_out_mux_strip_auth_tag_c_l91_c3_6f4f_iftrue = { bin_op_and_strip_auth_tag_c_l91_c7_18e5_left, axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[7:0], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[15:8], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[23:16], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[31:24], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[39:32], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[47:40], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[55:48], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[63:56], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[71:64], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[79:72], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[87:80], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[95:88], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[103:96], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[111:104], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[119:112], axis128_early_tlast_strip_auth_tag_c_l72_c39_11ae_return_output[127:120] };
  assign strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f_cond = ready_for_axis_in_mux_strip_auth_tag_c_l91_c3_6f4f_cond;
  assign strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f_iffalse = bin_op_and_strip_auth_tag_c_l91_c7_18e5_left;
  assign strip_auth_tag_axis_out_valid_mux_strip_auth_tag_c_l91_c3_6f4f_iftrue = 1'h0;
endmodule

module u320_t_to_bytes_0clk_801a240b(\x.limbs , \return_output.data );
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output;
  wire [63:0] for_u320_t_bytes_t_h_l16_c1_21cf_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x;
  output [319:0] \return_output.data ;
  wire [319:0] \return_output.data ;
  input [319:0] \x.limbs ;
  wire [319:0] \x.limbs ;
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_21cf_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_21cf_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output),
    .x(\x.limbs [319:256])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_21cf_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_21cf_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output),
    .x(\x.limbs [255:192])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_21cf_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_21cf_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output),
    .x(\x.limbs [191:128])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_21cf_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_21cf_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output),
    .x(\x.limbs [127:64])
  );
  uint64_t_to_bytes_0clk_25f4cd11 for_u320_t_bytes_t_h_l16_c1_21cf_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29 (
    .\return_output.data (for_u320_t_bytes_t_h_l16_c1_21cf_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output),
    .x(\x.limbs [63:0])
  );
  assign for_u320_t_bytes_t_h_l16_c1_21cf_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x = \x.limbs [319:256];
  assign for_u320_t_bytes_t_h_l16_c1_21cf_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x = \x.limbs [255:192];
  assign for_u320_t_bytes_t_h_l16_c1_21cf_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x = \x.limbs [191:128];
  assign for_u320_t_bytes_t_h_l16_c1_21cf_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x = \x.limbs [127:64];
  assign for_u320_t_bytes_t_h_l16_c1_21cf_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_x = \x.limbs [63:0];
  assign \return_output.data  = { for_u320_t_bytes_t_h_l16_c1_21cf_iter_0_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output, for_u320_t_bytes_t_h_l16_c1_21cf_iter_1_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output, for_u320_t_bytes_t_h_l16_c1_21cf_iter_2_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output, for_u320_t_bytes_t_h_l16_c1_21cf_iter_3_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output, for_u320_t_bytes_t_h_l16_c1_21cf_iter_4_uint64_t_to_bytes_u320_t_bytes_t_h_l17_c39_fb29_return_output };
endmodule

module uint320_add_0clk_10d8c973(\a.limbs , \b.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  input [319:0] \b.limbs ;
  wire [319:0] \b.limbs ;
  wire [319:0] bin_op_plus_poly1305_h_l92_c25_63b2_left;
  (* unused_bits = "320" *)
  wire [320:0] bin_op_plus_poly1305_h_l92_c25_63b2_return_output;
  wire [319:0] bin_op_plus_poly1305_h_l92_c25_63b2_right;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_0_const_sr_0_poly1305_h_l95_c23_b516_return_output;
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_0_const_sr_0_poly1305_h_l95_c23_b516_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_1_const_sr_64_poly1305_h_l95_c23_b516_return_output;
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_1_const_sr_64_poly1305_h_l95_c23_b516_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_2_const_sr_128_poly1305_h_l95_c23_b516_return_output;
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_2_const_sr_128_poly1305_h_l95_c23_b516_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_3_const_sr_192_poly1305_h_l95_c23_b516_return_output;
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_3_const_sr_192_poly1305_h_l95_c23_b516_x;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319" *)
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_4_const_sr_256_poly1305_h_l95_c23_b516_return_output;
  wire [319:0] for_poly1305_h_l94_c5_9dee_iter_4_const_sr_256_poly1305_h_l95_c23_b516_x;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bin_op_plus_uint320_t_uint320_t_0clk_de264c78 bin_op_plus_poly1305_h_l92_c25_63b2 (
    .left({ \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] }),
    .return_output(bin_op_plus_poly1305_h_l92_c25_63b2_return_output),
    .right({ \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] })
  );
  const_sr_0_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_9dee_iter_0_const_sr_0_poly1305_h_l95_c23_b516 (
    .return_output(for_poly1305_h_l94_c5_9dee_iter_0_const_sr_0_poly1305_h_l95_c23_b516_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0])
  );
  const_sr_64_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_9dee_iter_1_const_sr_64_poly1305_h_l95_c23_b516 (
    .return_output(for_poly1305_h_l94_c5_9dee_iter_1_const_sr_64_poly1305_h_l95_c23_b516_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0])
  );
  const_sr_128_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_9dee_iter_2_const_sr_128_poly1305_h_l95_c23_b516 (
    .return_output(for_poly1305_h_l94_c5_9dee_iter_2_const_sr_128_poly1305_h_l95_c23_b516_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0])
  );
  const_sr_192_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_9dee_iter_3_const_sr_192_poly1305_h_l95_c23_b516 (
    .return_output(for_poly1305_h_l94_c5_9dee_iter_3_const_sr_192_poly1305_h_l95_c23_b516_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0])
  );
  const_sr_256_uint320_t_0clk_de264c78 for_poly1305_h_l94_c5_9dee_iter_4_const_sr_256_poly1305_h_l95_c23_b516 (
    .return_output(for_poly1305_h_l94_c5_9dee_iter_4_const_sr_256_poly1305_h_l95_c23_b516_return_output),
    .x(bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0])
  );
  assign bin_op_plus_poly1305_h_l92_c25_63b2_left = { \a.limbs [63:0], \a.limbs [127:64], \a.limbs [191:128], \a.limbs [255:192], \a.limbs [319:256] };
  assign bin_op_plus_poly1305_h_l92_c25_63b2_right = { \b.limbs [63:0], \b.limbs [127:64], \b.limbs [191:128], \b.limbs [255:192], \b.limbs [319:256] };
  assign for_poly1305_h_l94_c5_9dee_iter_0_const_sr_0_poly1305_h_l95_c23_b516_x = bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0];
  assign for_poly1305_h_l94_c5_9dee_iter_1_const_sr_64_poly1305_h_l95_c23_b516_x = bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0];
  assign for_poly1305_h_l94_c5_9dee_iter_2_const_sr_128_poly1305_h_l95_c23_b516_x = bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0];
  assign for_poly1305_h_l94_c5_9dee_iter_3_const_sr_192_poly1305_h_l95_c23_b516_x = bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0];
  assign for_poly1305_h_l94_c5_9dee_iter_4_const_sr_256_poly1305_h_l95_c23_b516_x = bin_op_plus_poly1305_h_l92_c25_63b2_return_output[319:0];
  assign \return_output.limbs  = { for_poly1305_h_l94_c5_9dee_iter_0_const_sr_0_poly1305_h_l95_c23_b516_return_output[63:0], for_poly1305_h_l94_c5_9dee_iter_1_const_sr_64_poly1305_h_l95_c23_b516_return_output[63:0], for_poly1305_h_l94_c5_9dee_iter_2_const_sr_128_poly1305_h_l95_c23_b516_return_output[63:0], for_poly1305_h_l94_c5_9dee_iter_3_const_sr_192_poly1305_h_l95_c23_b516_return_output[63:0], for_poly1305_h_l94_c5_9dee_iter_4_const_sr_256_poly1305_h_l95_c23_b516_return_output[63:0] };
endmodule

module uint320_mod_prime_0clk_461d892c(\a.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  wire a_limbs_0_mux_poly1305_h_l186_c5_2be0_cond;
  wire [63:0] a_limbs_0_mux_poly1305_h_l186_c5_2be0_iffalse;
  wire [63:0] a_limbs_0_mux_poly1305_h_l186_c5_2be0_iftrue;
  wire [63:0] a_limbs_0_mux_poly1305_h_l186_c5_2be0_return_output;
  wire a_limbs_1_mux_poly1305_h_l186_c5_2be0_cond;
  wire [63:0] a_limbs_1_mux_poly1305_h_l186_c5_2be0_iffalse;
  wire [63:0] a_limbs_1_mux_poly1305_h_l186_c5_2be0_iftrue;
  wire [63:0] a_limbs_1_mux_poly1305_h_l186_c5_2be0_return_output;
  wire a_limbs_2_mux_poly1305_h_l186_c5_2be0_cond;
  wire [63:0] a_limbs_2_mux_poly1305_h_l186_c5_2be0_iffalse;
  wire [63:0] a_limbs_2_mux_poly1305_h_l186_c5_2be0_iftrue;
  wire [63:0] a_limbs_2_mux_poly1305_h_l186_c5_2be0_return_output;
  wire a_mux_poly1305_h_l166_c5_69bf_cond;
  wire [319:0] a_mux_poly1305_h_l166_c5_69bf_iffalse;
  wire [319:0] a_mux_poly1305_h_l166_c5_69bf_iftrue;
  wire [319:0] a_mux_poly1305_h_l166_c5_69bf_return_output;
  wire [63:0] bin_op_and_poly1305_h_l165_c26_1e3b_left;
  wire [63:0] bin_op_and_poly1305_h_l165_c26_1e3b_return_output;
  wire [63:0] bin_op_and_poly1305_h_l165_c26_1e3b_right;
  wire [63:0] bin_op_and_poly1305_h_l171_c9_7890_left;
  wire [63:0] bin_op_and_poly1305_h_l171_c9_7890_return_output;
  wire [63:0] bin_op_and_poly1305_h_l171_c9_7890_right;
  wire [63:0] bin_op_and_poly1305_h_l186_c10_2aa8_left;
  wire [63:0] bin_op_and_poly1305_h_l186_c10_2aa8_return_output;
  wire [63:0] bin_op_and_poly1305_h_l186_c10_2aa8_right;
  wire bin_op_and_poly1305_h_l186_c10_cc99_left;
  wire bin_op_and_poly1305_h_l186_c10_cc99_return_output;
  wire bin_op_and_poly1305_h_l186_c10_cc99_right;
  wire bin_op_and_poly1305_h_l186_c10_f270_left;
  wire bin_op_and_poly1305_h_l186_c10_f270_return_output;
  wire bin_op_and_poly1305_h_l186_c10_f270_right;
  wire bin_op_and_poly1305_h_l200_c42_ef28_left;
  wire bin_op_and_poly1305_h_l200_c42_ef28_return_output;
  wire bin_op_and_poly1305_h_l200_c42_ef28_right;
  wire [63:0] bin_op_and_poly1305_h_l204_c9_e3f4_left;
  wire [63:0] bin_op_and_poly1305_h_l204_c9_e3f4_return_output;
  wire [63:0] bin_op_and_poly1305_h_l204_c9_e3f4_right;
  wire [63:0] bin_op_eq_poly1305_h_l186_c10_b7fc_left;
  wire bin_op_eq_poly1305_h_l186_c10_b7fc_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l186_c10_b7fc_right;
  wire [63:0] bin_op_eq_poly1305_h_l187_c9_7fac_left;
  wire bin_op_eq_poly1305_h_l187_c9_7fac_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l187_c9_7fac_right;
  wire [63:0] bin_op_eq_poly1305_h_l200_c42_fdaa_left;
  wire bin_op_eq_poly1305_h_l200_c42_fdaa_return_output;
  wire [63:0] bin_op_eq_poly1305_h_l200_c42_fdaa_right;
  wire [63:0] bin_op_gt_poly1305_h_l196_c19_7856_left;
  wire bin_op_gt_poly1305_h_l196_c19_7856_return_output;
  wire [63:0] bin_op_gt_poly1305_h_l196_c19_7856_right;
  wire [63:0] bin_op_gt_poly1305_h_l200_c19_5c53_left;
  wire bin_op_gt_poly1305_h_l200_c19_5c53_return_output;
  wire [63:0] bin_op_gt_poly1305_h_l200_c19_5c53_right;
  wire [63:0] bin_op_gte_poly1305_h_l188_c9_1ebf_left;
  wire bin_op_gte_poly1305_h_l188_c9_1ebf_return_output;
  wire [63:0] bin_op_gte_poly1305_h_l188_c9_1ebf_right;
  wire [63:0] bin_op_inferred_mult_poly1305_h_l179_c26_b689_left;
  (* unused_bits = "64 65 66" *)
  wire [66:0] bin_op_inferred_mult_poly1305_h_l179_c26_b689_return_output;
  wire [2:0] bin_op_inferred_mult_poly1305_h_l179_c26_b689_right;
  wire [63:0] bin_op_minus_poly1305_h_l195_c16_f251_left;
  wire [63:0] bin_op_minus_poly1305_h_l195_c16_f251_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l195_c16_f251_right;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_af74_left;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_af74_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_af74_right;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_ba52_left;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_ba52_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l199_c16_ba52_right;
  wire [63:0] bin_op_minus_poly1305_h_l203_c9_4c54_left;
  wire [63:0] bin_op_minus_poly1305_h_l203_c9_4c54_return_output;
  wire [63:0] bin_op_minus_poly1305_h_l203_c9_4c54_right;
  wire [63:0] bin_op_neq_poly1305_h_l166_c22_10a2_left;
  wire bin_op_neq_poly1305_h_l166_c22_10a2_return_output;
  wire bin_op_neq_poly1305_h_l166_c22_10a2_right;
  wire [63:0] bin_op_neq_poly1305_h_l166_c36_064d_left;
  wire bin_op_neq_poly1305_h_l166_c36_064d_return_output;
  wire bin_op_neq_poly1305_h_l166_c36_064d_right;
  wire [63:0] bin_op_neq_poly1305_h_l166_c9_8f08_left;
  wire bin_op_neq_poly1305_h_l166_c9_8f08_return_output;
  wire bin_op_neq_poly1305_h_l166_c9_8f08_right;
  wire [63:0] bin_op_neq_poly1305_h_l200_c64_aec6_left;
  wire bin_op_neq_poly1305_h_l200_c64_aec6_return_output;
  wire bin_op_neq_poly1305_h_l200_c64_aec6_right;
  wire bin_op_or_poly1305_h_l166_c9_41d1_left;
  wire bin_op_or_poly1305_h_l166_c9_41d1_return_output;
  wire bin_op_or_poly1305_h_l166_c9_41d1_right;
  wire bin_op_or_poly1305_h_l166_c9_8cc3_left;
  wire bin_op_or_poly1305_h_l166_c9_8cc3_return_output;
  wire bin_op_or_poly1305_h_l166_c9_8cc3_right;
  wire bin_op_or_poly1305_h_l200_c19_68fb_left;
  wire bin_op_or_poly1305_h_l200_c19_68fb_return_output;
  wire bin_op_or_poly1305_h_l200_c19_68fb_right;
  wire [63:0] const_sr_2_poly1305_h_l179_c26_f954_return_output;
  wire [63:0] const_sr_2_poly1305_h_l179_c26_f954_x;
  wire mux_poly1305_h_l196_c19_3016_cond;
  wire [63:0] mux_poly1305_h_l196_c19_3016_iffalse;
  wire [63:0] mux_poly1305_h_l196_c19_3016_iftrue;
  wire [63:0] mux_poly1305_h_l196_c19_3016_return_output;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  wire [319:0] uint320_add_poly1305_h_l182_c13_a0b2_a;
  wire [319:0] uint320_add_poly1305_h_l182_c13_a0b2_b;
  wire [319:0] uint320_add_poly1305_h_l182_c13_a0b2_return_output;
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_0_mux_poly1305_h_l186_c5_2be0 (
    .cond(a_limbs_0_mux_poly1305_h_l186_c5_2be0_cond),
    .iffalse(a_mux_poly1305_h_l166_c5_69bf_return_output[319:256]),
    .iftrue(a_limbs_0_mux_poly1305_h_l186_c5_2be0_iftrue),
    .return_output(a_limbs_0_mux_poly1305_h_l186_c5_2be0_return_output)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_1_mux_poly1305_h_l186_c5_2be0 (
    .cond(a_limbs_0_mux_poly1305_h_l186_c5_2be0_cond),
    .iffalse(a_mux_poly1305_h_l166_c5_69bf_return_output[255:192]),
    .iftrue(a_limbs_1_mux_poly1305_h_l186_c5_2be0_iftrue),
    .return_output(a_limbs_1_mux_poly1305_h_l186_c5_2be0_return_output)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 a_limbs_2_mux_poly1305_h_l186_c5_2be0 (
    .cond(a_limbs_0_mux_poly1305_h_l186_c5_2be0_cond),
    .iffalse(a_mux_poly1305_h_l166_c5_69bf_return_output[191:128]),
    .iftrue(a_limbs_2_mux_poly1305_h_l186_c5_2be0_iftrue),
    .return_output(a_limbs_2_mux_poly1305_h_l186_c5_2be0_return_output)
  );
  mux_uint1_t_u320_t_u320_t_0clk_de264c78 a_mux_poly1305_h_l166_c5_69bf (
    .cond(a_mux_poly1305_h_l166_c5_69bf_cond),
    .\iffalse.limbs (\a.limbs ),
    .\iftrue.limbs (a_mux_poly1305_h_l166_c5_69bf_iftrue),
    .\return_output.limbs (a_mux_poly1305_h_l166_c5_69bf_return_output)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l165_c26_1e3b (
    .left(\a.limbs [191:128]),
    .return_output(bin_op_neq_poly1305_h_l166_c9_8f08_left),
    .right(64'hfffffc0000000000)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l171_c9_7890 (
    .left(\a.limbs [191:128]),
    .return_output(bin_op_and_poly1305_h_l171_c9_7890_return_output),
    .right(64'h000003ffffffffff)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l186_c10_2aa8 (
    .left(a_mux_poly1305_h_l166_c5_69bf_return_output[191:128]),
    .return_output(bin_op_eq_poly1305_h_l186_c10_b7fc_left),
    .right(64'h000003ffffffffff)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l186_c10_cc99 (
    .left(bin_op_and_poly1305_h_l186_c10_cc99_left),
    .return_output(bin_op_and_poly1305_h_l186_c10_f270_left),
    .right(bin_op_and_poly1305_h_l186_c10_cc99_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l186_c10_f270 (
    .left(bin_op_and_poly1305_h_l186_c10_f270_left),
    .return_output(a_limbs_0_mux_poly1305_h_l186_c5_2be0_cond),
    .right(bin_op_and_poly1305_h_l186_c10_f270_right)
  );
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_poly1305_h_l200_c42_ef28 (
    .left(bin_op_and_poly1305_h_l200_c42_ef28_left),
    .return_output(bin_op_or_poly1305_h_l200_c19_68fb_right),
    .right(bin_op_and_poly1305_h_l200_c42_ef28_right)
  );
  bin_op_and_uint64_t_uint64_t_0clk_de264c78 bin_op_and_poly1305_h_l204_c9_e3f4 (
    .left(bin_op_and_poly1305_h_l204_c9_e3f4_left),
    .return_output(a_limbs_2_mux_poly1305_h_l186_c5_2be0_iftrue),
    .right(64'h000003ffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l186_c10_b7fc (
    .left(bin_op_eq_poly1305_h_l186_c10_b7fc_left),
    .return_output(bin_op_and_poly1305_h_l186_c10_cc99_left),
    .right(64'h000003ffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l187_c9_7fac (
    .left(a_mux_poly1305_h_l166_c5_69bf_return_output[255:192]),
    .return_output(bin_op_and_poly1305_h_l186_c10_cc99_right),
    .right(64'hffffffffffffffff)
  );
  bin_op_eq_uint64_t_uint64_t_0clk_de264c78 bin_op_eq_poly1305_h_l200_c42_fdaa (
    .left(a_limbs_1_mux_poly1305_h_l186_c5_2be0_iftrue),
    .return_output(bin_op_and_poly1305_h_l200_c42_ef28_left),
    .right(a_mux_poly1305_h_l166_c5_69bf_return_output[255:192])
  );
  bin_op_gt_uint64_t_uint64_t_0clk_380ecc95 bin_op_gt_poly1305_h_l196_c19_7856 (
    .left(a_limbs_0_mux_poly1305_h_l186_c5_2be0_iftrue),
    .return_output(mux_poly1305_h_l196_c19_3016_cond),
    .right(a_mux_poly1305_h_l166_c5_69bf_return_output[319:256])
  );
  bin_op_gt_uint64_t_uint64_t_0clk_380ecc95 bin_op_gt_poly1305_h_l200_c19_5c53 (
    .left(a_limbs_1_mux_poly1305_h_l186_c5_2be0_iftrue),
    .return_output(bin_op_or_poly1305_h_l200_c19_68fb_left),
    .right(a_mux_poly1305_h_l166_c5_69bf_return_output[255:192])
  );
  bin_op_gte_uint64_t_uint64_t_0clk_6f2c5aad bin_op_gte_poly1305_h_l188_c9_1ebf (
    .left(a_mux_poly1305_h_l166_c5_69bf_return_output[319:256]),
    .return_output(bin_op_and_poly1305_h_l186_c10_f270_right),
    .right(64'hfffffffffffffffb)
  );
  bin_op_inferred_mult_uint64_t_uint3_t_0clk_de264c78 bin_op_inferred_mult_poly1305_h_l179_c26_b689 (
    .left(bin_op_inferred_mult_poly1305_h_l179_c26_b689_left),
    .return_output(bin_op_inferred_mult_poly1305_h_l179_c26_b689_return_output),
    .right(3'h5)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l195_c16_f251 (
    .left(a_mux_poly1305_h_l166_c5_69bf_return_output[319:256]),
    .return_output(a_limbs_0_mux_poly1305_h_l186_c5_2be0_iftrue),
    .right(64'hfffffffffffffffb)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l199_c16_af74 (
    .left(bin_op_minus_poly1305_h_l199_c16_af74_left),
    .return_output(a_limbs_1_mux_poly1305_h_l186_c5_2be0_iftrue),
    .right(bin_op_minus_poly1305_h_l199_c16_af74_right)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l199_c16_ba52 (
    .left(a_mux_poly1305_h_l166_c5_69bf_return_output[255:192]),
    .return_output(bin_op_minus_poly1305_h_l199_c16_af74_left),
    .right(64'hffffffffffffffff)
  );
  bin_op_minus_uint64_t_uint64_t_0clk_de264c78 bin_op_minus_poly1305_h_l203_c9_4c54 (
    .left(a_mux_poly1305_h_l166_c5_69bf_return_output[191:128]),
    .return_output(bin_op_and_poly1305_h_l204_c9_e3f4_left),
    .right({ 63'h0000000000000000, bin_op_or_poly1305_h_l200_c19_68fb_return_output })
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l166_c22_10a2 (
    .left(\a.limbs [127:64]),
    .return_output(bin_op_or_poly1305_h_l166_c9_41d1_right),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l166_c36_064d (
    .left(\a.limbs [63:0]),
    .return_output(bin_op_or_poly1305_h_l166_c9_8cc3_right),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l166_c9_8f08 (
    .left(bin_op_neq_poly1305_h_l166_c9_8f08_left),
    .return_output(bin_op_or_poly1305_h_l166_c9_41d1_left),
    .right(1'h0)
  );
  bin_op_neq_uint64_t_uint1_t_0clk_de264c78 bin_op_neq_poly1305_h_l200_c64_aec6 (
    .left(bin_op_minus_poly1305_h_l199_c16_af74_right),
    .return_output(bin_op_and_poly1305_h_l200_c42_ef28_right),
    .right(1'h0)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l166_c9_41d1 (
    .left(bin_op_or_poly1305_h_l166_c9_41d1_left),
    .return_output(bin_op_or_poly1305_h_l166_c9_8cc3_left),
    .right(bin_op_or_poly1305_h_l166_c9_41d1_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l166_c9_8cc3 (
    .left(bin_op_or_poly1305_h_l166_c9_8cc3_left),
    .return_output(a_mux_poly1305_h_l166_c5_69bf_cond),
    .right(bin_op_or_poly1305_h_l166_c9_8cc3_right)
  );
  bin_op_or_uint1_t_uint1_t_0clk_de264c78 bin_op_or_poly1305_h_l200_c19_68fb (
    .left(bin_op_or_poly1305_h_l200_c19_68fb_left),
    .return_output(bin_op_or_poly1305_h_l200_c19_68fb_return_output),
    .right(bin_op_or_poly1305_h_l200_c19_68fb_right)
  );
  const_sr_2_uint64_t_0clk_de264c78 const_sr_2_poly1305_h_l179_c26_f954 (
    .return_output(bin_op_inferred_mult_poly1305_h_l179_c26_b689_left),
    .x(bin_op_neq_poly1305_h_l166_c9_8f08_left)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 mux_poly1305_h_l196_c19_3016 (
    .cond(mux_poly1305_h_l196_c19_3016_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(bin_op_minus_poly1305_h_l199_c16_af74_right)
  );
  uint320_add_0clk_10d8c973 uint320_add_poly1305_h_l182_c13_a0b2 (
    .\a.limbs ({ \a.limbs [319:192], bin_op_and_poly1305_h_l171_c9_7890_return_output, 128'h00000000000000000000000000000000 }),
    .\b.limbs ({ bin_op_inferred_mult_poly1305_h_l179_c26_b689_return_output[63:0], 256'h0000000000000000000000000000000000000000000000000000000000000000 }),
    .\return_output.limbs (a_mux_poly1305_h_l166_c5_69bf_iftrue)
  );
  assign a_limbs_0_mux_poly1305_h_l186_c5_2be0_iffalse = a_mux_poly1305_h_l166_c5_69bf_return_output[319:256];
  assign a_limbs_1_mux_poly1305_h_l186_c5_2be0_cond = a_limbs_0_mux_poly1305_h_l186_c5_2be0_cond;
  assign a_limbs_1_mux_poly1305_h_l186_c5_2be0_iffalse = a_mux_poly1305_h_l166_c5_69bf_return_output[255:192];
  assign a_limbs_2_mux_poly1305_h_l186_c5_2be0_cond = a_limbs_0_mux_poly1305_h_l186_c5_2be0_cond;
  assign a_limbs_2_mux_poly1305_h_l186_c5_2be0_iffalse = a_mux_poly1305_h_l166_c5_69bf_return_output[191:128];
  assign a_mux_poly1305_h_l166_c5_69bf_iffalse = \a.limbs ;
  assign bin_op_and_poly1305_h_l165_c26_1e3b_left = \a.limbs [191:128];
  assign bin_op_and_poly1305_h_l165_c26_1e3b_return_output = bin_op_neq_poly1305_h_l166_c9_8f08_left;
  assign bin_op_and_poly1305_h_l165_c26_1e3b_right = 64'hfffffc0000000000;
  assign bin_op_and_poly1305_h_l171_c9_7890_left = \a.limbs [191:128];
  assign bin_op_and_poly1305_h_l171_c9_7890_right = 64'h000003ffffffffff;
  assign bin_op_and_poly1305_h_l186_c10_2aa8_left = a_mux_poly1305_h_l166_c5_69bf_return_output[191:128];
  assign bin_op_and_poly1305_h_l186_c10_2aa8_return_output = bin_op_eq_poly1305_h_l186_c10_b7fc_left;
  assign bin_op_and_poly1305_h_l186_c10_2aa8_right = 64'h000003ffffffffff;
  assign bin_op_and_poly1305_h_l186_c10_cc99_return_output = bin_op_and_poly1305_h_l186_c10_f270_left;
  assign bin_op_and_poly1305_h_l186_c10_f270_return_output = a_limbs_0_mux_poly1305_h_l186_c5_2be0_cond;
  assign bin_op_and_poly1305_h_l200_c42_ef28_return_output = bin_op_or_poly1305_h_l200_c19_68fb_right;
  assign bin_op_and_poly1305_h_l204_c9_e3f4_return_output = a_limbs_2_mux_poly1305_h_l186_c5_2be0_iftrue;
  assign bin_op_and_poly1305_h_l204_c9_e3f4_right = 64'h000003ffffffffff;
  assign bin_op_eq_poly1305_h_l186_c10_b7fc_return_output = bin_op_and_poly1305_h_l186_c10_cc99_left;
  assign bin_op_eq_poly1305_h_l186_c10_b7fc_right = 64'h000003ffffffffff;
  assign bin_op_eq_poly1305_h_l187_c9_7fac_left = a_mux_poly1305_h_l166_c5_69bf_return_output[255:192];
  assign bin_op_eq_poly1305_h_l187_c9_7fac_return_output = bin_op_and_poly1305_h_l186_c10_cc99_right;
  assign bin_op_eq_poly1305_h_l187_c9_7fac_right = 64'hffffffffffffffff;
  assign bin_op_eq_poly1305_h_l200_c42_fdaa_left = a_limbs_1_mux_poly1305_h_l186_c5_2be0_iftrue;
  assign bin_op_eq_poly1305_h_l200_c42_fdaa_return_output = bin_op_and_poly1305_h_l200_c42_ef28_left;
  assign bin_op_eq_poly1305_h_l200_c42_fdaa_right = a_mux_poly1305_h_l166_c5_69bf_return_output[255:192];
  assign bin_op_gt_poly1305_h_l196_c19_7856_left = a_limbs_0_mux_poly1305_h_l186_c5_2be0_iftrue;
  assign bin_op_gt_poly1305_h_l196_c19_7856_return_output = mux_poly1305_h_l196_c19_3016_cond;
  assign bin_op_gt_poly1305_h_l196_c19_7856_right = a_mux_poly1305_h_l166_c5_69bf_return_output[319:256];
  assign bin_op_gt_poly1305_h_l200_c19_5c53_left = a_limbs_1_mux_poly1305_h_l186_c5_2be0_iftrue;
  assign bin_op_gt_poly1305_h_l200_c19_5c53_return_output = bin_op_or_poly1305_h_l200_c19_68fb_left;
  assign bin_op_gt_poly1305_h_l200_c19_5c53_right = a_mux_poly1305_h_l166_c5_69bf_return_output[255:192];
  assign bin_op_gte_poly1305_h_l188_c9_1ebf_left = a_mux_poly1305_h_l166_c5_69bf_return_output[319:256];
  assign bin_op_gte_poly1305_h_l188_c9_1ebf_return_output = bin_op_and_poly1305_h_l186_c10_f270_right;
  assign bin_op_gte_poly1305_h_l188_c9_1ebf_right = 64'hfffffffffffffffb;
  assign bin_op_inferred_mult_poly1305_h_l179_c26_b689_right = 3'h5;
  assign bin_op_minus_poly1305_h_l195_c16_f251_left = a_mux_poly1305_h_l166_c5_69bf_return_output[319:256];
  assign bin_op_minus_poly1305_h_l195_c16_f251_return_output = a_limbs_0_mux_poly1305_h_l186_c5_2be0_iftrue;
  assign bin_op_minus_poly1305_h_l195_c16_f251_right = 64'hfffffffffffffffb;
  assign bin_op_minus_poly1305_h_l199_c16_af74_return_output = a_limbs_1_mux_poly1305_h_l186_c5_2be0_iftrue;
  assign bin_op_minus_poly1305_h_l199_c16_ba52_left = a_mux_poly1305_h_l166_c5_69bf_return_output[255:192];
  assign bin_op_minus_poly1305_h_l199_c16_ba52_return_output = bin_op_minus_poly1305_h_l199_c16_af74_left;
  assign bin_op_minus_poly1305_h_l199_c16_ba52_right = 64'hffffffffffffffff;
  assign bin_op_minus_poly1305_h_l203_c9_4c54_left = a_mux_poly1305_h_l166_c5_69bf_return_output[191:128];
  assign bin_op_minus_poly1305_h_l203_c9_4c54_return_output = bin_op_and_poly1305_h_l204_c9_e3f4_left;
  assign bin_op_minus_poly1305_h_l203_c9_4c54_right = { 63'h0000000000000000, bin_op_or_poly1305_h_l200_c19_68fb_return_output };
  assign bin_op_neq_poly1305_h_l166_c22_10a2_left = \a.limbs [127:64];
  assign bin_op_neq_poly1305_h_l166_c22_10a2_return_output = bin_op_or_poly1305_h_l166_c9_41d1_right;
  assign bin_op_neq_poly1305_h_l166_c22_10a2_right = 1'h0;
  assign bin_op_neq_poly1305_h_l166_c36_064d_left = \a.limbs [63:0];
  assign bin_op_neq_poly1305_h_l166_c36_064d_return_output = bin_op_or_poly1305_h_l166_c9_8cc3_right;
  assign bin_op_neq_poly1305_h_l166_c36_064d_right = 1'h0;
  assign bin_op_neq_poly1305_h_l166_c9_8f08_return_output = bin_op_or_poly1305_h_l166_c9_41d1_left;
  assign bin_op_neq_poly1305_h_l166_c9_8f08_right = 1'h0;
  assign bin_op_neq_poly1305_h_l200_c64_aec6_left = bin_op_minus_poly1305_h_l199_c16_af74_right;
  assign bin_op_neq_poly1305_h_l200_c64_aec6_return_output = bin_op_and_poly1305_h_l200_c42_ef28_right;
  assign bin_op_neq_poly1305_h_l200_c64_aec6_right = 1'h0;
  assign bin_op_or_poly1305_h_l166_c9_41d1_return_output = bin_op_or_poly1305_h_l166_c9_8cc3_left;
  assign bin_op_or_poly1305_h_l166_c9_8cc3_return_output = a_mux_poly1305_h_l166_c5_69bf_cond;
  assign const_sr_2_poly1305_h_l179_c26_f954_return_output = bin_op_inferred_mult_poly1305_h_l179_c26_b689_left;
  assign const_sr_2_poly1305_h_l179_c26_f954_x = bin_op_neq_poly1305_h_l166_c9_8f08_left;
  assign mux_poly1305_h_l196_c19_3016_iffalse = 64'h0000000000000000;
  assign mux_poly1305_h_l196_c19_3016_iftrue = 64'h0000000000000001;
  assign mux_poly1305_h_l196_c19_3016_return_output = bin_op_minus_poly1305_h_l199_c16_af74_right;
  assign \return_output.limbs  = { a_limbs_0_mux_poly1305_h_l186_c5_2be0_return_output, a_limbs_1_mux_poly1305_h_l186_c5_2be0_return_output, a_limbs_2_mux_poly1305_h_l186_c5_2be0_return_output, a_mux_poly1305_h_l166_c5_69bf_return_output[127:0] };
  assign uint320_add_poly1305_h_l182_c13_a0b2_a = { \a.limbs [319:192], bin_op_and_poly1305_h_l171_c9_7890_return_output, 128'h00000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l182_c13_a0b2_b = { bin_op_inferred_mult_poly1305_h_l179_c26_b689_return_output[63:0], 256'h0000000000000000000000000000000000000000000000000000000000000000 };
  assign uint320_add_poly1305_h_l182_c13_a0b2_return_output = a_mux_poly1305_h_l166_c5_69bf_iftrue;
endmodule

module uint320_mul_0clk_babc4282(\a.limbs , \b.limbs , \return_output.limbs );
  input [319:0] \a.limbs ;
  wire [319:0] \a.limbs ;
  input [319:0] \b.limbs ;
  wire [319:0] \b.limbs ;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_right;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_right;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_right;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_right;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l134_c13_4559_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l134_c13_4559_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l134_c13_4559_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_right;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_right;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_right;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_c6e2_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_c6e2_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_c6e2_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_right;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_right;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_66e6_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_66e6_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_66e6_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_left;
  wire for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_left;
  wire for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_right;
  wire for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iffalse;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iftrue;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_return_output;
  wire for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond;
  wire for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iffalse;
  wire for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iftrue;
  wire for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_d6dd_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_d6dd_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_d6dd_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left;
  (* unused_bits = "64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127" *)
  wire [127:0] for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_6d73_left;
  (* unused_bits = "64" *)
  wire [64:0] for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_6d73_return_output;
  wire [63:0] for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_6d73_right;
  output [319:0] \return_output.limbs ;
  wire [319:0] \return_output.limbs ;
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [191:128])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [127:64])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [319:256]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l134_c13_4559 (
    .left(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l134_c13_4559_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [191:128])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [255:192]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [127:64])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l134_c13_4559_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_c6e2 (
    .left(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_c6e2_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [191:128]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [191:128]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [191:128]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [191:128])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_c6e2_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_66e6 (
    .left(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_66e6_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [127:64]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865 (
    .left(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond),
    .right(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0])
  );
  bin_op_lt_uint64_t_uint64_t_0clk_380ecc95 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa (
    .left(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe (
    .left(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe_return_output),
    .right(64'h0000000000000000)
  );
  bin_op_plus_uint64_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c (
    .left(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_left),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_right)
  );
  mux_uint1_t_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14 (
    .cond(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond),
    .iffalse(64'h0000000000000000),
    .iftrue(64'h0000000000000001),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_left)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a (
    .cond(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_right)
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [127:64]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [255:192])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_66e6_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_d6dd (
    .left(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_d6dd_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_return_output[63:0])
  );
  bin_op_inferred_mult_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c (
    .left(\a.limbs [63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output),
    .right(\b.limbs [319:256])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088 (
    .left(for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output),
    .right(for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_d6dd_return_output[63:0])
  );
  bin_op_plus_uint64_t_uint64_t_0clk_de264c78 for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_6d73 (
    .left(for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0]),
    .return_output(for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_6d73_return_output),
    .right(64'h0000000000000000)
  );
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_left;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_right;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [255:192];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_75d0_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_left;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_right;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [191:128];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_1d07_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_left;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_right;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [127:64];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_lt_poly1305_h_l135_c22_36fa_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_75c0_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_left;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_right;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l132_c19_9088_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l134_c13_4559_left = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l134_c13_4559_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l135_c13_bcfe_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [255:192];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_160f_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_left;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_right;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [255:192];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [255:192];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_5955_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_06c7_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_left;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_right;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [255:192];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [191:128];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_lt_poly1305_h_l135_c22_36fa_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_3aee_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_4110_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_left;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_right;
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [255:192];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [127:64];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_4_bin_op_plus_poly1305_h_l134_c13_4559_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_c6e2_left = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_c6e2_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l135_c13_a702_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [191:128];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_2303_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_left;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_right;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [191:128];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [255:192];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_lt_poly1305_h_l135_c22_36fa_right = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_ed7b_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_right = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_2df2_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_left;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_right;
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [191:128];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [191:128];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_3_bin_op_plus_poly1305_h_l134_c13_c6e2_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_66e6_left = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_66e6_right = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l135_c13_d933_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [127:64];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_left = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_return_output = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_cond;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l133_c21_5865_right = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_left = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_return_output = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_cond;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_lt_poly1305_h_l135_c22_36fa_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_0902_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe_left = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe_right = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iffalse = 64'h0000000000000000;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_iftrue = 64'h0000000000000001;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l133_c21_ff14_return_output = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_left;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iffalse = 1'h0;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_iftrue = 1'h1;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_mux_poly1305_h_l135_c22_7e6a_return_output = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_right;
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [127:64];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [255:192];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_2_bin_op_plus_poly1305_h_l134_c13_66e6_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_d6dd_left = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_d6dd_right = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l135_c13_837c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_left = \a.limbs [63:0];
  assign for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_right = \b.limbs [319:256];
  assign for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_left = for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_inferred_mult_poly1305_h_l128_c32_203c_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_right = for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_1_bin_op_plus_poly1305_h_l134_c13_d6dd_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_6d73_left = for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l132_c19_9088_return_output[63:0];
  assign for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_6d73_right = 64'h0000000000000000;
  assign \return_output.limbs  = { for_poly1305_h_l121_c5_728f_iter_0_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_f059_return_output[63:0], for_poly1305_h_l121_c5_728f_iter_1_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_b523_return_output[63:0], for_poly1305_h_l121_c5_728f_iter_2_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_7ee6_return_output[63:0], for_poly1305_h_l121_c5_728f_iter_3_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_8cfe_return_output[63:0], for_poly1305_h_l121_c5_728f_iter_4_for_poly1305_h_l124_c9_9496_iter_0_bin_op_plus_poly1305_h_l134_c13_6d73_return_output[63:0] };
endmodule

module uint32_mux16_0clk_4e6656cf(sel, in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, in13, in14, in15, return_output);
  input [31:0] in0;
  wire [31:0] in0;
  input [31:0] in1;
  wire [31:0] in1;
  input [31:0] in10;
  wire [31:0] in10;
  input [31:0] in11;
  wire [31:0] in11;
  input [31:0] in12;
  wire [31:0] in12;
  input [31:0] in13;
  wire [31:0] in13;
  input [31:0] in14;
  wire [31:0] in14;
  input [31:0] in15;
  wire [31:0] in15;
  input [31:0] in2;
  wire [31:0] in2;
  input [31:0] in3;
  wire [31:0] in3;
  input [31:0] in4;
  wire [31:0] in4;
  input [31:0] in5;
  wire [31:0] in5;
  input [31:0] in6;
  wire [31:0] in6;
  input [31:0] in7;
  wire [31:0] in7;
  input [31:0] in8;
  wire [31:0] in8;
  input [31:0] in9;
  wire [31:0] in9;
  wire layer0_node0_mux_bit_math_h_l18_c3_544d_cond;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_544d_iffalse;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_544d_iftrue;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_544d_return_output;
  wire layer0_node1_mux_bit_math_h_l29_c3_ab8a_cond;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_ab8a_iffalse;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_ab8a_iftrue;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_ab8a_return_output;
  wire layer0_node2_mux_bit_math_h_l40_c3_54eb_cond;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_54eb_iffalse;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_54eb_iftrue;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_54eb_return_output;
  wire layer0_node3_mux_bit_math_h_l51_c3_4d08_cond;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_4d08_iffalse;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_4d08_iftrue;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_4d08_return_output;
  wire layer0_node4_mux_bit_math_h_l62_c3_80ca_cond;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_80ca_iffalse;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_80ca_iftrue;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_80ca_return_output;
  wire layer0_node5_mux_bit_math_h_l73_c3_f26f_cond;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_f26f_iffalse;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_f26f_iftrue;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_f26f_return_output;
  wire layer0_node6_mux_bit_math_h_l84_c3_c347_cond;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_c347_iffalse;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_c347_iftrue;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_c347_return_output;
  wire layer0_node7_mux_bit_math_h_l95_c3_e61e_cond;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_e61e_iffalse;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_e61e_iftrue;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_e61e_return_output;
  wire layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_63fb_iffalse;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_63fb_iftrue;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_63fb_return_output;
  wire layer1_node1_mux_bit_math_h_l123_c3_684f_cond;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_684f_iffalse;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_684f_iftrue;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_684f_return_output;
  wire layer1_node2_mux_bit_math_h_l134_c3_c484_cond;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_c484_iffalse;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_c484_iftrue;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_c484_return_output;
  wire layer1_node3_mux_bit_math_h_l145_c3_d140_cond;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_d140_iffalse;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_d140_iftrue;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_d140_return_output;
  wire layer2_node0_mux_bit_math_h_l162_c3_9c91_cond;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_9c91_iffalse;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_9c91_iftrue;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_9c91_return_output;
  wire layer2_node1_mux_bit_math_h_l173_c3_8574_cond;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_8574_iffalse;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_8574_iftrue;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_8574_return_output;
  wire layer3_node0_mux_bit_math_h_l190_c3_2597_cond;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_2597_iffalse;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_2597_iftrue;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_2597_return_output;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [3:0] sel;
  wire [3:0] sel;
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node0_mux_bit_math_h_l18_c3_544d (
    .cond(sel[0]),
    .iffalse(in0),
    .iftrue(in1),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_63fb_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node1_mux_bit_math_h_l29_c3_ab8a (
    .cond(sel[0]),
    .iffalse(in2),
    .iftrue(in3),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_63fb_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node2_mux_bit_math_h_l40_c3_54eb (
    .cond(sel[0]),
    .iffalse(in4),
    .iftrue(in5),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_684f_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node3_mux_bit_math_h_l51_c3_4d08 (
    .cond(sel[0]),
    .iffalse(in6),
    .iftrue(in7),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_684f_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node4_mux_bit_math_h_l62_c3_80ca (
    .cond(sel[0]),
    .iffalse(in8),
    .iftrue(in9),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_c484_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node5_mux_bit_math_h_l73_c3_f26f (
    .cond(sel[0]),
    .iffalse(in10),
    .iftrue(in11),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_c484_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node6_mux_bit_math_h_l84_c3_c347 (
    .cond(sel[0]),
    .iffalse(in12),
    .iftrue(in13),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_d140_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer0_node7_mux_bit_math_h_l95_c3_e61e (
    .cond(sel[0]),
    .iffalse(in14),
    .iftrue(in15),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_d140_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node0_mux_bit_math_h_l112_c3_63fb (
    .cond(sel[1]),
    .iffalse(layer1_node0_mux_bit_math_h_l112_c3_63fb_iffalse),
    .iftrue(layer1_node0_mux_bit_math_h_l112_c3_63fb_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_9c91_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node1_mux_bit_math_h_l123_c3_684f (
    .cond(sel[1]),
    .iffalse(layer1_node1_mux_bit_math_h_l123_c3_684f_iffalse),
    .iftrue(layer1_node1_mux_bit_math_h_l123_c3_684f_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_9c91_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node2_mux_bit_math_h_l134_c3_c484 (
    .cond(sel[1]),
    .iffalse(layer1_node2_mux_bit_math_h_l134_c3_c484_iffalse),
    .iftrue(layer1_node2_mux_bit_math_h_l134_c3_c484_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_8574_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node3_mux_bit_math_h_l145_c3_d140 (
    .cond(sel[1]),
    .iffalse(layer1_node3_mux_bit_math_h_l145_c3_d140_iffalse),
    .iftrue(layer1_node3_mux_bit_math_h_l145_c3_d140_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_8574_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node0_mux_bit_math_h_l162_c3_9c91 (
    .cond(sel[2]),
    .iffalse(layer2_node0_mux_bit_math_h_l162_c3_9c91_iffalse),
    .iftrue(layer2_node0_mux_bit_math_h_l162_c3_9c91_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_2597_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node1_mux_bit_math_h_l173_c3_8574 (
    .cond(sel[2]),
    .iffalse(layer2_node1_mux_bit_math_h_l173_c3_8574_iffalse),
    .iftrue(layer2_node1_mux_bit_math_h_l173_c3_8574_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_2597_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer3_node0_mux_bit_math_h_l190_c3_2597 (
    .cond(sel[3]),
    .iffalse(layer3_node0_mux_bit_math_h_l190_c3_2597_iffalse),
    .iftrue(layer3_node0_mux_bit_math_h_l190_c3_2597_iftrue),
    .return_output(return_output)
  );
  assign layer0_node0_mux_bit_math_h_l18_c3_544d_cond = sel[0];
  assign layer0_node0_mux_bit_math_h_l18_c3_544d_iffalse = in0;
  assign layer0_node0_mux_bit_math_h_l18_c3_544d_iftrue = in1;
  assign layer0_node0_mux_bit_math_h_l18_c3_544d_return_output = layer1_node0_mux_bit_math_h_l112_c3_63fb_iffalse;
  assign layer0_node1_mux_bit_math_h_l29_c3_ab8a_cond = sel[0];
  assign layer0_node1_mux_bit_math_h_l29_c3_ab8a_iffalse = in2;
  assign layer0_node1_mux_bit_math_h_l29_c3_ab8a_iftrue = in3;
  assign layer0_node1_mux_bit_math_h_l29_c3_ab8a_return_output = layer1_node0_mux_bit_math_h_l112_c3_63fb_iftrue;
  assign layer0_node2_mux_bit_math_h_l40_c3_54eb_cond = sel[0];
  assign layer0_node2_mux_bit_math_h_l40_c3_54eb_iffalse = in4;
  assign layer0_node2_mux_bit_math_h_l40_c3_54eb_iftrue = in5;
  assign layer0_node2_mux_bit_math_h_l40_c3_54eb_return_output = layer1_node1_mux_bit_math_h_l123_c3_684f_iffalse;
  assign layer0_node3_mux_bit_math_h_l51_c3_4d08_cond = sel[0];
  assign layer0_node3_mux_bit_math_h_l51_c3_4d08_iffalse = in6;
  assign layer0_node3_mux_bit_math_h_l51_c3_4d08_iftrue = in7;
  assign layer0_node3_mux_bit_math_h_l51_c3_4d08_return_output = layer1_node1_mux_bit_math_h_l123_c3_684f_iftrue;
  assign layer0_node4_mux_bit_math_h_l62_c3_80ca_cond = sel[0];
  assign layer0_node4_mux_bit_math_h_l62_c3_80ca_iffalse = in8;
  assign layer0_node4_mux_bit_math_h_l62_c3_80ca_iftrue = in9;
  assign layer0_node4_mux_bit_math_h_l62_c3_80ca_return_output = layer1_node2_mux_bit_math_h_l134_c3_c484_iffalse;
  assign layer0_node5_mux_bit_math_h_l73_c3_f26f_cond = sel[0];
  assign layer0_node5_mux_bit_math_h_l73_c3_f26f_iffalse = in10;
  assign layer0_node5_mux_bit_math_h_l73_c3_f26f_iftrue = in11;
  assign layer0_node5_mux_bit_math_h_l73_c3_f26f_return_output = layer1_node2_mux_bit_math_h_l134_c3_c484_iftrue;
  assign layer0_node6_mux_bit_math_h_l84_c3_c347_cond = sel[0];
  assign layer0_node6_mux_bit_math_h_l84_c3_c347_iffalse = in12;
  assign layer0_node6_mux_bit_math_h_l84_c3_c347_iftrue = in13;
  assign layer0_node6_mux_bit_math_h_l84_c3_c347_return_output = layer1_node3_mux_bit_math_h_l145_c3_d140_iffalse;
  assign layer0_node7_mux_bit_math_h_l95_c3_e61e_cond = sel[0];
  assign layer0_node7_mux_bit_math_h_l95_c3_e61e_iffalse = in14;
  assign layer0_node7_mux_bit_math_h_l95_c3_e61e_iftrue = in15;
  assign layer0_node7_mux_bit_math_h_l95_c3_e61e_return_output = layer1_node3_mux_bit_math_h_l145_c3_d140_iftrue;
  assign layer1_node0_mux_bit_math_h_l112_c3_63fb_cond = sel[1];
  assign layer1_node0_mux_bit_math_h_l112_c3_63fb_return_output = layer2_node0_mux_bit_math_h_l162_c3_9c91_iffalse;
  assign layer1_node1_mux_bit_math_h_l123_c3_684f_cond = sel[1];
  assign layer1_node1_mux_bit_math_h_l123_c3_684f_return_output = layer2_node0_mux_bit_math_h_l162_c3_9c91_iftrue;
  assign layer1_node2_mux_bit_math_h_l134_c3_c484_cond = sel[1];
  assign layer1_node2_mux_bit_math_h_l134_c3_c484_return_output = layer2_node1_mux_bit_math_h_l173_c3_8574_iffalse;
  assign layer1_node3_mux_bit_math_h_l145_c3_d140_cond = sel[1];
  assign layer1_node3_mux_bit_math_h_l145_c3_d140_return_output = layer2_node1_mux_bit_math_h_l173_c3_8574_iftrue;
  assign layer2_node0_mux_bit_math_h_l162_c3_9c91_cond = sel[2];
  assign layer2_node0_mux_bit_math_h_l162_c3_9c91_return_output = layer3_node0_mux_bit_math_h_l190_c3_2597_iffalse;
  assign layer2_node1_mux_bit_math_h_l173_c3_8574_cond = sel[2];
  assign layer2_node1_mux_bit_math_h_l173_c3_8574_return_output = layer3_node0_mux_bit_math_h_l190_c3_2597_iftrue;
  assign layer3_node0_mux_bit_math_h_l190_c3_2597_cond = sel[3];
  assign layer3_node0_mux_bit_math_h_l190_c3_2597_return_output = return_output;
endmodule

module uint32_mux16_1clk_3b941596(clk, sel, in0, in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, in13, in14, in15, return_output);
  input clk;
  wire clk;
  wire comb_stage0_layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  wire comb_stage0_layer1_node1_mux_bit_math_h_l123_c3_684f_cond;
  wire comb_stage0_layer1_node2_mux_bit_math_h_l134_c3_c484_cond;
  wire comb_stage0_layer1_node3_mux_bit_math_h_l145_c3_d140_cond;
  wire comb_stage0_layer2_node0_mux_bit_math_h_l162_c3_9c91_cond;
  wire comb_stage0_layer2_node1_mux_bit_math_h_l173_c3_8574_cond;
  wire comb_stage0_layer3_node0_mux_bit_math_h_l190_c3_2597_cond;
  input [31:0] in0;
  wire [31:0] in0;
  input [31:0] in1;
  wire [31:0] in1;
  input [31:0] in10;
  wire [31:0] in10;
  input [31:0] in11;
  wire [31:0] in11;
  input [31:0] in12;
  wire [31:0] in12;
  input [31:0] in13;
  wire [31:0] in13;
  input [31:0] in14;
  wire [31:0] in14;
  input [31:0] in15;
  wire [31:0] in15;
  input [31:0] in2;
  wire [31:0] in2;
  input [31:0] in3;
  wire [31:0] in3;
  input [31:0] in4;
  wire [31:0] in4;
  input [31:0] in5;
  wire [31:0] in5;
  input [31:0] in6;
  wire [31:0] in6;
  input [31:0] in7;
  wire [31:0] in7;
  input [31:0] in8;
  wire [31:0] in8;
  input [31:0] in9;
  wire [31:0] in9;
  wire layer0_node0_mux_bit_math_h_l18_c3_544d_cond;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_544d_iffalse;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_544d_iftrue;
  wire [31:0] layer0_node0_mux_bit_math_h_l18_c3_544d_return_output;
  wire layer0_node1_mux_bit_math_h_l29_c3_ab8a_cond;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_ab8a_iffalse;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_ab8a_iftrue;
  wire [31:0] layer0_node1_mux_bit_math_h_l29_c3_ab8a_return_output;
  wire layer0_node2_mux_bit_math_h_l40_c3_54eb_cond;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_54eb_iffalse;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_54eb_iftrue;
  wire [31:0] layer0_node2_mux_bit_math_h_l40_c3_54eb_return_output;
  wire layer0_node3_mux_bit_math_h_l51_c3_4d08_cond;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_4d08_iffalse;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_4d08_iftrue;
  wire [31:0] layer0_node3_mux_bit_math_h_l51_c3_4d08_return_output;
  wire layer0_node4_mux_bit_math_h_l62_c3_80ca_cond;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_80ca_iffalse;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_80ca_iftrue;
  wire [31:0] layer0_node4_mux_bit_math_h_l62_c3_80ca_return_output;
  wire layer0_node5_mux_bit_math_h_l73_c3_f26f_cond;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_f26f_iffalse;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_f26f_iftrue;
  wire [31:0] layer0_node5_mux_bit_math_h_l73_c3_f26f_return_output;
  wire layer0_node6_mux_bit_math_h_l84_c3_c347_cond;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_c347_iffalse;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_c347_iftrue;
  wire [31:0] layer0_node6_mux_bit_math_h_l84_c3_c347_return_output;
  wire layer0_node7_mux_bit_math_h_l95_c3_e61e_cond;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_e61e_iffalse;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_e61e_iftrue;
  wire [31:0] layer0_node7_mux_bit_math_h_l95_c3_e61e_return_output;
  reg layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_63fb_iffalse;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_63fb_iftrue;
  wire [31:0] layer1_node0_mux_bit_math_h_l112_c3_63fb_return_output;
  wire layer1_node1_mux_bit_math_h_l123_c3_684f_cond;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_684f_iffalse;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_684f_iftrue;
  wire [31:0] layer1_node1_mux_bit_math_h_l123_c3_684f_return_output;
  wire layer1_node2_mux_bit_math_h_l134_c3_c484_cond;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_c484_iffalse;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_c484_iftrue;
  wire [31:0] layer1_node2_mux_bit_math_h_l134_c3_c484_return_output;
  wire layer1_node3_mux_bit_math_h_l145_c3_d140_cond;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_d140_iffalse;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_d140_iftrue;
  wire [31:0] layer1_node3_mux_bit_math_h_l145_c3_d140_return_output;
  reg layer2_node0_mux_bit_math_h_l162_c3_9c91_cond;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_9c91_iffalse;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_9c91_iftrue;
  wire [31:0] layer2_node0_mux_bit_math_h_l162_c3_9c91_return_output;
  wire layer2_node1_mux_bit_math_h_l173_c3_8574_cond;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_8574_iffalse;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_8574_iftrue;
  wire [31:0] layer2_node1_mux_bit_math_h_l173_c3_8574_return_output;
  reg layer3_node0_mux_bit_math_h_l190_c3_2597_cond;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_2597_iffalse;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_2597_iftrue;
  wire [31:0] layer3_node0_mux_bit_math_h_l190_c3_2597_return_output;
  wire reg_stage0_layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  wire reg_stage0_layer1_node1_mux_bit_math_h_l123_c3_684f_cond;
  wire reg_stage0_layer1_node2_mux_bit_math_h_l134_c3_c484_cond;
  wire reg_stage0_layer1_node3_mux_bit_math_h_l145_c3_d140_cond;
  wire reg_stage0_layer2_node0_mux_bit_math_h_l162_c3_9c91_cond;
  wire reg_stage0_layer2_node1_mux_bit_math_h_l173_c3_8574_cond;
  wire reg_stage0_layer3_node0_mux_bit_math_h_l190_c3_2597_cond;
  output [31:0] return_output;
  wire [31:0] return_output;
  input [3:0] sel;
  wire [3:0] sel;
  always @(posedge clk)
    layer1_node0_mux_bit_math_h_l112_c3_63fb_cond <= sel[1];
  always @(posedge clk)
    layer2_node0_mux_bit_math_h_l162_c3_9c91_cond <= sel[2];
  always @(posedge clk)
    layer3_node0_mux_bit_math_h_l190_c3_2597_cond <= sel[3];
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node0_mux_bit_math_h_l18_c3_544d (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in0),
    .iftrue(in1),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_63fb_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node1_mux_bit_math_h_l29_c3_ab8a (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in2),
    .iftrue(in3),
    .return_output(layer1_node0_mux_bit_math_h_l112_c3_63fb_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node2_mux_bit_math_h_l40_c3_54eb (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in4),
    .iftrue(in5),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_684f_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node3_mux_bit_math_h_l51_c3_4d08 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in6),
    .iftrue(in7),
    .return_output(layer1_node1_mux_bit_math_h_l123_c3_684f_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node4_mux_bit_math_h_l62_c3_80ca (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in8),
    .iftrue(in9),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_c484_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node5_mux_bit_math_h_l73_c3_f26f (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in10),
    .iftrue(in11),
    .return_output(layer1_node2_mux_bit_math_h_l134_c3_c484_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node6_mux_bit_math_h_l84_c3_c347 (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in12),
    .iftrue(in13),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_d140_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_1clk_143a90d0 layer0_node7_mux_bit_math_h_l95_c3_e61e (
    .clk(clk),
    .cond(sel[0]),
    .iffalse(in14),
    .iftrue(in15),
    .return_output(layer1_node3_mux_bit_math_h_l145_c3_d140_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node0_mux_bit_math_h_l112_c3_63fb (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_63fb_cond),
    .iffalse(layer1_node0_mux_bit_math_h_l112_c3_63fb_iffalse),
    .iftrue(layer1_node0_mux_bit_math_h_l112_c3_63fb_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_9c91_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node1_mux_bit_math_h_l123_c3_684f (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_63fb_cond),
    .iffalse(layer1_node1_mux_bit_math_h_l123_c3_684f_iffalse),
    .iftrue(layer1_node1_mux_bit_math_h_l123_c3_684f_iftrue),
    .return_output(layer2_node0_mux_bit_math_h_l162_c3_9c91_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node2_mux_bit_math_h_l134_c3_c484 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_63fb_cond),
    .iffalse(layer1_node2_mux_bit_math_h_l134_c3_c484_iffalse),
    .iftrue(layer1_node2_mux_bit_math_h_l134_c3_c484_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_8574_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer1_node3_mux_bit_math_h_l145_c3_d140 (
    .cond(layer1_node0_mux_bit_math_h_l112_c3_63fb_cond),
    .iffalse(layer1_node3_mux_bit_math_h_l145_c3_d140_iffalse),
    .iftrue(layer1_node3_mux_bit_math_h_l145_c3_d140_iftrue),
    .return_output(layer2_node1_mux_bit_math_h_l173_c3_8574_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node0_mux_bit_math_h_l162_c3_9c91 (
    .cond(layer2_node0_mux_bit_math_h_l162_c3_9c91_cond),
    .iffalse(layer2_node0_mux_bit_math_h_l162_c3_9c91_iffalse),
    .iftrue(layer2_node0_mux_bit_math_h_l162_c3_9c91_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_2597_iffalse)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer2_node1_mux_bit_math_h_l173_c3_8574 (
    .cond(layer2_node0_mux_bit_math_h_l162_c3_9c91_cond),
    .iffalse(layer2_node1_mux_bit_math_h_l173_c3_8574_iffalse),
    .iftrue(layer2_node1_mux_bit_math_h_l173_c3_8574_iftrue),
    .return_output(layer3_node0_mux_bit_math_h_l190_c3_2597_iftrue)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 layer3_node0_mux_bit_math_h_l190_c3_2597 (
    .cond(layer3_node0_mux_bit_math_h_l190_c3_2597_cond),
    .iffalse(layer3_node0_mux_bit_math_h_l190_c3_2597_iffalse),
    .iftrue(layer3_node0_mux_bit_math_h_l190_c3_2597_iftrue),
    .return_output(return_output)
  );
  assign comb_stage0_layer1_node0_mux_bit_math_h_l112_c3_63fb_cond = sel[1];
  assign comb_stage0_layer1_node1_mux_bit_math_h_l123_c3_684f_cond = sel[1];
  assign comb_stage0_layer1_node2_mux_bit_math_h_l134_c3_c484_cond = sel[1];
  assign comb_stage0_layer1_node3_mux_bit_math_h_l145_c3_d140_cond = sel[1];
  assign comb_stage0_layer2_node0_mux_bit_math_h_l162_c3_9c91_cond = sel[2];
  assign comb_stage0_layer2_node1_mux_bit_math_h_l173_c3_8574_cond = sel[2];
  assign comb_stage0_layer3_node0_mux_bit_math_h_l190_c3_2597_cond = sel[3];
  assign layer0_node0_mux_bit_math_h_l18_c3_544d_cond = sel[0];
  assign layer0_node0_mux_bit_math_h_l18_c3_544d_iffalse = in0;
  assign layer0_node0_mux_bit_math_h_l18_c3_544d_iftrue = in1;
  assign layer0_node0_mux_bit_math_h_l18_c3_544d_return_output = layer1_node0_mux_bit_math_h_l112_c3_63fb_iffalse;
  assign layer0_node1_mux_bit_math_h_l29_c3_ab8a_cond = sel[0];
  assign layer0_node1_mux_bit_math_h_l29_c3_ab8a_iffalse = in2;
  assign layer0_node1_mux_bit_math_h_l29_c3_ab8a_iftrue = in3;
  assign layer0_node1_mux_bit_math_h_l29_c3_ab8a_return_output = layer1_node0_mux_bit_math_h_l112_c3_63fb_iftrue;
  assign layer0_node2_mux_bit_math_h_l40_c3_54eb_cond = sel[0];
  assign layer0_node2_mux_bit_math_h_l40_c3_54eb_iffalse = in4;
  assign layer0_node2_mux_bit_math_h_l40_c3_54eb_iftrue = in5;
  assign layer0_node2_mux_bit_math_h_l40_c3_54eb_return_output = layer1_node1_mux_bit_math_h_l123_c3_684f_iffalse;
  assign layer0_node3_mux_bit_math_h_l51_c3_4d08_cond = sel[0];
  assign layer0_node3_mux_bit_math_h_l51_c3_4d08_iffalse = in6;
  assign layer0_node3_mux_bit_math_h_l51_c3_4d08_iftrue = in7;
  assign layer0_node3_mux_bit_math_h_l51_c3_4d08_return_output = layer1_node1_mux_bit_math_h_l123_c3_684f_iftrue;
  assign layer0_node4_mux_bit_math_h_l62_c3_80ca_cond = sel[0];
  assign layer0_node4_mux_bit_math_h_l62_c3_80ca_iffalse = in8;
  assign layer0_node4_mux_bit_math_h_l62_c3_80ca_iftrue = in9;
  assign layer0_node4_mux_bit_math_h_l62_c3_80ca_return_output = layer1_node2_mux_bit_math_h_l134_c3_c484_iffalse;
  assign layer0_node5_mux_bit_math_h_l73_c3_f26f_cond = sel[0];
  assign layer0_node5_mux_bit_math_h_l73_c3_f26f_iffalse = in10;
  assign layer0_node5_mux_bit_math_h_l73_c3_f26f_iftrue = in11;
  assign layer0_node5_mux_bit_math_h_l73_c3_f26f_return_output = layer1_node2_mux_bit_math_h_l134_c3_c484_iftrue;
  assign layer0_node6_mux_bit_math_h_l84_c3_c347_cond = sel[0];
  assign layer0_node6_mux_bit_math_h_l84_c3_c347_iffalse = in12;
  assign layer0_node6_mux_bit_math_h_l84_c3_c347_iftrue = in13;
  assign layer0_node6_mux_bit_math_h_l84_c3_c347_return_output = layer1_node3_mux_bit_math_h_l145_c3_d140_iffalse;
  assign layer0_node7_mux_bit_math_h_l95_c3_e61e_cond = sel[0];
  assign layer0_node7_mux_bit_math_h_l95_c3_e61e_iffalse = in14;
  assign layer0_node7_mux_bit_math_h_l95_c3_e61e_iftrue = in15;
  assign layer0_node7_mux_bit_math_h_l95_c3_e61e_return_output = layer1_node3_mux_bit_math_h_l145_c3_d140_iftrue;
  assign layer1_node0_mux_bit_math_h_l112_c3_63fb_return_output = layer2_node0_mux_bit_math_h_l162_c3_9c91_iffalse;
  assign layer1_node1_mux_bit_math_h_l123_c3_684f_cond = layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  assign layer1_node1_mux_bit_math_h_l123_c3_684f_return_output = layer2_node0_mux_bit_math_h_l162_c3_9c91_iftrue;
  assign layer1_node2_mux_bit_math_h_l134_c3_c484_cond = layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  assign layer1_node2_mux_bit_math_h_l134_c3_c484_return_output = layer2_node1_mux_bit_math_h_l173_c3_8574_iffalse;
  assign layer1_node3_mux_bit_math_h_l145_c3_d140_cond = layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  assign layer1_node3_mux_bit_math_h_l145_c3_d140_return_output = layer2_node1_mux_bit_math_h_l173_c3_8574_iftrue;
  assign layer2_node0_mux_bit_math_h_l162_c3_9c91_return_output = layer3_node0_mux_bit_math_h_l190_c3_2597_iffalse;
  assign layer2_node1_mux_bit_math_h_l173_c3_8574_cond = layer2_node0_mux_bit_math_h_l162_c3_9c91_cond;
  assign layer2_node1_mux_bit_math_h_l173_c3_8574_return_output = layer3_node0_mux_bit_math_h_l190_c3_2597_iftrue;
  assign layer3_node0_mux_bit_math_h_l190_c3_2597_return_output = return_output;
  assign reg_stage0_layer1_node0_mux_bit_math_h_l112_c3_63fb_cond = layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  assign reg_stage0_layer1_node1_mux_bit_math_h_l123_c3_684f_cond = layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  assign reg_stage0_layer1_node2_mux_bit_math_h_l134_c3_c484_cond = layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  assign reg_stage0_layer1_node3_mux_bit_math_h_l145_c3_d140_cond = layer1_node0_mux_bit_math_h_l112_c3_63fb_cond;
  assign reg_stage0_layer2_node0_mux_bit_math_h_l162_c3_9c91_cond = layer2_node0_mux_bit_math_h_l162_c3_9c91_cond;
  assign reg_stage0_layer2_node1_mux_bit_math_h_l173_c3_8574_cond = layer2_node0_mux_bit_math_h_l162_c3_9c91_cond;
  assign reg_stage0_layer3_node0_mux_bit_math_h_l190_c3_2597_cond = layer3_node0_mux_bit_math_h_l190_c3_2597_cond;
endmodule

module uint32_t_to_bytes_0clk_a5a1cd4e(x, \return_output.data );
  output [31:0] \return_output.data ;
  wire [31:0] \return_output.data ;
  input [31:0] x;
  wire [31:0] x;
  assign \return_output.data  = { x[7:0], x[15:8], x[23:16], x[31:24] };
endmodule

module uint64_t_to_bytes_0clk_25f4cd11(x, \return_output.data );
  output [63:0] \return_output.data ;
  wire [63:0] \return_output.data ;
  input [63:0] x;
  wire [63:0] x;
  assign \return_output.data  = { x[7:0], x[15:8], x[23:16], x[31:24], x[39:32], x[47:40], x[55:48], x[63:56] };
endmodule

module unary_op_not_uint1_t_0clk_de264c78(expr, return_output);
  wire [2:0] \9720.read_pipe ;
  input expr;
  wire expr;
  output return_output;
  wire return_output;
  assign return_output = ~ expr;
  assign \9720.read_pipe  = { expr, 2'hx };
endmodule

module var_ref_assign_uint32_t_chacha20_state_state_var_23da_0clk_6481cb28(elem_val, \ref_toks_0.state , var_dim_0, \return_output.data );
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_5d8c_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_5d8c_return_output;
  wire [1:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_5d8c_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_45e0_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_45e0_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_45e0_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_d1f6_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_d1f6_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_d1f6_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_ea77_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_ea77_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_ea77_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_561d_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_561d_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_561d_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_c4e8_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_c4e8_return_output;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_c4e8_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_7cda_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_7cda_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_7cda_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_989c_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_989c_return_output;
  wire [1:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_989c_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_5896_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_5896_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_5896_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_3d6c_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_3d6c_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_3d6c_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_f9a6_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_f9a6_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_f9a6_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7f6f_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7f6f_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7f6f_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_0df1_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_0df1_return_output;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_0df1_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_5392_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_5392_return_output;
  wire [2:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_5392_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_6ae3_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_6ae3_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_6ae3_right;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_8441_left;
  wire bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_8441_return_output;
  wire [3:0] bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_8441_right;
  input [31:0] elem_val;
  wire [31:0] elem_val;
  input [511:0] \ref_toks_0.state ;
  wire [511:0] \ref_toks_0.state ;
  output [511:0] \return_output.data ;
  wire [511:0] \return_output.data ;
  wire rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_cond;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_iffalse;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_iftrue;
  wire [31:0] rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_return_output;
  wire rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_cond;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_iffalse;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_iftrue;
  wire [31:0] rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_return_output;
  wire rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_cond;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_iffalse;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_iftrue;
  wire [31:0] rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_return_output;
  wire rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_cond;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_iffalse;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_iftrue;
  wire [31:0] rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_return_output;
  wire rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_cond;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_iffalse;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_iftrue;
  wire [31:0] rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_return_output;
  wire rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_cond;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_iffalse;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_iftrue;
  wire [31:0] rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_return_output;
  wire rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_cond;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_iffalse;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_iftrue;
  wire [31:0] rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_return_output;
  wire rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_cond;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_iffalse;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_iftrue;
  wire [31:0] rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_return_output;
  wire rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_cond;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_iffalse;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_iftrue;
  wire [31:0] rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_return_output;
  wire rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_cond;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_iffalse;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_iftrue;
  wire [31:0] rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_return_output;
  wire rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_cond;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_iffalse;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_iftrue;
  wire [31:0] rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_return_output;
  wire rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_cond;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_iffalse;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_iftrue;
  wire [31:0] rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_return_output;
  wire rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_cond;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_iffalse;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_iftrue;
  wire [31:0] rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_return_output;
  wire rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_cond;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_iffalse;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_iftrue;
  wire [31:0] rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_return_output;
  wire rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_cond;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_iffalse;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_iftrue;
  wire [31:0] rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_return_output;
  wire rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_cond;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_iffalse;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_iftrue;
  wire [31:0] rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_return_output;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  bin_op_eq_uint4_t_uint2_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_5d8c (
    .left(var_dim_0),
    .return_output(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_cond),
    .right(2'h2)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_45e0 (
    .left(var_dim_0),
    .return_output(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_cond),
    .right(3'h5)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_d1f6 (
    .left(var_dim_0),
    .return_output(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_cond),
    .right(4'hb)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_ea77 (
    .left(var_dim_0),
    .return_output(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_cond),
    .right(4'h8)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_561d (
    .left(var_dim_0),
    .return_output(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_cond),
    .right(4'he)
  );
  bin_op_eq_uint4_t_uint1_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_c4e8 (
    .left(var_dim_0),
    .return_output(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_cond),
    .right(1'h0)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_7cda (
    .left(var_dim_0),
    .return_output(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_cond),
    .right(3'h6)
  );
  bin_op_eq_uint4_t_uint2_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_989c (
    .left(var_dim_0),
    .return_output(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_cond),
    .right(2'h3)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_5896 (
    .left(var_dim_0),
    .return_output(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_cond),
    .right(4'h9)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_3d6c (
    .left(var_dim_0),
    .return_output(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_cond),
    .right(4'hc)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_f9a6 (
    .left(var_dim_0),
    .return_output(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_cond),
    .right(4'hf)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7f6f (
    .left(var_dim_0),
    .return_output(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_cond),
    .right(3'h4)
  );
  bin_op_eq_uint4_t_uint1_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_0df1 (
    .left(var_dim_0),
    .return_output(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_cond),
    .right(1'h1)
  );
  bin_op_eq_uint4_t_uint3_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_5392 (
    .left(var_dim_0),
    .return_output(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_cond),
    .right(3'h7)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_6ae3 (
    .left(var_dim_0),
    .return_output(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_cond),
    .right(4'hd)
  );
  bin_op_eq_uint4_t_uint4_t_0clk_de264c78 bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_8441 (
    .left(var_dim_0),
    .return_output(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_cond),
    .right(4'ha)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3 (
    .cond(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_cond),
    .iffalse(\ref_toks_0.state [511:480]),
    .iftrue(elem_val),
    .return_output(rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656 (
    .cond(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_cond),
    .iffalse(\ref_toks_0.state [191:160]),
    .iftrue(elem_val),
    .return_output(rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575 (
    .cond(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_cond),
    .iffalse(\ref_toks_0.state [159:128]),
    .iftrue(elem_val),
    .return_output(rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5 (
    .cond(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_cond),
    .iffalse(\ref_toks_0.state [127:96]),
    .iftrue(elem_val),
    .return_output(rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c (
    .cond(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_cond),
    .iffalse(\ref_toks_0.state [95:64]),
    .iftrue(elem_val),
    .return_output(rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705 (
    .cond(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_cond),
    .iffalse(\ref_toks_0.state [63:32]),
    .iftrue(elem_val),
    .return_output(rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0 (
    .cond(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_cond),
    .iffalse(\ref_toks_0.state [31:0]),
    .iftrue(elem_val),
    .return_output(rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042 (
    .cond(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_cond),
    .iffalse(\ref_toks_0.state [479:448]),
    .iftrue(elem_val),
    .return_output(rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4 (
    .cond(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_cond),
    .iffalse(\ref_toks_0.state [447:416]),
    .iftrue(elem_val),
    .return_output(rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98 (
    .cond(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_cond),
    .iffalse(\ref_toks_0.state [415:384]),
    .iftrue(elem_val),
    .return_output(rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906 (
    .cond(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_cond),
    .iffalse(\ref_toks_0.state [383:352]),
    .iftrue(elem_val),
    .return_output(rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325 (
    .cond(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_cond),
    .iffalse(\ref_toks_0.state [351:320]),
    .iftrue(elem_val),
    .return_output(rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db (
    .cond(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_cond),
    .iffalse(\ref_toks_0.state [319:288]),
    .iftrue(elem_val),
    .return_output(rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5 (
    .cond(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_cond),
    .iffalse(\ref_toks_0.state [287:256]),
    .iftrue(elem_val),
    .return_output(rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54 (
    .cond(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_cond),
    .iffalse(\ref_toks_0.state [255:224]),
    .iftrue(elem_val),
    .return_output(rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_return_output)
  );
  mux_uint1_t_uint32_t_uint32_t_0clk_de264c78 rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba (
    .cond(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_cond),
    .iffalse(\ref_toks_0.state [223:192]),
    .iftrue(elem_val),
    .return_output(rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_return_output)
  );
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_5d8c_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_5d8c_return_output = rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l101_c5_5d8c_right = 2'h2;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_45e0_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_45e0_return_output = rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l107_c5_45e0_right = 3'h5;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_d1f6_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_d1f6_return_output = rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l113_c5_d1f6_right = 4'hb;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_ea77_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_ea77_return_output = rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l119_c5_ea77_right = 4'h8;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_561d_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_561d_return_output = rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l125_c5_561d_right = 4'he;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_c4e8_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_c4e8_return_output = rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l35_c5_c4e8_right = 1'h0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_7cda_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_7cda_return_output = rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l41_c5_7cda_right = 3'h6;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_989c_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_989c_return_output = rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l47_c5_989c_right = 2'h3;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_5896_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_5896_return_output = rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l53_c5_5896_right = 4'h9;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_3d6c_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_3d6c_return_output = rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l59_c5_3d6c_right = 4'hc;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_f9a6_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_f9a6_return_output = rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l65_c5_f9a6_right = 4'hf;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7f6f_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7f6f_return_output = rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l71_c5_7f6f_right = 3'h4;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_0df1_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_0df1_return_output = rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l77_c5_0df1_right = 1'h1;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_5392_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_5392_return_output = rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l83_c5_5392_right = 3'h7;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_6ae3_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_6ae3_return_output = rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l89_c5_6ae3_right = 4'hd;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_8441_left = var_dim_0;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_8441_return_output = rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_cond;
  assign bin_op_eq_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l95_c5_8441_right = 4'ha;
  assign \return_output.data  = { rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_return_output, rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_return_output, rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_return_output, rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_return_output, rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_return_output, rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_return_output, rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_return_output, rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_return_output, rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_return_output, rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_return_output, rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_return_output, rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_return_output, rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_return_output, rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_return_output, rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_return_output, rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_return_output };
  assign rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_iffalse = \ref_toks_0.state [511:480];
  assign rv_data_0_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l34_c2_f5a3_iftrue = elem_val;
  assign rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_iffalse = \ref_toks_0.state [191:160];
  assign rv_data_10_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l94_c2_6656_iftrue = elem_val;
  assign rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_iffalse = \ref_toks_0.state [159:128];
  assign rv_data_11_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l112_c2_c575_iftrue = elem_val;
  assign rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_iffalse = \ref_toks_0.state [127:96];
  assign rv_data_12_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l58_c2_56c5_iftrue = elem_val;
  assign rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_iffalse = \ref_toks_0.state [95:64];
  assign rv_data_13_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l88_c2_9c8c_iftrue = elem_val;
  assign rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_iffalse = \ref_toks_0.state [63:32];
  assign rv_data_14_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l124_c2_7705_iftrue = elem_val;
  assign rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_iffalse = \ref_toks_0.state [31:0];
  assign rv_data_15_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l64_c2_c6e0_iftrue = elem_val;
  assign rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_iffalse = \ref_toks_0.state [479:448];
  assign rv_data_1_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l76_c2_3042_iftrue = elem_val;
  assign rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_iffalse = \ref_toks_0.state [447:416];
  assign rv_data_2_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l100_c2_66a4_iftrue = elem_val;
  assign rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_iffalse = \ref_toks_0.state [415:384];
  assign rv_data_3_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l46_c2_df98_iftrue = elem_val;
  assign rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_iffalse = \ref_toks_0.state [383:352];
  assign rv_data_4_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l70_c2_a906_iftrue = elem_val;
  assign rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_iffalse = \ref_toks_0.state [351:320];
  assign rv_data_5_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l106_c2_a325_iftrue = elem_val;
  assign rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_iffalse = \ref_toks_0.state [319:288];
  assign rv_data_6_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l40_c2_09db_iftrue = elem_val;
  assign rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_iffalse = \ref_toks_0.state [287:256];
  assign rv_data_7_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l82_c2_8cc5_iftrue = elem_val;
  assign rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_iffalse = \ref_toks_0.state [255:224];
  assign rv_data_8_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l118_c2_2f54_iftrue = elem_val;
  assign rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_iffalse = \ref_toks_0.state [223:192];
  assign rv_data_9_mux_var_ref_assign_uint32_t_chacha20_state_state_var_23da_c_l52_c2_71ba_iftrue = elem_val;
endmodule

module var_ref_rd_uint32_t_chacha20_state_state_var_d41d_0clk_763c90e8(\ref_toks_0.state , var_dim_0, return_output);
  input [511:0] \ref_toks_0.state ;
  wire [511:0] \ref_toks_0.state ;
  output [31:0] return_output;
  wire [31:0] return_output;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in0;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in1;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in10;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in11;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in12;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in13;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in14;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in15;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in2;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in3;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in4;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in5;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in6;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in7;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in8;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in9;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_return_output;
  wire [3:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_sel;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  uint32_mux16_0clk_4e6656cf uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b (
    .in0(\ref_toks_0.state [511:480]),
    .in1(\ref_toks_0.state [479:448]),
    .in10(\ref_toks_0.state [191:160]),
    .in11(\ref_toks_0.state [159:128]),
    .in12(\ref_toks_0.state [127:96]),
    .in13(\ref_toks_0.state [95:64]),
    .in14(\ref_toks_0.state [63:32]),
    .in15(\ref_toks_0.state [31:0]),
    .in2(\ref_toks_0.state [447:416]),
    .in3(\ref_toks_0.state [415:384]),
    .in4(\ref_toks_0.state [383:352]),
    .in5(\ref_toks_0.state [351:320]),
    .in6(\ref_toks_0.state [319:288]),
    .in7(\ref_toks_0.state [287:256]),
    .in8(\ref_toks_0.state [255:224]),
    .in9(\ref_toks_0.state [223:192]),
    .return_output(return_output),
    .sel(var_dim_0)
  );
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in0 = \ref_toks_0.state [511:480];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in1 = \ref_toks_0.state [479:448];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in10 = \ref_toks_0.state [191:160];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in11 = \ref_toks_0.state [159:128];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in12 = \ref_toks_0.state [127:96];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in13 = \ref_toks_0.state [95:64];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in14 = \ref_toks_0.state [63:32];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in15 = \ref_toks_0.state [31:0];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in2 = \ref_toks_0.state [447:416];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in3 = \ref_toks_0.state [415:384];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in4 = \ref_toks_0.state [383:352];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in5 = \ref_toks_0.state [351:320];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in6 = \ref_toks_0.state [319:288];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in7 = \ref_toks_0.state [287:256];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in8 = \ref_toks_0.state [255:224];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in9 = \ref_toks_0.state [223:192];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_return_output = return_output;
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_sel = var_dim_0;
endmodule

module var_ref_rd_uint32_t_chacha20_state_state_var_d41d_1clk_a3137e01(clk, \ref_toks_0.state , var_dim_0, return_output);
  input clk;
  wire clk;
  input [511:0] \ref_toks_0.state ;
  wire [511:0] \ref_toks_0.state ;
  output [31:0] return_output;
  wire [31:0] return_output;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in0;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in1;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in10;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in11;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in12;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in13;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in14;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in15;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in2;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in3;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in4;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in5;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in6;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in7;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in8;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in9;
  wire [31:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_return_output;
  wire [3:0] uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_sel;
  input [3:0] var_dim_0;
  wire [3:0] var_dim_0;
  uint32_mux16_1clk_3b941596 uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b (
    .clk(clk),
    .in0(\ref_toks_0.state [511:480]),
    .in1(\ref_toks_0.state [479:448]),
    .in10(\ref_toks_0.state [191:160]),
    .in11(\ref_toks_0.state [159:128]),
    .in12(\ref_toks_0.state [127:96]),
    .in13(\ref_toks_0.state [95:64]),
    .in14(\ref_toks_0.state [63:32]),
    .in15(\ref_toks_0.state [31:0]),
    .in2(\ref_toks_0.state [447:416]),
    .in3(\ref_toks_0.state [415:384]),
    .in4(\ref_toks_0.state [383:352]),
    .in5(\ref_toks_0.state [351:320]),
    .in6(\ref_toks_0.state [319:288]),
    .in7(\ref_toks_0.state [287:256]),
    .in8(\ref_toks_0.state [255:224]),
    .in9(\ref_toks_0.state [223:192]),
    .return_output(return_output),
    .sel(var_dim_0)
  );
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in0 = \ref_toks_0.state [511:480];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in1 = \ref_toks_0.state [479:448];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in10 = \ref_toks_0.state [191:160];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in11 = \ref_toks_0.state [159:128];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in12 = \ref_toks_0.state [127:96];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in13 = \ref_toks_0.state [95:64];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in14 = \ref_toks_0.state [63:32];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in15 = \ref_toks_0.state [31:0];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in2 = \ref_toks_0.state [447:416];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in3 = \ref_toks_0.state [415:384];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in4 = \ref_toks_0.state [383:352];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in5 = \ref_toks_0.state [351:320];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in6 = \ref_toks_0.state [319:288];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in7 = \ref_toks_0.state [287:256];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in8 = \ref_toks_0.state [255:224];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_in9 = \ref_toks_0.state [223:192];
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_return_output = return_output;
  assign uint32_mux16_var_ref_rd_uint32_t_chacha20_state_state_var_d41d_c_l53_c7_401b_sel = var_dim_0;
endmodule

module verify_fifo_rd_stream_out_0clk_6f2c5aad(clock_enable, \global_to_module.verify_fifo_fifo_read_1_return_output , \global_to_module.verify_fifo_out_ready , \module_to_global.verify_fifo_fifo_read_1_clock_enable , \module_to_global.verify_fifo_fifo_read_1_read_enable , \module_to_global.verify_fifo_out );
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input [145:0] \global_to_module.verify_fifo_fifo_read_1_return_output ;
  wire [145:0] \global_to_module.verify_fifo_fifo_read_1_return_output ;
  input \global_to_module.verify_fifo_out_ready ;
  wire \global_to_module.verify_fifo_out_ready ;
  output \module_to_global.verify_fifo_fifo_read_1_clock_enable ;
  wire \module_to_global.verify_fifo_fifo_read_1_clock_enable ;
  output \module_to_global.verify_fifo_fifo_read_1_read_enable ;
  wire \module_to_global.verify_fifo_fifo_read_1_read_enable ;
  output [145:0] \module_to_global.verify_fifo_out ;
  wire [145:0] \module_to_global.verify_fifo_out ;
  assign \module_to_global.verify_fifo_out  = clock_enable ? \global_to_module.verify_fifo_fifo_read_1_return_output  : 146'h0000000000000000000000000000000000000;
  assign clk_en_internal = clock_enable;
  assign \module_to_global.verify_fifo_fifo_read_1_clock_enable  = clock_enable;
  assign \module_to_global.verify_fifo_fifo_read_1_read_enable  = \global_to_module.verify_fifo_out_ready ;
endmodule

module verify_fifo_wr_stream_in_0clk_a5a1cd4e(clock_enable, \global_to_module.verify_fifo_fifo_write_1_return_output , \global_to_module.verify_fifo_in , \module_to_global.verify_fifo_fifo_write_1_clock_enable , \module_to_global.verify_fifo_fifo_write_1_write_data , \module_to_global.verify_fifo_fifo_write_1_write_enable , \module_to_global.verify_fifo_in_ready );
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input \global_to_module.verify_fifo_fifo_write_1_return_output ;
  wire \global_to_module.verify_fifo_fifo_write_1_return_output ;
  input [145:0] \global_to_module.verify_fifo_in ;
  wire [145:0] \global_to_module.verify_fifo_in ;
  output \module_to_global.verify_fifo_fifo_write_1_clock_enable ;
  wire \module_to_global.verify_fifo_fifo_write_1_clock_enable ;
  output [144:0] \module_to_global.verify_fifo_fifo_write_1_write_data ;
  wire [144:0] \module_to_global.verify_fifo_fifo_write_1_write_data ;
  output \module_to_global.verify_fifo_fifo_write_1_write_enable ;
  wire \module_to_global.verify_fifo_fifo_write_1_write_enable ;
  output \module_to_global.verify_fifo_in_ready ;
  wire \module_to_global.verify_fifo_in_ready ;
  assign \module_to_global.verify_fifo_in_ready  = clock_enable ? \global_to_module.verify_fifo_fifo_write_1_return_output  : 1'h0;
  assign clk_en_internal = clock_enable;
  assign \module_to_global.verify_fifo_fifo_write_1_clock_enable  = clock_enable;
  assign \module_to_global.verify_fifo_fifo_write_1_write_data  = \global_to_module.verify_fifo_in [144:0];
  assign \module_to_global.verify_fifo_fifo_write_1_write_enable  = \global_to_module.verify_fifo_in [145];
endmodule

module wait_to_verify_0clk_9d359dd9(clk, clock_enable, \global_to_module.wait_to_verify_axis_in , \global_to_module.verify_fifo_in_ready , \global_to_module.verify_fifo_out , \global_to_module.wait_to_verify_verify_bit , \global_to_module.wait_to_verify_axis_out_ready , \module_to_global.verify_fifo_in , \module_to_global.wait_to_verify_axis_in_ready , \module_to_global.wait_to_verify_axis_out , \module_to_global.wait_to_verify_verify_bit_ready , \module_to_global.verify_fifo_out_ready , \module_to_global.wait_to_verify_is_verified_out );
  wire _0_;
  wire _1_;
  wire bin_op_and_wait_to_verify_c_l88_c8_8e36_left;
  wire bin_op_and_wait_to_verify_c_l88_c8_8e36_return_output;
  wire bin_op_and_wait_to_verify_c_l88_c8_8e36_right;
  reg bin_op_eq_wait_to_verify_c_l54_c6_b54a_left = 1'h0;
  wire bin_op_eq_wait_to_verify_c_l54_c6_b54a_return_output;
  wire bin_op_eq_wait_to_verify_c_l54_c6_b54a_right;
  input clk;
  wire clk;
  wire clk_en_internal;
  input clock_enable;
  wire clock_enable;
  input \global_to_module.verify_fifo_in_ready ;
  wire \global_to_module.verify_fifo_in_ready ;
  input [145:0] \global_to_module.verify_fifo_out ;
  wire [145:0] \global_to_module.verify_fifo_out ;
  input [145:0] \global_to_module.wait_to_verify_axis_in ;
  wire [145:0] \global_to_module.wait_to_verify_axis_in ;
  input \global_to_module.wait_to_verify_axis_out_ready ;
  wire \global_to_module.wait_to_verify_axis_out_ready ;
  input [1:0] \global_to_module.wait_to_verify_verify_bit ;
  wire [1:0] \global_to_module.wait_to_verify_verify_bit ;
  output [145:0] \module_to_global.verify_fifo_in ;
  wire [145:0] \module_to_global.verify_fifo_in ;
  output \module_to_global.verify_fifo_out_ready ;
  wire \module_to_global.verify_fifo_out_ready ;
  output \module_to_global.wait_to_verify_axis_in_ready ;
  wire \module_to_global.wait_to_verify_axis_in_ready ;
  output [145:0] \module_to_global.wait_to_verify_axis_out ;
  wire [145:0] \module_to_global.wait_to_verify_axis_out ;
  output \module_to_global.wait_to_verify_is_verified_out ;
  wire \module_to_global.wait_to_verify_is_verified_out ;
  output \module_to_global.wait_to_verify_verify_bit_ready ;
  wire \module_to_global.wait_to_verify_verify_bit_ready ;
  wire reg_comb_state;
  wire reg_comb_tags_match_reg;
  wire state;
  wire state_mux_wait_to_verify_c_l54_c3_8459_cond;
  wire state_mux_wait_to_verify_c_l54_c3_8459_iffalse;
  wire state_mux_wait_to_verify_c_l54_c3_8459_iftrue;
  wire state_mux_wait_to_verify_c_l54_c3_8459_return_output;
  wire state_mux_wait_to_verify_c_l66_c5_9220_cond;
  wire state_mux_wait_to_verify_c_l66_c5_9220_iffalse;
  wire state_mux_wait_to_verify_c_l66_c5_9220_iftrue;
  wire state_mux_wait_to_verify_c_l66_c5_9220_return_output;
  wire state_mux_wait_to_verify_c_l88_c5_d410_cond;
  wire state_mux_wait_to_verify_c_l88_c5_d410_iffalse;
  wire state_mux_wait_to_verify_c_l88_c5_d410_iftrue;
  wire state_mux_wait_to_verify_c_l88_c5_d410_return_output;
  wire state_mux_wait_to_verify_c_l91_c7_b773_cond;
  wire state_mux_wait_to_verify_c_l91_c7_b773_iffalse;
  wire state_mux_wait_to_verify_c_l91_c7_b773_iftrue;
  wire state_mux_wait_to_verify_c_l91_c7_b773_return_output;
  wire tags_match_reg;
  wire tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_cond;
  reg tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iffalse = 1'h0;
  wire tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iftrue;
  wire tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_return_output;
  wire tags_match_reg_mux_wait_to_verify_c_l66_c5_9220_cond;
  wire tags_match_reg_mux_wait_to_verify_c_l66_c5_9220_iffalse;
  wire tags_match_reg_mux_wait_to_verify_c_l66_c5_9220_iftrue;
  wire tags_match_reg_mux_wait_to_verify_c_l66_c5_9220_return_output;
  wire verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459_cond;
  wire verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459_iffalse;
  wire verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459_iftrue;
  wire verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459_return_output;
  wire wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459_cond;
  wire wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459_iffalse;
  wire wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459_iftrue;
  wire wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459_return_output;
  wire wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459_cond;
  wire wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459_iffalse;
  wire wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459_iftrue;
  wire wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459_return_output;
  wire wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459_cond;
  wire wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459_iffalse;
  wire wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459_iftrue;
  wire wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459_return_output;
  always @(posedge clk)
    if (clock_enable) bin_op_eq_wait_to_verify_c_l54_c6_b54a_left <= _0_;
  always @(posedge clk)
    if (clock_enable) tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iffalse <= _1_;
  assign \module_to_global.verify_fifo_in  = clock_enable ? \global_to_module.wait_to_verify_axis_in  : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.wait_to_verify_axis_in_ready  = clock_enable ? \global_to_module.verify_fifo_in_ready  : 1'h0;
  assign \module_to_global.wait_to_verify_axis_out  = clock_enable ? { wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459_return_output, \global_to_module.verify_fifo_out [144:0] } : 146'h0000000000000000000000000000000000000;
  assign \module_to_global.wait_to_verify_verify_bit_ready  = clock_enable ? wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459_return_output : 1'h0;
  assign \module_to_global.verify_fifo_out_ready  = clock_enable ? verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459_return_output : 1'h0;
  assign \module_to_global.wait_to_verify_is_verified_out  = clock_enable ? wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459_return_output : 1'h0;
  assign _0_ = clock_enable ? reg_comb_state : 1'hx;
  assign _1_ = clock_enable ? reg_comb_tags_match_reg : 1'hx;
  bin_op_and_uint1_t_uint1_t_0clk_de264c78 bin_op_and_wait_to_verify_c_l88_c8_8e36 (
    .left(\global_to_module.verify_fifo_out [145]),
    .return_output(state_mux_wait_to_verify_c_l88_c5_d410_cond),
    .right(\global_to_module.wait_to_verify_axis_out_ready )
  );
  bin_op_eq_uint1_t_uint1_t_0clk_de264c78 bin_op_eq_wait_to_verify_c_l54_c6_b54a (
    .left(bin_op_eq_wait_to_verify_c_l54_c6_b54a_left),
    .return_output(state_mux_wait_to_verify_c_l54_c3_8459_cond),
    .right(1'h0)
  );
  mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78 state_mux_wait_to_verify_c_l54_c3_8459 (
    .cond(state_mux_wait_to_verify_c_l54_c3_8459_cond),
    .iffalse(state_mux_wait_to_verify_c_l54_c3_8459_iffalse),
    .iftrue(state_mux_wait_to_verify_c_l54_c3_8459_iftrue),
    .return_output(reg_comb_state)
  );
  mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78 state_mux_wait_to_verify_c_l66_c5_9220 (
    .cond(\global_to_module.wait_to_verify_verify_bit [1]),
    .iffalse(bin_op_eq_wait_to_verify_c_l54_c6_b54a_left),
    .iftrue(1'h1),
    .return_output(state_mux_wait_to_verify_c_l54_c3_8459_iftrue)
  );
  mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78 state_mux_wait_to_verify_c_l88_c5_d410 (
    .cond(state_mux_wait_to_verify_c_l88_c5_d410_cond),
    .iffalse(bin_op_eq_wait_to_verify_c_l54_c6_b54a_left),
    .iftrue(state_mux_wait_to_verify_c_l88_c5_d410_iftrue),
    .return_output(state_mux_wait_to_verify_c_l54_c3_8459_iffalse)
  );
  mux_uint1_t_wait_to_verify_state_t_wait_to_verify_state_t_0clk_de264c78 state_mux_wait_to_verify_c_l91_c7_b773 (
    .cond(\global_to_module.verify_fifo_out [144]),
    .iffalse(bin_op_eq_wait_to_verify_c_l54_c6_b54a_left),
    .iftrue(1'h0),
    .return_output(state_mux_wait_to_verify_c_l88_c5_d410_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_wait_to_verify_c_l54_c3_8459 (
    .cond(state_mux_wait_to_verify_c_l54_c3_8459_cond),
    .iffalse(tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iffalse),
    .iftrue(tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iftrue),
    .return_output(reg_comb_tags_match_reg)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 tags_match_reg_mux_wait_to_verify_c_l66_c5_9220 (
    .cond(\global_to_module.wait_to_verify_verify_bit [1]),
    .iffalse(tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iffalse),
    .iftrue(\global_to_module.wait_to_verify_verify_bit [0]),
    .return_output(tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iftrue)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459 (
    .cond(state_mux_wait_to_verify_c_l54_c3_8459_cond),
    .iffalse(\global_to_module.wait_to_verify_axis_out_ready ),
    .iftrue(1'h0),
    .return_output(verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459 (
    .cond(state_mux_wait_to_verify_c_l54_c3_8459_cond),
    .iffalse(\global_to_module.verify_fifo_out [145]),
    .iftrue(1'h0),
    .return_output(wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459 (
    .cond(state_mux_wait_to_verify_c_l54_c3_8459_cond),
    .iffalse(tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iffalse),
    .iftrue(1'h0),
    .return_output(wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459_return_output)
  );
  mux_uint1_t_uint1_t_uint1_t_0clk_de264c78 wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459 (
    .cond(state_mux_wait_to_verify_c_l54_c3_8459_cond),
    .iffalse(1'h0),
    .iftrue(1'h1),
    .return_output(wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459_return_output)
  );
  assign bin_op_and_wait_to_verify_c_l88_c8_8e36_left = \global_to_module.verify_fifo_out [145];
  assign bin_op_and_wait_to_verify_c_l88_c8_8e36_return_output = state_mux_wait_to_verify_c_l88_c5_d410_cond;
  assign bin_op_and_wait_to_verify_c_l88_c8_8e36_right = \global_to_module.wait_to_verify_axis_out_ready ;
  assign bin_op_eq_wait_to_verify_c_l54_c6_b54a_return_output = state_mux_wait_to_verify_c_l54_c3_8459_cond;
  assign bin_op_eq_wait_to_verify_c_l54_c6_b54a_right = 1'h0;
  assign clk_en_internal = clock_enable;
  assign state = bin_op_eq_wait_to_verify_c_l54_c6_b54a_left;
  assign state_mux_wait_to_verify_c_l54_c3_8459_return_output = reg_comb_state;
  assign state_mux_wait_to_verify_c_l66_c5_9220_cond = \global_to_module.wait_to_verify_verify_bit [1];
  assign state_mux_wait_to_verify_c_l66_c5_9220_iffalse = bin_op_eq_wait_to_verify_c_l54_c6_b54a_left;
  assign state_mux_wait_to_verify_c_l66_c5_9220_iftrue = 1'h1;
  assign state_mux_wait_to_verify_c_l66_c5_9220_return_output = state_mux_wait_to_verify_c_l54_c3_8459_iftrue;
  assign state_mux_wait_to_verify_c_l88_c5_d410_iffalse = bin_op_eq_wait_to_verify_c_l54_c6_b54a_left;
  assign state_mux_wait_to_verify_c_l88_c5_d410_return_output = state_mux_wait_to_verify_c_l54_c3_8459_iffalse;
  assign state_mux_wait_to_verify_c_l91_c7_b773_cond = \global_to_module.verify_fifo_out [144];
  assign state_mux_wait_to_verify_c_l91_c7_b773_iffalse = bin_op_eq_wait_to_verify_c_l54_c6_b54a_left;
  assign state_mux_wait_to_verify_c_l91_c7_b773_iftrue = 1'h0;
  assign state_mux_wait_to_verify_c_l91_c7_b773_return_output = state_mux_wait_to_verify_c_l88_c5_d410_iftrue;
  assign tags_match_reg = tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iffalse;
  assign tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_cond = state_mux_wait_to_verify_c_l54_c3_8459_cond;
  assign tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_return_output = reg_comb_tags_match_reg;
  assign tags_match_reg_mux_wait_to_verify_c_l66_c5_9220_cond = \global_to_module.wait_to_verify_verify_bit [1];
  assign tags_match_reg_mux_wait_to_verify_c_l66_c5_9220_iffalse = tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iffalse;
  assign tags_match_reg_mux_wait_to_verify_c_l66_c5_9220_iftrue = \global_to_module.wait_to_verify_verify_bit [0];
  assign tags_match_reg_mux_wait_to_verify_c_l66_c5_9220_return_output = tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iftrue;
  assign verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459_cond = state_mux_wait_to_verify_c_l54_c3_8459_cond;
  assign verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459_iffalse = \global_to_module.wait_to_verify_axis_out_ready ;
  assign verify_fifo_out_ready_mux_wait_to_verify_c_l54_c3_8459_iftrue = 1'h0;
  assign wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459_cond = state_mux_wait_to_verify_c_l54_c3_8459_cond;
  assign wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459_iffalse = \global_to_module.verify_fifo_out [145];
  assign wait_to_verify_axis_out_valid_mux_wait_to_verify_c_l54_c3_8459_iftrue = 1'h0;
  assign wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459_cond = state_mux_wait_to_verify_c_l54_c3_8459_cond;
  assign wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459_iffalse = tags_match_reg_mux_wait_to_verify_c_l54_c3_8459_iffalse;
  assign wait_to_verify_is_verified_out_mux_wait_to_verify_c_l54_c3_8459_iftrue = 1'h0;
  assign wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459_cond = state_mux_wait_to_verify_c_l54_c3_8459_cond;
  assign wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459_iffalse = 1'h0;
  assign wait_to_verify_verify_bit_ready_mux_wait_to_verify_c_l54_c3_8459_iftrue = 1'h1;
endmodule
