$date
	Fri Oct 03 23:57:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 4 ! result [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ op [2:0] $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' op [2:0] $end
$var reg 4 ( result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111 (
b0 '
b101 &
b1010 %
b0 $
b101 #
b1010 "
b1111 !
$end
#10
b101 !
b101 (
b1 $
b1 '
#20
b0 !
b0 (
b10 $
b10 '
#30
b1111 !
b1111 (
b11 $
b11 '
#40
b100 $
b100 '
#50
b101 !
b101 (
b101 $
b101 '
#60
