<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="sqrt_comb_generated_test" device="LFE5U-85F-6BG381C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="sqrt_combinatorial"/>
        <Source name="impl1/source/sqrt_combinatorial.v" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options/>
        </Source>
        <Source name="impl1/source/sqrt_combinatorial.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="sqrt_combinatorial_t.v" type="Verilog" type_short="Verilog">
            <Options top_module="sqrt_combinatorial"/>
        </Source>
        <Source name="impl1/source/sqrt_sequential.sv" type="Verilog" type_short="Verilog" excluded="TRUE">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="sqrt_comb_generated_test.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="sqrt_comb_generated_test1.sty"/>
</BaliProject>
