
*** Running vivado
    with args -log fmul.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fmul.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fmul.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1172.359 ; gain = 236.980 ; free physical = 8610 ; free virtual = 28920
INFO: [Synth 8-638] synthesizing module 'fmul' [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/ip/fmul/synth/fmul.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'fmul' (20#1) [/home/tansei/Desktop/cpu/2017/1stcore/cpu_sim/cpu_sim.srcs/sources_1/ip/fmul/synth/fmul.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.832 ; gain = 317.453 ; free physical = 8544 ; free virtual = 28849
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1252.832 ; gain = 317.453 ; free physical = 8544 ; free virtual = 28849
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1627.477 ; gain = 0.004 ; free physical = 8208 ; free virtual = 28514
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.477 ; gain = 692.098 ; free physical = 8208 ; free virtual = 28513
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.477 ; gain = 692.098 ; free physical = 8208 ; free virtual = 28513
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.477 ; gain = 692.098 ; free physical = 8208 ; free virtual = 28513
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.477 ; gain = 692.098 ; free physical = 8211 ; free virtual = 28512
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1627.480 ; gain = 692.102 ; free physical = 8209 ; free virtual = 28510
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1854.668 ; gain = 919.289 ; free physical = 7981 ; free virtual = 28282
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1855.668 ; gain = 920.289 ; free physical = 7980 ; free virtual = 28281
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1875.707 ; gain = 940.328 ; free physical = 7961 ; free virtual = 28261
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1875.711 ; gain = 940.332 ; free physical = 7957 ; free virtual = 28262
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1875.711 ; gain = 940.332 ; free physical = 7957 ; free virtual = 28262
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1875.711 ; gain = 940.332 ; free physical = 7957 ; free virtual = 28262
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1875.711 ; gain = 940.332 ; free physical = 7957 ; free virtual = 28262
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1875.711 ; gain = 940.332 ; free physical = 7957 ; free virtual = 28262
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1875.711 ; gain = 940.332 ; free physical = 7957 ; free virtual = 28262

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     2|
|2     |DSP_A_B_DATA    |     1|
|3     |DSP_A_B_DATA_1  |     1|
|4     |DSP_C_DATA      |     2|
|5     |DSP_MULTIPLIER  |     2|
|6     |DSP_M_DATA      |     2|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_OUTPUT_1    |     1|
|9     |DSP_PREADD      |     2|
|10    |DSP_PREADD_DATA |     2|
|11    |LUT1            |     2|
|12    |LUT2            |    12|
|13    |LUT3            |    25|
|14    |LUT4            |    11|
|15    |LUT5            |     8|
|16    |LUT6            |    23|
|17    |MUXCY           |    50|
|18    |XORCY           |    39|
|19    |FDRE            |    25|
|20    |FDSE            |     8|
+------+----------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1875.711 ; gain = 940.332 ; free physical = 7957 ; free virtual = 28262
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1900.711 ; gain = 848.820 ; free physical = 7932 ; free virtual = 28233
