// Seed: 2286457538
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_8;
endmodule
module module_1 #(
    parameter id_6 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  inout wand id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  union packed {logic id_8[id_6 : id_6];} id_9;
  ;
  assign id_9.id_8 = 1;
  supply0 id_10;
  ;
  localparam id_11 = 1 == 1;
  always #(1) id_9.id_8 = -1'b0 && 1;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_10,
      id_8,
      id_8,
      id_10,
      id_11
  );
  assign id_5 = -1'b0;
  wire [1 : 1] id_12, id_13, id_14, id_15;
  assign id_10 = 1'd0;
endmodule
