/*
 * Copyright (c) 2016-2018, Harvard University.  All rights reserved.
*/

#ifndef __SM6SPEC__
#define __SM6SPEC__

#include <nvhls_int.h>
#include <nvhls_types.h>
#include <nvhls_vector.h>
#include <TypeToBits.h>
#include <connections/marshaller.h>

namespace spec {
  // Number of PEs
  const int kNumPE = 4;         
  // Delay for Trigger signals (start, done) 
  const int kGlobalTriggerDelay = 10; 
  const int kVectorSize = 16;
  const int kNumVectorOutput = 1;   // cannot be changed anymore
  const int kNumVectorLanes = kNumVectorOutput*kVectorSize;

  const int kAdpfloatWordWidth = 8;
  const int kAdpfloatExpWidth = 3;  // 0 ~ 7 (or denormal+ 1~7) 
  const int kAdpfloatManWidth = kAdpfloatWordWidth-kAdpfloatExpWidth-1;
  const int kAdpfloatBiasWidth = 3; // 0 ~ 7
  typedef NVUINTW(kAdpfloatBiasWidth) AdpfloatBiasType;
  const int kAdpfloatOffset = -10;
  // exponent value = Adpfloat.exp + pe.config.adpfloatbias + Offset 
  // XXX 20190320 change kAdpfloatOffset to -10
   
  typedef NVUINTW(kAdpfloatWordWidth) ScalarType;
  typedef typename nvhls::nv_scvector<ScalarType, kVectorSize> VectorType;

  typedef NVUINTW(kAdpfloatWordWidth/2) HalfType;
  typedef typename nvhls::nv_scvector<HalfType, kVectorSize> HalfVectorType;

  const int kAccumWordWidth = 32;
  typedef NVINTW(kAccumWordWidth) AccumScalarType;
  typedef typename nvhls::nv_scvector<AccumScalarType, kNumVectorLanes> AccumVectorType;

  // Activation unit reg type
  // XXX 20190320 change kActNumFrac 14
  const int kNumActEntries = 4; //Cannot be configured anymore
  const int kActWordWidth = 20;
  const int kActWordMax = (1 << (kActWordWidth-1)) -1;
  const int kActWordMin = -kActWordMax;
  const int kActNumFrac = 14;
  const int kActNumInt = kActWordWidth - kActNumFrac;
  typedef NVINTW(kActWordWidth) ActScalarType;
  typedef typename nvhls::nv_scvector<ActScalarType, kNumVectorLanes> ActVectorType;


  // K-keans cluster LUT
  const int kNumCluster = 4;
  const int kNumClusterEntries = 16;
  typedef typename nvhls::nv_scvector<ScalarType, kNumClusterEntries> ClusterType;

  const int kLayerNormSumWidth = 24;
  typedef NVINTW(kLayerNormSumWidth) LayerNormSumType;

  // Attention intermediate storage 
  const int kAttentionWordWidth = 32; 
  const int kAttentionWordMin = -(1 << (kAttentionWordWidth-2));
  const int kAttentionNumFrac = 20;
  const int kAttentionNumInt =    kAttentionWordWidth - kAttentionNumFrac;
  typedef NVINTW(kAttentionWordWidth)   AttentionScalarType;
  // AttentionVectorType has the same width as the VectorType
  typedef typename nvhls::nv_scvector<AttentionScalarType, kNumVectorLanes/4> AttentionVectorType;

  // Standard datatype for streaming protacol between GB and PEs 
  // data: VectorType
  // index: the index to locate memory manager ONLY for PE
  // logical_addr: the logical address, same as vector index

  // Update 02142020
  // Customized datatype for channels  Need to inherit nvhls_message
  class StreamType : public nvhls_message {
   public:
    VectorType data;
    NVUINT2 index;
    NVUINT8 logical_addr;
    static const unsigned int width = 2 + 8 + VectorType::width;
    
    template <unsigned int Size>
    void Marshall(Marshaller<Size>& m) {
      m & data;
      m & index;
      m & logical_addr;
    }
    StreamType() {
      data = 0;
      index = 0;
      logical_addr = 0;
    }  
    
    StreamType operator= (const NVUINTW(width)& in) {
      StreamType _st(in);
      return _st;
    }
  
    StreamType(const NVUINTW(width) & rawbits) {
      *this = NVUINTToType<StreamType>(rawbits);
    }

    NVUINTW(width) to_rawbits() const {
      return TypeToNVUINT(*this);
    }  
  };

  inline bool operator==(const StreamType& lhs, const StreamType& rhs)
  {
    bool is_equal = true;
    is_equal &= (lhs.data == rhs.data);
    is_equal &= (lhs.index == rhs.index);
    is_equal &= (lhs.logical_addr == rhs.logical_addr);

    return is_equal;
  }

  inline std::ostream& operator<<(std::ostream& os,
                                  const StreamType& _st) {
    os << hex << " data = " << _st.data << " index = " << _st.index << " logical_addr = " << _st.logical_addr << endl;
    
    return os;
  }

}

#endif
