{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 01:33:04 2022 " "Info: Processing started: Thu Oct 27 01:33:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_4 -c lab3_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_4 -c lab3_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s34_gray_no_bin.bdf " "Warning: Can't analyze file -- file C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s34_gray_no_bin.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s34_gray_to_bin.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s34_gray_to_bin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s34_gray_to_bin " "Info: Found entity 1: s34_gray_to_bin" {  } { { "s34_gray_to_bin.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s34_gray_to_bin.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv34_gray_to_bin.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv34_gray_to_bin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv34_gray_to_bin " "Info: Found entity 1: sv34_gray_to_bin" {  } { { "sv34_gray_to_bin.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv34_gray_to_bin.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v34_gray_to_bin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v34_gray_to_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 v34_gray_to_bin " "Info: Found entity 1: v34_gray_to_bin" {  } { { "v34_gray_to_bin.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v34_gray_to_bin.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_33_indicator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v_33_indicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 v33_indicator " "Info: Found entity 1: v33_indicator" {  } { { "v_33_indicator.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v_33_indicator.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v35_bin_to_gray.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v35_bin_to_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 v35_bin_to_gray " "Info: Found entity 1: v35_bin_to_gray" {  } { { "v35_bin_to_gray.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v35_bin_to_gray.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s35_bin_to_gray.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s35_bin_to_gray.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s35_bin_to_gray " "Info: Found entity 1: s35_bin_to_gray" {  } { { "s35_bin_to_gray.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s35_bin_to_gray.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv35_bin_to_gray.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv35_bin_to_gray.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv35_bin_to_gray " "Info: Found entity 1: sv35_bin_to_gray" {  } { { "sv35_bin_to_gray.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv35_bin_to_gray.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv36_cd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv36_cd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv36_cd " "Info: Found entity 1: sv36_cd" {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v36_cd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v36_cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 v36_cd " "Info: Found entity 1: v36_cd" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s36_cd.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s36_cd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s36_cd " "Info: Found entity 1: s36_cd" {  } { { "s36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/s36_cd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "sv36_cd " "Info: Elaborating entity \"sv36_cd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v36_cd v36_cd:inst1 " "Info: Elaborating entity \"v36_cd\" for hierarchy \"v36_cd:inst1\"" {  } { { "sv36_cd.bdf" "inst1" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 312 328 448 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 v36_cd.v(7) " "Warning (10230): Verilog HDL assignment warning at v36_cd.v(7): truncated value with size 32 to match size of target (1)" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "v36_cd.v(9) " "Warning (10270): Verilog HDL Case Statement warning at v36_cd.v(9): incomplete case statement has no default case item" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q v36_cd.v(9) " "Warning (10240): Verilog HDL Always Construct warning at v36_cd.v(9): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] v36_cd.v(9) " "Info (10041): Inferred latch for \"q\[0\]\" at v36_cd.v(9)" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] v36_cd.v(9) " "Info (10041): Inferred latch for \"q\[1\]\" at v36_cd.v(9)" {  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s36_cd s36_cd:inst " "Info: Elaborating entity \"s36_cd\" for hierarchy \"s36_cd:inst\"" {  } { { "sv36_cd.bdf" "inst" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 152 320 448 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "v36_cd:inst1\|q\[1\] " "Warning: Latch v36_cd:inst1\|q\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA d\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal d\[2\]" {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "v36_cd:inst1\|q\[0\] " "Warning: Latch v36_cd:inst1\|q\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA d\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal d\[1\]" {  } { { "sv36_cd.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/sv36_cd.bdf" { { 176 96 264 192 "d\[3..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "v36_cd.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab3/lab3.4-3.6/v36_cd.v" 9 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Info: Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 01:33:05 2022 " "Info: Processing ended: Thu Oct 27 01:33:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
