{C:/Users/Huawei/Desktop/arch project/MultiplexerRegisterFile8to1.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Huawei/Desktop/arch project/MultiplexerRegisterFile8to1.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Mux8_1
-- Compiling architecture arch_Mux8_1 of Mux8_1

<<<<<<< HEAD
} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd} {1 {vcom -work work -2002 -explicit {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus1.vhd}
>>>>>>> intermediate_buffer
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity PC_Plus1
-- Compiling architecture arch_PC_Plus1 of PC_Plus1

<<<<<<< HEAD
} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd} {1 {vcom -work work -2002 -explicit {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Adder_PC_Plus2.vhd}
>>>>>>> intermediate_buffer
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
<<<<<<< HEAD
-- Compiling entity PC
-- Compiling architecture arch_PC of PC

} {} {}} {C:/Users/Huawei/Desktop/arch project/OrRegisterFile.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Huawei/Desktop/arch project/OrRegisterFile.vhd}
=======
} {} {}} {C:/Users/Huawei/Desktop/arch project/PC_Register.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Huawei/Desktop/arch project/PC_Register.vhd}
=======
} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/Control.vhd} {1 {vcom -work work -2002 -explicit {D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\Control.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Control
-- Compiling architecture arch_Control of Control

} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DataMemory.vhd} {1 {vcom -work work -2002 -explicit {D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\DataMemory.vhd}
>>>>>>> intermediate_buffer
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Decoder
-- Compiling architecture arch_Decoder of Decoder

<<<<<<< HEAD
} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd} {1 {vcom -work work -2002 -explicit {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/IF_ID.vhd}
>>>>>>> intermediate_buffer
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
<<<<<<< HEAD
-- Compiling entity InstructionMemory
-- Compiling architecture arch_InstructionMemory of InstructionMemory
=======
-- Compiling entity IF_ID
-- Compiling architecture arch_IF_ID of IF_ID

} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd} {1 {vcom -work work -2002 -explicit {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/MultiplexerRegisterFile8to1.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Mux8_1
-- Compiling architecture arch_Mux8_1 of Mux8_1

} {} {}} {C:/Users/Huawei/Desktop/arch project/DecoderRegisterFile.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Huawei/Desktop/arch project/DecoderRegisterFile.vhd}
=======
-- Loading package NUMERIC_STD
-- Compiling entity PC_Plus2
-- Compiling architecture arch_PC_Plus2 of PC_Plus2

} {} {}} {C:/Users/Huawei/Desktop/arch project/InstructionMemory.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Huawei/Desktop/arch project/InstructionMemory.vhd}
=======
} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd} {1 {vcom -work work -2002 -explicit {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/OrRegisterFile.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity OR_2
-- Compiling architecture arch_OR_2 of OR_2
>>>>>>> intermediate_buffer

} {} {}} {C:/Users/Huawei/Desktop/arch project/Registerfile.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Huawei/Desktop/arch project/Registerfile.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity RegisterFile
-- Compiling architecture arch_RegisterFile of RegisterFile

<<<<<<< HEAD
} {} {}} {C:/Users/Huawei/Desktop/arch project/Register.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Huawei/Desktop/arch project/Register.vhd}
=======
} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/SignExtend_IMM_Ea.vhd} {1 {vcom -work work -2002 -explicit {D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\SignExtend_IMM_Ea.vhd}
>>>>>>> intermediate_buffer
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
<<<<<<< HEAD
-- Compiling entity Registerr
-- Compiling architecture arch_Registerr of Registerr
=======
-- Loading package NUMERIC_STD
-- Compiling entity SignExtend
-- Compiling architecture arch_SignExtend of SignExtend

} {} {}} {C:/Users/Huawei/Desktop/arch project/MultiplexerRegisterFile2to1.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Huawei/Desktop/arch project/MultiplexerRegisterFile2to1.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Mux2_1
-- Compiling architecture arch_Mux2_1 of Mux2_1

} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/InstructionMemory.vhd} {1 {vcom -work work -2002 -explicit {D:\CUFE\6th_Semester\CMPN301_Computer Architecture\New 2020\Project\-Designing-and-implementing-a-simple-5-stage-pipelined-processor\InstructionMemory.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity InstructionMemory
-- Compiling architecture arch_InstructionMemory of InstructionMemory

} {} {}} {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd} {1 {vcom -work work -2002 -explicit {D:/CUFE/6th_Semester/CMPN301_Computer Architecture/New 2020/Project/-Designing-and-implementing-a-simple-5-stage-pipelined-processor/DecoderRegisterFile.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Decoder
-- Compiling architecture arch_Decoder of Decoder
>>>>>>> intermediate_buffer

} {} {}} {C:/Users/Huawei/Desktop/arch project/DataMemory.vhd} {1 {vcom -work work -2002 -explicit {C:/Users/Huawei/Desktop/arch project/DataMemory.vhd}
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity DataMemory
-- Compiling architecture arch_DataMemory of DataMemory

} {} {}}
