Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jul 16 16:06:20 2025
| Host         : Jenny running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file block_design_top_wrapper_timing_summary_routed.rpt -pb block_design_top_wrapper_timing_summary_routed.pb -rpx block_design_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : block_design_top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.742        0.000                      0                  236        0.106        0.000                      0                  236        4.020        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.742        0.000                      0                  236        0.106        0.000                      0                  236        4.020        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 2.529ns (41.010%)  route 3.638ns (58.990%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.652     2.946    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y96         FDSE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/Q
                         net (fo=65, routed)          1.167     4.569    block_design_top_i/task3_0/inst/f_function/result_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.150     4.719 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1/O
                         net (fo=2, routed)           0.756     5.475    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1_n_0
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.832 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4/O
                         net (fo=2, routed)           0.822     6.654    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.331     6.985 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     6.985    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.361 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.478    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.596    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.919 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__3/O[1]
                         net (fo=1, routed)           0.892     8.811    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__3_n_6
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.302     9.113 r  block_design_top_i/task3_0/inst/f_function/result[17]_i_1/O
                         net (fo=1, routed)           0.000     9.113    block_design_top_i/task3_0/inst/f_function/result[17]
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.526    12.705    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[17]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.075    12.855    block_design_top_i/task3_0/inst/f_function/result_reg[17]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.832ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 2.444ns (40.698%)  route 3.561ns (59.302%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.652     2.946    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y96         FDSE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/Q
                         net (fo=65, routed)          1.167     4.569    block_design_top_i/task3_0/inst/f_function/result_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.150     4.719 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1/O
                         net (fo=2, routed)           0.756     5.475    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1_n_0
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.832 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4/O
                         net (fo=2, routed)           0.822     6.654    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.331     6.985 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     6.985    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.361 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.478    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.596    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.835 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__3/O[2]
                         net (fo=1, routed)           0.410     8.245    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__3_n_5
    SLICE_X31Y98         LUT3 (Prop_lut3_I2_O)        0.301     8.546 r  block_design_top_i/task3_0/inst/f_function/result[18]_i_1/O
                         net (fo=1, routed)           0.405     8.951    block_design_top_i/task3_0/inst/f_function/result[18]
    SLICE_X31Y100        FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.700    12.879    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y100        FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[18]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X31Y100        FDRE (Setup_fdre_C_D)       -0.071    12.783    block_design_top_i/task3_0/inst/f_function/result_reg[18]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  3.832    

Slack (MET) :             3.894ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.014ns  (logic 2.320ns (38.574%)  route 3.694ns (61.426%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.652     2.946    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y96         FDSE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/Q
                         net (fo=65, routed)          1.167     4.569    block_design_top_i/task3_0/inst/f_function/result_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.150     4.719 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1/O
                         net (fo=2, routed)           0.756     5.475    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1_n_0
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.832 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4/O
                         net (fo=2, routed)           0.822     6.654    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.331     6.985 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     6.985    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.361 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.676 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1/O[3]
                         net (fo=1, routed)           0.949     8.625    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1_n_4
    SLICE_X29Y98         LUT3 (Prop_lut3_I2_O)        0.335     8.960 r  block_design_top_i/task3_0/inst/f_function/result[11]_i_1/O
                         net (fo=1, routed)           0.000     8.960    block_design_top_i/task3_0/inst/f_function/result[11]
    SLICE_X29Y98         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.526    12.705    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X29Y98         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[11]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.075    12.855    block_design_top_i/task3_0/inst/f_function/result_reg[11]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  3.894    

Slack (MET) :             3.916ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 2.418ns (40.643%)  route 3.531ns (59.357%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.652     2.946    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y96         FDSE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/Q
                         net (fo=65, routed)          1.167     4.569    block_design_top_i/task3_0/inst/f_function/result_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.150     4.719 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1/O
                         net (fo=2, routed)           0.756     5.475    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1_n_0
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.832 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4/O
                         net (fo=2, routed)           0.822     6.654    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.331     6.985 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     6.985    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.361 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.478    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.595 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     7.596    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.815 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__3/O[0]
                         net (fo=1, routed)           0.785     8.600    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__3_n_7
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.295     8.895 r  block_design_top_i/task3_0/inst/f_function/result[16]_i_1/O
                         net (fo=1, routed)           0.000     8.895    block_design_top_i/task3_0/inst/f_function/result[16]
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.526    12.705    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[16]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.811    block_design_top_i/task3_0/inst/f_function/result_reg[16]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 2.437ns (41.723%)  route 3.404ns (58.277%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.652     2.946    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y96         FDSE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/Q
                         net (fo=65, routed)          1.167     4.569    block_design_top_i/task3_0/inst/f_function/result_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.150     4.719 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1/O
                         net (fo=2, routed)           0.756     5.475    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1_n_0
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.832 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4/O
                         net (fo=2, routed)           0.822     6.654    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.331     6.985 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     6.985    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.361 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.478    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.793 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2/O[3]
                         net (fo=1, routed)           0.658     8.452    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2_n_4
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.335     8.787 r  block_design_top_i/task3_0/inst/f_function/result[15]_i_1/O
                         net (fo=1, routed)           0.000     8.787    block_design_top_i/task3_0/inst/f_function/result[15]
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.526    12.705    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[15]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.075    12.855    block_design_top_i/task3_0/inst/f_function/result_reg[15]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 2.301ns (40.418%)  route 3.392ns (59.583%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.652     2.946    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y96         FDSE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/Q
                         net (fo=65, routed)          1.167     4.569    block_design_top_i/task3_0/inst/f_function/result_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.150     4.719 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1/O
                         net (fo=2, routed)           0.756     5.475    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1_n_0
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.832 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4/O
                         net (fo=2, routed)           0.822     6.654    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.331     6.985 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     6.985    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.361 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.478    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.697 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2/O[0]
                         net (fo=1, routed)           0.647     8.344    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2_n_7
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.295     8.639 r  block_design_top_i/task3_0/inst/f_function/result[12]_i_1/O
                         net (fo=1, routed)           0.000     8.639    block_design_top_i/task3_0/inst/f_function/result[12]
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.526    12.705    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[12]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.029    12.809    block_design_top_i/task3_0/inst/f_function/result_reg[12]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 2.324ns (40.703%)  route 3.386ns (59.297%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.652     2.946    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y96         FDSE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/Q
                         net (fo=65, routed)          1.167     4.569    block_design_top_i/task3_0/inst/f_function/result_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.150     4.719 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1/O
                         net (fo=2, routed)           0.756     5.475    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1_n_0
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.832 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4/O
                         net (fo=2, routed)           0.822     6.654    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.331     6.985 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     6.985    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.361 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.684 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1/O[1]
                         net (fo=1, routed)           0.640     8.325    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1_n_6
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.331     8.656 r  block_design_top_i/task3_0/inst/f_function/result[9]_i_1/O
                         net (fo=1, routed)           0.000     8.656    block_design_top_i/task3_0/inst/f_function/result[9]
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.526    12.705    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[9]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.075    12.855    block_design_top_i/task3_0/inst/f_function/result_reg[9]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.586ns  (logic 2.210ns (39.563%)  route 3.376ns (60.437%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.652     2.946    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y96         FDSE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/Q
                         net (fo=65, routed)          1.167     4.569    block_design_top_i/task3_0/inst/f_function/result_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.150     4.719 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1/O
                         net (fo=2, routed)           0.756     5.475    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1_n_0
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.832 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4/O
                         net (fo=2, routed)           0.822     6.654    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.331     6.985 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     6.985    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.361 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.600 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1/O[2]
                         net (fo=1, routed)           0.631     8.231    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1_n_5
    SLICE_X29Y98         LUT3 (Prop_lut3_I2_O)        0.301     8.532 r  block_design_top_i/task3_0/inst/f_function/result[10]_i_1/O
                         net (fo=1, routed)           0.000     8.532    block_design_top_i/task3_0/inst/f_function/result[10]
    SLICE_X29Y98         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.526    12.705    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X29Y98         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[10]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)        0.029    12.809    block_design_top_i/task3_0/inst/f_function/result_reg[10]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.574ns  (logic 2.327ns (41.750%)  route 3.247ns (58.250%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.652     2.946    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y96         FDSE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDSE (Prop_fdse_C_Q)         0.456     3.402 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[2]_inv/Q
                         net (fo=65, routed)          1.167     4.569    block_design_top_i/task3_0/inst/f_function/result_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I4_O)        0.150     4.719 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1/O
                         net (fo=2, routed)           0.756     5.475    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_9__1_n_0
    SLICE_X30Y97         LUT3 (Prop_lut3_I1_O)        0.357     5.832 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4/O
                         net (fo=2, routed)           0.822     6.654    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_1__4_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.331     6.985 r  block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000     6.985    block_design_top_i/task3_0/inst/f_function/i___0_carry__0_i_5__3_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.361 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_0
    SLICE_X30Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.478 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.478    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.717 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2/O[2]
                         net (fo=1, routed)           0.501     8.219    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__2_n_5
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.301     8.520 r  block_design_top_i/task3_0/inst/f_function/result[14]_i_1/O
                         net (fo=1, routed)           0.000     8.520    block_design_top_i/task3_0/inst/f_function/result[14]
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.526    12.705    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[14]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.811    block_design_top_i/task3_0/inst/f_function/result_reg[14]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.214ns (39.767%)  route 3.353ns (60.233%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.653     2.947    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y97         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  block_design_top_i/task3_0/inst/f_function/FSM_sequential_step_reg[1]/Q
                         net (fo=62, routed)          0.568     3.971    block_design_top_i/task3_0/inst/f_function/step[1]
    SLICE_X33Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.095 r  block_design_top_i/task3_0/inst/f_function/i___0_carry_i_15/O
                         net (fo=1, routed)           0.593     4.688    block_design_top_i/task3_0/inst/f_function/i___0_carry_i_15_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I5_O)        0.124     4.812 r  block_design_top_i/task3_0/inst/f_function/i___0_carry_i_10/O
                         net (fo=2, routed)           0.826     5.638    block_design_top_i/task3_0/inst/f_function/i___0_carry_i_10_n_0
    SLICE_X30Y96         LUT3 (Prop_lut3_I2_O)        0.153     5.791 r  block_design_top_i/task3_0/inst/f_function/i___0_carry_i_1__4/O
                         net (fo=2, routed)           0.708     6.499    block_design_top_i/task3_0/inst/f_function/i___0_carry_i_1__4_n_0
    SLICE_X30Y96         LUT4 (Prop_lut4_I3_O)        0.331     6.830 r  block_design_top_i/task3_0/inst/f_function/i___0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.830    block_design_top_i/task3_0/inst/f_function/i___0_carry_i_5__0_n_0
    SLICE_X30Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.206 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.206    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry_n_0
    SLICE_X30Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.521 r  block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.658     8.179    block_design_top_i/task3_0/inst/f_function/_inferred__3/i___0_carry__0_n_4
    SLICE_X31Y97         LUT3 (Prop_lut3_I2_O)        0.335     8.514 r  block_design_top_i/task3_0/inst/f_function/result[7]_i_1/O
                         net (fo=1, routed)           0.000     8.514    block_design_top_i/task3_0/inst/f_function/result[7]
    SLICE_X31Y97         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.526    12.705    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y97         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[7]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y97         FDRE (Setup_fdre_C_D)        0.075    12.855    block_design_top_i/task3_0/inst/f_function/result_reg[7]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  4.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 block_design_top_i/task3_0/inst/f_function/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.251ns (44.763%)  route 0.310ns (55.237%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.577     0.913    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X29Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  block_design_top_i/task3_0/inst/f_function/out_reg[0]/Q
                         net (fo=1, routed)           0.310     1.363    block_design_top_i/task3_0/inst/f_function/out_reg_n_0_[0]
    SLICE_X29Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.408 r  block_design_top_i/task3_0/inst/f_function/out[0]_i_3/O
                         net (fo=1, routed)           0.000     1.408    block_design_top_i/task3_0/inst/f_function_n_1
    SLICE_X29Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.473 r  block_design_top_i/task3_0/inst/out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.473    block_design_top_i/task3_0/inst/out_0[0]
    SLICE_X29Y100        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.931     1.297    block_design_top_i/task3_0/inst/clk
    SLICE_X29Y100        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.105     1.367    block_design_top_i/task3_0/inst/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.636     0.972    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y114        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.179    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X32Y114        LUT5 (Prop_lut5_I1_O)        0.045     1.224 r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.224    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X32Y114        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.906     1.272    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y114        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.287     0.985    
    SLICE_X32Y114        FDRE (Hold_fdre_C_D)         0.121     1.106    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.656     0.992    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y111        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     1.198    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X28Y111        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.928     1.294    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y111        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.992    
    SLICE_X28Y111        FDRE (Hold_fdre_C_D)         0.075     1.067    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 block_design_top_i/task3_0/inst/f_function/result_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.128ns (26.647%)  route 0.352ns (73.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.577     0.913    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  block_design_top_i/task3_0/inst/f_function/result_reg[17]/Q
                         net (fo=3, routed)           0.352     1.393    block_design_top_i/task3_0/inst/f_function/result_reg_n_0_[17]
    SLICE_X30Y100        FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.931     1.297    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X30Y100        FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[17]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)        -0.001     1.261    block_design_top_i/task3_0/inst/f_function/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 block_design_top_i/task3_0/inst/f_function/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.251ns (42.325%)  route 0.342ns (57.675%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.574     0.910    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X27Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  block_design_top_i/task3_0/inst/f_function/out_reg[2]/Q
                         net (fo=1, routed)           0.342     1.393    block_design_top_i/task3_0/inst/f_function/out_reg_n_0_[2]
    SLICE_X27Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.438 r  block_design_top_i/task3_0/inst/f_function/out[2]_i_3/O
                         net (fo=1, routed)           0.000     1.438    block_design_top_i/task3_0/inst/f_function_n_3
    SLICE_X27Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.503 r  block_design_top_i/task3_0/inst/out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.503    block_design_top_i/task3_0/inst/out_0[2]
    SLICE_X27Y100        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X27Y100        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[2]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.105     1.366    block_design_top_i/task3_0/inst/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 block_design_top_i/task3_0/inst/f_function/result_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.128ns (25.697%)  route 0.370ns (74.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.577     0.913    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X29Y98         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  block_design_top_i/task3_0/inst/f_function/result_reg[11]/Q
                         net (fo=4, routed)           0.370     1.411    block_design_top_i/task3_0/inst/f_function/result_reg_n_0_[11]
    SLICE_X33Y101        FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.912     1.278    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X33Y101        FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[11]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y101        FDRE (Hold_fdre_C_D)         0.012     1.255    block_design_top_i/task3_0/inst/f_function/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 block_design_top_i/task3_0/inst/f_function/result_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (25.002%)  route 0.384ns (74.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.577     0.913    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y99         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  block_design_top_i/task3_0/inst/f_function/result_reg[9]/Q
                         net (fo=3, routed)           0.384     1.425    block_design_top_i/task3_0/inst/f_function/result_reg_n_0_[9]
    SLICE_X28Y100        FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.931     1.297    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X28Y100        FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[9]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.006     1.268    block_design_top_i/task3_0/inst/f_function/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 block_design_top_i/task3_0/inst/f_function/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.251ns (40.874%)  route 0.363ns (59.126%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.577     0.913    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X28Y97         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  block_design_top_i/task3_0/inst/f_function/out_reg[4]/Q
                         net (fo=1, routed)           0.363     1.417    block_design_top_i/task3_0/inst/f_function/out_reg_n_0_[4]
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.045     1.462 r  block_design_top_i/task3_0/inst/f_function/out[4]_i_3/O
                         net (fo=1, routed)           0.000     1.462    block_design_top_i/task3_0/inst/f_function_n_5
    SLICE_X28Y102        MUXF7 (Prop_muxf7_I1_O)      0.065     1.527 r  block_design_top_i/task3_0/inst/out_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.527    block_design_top_i/task3_0/inst/out_0[4]
    SLICE_X28Y102        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.931     1.297    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y102        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y102        FDRE (Hold_fdre_C_D)         0.105     1.367    block_design_top_i/task3_0/inst/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.636     0.972    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X32Y114        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y114        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.192    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X32Y114        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.906     1.272    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X32Y114        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.300     0.972    
    SLICE_X32Y114        FDRE (Hold_fdre_C_D)         0.060     1.032    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 block_design_top_i/task3_0/inst/f_function/result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            block_design_top_i/task3_0/inst/f_function/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.218%)  route 0.119ns (45.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.577     0.913    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X31Y97         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  block_design_top_i/task3_0/inst/f_function/result_reg[4]/Q
                         net (fo=3, routed)           0.119     1.173    block_design_top_i/task3_0/inst/f_function/result_reg_n_0_[4]
    SLICE_X28Y97         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.845     1.211    block_design_top_i/task3_0/inst/f_function/clk
    SLICE_X28Y97         FDRE                                         r  block_design_top_i/task3_0/inst/f_function/out_reg[4]/C
                         clock pessimism             -0.282     0.929    
    SLICE_X28Y97         FDRE (Hold_fdre_C_D)         0.070     0.999    block_design_top_i/task3_0/inst/f_function/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y113   block_design_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y113   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y113   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y113   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X31Y113   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X31Y113   block_design_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X31Y113   block_design_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X31Y113   block_design_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X31Y113   block_design_top_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X33Y114   block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 0.124ns (5.227%)  route 2.248ns (94.773%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.619     1.619    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.743 r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.629     2.372    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y111        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.696     2.875    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y111        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.045ns (5.184%)  route 0.823ns (94.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.586     0.586    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.631 r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.237     0.868    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X28Y111        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.928     1.294    block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X28Y111        FDRE                                         r  block_design_top_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.455ns  (logic 6.749ns (41.014%)  route 9.706ns (58.986%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[12])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[12]
                         net (fo=1, routed)           1.149    15.278    block_design_top_i/task3_0/inst/f_function/P[12]
    SLICE_X33Y104        LUT5 (Prop_lut5_I2_O)        0.124    15.402 r  block_design_top_i/task3_0/inst/f_function/out[12]_i_2/O
                         net (fo=1, routed)           0.930    16.331    block_design_top_i/task3_0/inst/f_function/out[12]_i_2_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.455 r  block_design_top_i/task3_0/inst/f_function/out[12]_i_1/O
                         net (fo=1, routed)           0.000    16.455    block_design_top_i/task3_0/inst/out_0[12]
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.699     2.878    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[12]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.330ns  (logic 6.749ns (41.329%)  route 9.581ns (58.671%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[11])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[11]
                         net (fo=1, routed)           1.138    15.267    block_design_top_i/task3_0/inst/f_function/P[11]
    SLICE_X34Y102        LUT5 (Prop_lut5_I2_O)        0.124    15.391 r  block_design_top_i/task3_0/inst/f_function/out[11]_i_2/O
                         net (fo=1, routed)           0.815    16.206    block_design_top_i/task3_0/inst/f_function/out[11]_i_2_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.330 r  block_design_top_i/task3_0/inst/f_function/out[11]_i_1/O
                         net (fo=1, routed)           0.000    16.330    block_design_top_i/task3_0/inst/out_0[11]
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.699     2.878    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[11]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.263ns  (logic 6.749ns (41.498%)  route 9.514ns (58.502%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[10])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[10]
                         net (fo=1, routed)           0.992    15.121    block_design_top_i/task3_0/inst/f_function/P[10]
    SLICE_X35Y102        LUT5 (Prop_lut5_I2_O)        0.124    15.245 r  block_design_top_i/task3_0/inst/f_function/out[10]_i_2/O
                         net (fo=1, routed)           0.894    16.139    block_design_top_i/task3_0/inst/f_function/out[10]_i_2_n_0
    SLICE_X29Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.263 r  block_design_top_i/task3_0/inst/f_function/out[10]_i_1/O
                         net (fo=1, routed)           0.000    16.263    block_design_top_i/task3_0/inst/out_0[10]
    SLICE_X29Y104        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.699     2.878    block_design_top_i/task3_0/inst/clk
    SLICE_X29Y104        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[10]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.139ns  (logic 6.749ns (41.817%)  route 9.390ns (58.183%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[13])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[13]
                         net (fo=1, routed)           0.939    15.068    block_design_top_i/task3_0/inst/f_function/P[13]
    SLICE_X32Y104        LUT5 (Prop_lut5_I2_O)        0.124    15.192 r  block_design_top_i/task3_0/inst/f_function/out[13]_i_2/O
                         net (fo=1, routed)           0.824    16.015    block_design_top_i/task3_0/inst/f_function/out[13]_i_2_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.139 r  block_design_top_i/task3_0/inst/f_function/out[13]_i_1/O
                         net (fo=1, routed)           0.000    16.139    block_design_top_i/task3_0/inst/out_0[13]
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.699     2.878    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[13]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.121ns  (logic 6.749ns (41.865%)  route 9.372ns (58.135%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[9])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[9]
                         net (fo=1, routed)           1.249    15.378    block_design_top_i/task3_0/inst/f_function/P[9]
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.124    15.502 r  block_design_top_i/task3_0/inst/f_function/out[9]_i_2/O
                         net (fo=1, routed)           0.495    15.997    block_design_top_i/task3_0/inst/f_function/out[9]_i_2_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.121 r  block_design_top_i/task3_0/inst/f_function/out[9]_i_1/O
                         net (fo=1, routed)           0.000    16.121    block_design_top_i/task3_0/inst/out_0[9]
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.699     2.878    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[9]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.048ns  (logic 6.749ns (42.056%)  route 9.299ns (57.944%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[14])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[14]
                         net (fo=1, routed)           1.007    15.136    block_design_top_i/task3_0/inst/f_function/P[14]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.124    15.260 r  block_design_top_i/task3_0/inst/f_function/out[14]_i_2/O
                         net (fo=1, routed)           0.663    15.924    block_design_top_i/task3_0/inst/f_function/out[14]_i_2_n_0
    SLICE_X29Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.048 r  block_design_top_i/task3_0/inst/f_function/out[14]_i_1/O
                         net (fo=1, routed)           0.000    16.048    block_design_top_i/task3_0/inst/out_0[14]
    SLICE_X29Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.699     2.878    block_design_top_i/task3_0/inst/clk
    SLICE_X29Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[14]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.025ns  (logic 6.749ns (42.115%)  route 9.276ns (57.885%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[15]
                         net (fo=1, routed)           0.981    15.110    block_design_top_i/task3_0/inst/f_function/P[15]
    SLICE_X34Y103        LUT5 (Prop_lut5_I2_O)        0.124    15.234 r  block_design_top_i/task3_0/inst/f_function/out[15]_i_2/O
                         net (fo=1, routed)           0.667    15.901    block_design_top_i/task3_0/inst/f_function/out[15]_i_2_n_0
    SLICE_X29Y105        LUT6 (Prop_lut6_I0_O)        0.124    16.025 r  block_design_top_i/task3_0/inst/f_function/out[15]_i_1/O
                         net (fo=1, routed)           0.000    16.025    block_design_top_i/task3_0/inst/out_0[15]
    SLICE_X29Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.699     2.878    block_design_top_i/task3_0/inst/clk
    SLICE_X29Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[15]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.851ns  (logic 6.842ns (43.166%)  route 9.009ns (56.834%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[0]
                         net (fo=1, routed)           1.381    15.510    block_design_top_i/task3_0/inst/f_function/P[0]
    SLICE_X29Y100        LUT6 (Prop_lut6_I3_O)        0.124    15.634 r  block_design_top_i/task3_0/inst/f_function/out[0]_i_3/O
                         net (fo=1, routed)           0.000    15.634    block_design_top_i/task3_0/inst/f_function_n_1
    SLICE_X29Y100        MUXF7 (Prop_muxf7_I1_O)      0.217    15.851 r  block_design_top_i/task3_0/inst/out_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    15.851    block_design_top_i/task3_0/inst/out_0[0]
    SLICE_X29Y100        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.700     2.879    block_design_top_i/task3_0/inst/clk
    SLICE_X29Y100        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[0]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.783ns  (logic 6.870ns (43.528%)  route 8.913ns (56.472%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[5])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[5]
                         net (fo=1, routed)           1.285    15.414    block_design_top_i/task3_0/inst/f_function/P[5]
    SLICE_X28Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.538 r  block_design_top_i/task3_0/inst/f_function/out[5]_i_3/O
                         net (fo=1, routed)           0.000    15.538    block_design_top_i/task3_0/inst/f_function_n_6
    SLICE_X28Y102        MUXF7 (Prop_muxf7_I1_O)      0.245    15.783 r  block_design_top_i/task3_0/inst/out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    15.783    block_design_top_i/task3_0/inst/out_0[5]
    SLICE_X28Y102        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.700     2.879    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y102        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[5]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.721ns  (logic 6.839ns (43.503%)  route 8.882ns (56.497%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[3]
                         net (fo=61, routed)          3.796     3.796    block_design_top_i/task3_0/inst/in0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I0_O)        0.150     3.946 r  block_design_top_i/task3_0/inst/i___28_carry_i_1/O
                         net (fo=1, routed)           0.933     4.880    block_design_top_i/task3_0/inst/i___28_carry_i_1_n_0
    SLICE_X33Y101        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     5.467 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry/CO[3]
                         net (fo=1, routed)           0.000     5.467    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.780 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0/O[3]
                         net (fo=2, routed)           0.968     6.748    block_design_top_i/task3_0/inst/out0_inferred__2/i___28_carry__0_n_4
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.332     7.080 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_9/O
                         net (fo=2, routed)           0.471     7.551    block_design_top_i/task3_0/inst/i___58_carry__1_i_9_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I5_O)        0.328     7.879 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_3/O
                         net (fo=2, routed)           0.769     8.648    block_design_top_i/task3_0/inst/i___58_carry__1_i_3_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.772 r  block_design_top_i/task3_0/inst/i___58_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.772    block_design_top_i/task3_0/inst/i___58_carry__1_i_7_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.415 r  block_design_top_i/task3_0/inst/out0_inferred__2/i___58_carry__1/O[3]
                         net (fo=2, routed)           0.690    10.105    block_design_top_i/task3_0/inst/data4[14]
    DSP48_X2Y40          DSP48E1 (Prop_dsp48e1_A[14]_P[6])
                                                      4.024    14.129 r  block_design_top_i/task3_0/inst/out0/P[6]
                         net (fo=1, routed)           1.254    15.383    block_design_top_i/task3_0/inst/f_function/P[6]
    SLICE_X30Y102        LUT6 (Prop_lut6_I3_O)        0.124    15.507 r  block_design_top_i/task3_0/inst/f_function/out[6]_i_3/O
                         net (fo=1, routed)           0.000    15.507    block_design_top_i/task3_0/inst/f_function_n_7
    SLICE_X30Y102        MUXF7 (Prop_muxf7_I1_O)      0.214    15.721 r  block_design_top_i/task3_0/inst/out_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    15.721    block_design_top_i/task3_0/inst/out_0[6]
    SLICE_X30Y102        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         1.700     2.879    block_design_top_i/task3_0/inst/clk
    SLICE_X30Y102        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[50]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.045ns (5.992%)  route 0.706ns (94.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[50]
                         net (fo=42, routed)          0.706     0.706    block_design_top_i/task3_0/inst/f_function/opcode[1]
    SLICE_X29Y105        LUT6 (Prop_lut6_I3_O)        0.045     0.751 r  block_design_top_i/task3_0/inst/f_function/out[14]_i_1/O
                         net (fo=1, routed)           0.000     0.751    block_design_top_i/task3_0/inst/out_0[14]
    SLICE_X29Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X29Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[14]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[50]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.045ns (5.942%)  route 0.712ns (94.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[50]
                         net (fo=42, routed)          0.712     0.712    block_design_top_i/task3_0/inst/f_function/opcode[1]
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.045     0.757 r  block_design_top_i/task3_0/inst/f_function/out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.757    block_design_top_i/task3_0/inst/out_0[12]
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[12]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[6]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.116ns (14.916%)  route 0.662ns (85.084%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[6]
                         net (fo=58, routed)          0.662     0.662    block_design_top_i/task3_0/inst/in0[6]
    SLICE_X28Y102        LUT6 (Prop_lut6_I0_O)        0.045     0.707 r  block_design_top_i/task3_0/inst/out[5]_i_2/O
                         net (fo=1, routed)           0.000     0.707    block_design_top_i/task3_0/inst/out[5]_i_2_n_0
    SLICE_X28Y102        MUXF7 (Prop_muxf7_I0_O)      0.071     0.778 r  block_design_top_i/task3_0/inst/out_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.778    block_design_top_i/task3_0/inst/out_0[5]
    SLICE_X28Y102        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.931     1.297    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y102        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[5]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[51]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.045ns (5.549%)  route 0.766ns (94.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[51]
                         net (fo=26, routed)          0.766     0.766    block_design_top_i/task3_0/inst/f_function/opcode[2]
    SLICE_X28Y105        LUT6 (Prop_lut6_I1_O)        0.045     0.811 r  block_design_top_i/task3_0/inst/f_function/out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.811    block_design_top_i/task3_0/inst/out_0[9]
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[9]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[49]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.045ns (5.546%)  route 0.766ns (94.454%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[49]
                         net (fo=42, routed)          0.766     0.766    block_design_top_i/task3_0/inst/f_function/opcode[0]
    SLICE_X30Y104        LUT6 (Prop_lut6_I4_O)        0.045     0.811 r  block_design_top_i/task3_0/inst/f_function/out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.811    block_design_top_i/task3_0/inst/out_0[18]
    SLICE_X30Y104        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X30Y104        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[18]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[49]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.045ns (5.533%)  route 0.768ns (94.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[49]
                         net (fo=42, routed)          0.768     0.768    block_design_top_i/task3_0/inst/f_function/opcode[0]
    SLICE_X28Y105        LUT6 (Prop_lut6_I4_O)        0.045     0.813 r  block_design_top_i/task3_0/inst/f_function/out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.813    block_design_top_i/task3_0/inst/out_0[11]
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X28Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[11]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[50]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.045ns (5.529%)  route 0.769ns (94.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[50]
                         net (fo=42, routed)          0.769     0.769    block_design_top_i/task3_0/inst/f_function/opcode[1]
    SLICE_X29Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.814 r  block_design_top_i/task3_0/inst/f_function/out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.814    block_design_top_i/task3_0/inst/out_0[10]
    SLICE_X29Y104        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X29Y104        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[10]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[50]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.819ns  (logic 0.045ns (5.492%)  route 0.774ns (94.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[50]
                         net (fo=42, routed)          0.774     0.774    block_design_top_i/task3_0/inst/f_function/opcode[1]
    SLICE_X30Y104        LUT6 (Prop_lut6_I5_O)        0.045     0.819 r  block_design_top_i/task3_0/inst/f_function/out[16]_i_1/O
                         net (fo=1, routed)           0.000     0.819    block_design_top_i/task3_0/inst/out_0[16]
    SLICE_X30Y104        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X30Y104        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[16]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[51]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.085ns (10.353%)  route 0.736ns (89.647%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[51]
                         net (fo=26, routed)          0.736     0.736    block_design_top_i/task3_0/inst/opcode[2]
    SLICE_X27Y100        MUXF7 (Prop_muxf7_S_O)       0.085     0.821 r  block_design_top_i/task3_0/inst/out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.821    block_design_top_i/task3_0/inst/out_0[2]
    SLICE_X27Y100        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X27Y100        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[2]/C

Slack:                    inf
  Source:                 block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[49]
                            (internal pin)
  Destination:            block_design_top_i/task3_0/inst/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.045ns (5.463%)  route 0.779ns (94.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/EMIOGPIOO[49]
                         net (fo=42, routed)          0.779     0.779    block_design_top_i/task3_0/inst/f_function/opcode[0]
    SLICE_X29Y105        LUT6 (Prop_lut6_I4_O)        0.045     0.824 r  block_design_top_i/task3_0/inst/f_function/out[15]_i_1/O
                         net (fo=1, routed)           0.000     0.824    block_design_top_i/task3_0/inst/out_0[15]
    SLICE_X29Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  block_design_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    block_design_top_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  block_design_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=101, routed)         0.930     1.296    block_design_top_i/task3_0/inst/clk
    SLICE_X29Y105        FDRE                                         r  block_design_top_i/task3_0/inst/out_reg[15]/C





