

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4'
================================================================
* Date:           Thu Mar 27 00:01:16 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.558 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  32.792 us|  32.792 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    151|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     86|    -|
|Register         |        -|    -|      72|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      72|    279|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_8_3_32_1_1_U543  |mux_8_3_32_1_1  |        0|   0|  0|  42|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  42|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln96_1_fu_268_p2          |         +|   0|  0|  14|           7|           1|
    |add_ln96_fu_256_p2            |         +|   0|  0|  14|          13|           1|
    |add_ln98_fu_316_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln99_fu_338_p2            |         +|   0|  0|  13|          10|          10|
    |DataStreamReg_last_fu_379_p2  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001     |       and|   0|  0|   2|           1|           1|
    |cmp137_265_fu_296_p2          |      icmp|   0|  0|  14|           7|           6|
    |cmp137_2_mid1_fu_344_p2       |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln102_fu_374_p2          |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln96_fu_250_p2           |      icmp|   0|  0|  17|          13|          14|
    |icmp_ln98_fu_274_p2           |      icmp|   0|  0|  15|           7|           8|
    |select_ln96_1_fu_288_p3       |    select|   0|  0|   7|           1|           7|
    |select_ln96_2_fu_349_p3       |    select|   0|  0|   2|           1|           1|
    |select_ln96_fu_280_p3         |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 151|          84|          66|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |DataOutStream_TDATA_blk_n               |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten76_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load                 |  14|          3|    7|         21|
    |indvar_flatten76_fu_100                 |   9|          2|   13|         26|
    |j_fu_96                                 |   9|          2|    7|         14|
    |k_fu_92                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  86|         19|   57|        121|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |DataStreamReg_last_reg_521          |   1|   0|    1|          0|
    |add_ln96_1_reg_441                  |   7|   0|    7|          0|
    |add_ln98_reg_476                    |   7|   0|    7|          0|
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |   1|   0|    1|          0|
    |cmp137_265_reg_461                  |   1|   0|    1|          0|
    |empty_reg_466                       |   3|   0|    3|          0|
    |icmp_ln98_reg_446                   |   1|   0|    1|          0|
    |indvar_flatten76_fu_100             |  13|   0|   13|          0|
    |j_fu_96                             |   7|   0|    7|          0|
    |k_fu_92                             |   7|   0|    7|          0|
    |select_ln96_1_reg_456               |   7|   0|    7|          0|
    |select_ln96_reg_451                 |   7|   0|    7|          0|
    |trunc_ln98_2_reg_471                |   3|   0|    3|          0|
    |trunc_ln98_2_reg_471_pp0_iter1_reg  |   3|   0|    3|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |  72|   0|   72|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4|  return value|
|DataOutStream_TREADY  |   in|    1|        axis|                                   DataOutStream_V_data_V|       pointer|
|DataOutStream_TDATA   |  out|   32|        axis|                                   DataOutStream_V_data_V|       pointer|
|add_ln99_1            |   in|   42|     ap_none|                                               add_ln99_1|        scalar|
|DataRAM_address0      |  out|   13|   ap_memory|                                                  DataRAM|         array|
|DataRAM_ce0           |  out|    1|   ap_memory|                                                  DataRAM|         array|
|DataRAM_q0            |   in|   32|   ap_memory|                                                  DataRAM|         array|
|DataRAM_1_address0    |  out|   13|   ap_memory|                                                DataRAM_1|         array|
|DataRAM_1_ce0         |  out|    1|   ap_memory|                                                DataRAM_1|         array|
|DataRAM_1_q0          |   in|   32|   ap_memory|                                                DataRAM_1|         array|
|DataRAM_2_address0    |  out|   13|   ap_memory|                                                DataRAM_2|         array|
|DataRAM_2_ce0         |  out|    1|   ap_memory|                                                DataRAM_2|         array|
|DataRAM_2_q0          |   in|   32|   ap_memory|                                                DataRAM_2|         array|
|DataRAM_3_address0    |  out|   13|   ap_memory|                                                DataRAM_3|         array|
|DataRAM_3_ce0         |  out|    1|   ap_memory|                                                DataRAM_3|         array|
|DataRAM_3_q0          |   in|   32|   ap_memory|                                                DataRAM_3|         array|
|DataRAM_4_address0    |  out|   13|   ap_memory|                                                DataRAM_4|         array|
|DataRAM_4_ce0         |  out|    1|   ap_memory|                                                DataRAM_4|         array|
|DataRAM_4_q0          |   in|   32|   ap_memory|                                                DataRAM_4|         array|
|DataRAM_5_address0    |  out|   13|   ap_memory|                                                DataRAM_5|         array|
|DataRAM_5_ce0         |  out|    1|   ap_memory|                                                DataRAM_5|         array|
|DataRAM_5_q0          |   in|   32|   ap_memory|                                                DataRAM_5|         array|
|DataRAM_6_address0    |  out|   13|   ap_memory|                                                DataRAM_6|         array|
|DataRAM_6_ce0         |  out|    1|   ap_memory|                                                DataRAM_6|         array|
|DataRAM_6_q0          |   in|   32|   ap_memory|                                                DataRAM_6|         array|
|DataRAM_7_address0    |  out|   13|   ap_memory|                                                DataRAM_7|         array|
|DataRAM_7_ce0         |  out|    1|   ap_memory|                                                DataRAM_7|         array|
|DataRAM_7_q0          |   in|   32|   ap_memory|                                                DataRAM_7|         array|
|DataOutStream_TVALID  |  out|    1|        axis|                                   DataOutStream_V_last_V|       pointer|
|DataOutStream_TLAST   |  out|    1|        axis|                                   DataOutStream_V_last_V|       pointer|
|DataOutStream_TKEEP   |  out|    4|        axis|                                   DataOutStream_V_keep_V|       pointer|
|DataOutStream_TSTRB   |  out|    4|        axis|                                   DataOutStream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+---------------------------------------------------------+--------------+

