<dec f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='5999' type='0'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6228' u='r' c='_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6381' u='r' c='_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6400' u='r' c='_ZNK4llvm16AArch64InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='6967' u='r' c='_ZNK4llvm16AArch64InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='5999'>/// Emit a save, restore, call, and return.</doc>
<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5665' type='4'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5819' u='r' c='_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5873' u='r' c='_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5891' u='r' c='_ZNK4llvm16ARMBaseInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='6425' u='r' c='_ZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='6426' u='r' c='_ZNK4llvm16ARMBaseInstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE'/>
<dec f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='750' type='0'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='782' u='r' c='_ZNK4llvm14RISCVInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='791' u='r' c='_ZNK4llvm14RISCVInstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<dec f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8879' type='0'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8941' u='r' c='_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8944' u='r' c='_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE'/>
