
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000931c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040931c  0040931c  0001931c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00409324  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000314  204009d8  00409cfc  000209d8  2**2
                  ALLOC
  4 .stack        00002004  20400cec  0040a010  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402cf0  0040c014  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   000179d0  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003311  00000000  00000000  0003842f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00005b6c  00000000  00000000  0003b740  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ad0  00000000  00000000  000412ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a48  00000000  00000000  00041d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a314  00000000  00000000  000427c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000f774  00000000  00000000  0004cad8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009022e  00000000  00000000  0005c24c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000371c  00000000  00000000  000ec47c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f0 2c 40 20 e5 2f 40 00 95 30 40 00 95 30 40 00     .,@ ./@..0@..0@.
  400010:	95 30 40 00 95 30 40 00 95 30 40 00 00 00 00 00     .0@..0@..0@.....
	...
  40002c:	95 30 40 00 95 30 40 00 00 00 00 00 95 30 40 00     .0@..0@......0@.
  40003c:	95 30 40 00 95 30 40 00 95 30 40 00 95 30 40 00     .0@..0@..0@..0@.
  40004c:	f9 35 40 00 95 30 40 00 95 30 40 00 95 30 40 00     .5@..0@..0@..0@.
  40005c:	95 30 40 00 95 30 40 00 00 00 00 00 55 27 40 00     .0@..0@.....U'@.
  40006c:	6d 27 40 00 85 27 40 00 95 30 40 00 95 30 40 00     m'@..'@..0@..0@.
  40007c:	95 30 40 00 9d 27 40 00 b5 27 40 00 95 30 40 00     .0@..'@..'@..0@.
  40008c:	95 30 40 00 95 30 40 00 95 30 40 00 95 30 40 00     .0@..0@..0@..0@.
  40009c:	95 30 40 00 95 30 40 00 95 30 40 00 95 30 40 00     .0@..0@..0@..0@.
  4000ac:	95 30 40 00 95 30 40 00 95 30 40 00 95 30 40 00     .0@..0@..0@..0@.
  4000bc:	95 30 40 00 95 30 40 00 95 30 40 00 95 30 40 00     .0@..0@..0@..0@.
  4000cc:	95 30 40 00 00 00 00 00 95 30 40 00 00 00 00 00     .0@......0@.....
  4000dc:	95 30 40 00 95 30 40 00 95 30 40 00 95 30 40 00     .0@..0@..0@..0@.
  4000ec:	95 30 40 00 95 30 40 00 95 30 40 00 95 30 40 00     .0@..0@..0@..0@.
  4000fc:	95 30 40 00 95 30 40 00 95 30 40 00 95 30 40 00     .0@..0@..0@..0@.
  40010c:	95 30 40 00 95 30 40 00 00 00 00 00 00 00 00 00     .0@..0@.........
  40011c:	00 00 00 00 95 30 40 00 95 30 40 00 95 30 40 00     .....0@..0@..0@.
  40012c:	95 30 40 00 95 30 40 00 00 00 00 00 95 30 40 00     .0@..0@......0@.
  40013c:	95 30 40 00                                         .0@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	00409324 	.word	0x00409324

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00409324 	.word	0x00409324
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	00409324 	.word	0x00409324
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
  4001b4:	460b      	mov	r3, r1
  4001b6:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001b8:	887a      	ldrh	r2, [r7, #2]
  4001ba:	4b07      	ldr	r3, [pc, #28]	; (4001d8 <rtt_init+0x2c>)
  4001bc:	681b      	ldr	r3, [r3, #0]
  4001be:	4313      	orrs	r3, r2
  4001c0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  4001c4:	687b      	ldr	r3, [r7, #4]
  4001c6:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  4001c8:	2300      	movs	r3, #0
}
  4001ca:	4618      	mov	r0, r3
  4001cc:	370c      	adds	r7, #12
  4001ce:	46bd      	mov	sp, r7
  4001d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001d4:	4770      	bx	lr
  4001d6:	bf00      	nop
  4001d8:	204009f4 	.word	0x204009f4

004001dc <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  4001dc:	b480      	push	{r7}
  4001de:	b083      	sub	sp, #12
  4001e0:	af00      	add	r7, sp, #0
  4001e2:	6078      	str	r0, [r7, #4]
  4001e4:	460b      	mov	r3, r1
  4001e6:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  4001e8:	78fb      	ldrb	r3, [r7, #3]
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	d00d      	beq.n	40020a <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001ee:	4b10      	ldr	r3, [pc, #64]	; (400230 <rtt_sel_source+0x54>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001f6:	4a0e      	ldr	r2, [pc, #56]	; (400230 <rtt_sel_source+0x54>)
  4001f8:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001fa:	687b      	ldr	r3, [r7, #4]
  4001fc:	681a      	ldr	r2, [r3, #0]
  4001fe:	4b0c      	ldr	r3, [pc, #48]	; (400230 <rtt_sel_source+0x54>)
  400200:	681b      	ldr	r3, [r3, #0]
  400202:	431a      	orrs	r2, r3
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  400208:	e00c      	b.n	400224 <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40020a:	4b09      	ldr	r3, [pc, #36]	; (400230 <rtt_sel_source+0x54>)
  40020c:	681b      	ldr	r3, [r3, #0]
  40020e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400212:	4a07      	ldr	r2, [pc, #28]	; (400230 <rtt_sel_source+0x54>)
  400214:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400216:	687b      	ldr	r3, [r7, #4]
  400218:	681a      	ldr	r2, [r3, #0]
  40021a:	4b05      	ldr	r3, [pc, #20]	; (400230 <rtt_sel_source+0x54>)
  40021c:	681b      	ldr	r3, [r3, #0]
  40021e:	431a      	orrs	r2, r3
  400220:	687b      	ldr	r3, [r7, #4]
  400222:	601a      	str	r2, [r3, #0]
}
  400224:	bf00      	nop
  400226:	370c      	adds	r7, #12
  400228:	46bd      	mov	sp, r7
  40022a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40022e:	4770      	bx	lr
  400230:	204009f4 	.word	0x204009f4

00400234 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  400234:	b480      	push	{r7}
  400236:	b085      	sub	sp, #20
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
  40023c:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  40023e:	687b      	ldr	r3, [r7, #4]
  400240:	681b      	ldr	r3, [r3, #0]
  400242:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  400244:	68fa      	ldr	r2, [r7, #12]
  400246:	683b      	ldr	r3, [r7, #0]
  400248:	4313      	orrs	r3, r2
  40024a:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40024c:	4b06      	ldr	r3, [pc, #24]	; (400268 <rtt_enable_interrupt+0x34>)
  40024e:	681b      	ldr	r3, [r3, #0]
  400250:	68fa      	ldr	r2, [r7, #12]
  400252:	4313      	orrs	r3, r2
  400254:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  400256:	687b      	ldr	r3, [r7, #4]
  400258:	68fa      	ldr	r2, [r7, #12]
  40025a:	601a      	str	r2, [r3, #0]
}
  40025c:	bf00      	nop
  40025e:	3714      	adds	r7, #20
  400260:	46bd      	mov	sp, r7
  400262:	f85d 7b04 	ldr.w	r7, [sp], #4
  400266:	4770      	bx	lr
  400268:	204009f4 	.word	0x204009f4

0040026c <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  40026c:	b480      	push	{r7}
  40026e:	b085      	sub	sp, #20
  400270:	af00      	add	r7, sp, #0
  400272:	6078      	str	r0, [r7, #4]
  400274:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  400276:	2300      	movs	r3, #0
  400278:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  40027a:	687b      	ldr	r3, [r7, #4]
  40027c:	681b      	ldr	r3, [r3, #0]
  40027e:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  400280:	683b      	ldr	r3, [r7, #0]
  400282:	43db      	mvns	r3, r3
  400284:	68fa      	ldr	r2, [r7, #12]
  400286:	4013      	ands	r3, r2
  400288:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40028a:	4b07      	ldr	r3, [pc, #28]	; (4002a8 <rtt_disable_interrupt+0x3c>)
  40028c:	681b      	ldr	r3, [r3, #0]
  40028e:	68fa      	ldr	r2, [r7, #12]
  400290:	4313      	orrs	r3, r2
  400292:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  400294:	687b      	ldr	r3, [r7, #4]
  400296:	68fa      	ldr	r2, [r7, #12]
  400298:	601a      	str	r2, [r3, #0]
}
  40029a:	bf00      	nop
  40029c:	3714      	adds	r7, #20
  40029e:	46bd      	mov	sp, r7
  4002a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002a4:	4770      	bx	lr
  4002a6:	bf00      	nop
  4002a8:	204009f4 	.word	0x204009f4

004002ac <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  4002ac:	b480      	push	{r7}
  4002ae:	b085      	sub	sp, #20
  4002b0:	af00      	add	r7, sp, #0
  4002b2:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  4002b4:	687b      	ldr	r3, [r7, #4]
  4002b6:	689b      	ldr	r3, [r3, #8]
  4002b8:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  4002ba:	e002      	b.n	4002c2 <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  4002bc:	687b      	ldr	r3, [r7, #4]
  4002be:	689b      	ldr	r3, [r3, #8]
  4002c0:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  4002c2:	687b      	ldr	r3, [r7, #4]
  4002c4:	689a      	ldr	r2, [r3, #8]
  4002c6:	68fb      	ldr	r3, [r7, #12]
  4002c8:	429a      	cmp	r2, r3
  4002ca:	d1f7      	bne.n	4002bc <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  4002cc:	68fb      	ldr	r3, [r7, #12]
}
  4002ce:	4618      	mov	r0, r3
  4002d0:	3714      	adds	r7, #20
  4002d2:	46bd      	mov	sp, r7
  4002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002d8:	4770      	bx	lr

004002da <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  4002da:	b480      	push	{r7}
  4002dc:	b083      	sub	sp, #12
  4002de:	af00      	add	r7, sp, #0
  4002e0:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  4002e2:	687b      	ldr	r3, [r7, #4]
  4002e4:	68db      	ldr	r3, [r3, #12]
}
  4002e6:	4618      	mov	r0, r3
  4002e8:	370c      	adds	r7, #12
  4002ea:	46bd      	mov	sp, r7
  4002ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f0:	4770      	bx	lr
	...

004002f4 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  4002f4:	b580      	push	{r7, lr}
  4002f6:	b084      	sub	sp, #16
  4002f8:	af00      	add	r7, sp, #0
  4002fa:	6078      	str	r0, [r7, #4]
  4002fc:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  4002fe:	687b      	ldr	r3, [r7, #4]
  400300:	681b      	ldr	r3, [r3, #0]
  400302:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400306:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400308:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40030c:	480d      	ldr	r0, [pc, #52]	; (400344 <rtt_write_alarm_time+0x50>)
  40030e:	4b0e      	ldr	r3, [pc, #56]	; (400348 <rtt_write_alarm_time+0x54>)
  400310:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400312:	683b      	ldr	r3, [r7, #0]
  400314:	2b00      	cmp	r3, #0
  400316:	d104      	bne.n	400322 <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400318:	687b      	ldr	r3, [r7, #4]
  40031a:	f04f 32ff 	mov.w	r2, #4294967295
  40031e:	605a      	str	r2, [r3, #4]
  400320:	e003      	b.n	40032a <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400322:	683b      	ldr	r3, [r7, #0]
  400324:	1e5a      	subs	r2, r3, #1
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  40032a:	68fb      	ldr	r3, [r7, #12]
  40032c:	2b00      	cmp	r3, #0
  40032e:	d004      	beq.n	40033a <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400330:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400334:	4803      	ldr	r0, [pc, #12]	; (400344 <rtt_write_alarm_time+0x50>)
  400336:	4b05      	ldr	r3, [pc, #20]	; (40034c <rtt_write_alarm_time+0x58>)
  400338:	4798      	blx	r3
	}

	return 0;
  40033a:	2300      	movs	r3, #0
}
  40033c:	4618      	mov	r0, r3
  40033e:	3710      	adds	r7, #16
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	400e1830 	.word	0x400e1830
  400348:	0040026d 	.word	0x0040026d
  40034c:	00400235 	.word	0x00400235

00400350 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  400350:	b480      	push	{r7}
  400352:	b083      	sub	sp, #12
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	685b      	ldr	r3, [r3, #4]
  40035c:	f003 0302 	and.w	r3, r3, #2
  400360:	2b00      	cmp	r3, #0
  400362:	d001      	beq.n	400368 <spi_get_peripheral_select_mode+0x18>
		return 1;
  400364:	2301      	movs	r3, #1
  400366:	e000      	b.n	40036a <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  400368:	2300      	movs	r3, #0
	}
}
  40036a:	4618      	mov	r0, r3
  40036c:	370c      	adds	r7, #12
  40036e:	46bd      	mov	sp, r7
  400370:	f85d 7b04 	ldr.w	r7, [sp], #4
  400374:	4770      	bx	lr
	...

00400378 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400378:	b580      	push	{r7, lr}
  40037a:	b082      	sub	sp, #8
  40037c:	af00      	add	r7, sp, #0
  40037e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400380:	6878      	ldr	r0, [r7, #4]
  400382:	4b03      	ldr	r3, [pc, #12]	; (400390 <sysclk_enable_peripheral_clock+0x18>)
  400384:	4798      	blx	r3
}
  400386:	bf00      	nop
  400388:	3708      	adds	r7, #8
  40038a:	46bd      	mov	sp, r7
  40038c:	bd80      	pop	{r7, pc}
  40038e:	bf00      	nop
  400390:	00402a91 	.word	0x00402a91

00400394 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400394:	b580      	push	{r7, lr}
  400396:	b082      	sub	sp, #8
  400398:	af00      	add	r7, sp, #0
  40039a:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40039c:	687b      	ldr	r3, [r7, #4]
  40039e:	4a09      	ldr	r2, [pc, #36]	; (4003c4 <spi_enable_clock+0x30>)
  4003a0:	4293      	cmp	r3, r2
  4003a2:	d103      	bne.n	4003ac <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  4003a4:	2015      	movs	r0, #21
  4003a6:	4b08      	ldr	r3, [pc, #32]	; (4003c8 <spi_enable_clock+0x34>)
  4003a8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4003aa:	e006      	b.n	4003ba <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  4003ac:	687b      	ldr	r3, [r7, #4]
  4003ae:	4a07      	ldr	r2, [pc, #28]	; (4003cc <spi_enable_clock+0x38>)
  4003b0:	4293      	cmp	r3, r2
  4003b2:	d102      	bne.n	4003ba <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  4003b4:	202a      	movs	r0, #42	; 0x2a
  4003b6:	4b04      	ldr	r3, [pc, #16]	; (4003c8 <spi_enable_clock+0x34>)
  4003b8:	4798      	blx	r3
}
  4003ba:	bf00      	nop
  4003bc:	3708      	adds	r7, #8
  4003be:	46bd      	mov	sp, r7
  4003c0:	bd80      	pop	{r7, pc}
  4003c2:	bf00      	nop
  4003c4:	40008000 	.word	0x40008000
  4003c8:	00400379 	.word	0x00400379
  4003cc:	40058000 	.word	0x40058000

004003d0 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  4003d0:	b480      	push	{r7}
  4003d2:	b083      	sub	sp, #12
  4003d4:	af00      	add	r7, sp, #0
  4003d6:	6078      	str	r0, [r7, #4]
  4003d8:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4003da:	687b      	ldr	r3, [r7, #4]
  4003dc:	685b      	ldr	r3, [r3, #4]
  4003de:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  4003e2:	687b      	ldr	r3, [r7, #4]
  4003e4:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4003e6:	687b      	ldr	r3, [r7, #4]
  4003e8:	685a      	ldr	r2, [r3, #4]
  4003ea:	683b      	ldr	r3, [r7, #0]
  4003ec:	041b      	lsls	r3, r3, #16
  4003ee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4003f2:	431a      	orrs	r2, r3
  4003f4:	687b      	ldr	r3, [r7, #4]
  4003f6:	605a      	str	r2, [r3, #4]
}
  4003f8:	bf00      	nop
  4003fa:	370c      	adds	r7, #12
  4003fc:	46bd      	mov	sp, r7
  4003fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400402:	4770      	bx	lr

00400404 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400404:	b580      	push	{r7, lr}
  400406:	b084      	sub	sp, #16
  400408:	af00      	add	r7, sp, #0
  40040a:	6078      	str	r0, [r7, #4]
  40040c:	4608      	mov	r0, r1
  40040e:	4611      	mov	r1, r2
  400410:	461a      	mov	r2, r3
  400412:	4603      	mov	r3, r0
  400414:	807b      	strh	r3, [r7, #2]
  400416:	460b      	mov	r3, r1
  400418:	707b      	strb	r3, [r7, #1]
  40041a:	4613      	mov	r3, r2
  40041c:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40041e:	f643 2398 	movw	r3, #15000	; 0x3a98
  400422:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400424:	e006      	b.n	400434 <spi_write+0x30>
		if (!timeout--) {
  400426:	68fb      	ldr	r3, [r7, #12]
  400428:	1e5a      	subs	r2, r3, #1
  40042a:	60fa      	str	r2, [r7, #12]
  40042c:	2b00      	cmp	r3, #0
  40042e:	d101      	bne.n	400434 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  400430:	2301      	movs	r3, #1
  400432:	e020      	b.n	400476 <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400434:	687b      	ldr	r3, [r7, #4]
  400436:	691b      	ldr	r3, [r3, #16]
  400438:	f003 0302 	and.w	r3, r3, #2
  40043c:	2b00      	cmp	r3, #0
  40043e:	d0f2      	beq.n	400426 <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400440:	6878      	ldr	r0, [r7, #4]
  400442:	4b0f      	ldr	r3, [pc, #60]	; (400480 <spi_write+0x7c>)
  400444:	4798      	blx	r3
  400446:	4603      	mov	r3, r0
  400448:	2b00      	cmp	r3, #0
  40044a:	d00e      	beq.n	40046a <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40044c:	887a      	ldrh	r2, [r7, #2]
  40044e:	787b      	ldrb	r3, [r7, #1]
  400450:	041b      	lsls	r3, r3, #16
  400452:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400456:	4313      	orrs	r3, r2
  400458:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  40045a:	783b      	ldrb	r3, [r7, #0]
  40045c:	2b00      	cmp	r3, #0
  40045e:	d006      	beq.n	40046e <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  400460:	68bb      	ldr	r3, [r7, #8]
  400462:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400466:	60bb      	str	r3, [r7, #8]
  400468:	e001      	b.n	40046e <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  40046a:	887b      	ldrh	r3, [r7, #2]
  40046c:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  40046e:	687b      	ldr	r3, [r7, #4]
  400470:	68ba      	ldr	r2, [r7, #8]
  400472:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  400474:	2300      	movs	r3, #0
}
  400476:	4618      	mov	r0, r3
  400478:	3710      	adds	r7, #16
  40047a:	46bd      	mov	sp, r7
  40047c:	bd80      	pop	{r7, pc}
  40047e:	bf00      	nop
  400480:	00400351 	.word	0x00400351

00400484 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  400484:	b480      	push	{r7}
  400486:	b085      	sub	sp, #20
  400488:	af00      	add	r7, sp, #0
  40048a:	60f8      	str	r0, [r7, #12]
  40048c:	60b9      	str	r1, [r7, #8]
  40048e:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  400490:	687b      	ldr	r3, [r7, #4]
  400492:	2b00      	cmp	r3, #0
  400494:	d00c      	beq.n	4004b0 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400496:	68fb      	ldr	r3, [r7, #12]
  400498:	68ba      	ldr	r2, [r7, #8]
  40049a:	320c      	adds	r2, #12
  40049c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004a0:	f043 0101 	orr.w	r1, r3, #1
  4004a4:	68fb      	ldr	r3, [r7, #12]
  4004a6:	68ba      	ldr	r2, [r7, #8]
  4004a8:	320c      	adds	r2, #12
  4004aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  4004ae:	e00b      	b.n	4004c8 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4004b0:	68fb      	ldr	r3, [r7, #12]
  4004b2:	68ba      	ldr	r2, [r7, #8]
  4004b4:	320c      	adds	r2, #12
  4004b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004ba:	f023 0101 	bic.w	r1, r3, #1
  4004be:	68fb      	ldr	r3, [r7, #12]
  4004c0:	68ba      	ldr	r2, [r7, #8]
  4004c2:	320c      	adds	r2, #12
  4004c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4004c8:	bf00      	nop
  4004ca:	3714      	adds	r7, #20
  4004cc:	46bd      	mov	sp, r7
  4004ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004d2:	4770      	bx	lr

004004d4 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  4004d4:	b480      	push	{r7}
  4004d6:	b085      	sub	sp, #20
  4004d8:	af00      	add	r7, sp, #0
  4004da:	60f8      	str	r0, [r7, #12]
  4004dc:	60b9      	str	r1, [r7, #8]
  4004de:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  4004e0:	687b      	ldr	r3, [r7, #4]
  4004e2:	2b00      	cmp	r3, #0
  4004e4:	d00c      	beq.n	400500 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4004e6:	68fb      	ldr	r3, [r7, #12]
  4004e8:	68ba      	ldr	r2, [r7, #8]
  4004ea:	320c      	adds	r2, #12
  4004ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004f0:	f043 0102 	orr.w	r1, r3, #2
  4004f4:	68fb      	ldr	r3, [r7, #12]
  4004f6:	68ba      	ldr	r2, [r7, #8]
  4004f8:	320c      	adds	r2, #12
  4004fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  4004fe:	e00b      	b.n	400518 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400500:	68fb      	ldr	r3, [r7, #12]
  400502:	68ba      	ldr	r2, [r7, #8]
  400504:	320c      	adds	r2, #12
  400506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40050a:	f023 0102 	bic.w	r1, r3, #2
  40050e:	68fb      	ldr	r3, [r7, #12]
  400510:	68ba      	ldr	r2, [r7, #8]
  400512:	320c      	adds	r2, #12
  400514:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400518:	bf00      	nop
  40051a:	3714      	adds	r7, #20
  40051c:	46bd      	mov	sp, r7
  40051e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400522:	4770      	bx	lr

00400524 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400524:	b480      	push	{r7}
  400526:	b085      	sub	sp, #20
  400528:	af00      	add	r7, sp, #0
  40052a:	60f8      	str	r0, [r7, #12]
  40052c:	60b9      	str	r1, [r7, #8]
  40052e:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400530:	687b      	ldr	r3, [r7, #4]
  400532:	2b04      	cmp	r3, #4
  400534:	d118      	bne.n	400568 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400536:	68fb      	ldr	r3, [r7, #12]
  400538:	68ba      	ldr	r2, [r7, #8]
  40053a:	320c      	adds	r2, #12
  40053c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400540:	f023 0108 	bic.w	r1, r3, #8
  400544:	68fb      	ldr	r3, [r7, #12]
  400546:	68ba      	ldr	r2, [r7, #8]
  400548:	320c      	adds	r2, #12
  40054a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40054e:	68fb      	ldr	r3, [r7, #12]
  400550:	68ba      	ldr	r2, [r7, #8]
  400552:	320c      	adds	r2, #12
  400554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400558:	f043 0104 	orr.w	r1, r3, #4
  40055c:	68fb      	ldr	r3, [r7, #12]
  40055e:	68ba      	ldr	r2, [r7, #8]
  400560:	320c      	adds	r2, #12
  400562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  400566:	e02a      	b.n	4005be <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400568:	687b      	ldr	r3, [r7, #4]
  40056a:	2b00      	cmp	r3, #0
  40056c:	d118      	bne.n	4005a0 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40056e:	68fb      	ldr	r3, [r7, #12]
  400570:	68ba      	ldr	r2, [r7, #8]
  400572:	320c      	adds	r2, #12
  400574:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400578:	f023 0108 	bic.w	r1, r3, #8
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	68ba      	ldr	r2, [r7, #8]
  400580:	320c      	adds	r2, #12
  400582:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400586:	68fb      	ldr	r3, [r7, #12]
  400588:	68ba      	ldr	r2, [r7, #8]
  40058a:	320c      	adds	r2, #12
  40058c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400590:	f023 0104 	bic.w	r1, r3, #4
  400594:	68fb      	ldr	r3, [r7, #12]
  400596:	68ba      	ldr	r2, [r7, #8]
  400598:	320c      	adds	r2, #12
  40059a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40059e:	e00e      	b.n	4005be <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005a0:	687b      	ldr	r3, [r7, #4]
  4005a2:	2b08      	cmp	r3, #8
  4005a4:	d10b      	bne.n	4005be <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4005a6:	68fb      	ldr	r3, [r7, #12]
  4005a8:	68ba      	ldr	r2, [r7, #8]
  4005aa:	320c      	adds	r2, #12
  4005ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005b0:	f043 0108 	orr.w	r1, r3, #8
  4005b4:	68fb      	ldr	r3, [r7, #12]
  4005b6:	68ba      	ldr	r2, [r7, #8]
  4005b8:	320c      	adds	r2, #12
  4005ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4005be:	bf00      	nop
  4005c0:	3714      	adds	r7, #20
  4005c2:	46bd      	mov	sp, r7
  4005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005c8:	4770      	bx	lr

004005ca <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4005ca:	b480      	push	{r7}
  4005cc:	b085      	sub	sp, #20
  4005ce:	af00      	add	r7, sp, #0
  4005d0:	60f8      	str	r0, [r7, #12]
  4005d2:	60b9      	str	r1, [r7, #8]
  4005d4:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	68ba      	ldr	r2, [r7, #8]
  4005da:	320c      	adds	r2, #12
  4005dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005e0:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  4005e4:	68fb      	ldr	r3, [r7, #12]
  4005e6:	68ba      	ldr	r2, [r7, #8]
  4005e8:	320c      	adds	r2, #12
  4005ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4005ee:	68fb      	ldr	r3, [r7, #12]
  4005f0:	68ba      	ldr	r2, [r7, #8]
  4005f2:	320c      	adds	r2, #12
  4005f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4005f8:	687b      	ldr	r3, [r7, #4]
  4005fa:	ea42 0103 	orr.w	r1, r2, r3
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	68ba      	ldr	r2, [r7, #8]
  400602:	320c      	adds	r2, #12
  400604:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400608:	bf00      	nop
  40060a:	3714      	adds	r7, #20
  40060c:	46bd      	mov	sp, r7
  40060e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400612:	4770      	bx	lr

00400614 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400614:	b480      	push	{r7}
  400616:	b085      	sub	sp, #20
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  40061e:	683a      	ldr	r2, [r7, #0]
  400620:	687b      	ldr	r3, [r7, #4]
  400622:	4413      	add	r3, r2
  400624:	1e5a      	subs	r2, r3, #1
  400626:	687b      	ldr	r3, [r7, #4]
  400628:	fbb2 f3f3 	udiv	r3, r2, r3
  40062c:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	2b00      	cmp	r3, #0
  400632:	dd02      	ble.n	40063a <spi_calc_baudrate_div+0x26>
  400634:	68fb      	ldr	r3, [r7, #12]
  400636:	2bff      	cmp	r3, #255	; 0xff
  400638:	dd02      	ble.n	400640 <spi_calc_baudrate_div+0x2c>
		return -1;
  40063a:	f04f 33ff 	mov.w	r3, #4294967295
  40063e:	e001      	b.n	400644 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	b21b      	sxth	r3, r3
}
  400644:	4618      	mov	r0, r3
  400646:	3714      	adds	r7, #20
  400648:	46bd      	mov	sp, r7
  40064a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40064e:	4770      	bx	lr

00400650 <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400650:	b480      	push	{r7}
  400652:	b085      	sub	sp, #20
  400654:	af00      	add	r7, sp, #0
  400656:	60f8      	str	r0, [r7, #12]
  400658:	60b9      	str	r1, [r7, #8]
  40065a:	4613      	mov	r3, r2
  40065c:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  40065e:	79fb      	ldrb	r3, [r7, #7]
  400660:	2b00      	cmp	r3, #0
  400662:	d102      	bne.n	40066a <spi_set_baudrate_div+0x1a>
        return -1;
  400664:	f04f 33ff 	mov.w	r3, #4294967295
  400668:	e01b      	b.n	4006a2 <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40066a:	68fb      	ldr	r3, [r7, #12]
  40066c:	68ba      	ldr	r2, [r7, #8]
  40066e:	320c      	adds	r2, #12
  400670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400674:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  400678:	68fb      	ldr	r3, [r7, #12]
  40067a:	68ba      	ldr	r2, [r7, #8]
  40067c:	320c      	adds	r2, #12
  40067e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	68ba      	ldr	r2, [r7, #8]
  400686:	320c      	adds	r2, #12
  400688:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40068c:	79fb      	ldrb	r3, [r7, #7]
  40068e:	021b      	lsls	r3, r3, #8
  400690:	b29b      	uxth	r3, r3
  400692:	ea42 0103 	orr.w	r1, r2, r3
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	68ba      	ldr	r2, [r7, #8]
  40069a:	320c      	adds	r2, #12
  40069c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4006a0:	2300      	movs	r3, #0
}
  4006a2:	4618      	mov	r0, r3
  4006a4:	3714      	adds	r7, #20
  4006a6:	46bd      	mov	sp, r7
  4006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006ac:	4770      	bx	lr
	...

004006b0 <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  4006b0:	b480      	push	{r7}
  4006b2:	b083      	sub	sp, #12
  4006b4:	af00      	add	r7, sp, #0
  4006b6:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  4006b8:	4a04      	ldr	r2, [pc, #16]	; (4006cc <gfx_mono_set_framebuffer+0x1c>)
  4006ba:	687b      	ldr	r3, [r7, #4]
  4006bc:	6013      	str	r3, [r2, #0]
}
  4006be:	bf00      	nop
  4006c0:	370c      	adds	r7, #12
  4006c2:	46bd      	mov	sp, r7
  4006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006c8:	4770      	bx	lr
  4006ca:	bf00      	nop
  4006cc:	204009f8 	.word	0x204009f8

004006d0 <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  4006d0:	b480      	push	{r7}
  4006d2:	b083      	sub	sp, #12
  4006d4:	af00      	add	r7, sp, #0
  4006d6:	4603      	mov	r3, r0
  4006d8:	71fb      	strb	r3, [r7, #7]
  4006da:	460b      	mov	r3, r1
  4006dc:	71bb      	strb	r3, [r7, #6]
  4006de:	4613      	mov	r3, r2
  4006e0:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4006e2:	4b08      	ldr	r3, [pc, #32]	; (400704 <gfx_mono_framebuffer_put_byte+0x34>)
  4006e4:	681a      	ldr	r2, [r3, #0]
  4006e6:	79fb      	ldrb	r3, [r7, #7]
  4006e8:	01db      	lsls	r3, r3, #7
  4006ea:	4619      	mov	r1, r3
  4006ec:	79bb      	ldrb	r3, [r7, #6]
  4006ee:	440b      	add	r3, r1
  4006f0:	4413      	add	r3, r2
  4006f2:	797a      	ldrb	r2, [r7, #5]
  4006f4:	701a      	strb	r2, [r3, #0]
}
  4006f6:	bf00      	nop
  4006f8:	370c      	adds	r7, #12
  4006fa:	46bd      	mov	sp, r7
  4006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400700:	4770      	bx	lr
  400702:	bf00      	nop
  400704:	204009f8 	.word	0x204009f8

00400708 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400708:	b480      	push	{r7}
  40070a:	b083      	sub	sp, #12
  40070c:	af00      	add	r7, sp, #0
  40070e:	4603      	mov	r3, r0
  400710:	460a      	mov	r2, r1
  400712:	71fb      	strb	r3, [r7, #7]
  400714:	4613      	mov	r3, r2
  400716:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400718:	4b07      	ldr	r3, [pc, #28]	; (400738 <gfx_mono_framebuffer_get_byte+0x30>)
  40071a:	681a      	ldr	r2, [r3, #0]
  40071c:	79fb      	ldrb	r3, [r7, #7]
  40071e:	01db      	lsls	r3, r3, #7
  400720:	4619      	mov	r1, r3
  400722:	79bb      	ldrb	r3, [r7, #6]
  400724:	440b      	add	r3, r1
  400726:	4413      	add	r3, r2
  400728:	781b      	ldrb	r3, [r3, #0]
}
  40072a:	4618      	mov	r0, r3
  40072c:	370c      	adds	r7, #12
  40072e:	46bd      	mov	sp, r7
  400730:	f85d 7b04 	ldr.w	r7, [sp], #4
  400734:	4770      	bx	lr
  400736:	bf00      	nop
  400738:	204009f8 	.word	0x204009f8

0040073c <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  40073c:	b590      	push	{r4, r7, lr}
  40073e:	b085      	sub	sp, #20
  400740:	af00      	add	r7, sp, #0
  400742:	4604      	mov	r4, r0
  400744:	4608      	mov	r0, r1
  400746:	4611      	mov	r1, r2
  400748:	461a      	mov	r2, r3
  40074a:	4623      	mov	r3, r4
  40074c:	71fb      	strb	r3, [r7, #7]
  40074e:	4603      	mov	r3, r0
  400750:	71bb      	strb	r3, [r7, #6]
  400752:	460b      	mov	r3, r1
  400754:	717b      	strb	r3, [r7, #5]
  400756:	4613      	mov	r3, r2
  400758:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40075a:	79fa      	ldrb	r2, [r7, #7]
  40075c:	797b      	ldrb	r3, [r7, #5]
  40075e:	4413      	add	r3, r2
  400760:	2b80      	cmp	r3, #128	; 0x80
  400762:	dd06      	ble.n	400772 <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  400764:	79fb      	ldrb	r3, [r7, #7]
  400766:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  40076a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  40076e:	3380      	adds	r3, #128	; 0x80
  400770:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  400772:	79bb      	ldrb	r3, [r7, #6]
  400774:	08db      	lsrs	r3, r3, #3
  400776:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  400778:	79ba      	ldrb	r2, [r7, #6]
  40077a:	7bfb      	ldrb	r3, [r7, #15]
  40077c:	00db      	lsls	r3, r3, #3
  40077e:	1ad3      	subs	r3, r2, r3
  400780:	2201      	movs	r2, #1
  400782:	fa02 f303 	lsl.w	r3, r2, r3
  400786:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  400788:	797b      	ldrb	r3, [r7, #5]
  40078a:	2b00      	cmp	r3, #0
  40078c:	d066      	beq.n	40085c <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  40078e:	793b      	ldrb	r3, [r7, #4]
  400790:	2b01      	cmp	r3, #1
  400792:	d01c      	beq.n	4007ce <gfx_mono_generic_draw_horizontal_line+0x92>
  400794:	2b02      	cmp	r3, #2
  400796:	d05b      	beq.n	400850 <gfx_mono_generic_draw_horizontal_line+0x114>
  400798:	2b00      	cmp	r3, #0
  40079a:	d03b      	beq.n	400814 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  40079c:	e05f      	b.n	40085e <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  40079e:	79fa      	ldrb	r2, [r7, #7]
  4007a0:	797b      	ldrb	r3, [r7, #5]
  4007a2:	4413      	add	r3, r2
  4007a4:	b2da      	uxtb	r2, r3
  4007a6:	7bfb      	ldrb	r3, [r7, #15]
  4007a8:	4611      	mov	r1, r2
  4007aa:	4618      	mov	r0, r3
  4007ac:	4b2d      	ldr	r3, [pc, #180]	; (400864 <gfx_mono_generic_draw_horizontal_line+0x128>)
  4007ae:	4798      	blx	r3
  4007b0:	4603      	mov	r3, r0
  4007b2:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  4007b4:	7b7a      	ldrb	r2, [r7, #13]
  4007b6:	7bbb      	ldrb	r3, [r7, #14]
  4007b8:	4313      	orrs	r3, r2
  4007ba:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  4007bc:	79fa      	ldrb	r2, [r7, #7]
  4007be:	797b      	ldrb	r3, [r7, #5]
  4007c0:	4413      	add	r3, r2
  4007c2:	b2d9      	uxtb	r1, r3
  4007c4:	7b7a      	ldrb	r2, [r7, #13]
  4007c6:	7bf8      	ldrb	r0, [r7, #15]
  4007c8:	2300      	movs	r3, #0
  4007ca:	4c27      	ldr	r4, [pc, #156]	; (400868 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4007cc:	47a0      	blx	r4
		while (length-- > 0) {
  4007ce:	797b      	ldrb	r3, [r7, #5]
  4007d0:	1e5a      	subs	r2, r3, #1
  4007d2:	717a      	strb	r2, [r7, #5]
  4007d4:	2b00      	cmp	r3, #0
  4007d6:	d1e2      	bne.n	40079e <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  4007d8:	e041      	b.n	40085e <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4007da:	79fa      	ldrb	r2, [r7, #7]
  4007dc:	797b      	ldrb	r3, [r7, #5]
  4007de:	4413      	add	r3, r2
  4007e0:	b2da      	uxtb	r2, r3
  4007e2:	7bfb      	ldrb	r3, [r7, #15]
  4007e4:	4611      	mov	r1, r2
  4007e6:	4618      	mov	r0, r3
  4007e8:	4b1e      	ldr	r3, [pc, #120]	; (400864 <gfx_mono_generic_draw_horizontal_line+0x128>)
  4007ea:	4798      	blx	r3
  4007ec:	4603      	mov	r3, r0
  4007ee:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  4007f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
  4007f4:	43db      	mvns	r3, r3
  4007f6:	b25a      	sxtb	r2, r3
  4007f8:	f997 300d 	ldrsb.w	r3, [r7, #13]
  4007fc:	4013      	ands	r3, r2
  4007fe:	b25b      	sxtb	r3, r3
  400800:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400802:	79fa      	ldrb	r2, [r7, #7]
  400804:	797b      	ldrb	r3, [r7, #5]
  400806:	4413      	add	r3, r2
  400808:	b2d9      	uxtb	r1, r3
  40080a:	7b7a      	ldrb	r2, [r7, #13]
  40080c:	7bf8      	ldrb	r0, [r7, #15]
  40080e:	2300      	movs	r3, #0
  400810:	4c15      	ldr	r4, [pc, #84]	; (400868 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400812:	47a0      	blx	r4
		while (length-- > 0) {
  400814:	797b      	ldrb	r3, [r7, #5]
  400816:	1e5a      	subs	r2, r3, #1
  400818:	717a      	strb	r2, [r7, #5]
  40081a:	2b00      	cmp	r3, #0
  40081c:	d1dd      	bne.n	4007da <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  40081e:	e01e      	b.n	40085e <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400820:	79fa      	ldrb	r2, [r7, #7]
  400822:	797b      	ldrb	r3, [r7, #5]
  400824:	4413      	add	r3, r2
  400826:	b2da      	uxtb	r2, r3
  400828:	7bfb      	ldrb	r3, [r7, #15]
  40082a:	4611      	mov	r1, r2
  40082c:	4618      	mov	r0, r3
  40082e:	4b0d      	ldr	r3, [pc, #52]	; (400864 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400830:	4798      	blx	r3
  400832:	4603      	mov	r3, r0
  400834:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  400836:	7b7a      	ldrb	r2, [r7, #13]
  400838:	7bbb      	ldrb	r3, [r7, #14]
  40083a:	4053      	eors	r3, r2
  40083c:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  40083e:	79fa      	ldrb	r2, [r7, #7]
  400840:	797b      	ldrb	r3, [r7, #5]
  400842:	4413      	add	r3, r2
  400844:	b2d9      	uxtb	r1, r3
  400846:	7b7a      	ldrb	r2, [r7, #13]
  400848:	7bf8      	ldrb	r0, [r7, #15]
  40084a:	2300      	movs	r3, #0
  40084c:	4c06      	ldr	r4, [pc, #24]	; (400868 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  40084e:	47a0      	blx	r4
		while (length-- > 0) {
  400850:	797b      	ldrb	r3, [r7, #5]
  400852:	1e5a      	subs	r2, r3, #1
  400854:	717a      	strb	r2, [r7, #5]
  400856:	2b00      	cmp	r3, #0
  400858:	d1e2      	bne.n	400820 <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  40085a:	e000      	b.n	40085e <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  40085c:	bf00      	nop
	}
}
  40085e:	3714      	adds	r7, #20
  400860:	46bd      	mov	sp, r7
  400862:	bd90      	pop	{r4, r7, pc}
  400864:	004010d5 	.word	0x004010d5
  400868:	00401051 	.word	0x00401051

0040086c <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  40086c:	b590      	push	{r4, r7, lr}
  40086e:	b085      	sub	sp, #20
  400870:	af00      	add	r7, sp, #0
  400872:	4604      	mov	r4, r0
  400874:	4608      	mov	r0, r1
  400876:	4611      	mov	r1, r2
  400878:	461a      	mov	r2, r3
  40087a:	4623      	mov	r3, r4
  40087c:	71fb      	strb	r3, [r7, #7]
  40087e:	4603      	mov	r3, r0
  400880:	71bb      	strb	r3, [r7, #6]
  400882:	460b      	mov	r3, r1
  400884:	717b      	strb	r3, [r7, #5]
  400886:	4613      	mov	r3, r2
  400888:	713b      	strb	r3, [r7, #4]
	if (length == 0) {
  40088a:	797b      	ldrb	r3, [r7, #5]
  40088c:	2b00      	cmp	r3, #0
  40088e:	d059      	beq.n	400944 <gfx_mono_generic_draw_vertical_line+0xd8>
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  400890:	79ba      	ldrb	r2, [r7, #6]
  400892:	797b      	ldrb	r3, [r7, #5]
  400894:	4413      	add	r3, r2
  400896:	b2db      	uxtb	r3, r3
  400898:	3b01      	subs	r3, #1
  40089a:	73fb      	strb	r3, [r7, #15]

	if (y == y2) {
  40089c:	79ba      	ldrb	r2, [r7, #6]
  40089e:	7bfb      	ldrb	r3, [r7, #15]
  4008a0:	429a      	cmp	r2, r3
  4008a2:	d106      	bne.n	4008b2 <gfx_mono_generic_draw_vertical_line+0x46>
		gfx_mono_draw_pixel(x, y, color);
  4008a4:	793a      	ldrb	r2, [r7, #4]
  4008a6:	79b9      	ldrb	r1, [r7, #6]
  4008a8:	79fb      	ldrb	r3, [r7, #7]
  4008aa:	4618      	mov	r0, r3
  4008ac:	4b27      	ldr	r3, [pc, #156]	; (40094c <gfx_mono_generic_draw_vertical_line+0xe0>)
  4008ae:	4798      	blx	r3
		return;
  4008b0:	e049      	b.n	400946 <gfx_mono_generic_draw_vertical_line+0xda>
	}

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
  4008b2:	7bfb      	ldrb	r3, [r7, #15]
  4008b4:	2b1e      	cmp	r3, #30
  4008b6:	d901      	bls.n	4008bc <gfx_mono_generic_draw_vertical_line+0x50>
		y2 = GFX_MONO_LCD_HEIGHT - 1;
  4008b8:	231f      	movs	r3, #31
  4008ba:	73fb      	strb	r3, [r7, #15]
	}

	gfx_coord_t y1page = y / 8;
  4008bc:	79bb      	ldrb	r3, [r7, #6]
  4008be:	08db      	lsrs	r3, r3, #3
  4008c0:	73bb      	strb	r3, [r7, #14]
	gfx_coord_t y2page = y2 / 8;
  4008c2:	7bfb      	ldrb	r3, [r7, #15]
  4008c4:	08db      	lsrs	r3, r3, #3
  4008c6:	737b      	strb	r3, [r7, #13]

	uint8_t y1bitpos = y & 0x07;
  4008c8:	79bb      	ldrb	r3, [r7, #6]
  4008ca:	f003 0307 	and.w	r3, r3, #7
  4008ce:	733b      	strb	r3, [r7, #12]
	uint8_t y2bitpos = y2 & 0x07;
  4008d0:	7bfb      	ldrb	r3, [r7, #15]
  4008d2:	f003 0307 	and.w	r3, r3, #7
  4008d6:	72fb      	strb	r3, [r7, #11]

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  4008d8:	7b3b      	ldrb	r3, [r7, #12]
  4008da:	22ff      	movs	r2, #255	; 0xff
  4008dc:	fa02 f303 	lsl.w	r3, r2, r3
  4008e0:	72bb      	strb	r3, [r7, #10]
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  4008e2:	7afb      	ldrb	r3, [r7, #11]
  4008e4:	f1c3 0307 	rsb	r3, r3, #7
  4008e8:	22ff      	movs	r2, #255	; 0xff
  4008ea:	fa42 f303 	asr.w	r3, r2, r3
  4008ee:	727b      	strb	r3, [r7, #9]

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  4008f0:	7bba      	ldrb	r2, [r7, #14]
  4008f2:	7b7b      	ldrb	r3, [r7, #13]
  4008f4:	429a      	cmp	r2, r3
  4008f6:	d10a      	bne.n	40090e <gfx_mono_generic_draw_vertical_line+0xa2>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
  4008f8:	7aba      	ldrb	r2, [r7, #10]
  4008fa:	7a7b      	ldrb	r3, [r7, #9]
  4008fc:	4013      	ands	r3, r2
  4008fe:	723b      	strb	r3, [r7, #8]
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  400900:	793b      	ldrb	r3, [r7, #4]
  400902:	7a3a      	ldrb	r2, [r7, #8]
  400904:	79f9      	ldrb	r1, [r7, #7]
  400906:	7bb8      	ldrb	r0, [r7, #14]
  400908:	4c11      	ldr	r4, [pc, #68]	; (400950 <gfx_mono_generic_draw_vertical_line+0xe4>)
  40090a:	47a0      	blx	r4
  40090c:	e01b      	b.n	400946 <gfx_mono_generic_draw_vertical_line+0xda>
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  40090e:	793b      	ldrb	r3, [r7, #4]
  400910:	7aba      	ldrb	r2, [r7, #10]
  400912:	79f9      	ldrb	r1, [r7, #7]
  400914:	7bb8      	ldrb	r0, [r7, #14]
  400916:	4c0e      	ldr	r4, [pc, #56]	; (400950 <gfx_mono_generic_draw_vertical_line+0xe4>)
  400918:	47a0      	blx	r4

		while (++y1page < y2page) {
  40091a:	e005      	b.n	400928 <gfx_mono_generic_draw_vertical_line+0xbc>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  40091c:	793b      	ldrb	r3, [r7, #4]
  40091e:	79f9      	ldrb	r1, [r7, #7]
  400920:	7bb8      	ldrb	r0, [r7, #14]
  400922:	22ff      	movs	r2, #255	; 0xff
  400924:	4c0a      	ldr	r4, [pc, #40]	; (400950 <gfx_mono_generic_draw_vertical_line+0xe4>)
  400926:	47a0      	blx	r4
		while (++y1page < y2page) {
  400928:	7bbb      	ldrb	r3, [r7, #14]
  40092a:	3301      	adds	r3, #1
  40092c:	73bb      	strb	r3, [r7, #14]
  40092e:	7bba      	ldrb	r2, [r7, #14]
  400930:	7b7b      	ldrb	r3, [r7, #13]
  400932:	429a      	cmp	r2, r3
  400934:	d3f2      	bcc.n	40091c <gfx_mono_generic_draw_vertical_line+0xb0>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  400936:	793b      	ldrb	r3, [r7, #4]
  400938:	7a7a      	ldrb	r2, [r7, #9]
  40093a:	79f9      	ldrb	r1, [r7, #7]
  40093c:	7b78      	ldrb	r0, [r7, #13]
  40093e:	4c04      	ldr	r4, [pc, #16]	; (400950 <gfx_mono_generic_draw_vertical_line+0xe4>)
  400940:	47a0      	blx	r4
  400942:	e000      	b.n	400946 <gfx_mono_generic_draw_vertical_line+0xda>
		return;
  400944:	bf00      	nop
	}
}
  400946:	3714      	adds	r7, #20
  400948:	46bd      	mov	sp, r7
  40094a:	bd90      	pop	{r4, r7, pc}
  40094c:	00400fb5 	.word	0x00400fb5
  400950:	00401101 	.word	0x00401101

00400954 <gfx_mono_generic_draw_line>:
 * \param[in]  color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_line(gfx_coord_t x1, gfx_coord_t y1,
		gfx_coord_t x2, gfx_coord_t y2,
		enum gfx_mono_color color)
{
  400954:	b590      	push	{r4, r7, lr}
  400956:	b085      	sub	sp, #20
  400958:	af00      	add	r7, sp, #0
  40095a:	4604      	mov	r4, r0
  40095c:	4608      	mov	r0, r1
  40095e:	4611      	mov	r1, r2
  400960:	461a      	mov	r2, r3
  400962:	4623      	mov	r3, r4
  400964:	71fb      	strb	r3, [r7, #7]
  400966:	4603      	mov	r3, r0
  400968:	71bb      	strb	r3, [r7, #6]
  40096a:	460b      	mov	r3, r1
  40096c:	717b      	strb	r3, [r7, #5]
  40096e:	4613      	mov	r3, r2
  400970:	713b      	strb	r3, [r7, #4]
	int8_t dx;
	int8_t dy;
	int8_t e;

	/* swap x1,y1  with x2,y2 */
	if (x1 > x2) {
  400972:	79fa      	ldrb	r2, [r7, #7]
  400974:	797b      	ldrb	r3, [r7, #5]
  400976:	429a      	cmp	r2, r3
  400978:	d90b      	bls.n	400992 <gfx_mono_generic_draw_line+0x3e>
		dx = x1;
  40097a:	79fb      	ldrb	r3, [r7, #7]
  40097c:	72bb      	strb	r3, [r7, #10]
		x1 = x2;
  40097e:	797b      	ldrb	r3, [r7, #5]
  400980:	71fb      	strb	r3, [r7, #7]
		x2 = dx;
  400982:	7abb      	ldrb	r3, [r7, #10]
  400984:	717b      	strb	r3, [r7, #5]
		dy = y1;
  400986:	79bb      	ldrb	r3, [r7, #6]
  400988:	727b      	strb	r3, [r7, #9]
		y1 = y2;
  40098a:	793b      	ldrb	r3, [r7, #4]
  40098c:	71bb      	strb	r3, [r7, #6]
		y2 = dy;
  40098e:	7a7b      	ldrb	r3, [r7, #9]
  400990:	713b      	strb	r3, [r7, #4]
	}

	dx = x2 - x1;
  400992:	797a      	ldrb	r2, [r7, #5]
  400994:	79fb      	ldrb	r3, [r7, #7]
  400996:	1ad3      	subs	r3, r2, r3
  400998:	b2db      	uxtb	r3, r3
  40099a:	72bb      	strb	r3, [r7, #10]
	dy = y2 - y1;
  40099c:	793a      	ldrb	r2, [r7, #4]
  40099e:	79bb      	ldrb	r3, [r7, #6]
  4009a0:	1ad3      	subs	r3, r2, r3
  4009a2:	b2db      	uxtb	r3, r3
  4009a4:	727b      	strb	r3, [r7, #9]

	x = x1;
  4009a6:	79fb      	ldrb	r3, [r7, #7]
  4009a8:	73bb      	strb	r3, [r7, #14]
	y = y1;
  4009aa:	79bb      	ldrb	r3, [r7, #6]
  4009ac:	737b      	strb	r3, [r7, #13]

	if (dx < 0) {
  4009ae:	f997 300a 	ldrsb.w	r3, [r7, #10]
  4009b2:	2b00      	cmp	r3, #0
  4009b4:	da06      	bge.n	4009c4 <gfx_mono_generic_draw_line+0x70>
		xinc = -1;
  4009b6:	23ff      	movs	r3, #255	; 0xff
  4009b8:	733b      	strb	r3, [r7, #12]
		dx = -dx;
  4009ba:	7abb      	ldrb	r3, [r7, #10]
  4009bc:	425b      	negs	r3, r3
  4009be:	b2db      	uxtb	r3, r3
  4009c0:	72bb      	strb	r3, [r7, #10]
  4009c2:	e001      	b.n	4009c8 <gfx_mono_generic_draw_line+0x74>
	} else {
		xinc = 1;
  4009c4:	2301      	movs	r3, #1
  4009c6:	733b      	strb	r3, [r7, #12]
	}

	if (dy < 0) {
  4009c8:	f997 3009 	ldrsb.w	r3, [r7, #9]
  4009cc:	2b00      	cmp	r3, #0
  4009ce:	da06      	bge.n	4009de <gfx_mono_generic_draw_line+0x8a>
		yinc = -1;
  4009d0:	23ff      	movs	r3, #255	; 0xff
  4009d2:	72fb      	strb	r3, [r7, #11]
		dy = -dy;
  4009d4:	7a7b      	ldrb	r3, [r7, #9]
  4009d6:	425b      	negs	r3, r3
  4009d8:	b2db      	uxtb	r3, r3
  4009da:	727b      	strb	r3, [r7, #9]
  4009dc:	e001      	b.n	4009e2 <gfx_mono_generic_draw_line+0x8e>
	} else {
		yinc = 1;
  4009de:	2301      	movs	r3, #1
  4009e0:	72fb      	strb	r3, [r7, #11]
	}

	if (dx > dy) {
  4009e2:	f997 200a 	ldrsb.w	r2, [r7, #10]
  4009e6:	f997 3009 	ldrsb.w	r3, [r7, #9]
  4009ea:	429a      	cmp	r2, r3
  4009ec:	dd2d      	ble.n	400a4a <gfx_mono_generic_draw_line+0xf6>
		e = dy - dx;
  4009ee:	7a7a      	ldrb	r2, [r7, #9]
  4009f0:	7abb      	ldrb	r3, [r7, #10]
  4009f2:	1ad3      	subs	r3, r2, r3
  4009f4:	b2db      	uxtb	r3, r3
  4009f6:	723b      	strb	r3, [r7, #8]
		for (i = 0; i <= dx; i++) {
  4009f8:	2300      	movs	r3, #0
  4009fa:	73fb      	strb	r3, [r7, #15]
  4009fc:	e01f      	b.n	400a3e <gfx_mono_generic_draw_line+0xea>
			gfx_mono_draw_pixel(x, y, color);
  4009fe:	f897 2020 	ldrb.w	r2, [r7, #32]
  400a02:	7b79      	ldrb	r1, [r7, #13]
  400a04:	7bbb      	ldrb	r3, [r7, #14]
  400a06:	4618      	mov	r0, r3
  400a08:	4b28      	ldr	r3, [pc, #160]	; (400aac <gfx_mono_generic_draw_line+0x158>)
  400a0a:	4798      	blx	r3
			if (e >= 0) {
  400a0c:	f997 3008 	ldrsb.w	r3, [r7, #8]
  400a10:	2b00      	cmp	r3, #0
  400a12:	db08      	blt.n	400a26 <gfx_mono_generic_draw_line+0xd2>
				e -= dx;
  400a14:	7a3a      	ldrb	r2, [r7, #8]
  400a16:	7abb      	ldrb	r3, [r7, #10]
  400a18:	1ad3      	subs	r3, r2, r3
  400a1a:	b2db      	uxtb	r3, r3
  400a1c:	723b      	strb	r3, [r7, #8]
				y += yinc;
  400a1e:	7afa      	ldrb	r2, [r7, #11]
  400a20:	7b7b      	ldrb	r3, [r7, #13]
  400a22:	4413      	add	r3, r2
  400a24:	737b      	strb	r3, [r7, #13]
			}

			e += dy;
  400a26:	7a3a      	ldrb	r2, [r7, #8]
  400a28:	7a7b      	ldrb	r3, [r7, #9]
  400a2a:	4413      	add	r3, r2
  400a2c:	b2db      	uxtb	r3, r3
  400a2e:	723b      	strb	r3, [r7, #8]
			x += xinc;
  400a30:	7b3a      	ldrb	r2, [r7, #12]
  400a32:	7bbb      	ldrb	r3, [r7, #14]
  400a34:	4413      	add	r3, r2
  400a36:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i <= dx; i++) {
  400a38:	7bfb      	ldrb	r3, [r7, #15]
  400a3a:	3301      	adds	r3, #1
  400a3c:	73fb      	strb	r3, [r7, #15]
  400a3e:	7bfa      	ldrb	r2, [r7, #15]
  400a40:	f997 300a 	ldrsb.w	r3, [r7, #10]
  400a44:	429a      	cmp	r2, r3
  400a46:	ddda      	ble.n	4009fe <gfx_mono_generic_draw_line+0xaa>

			e += dx;
			y += yinc;
		}
	}
}
  400a48:	e02c      	b.n	400aa4 <gfx_mono_generic_draw_line+0x150>
		e = dx - dy;
  400a4a:	7aba      	ldrb	r2, [r7, #10]
  400a4c:	7a7b      	ldrb	r3, [r7, #9]
  400a4e:	1ad3      	subs	r3, r2, r3
  400a50:	b2db      	uxtb	r3, r3
  400a52:	723b      	strb	r3, [r7, #8]
		for (i = 0; i <= dy; i++) {
  400a54:	2300      	movs	r3, #0
  400a56:	73fb      	strb	r3, [r7, #15]
  400a58:	e01f      	b.n	400a9a <gfx_mono_generic_draw_line+0x146>
			gfx_mono_draw_pixel(x, y, color);
  400a5a:	f897 2020 	ldrb.w	r2, [r7, #32]
  400a5e:	7b79      	ldrb	r1, [r7, #13]
  400a60:	7bbb      	ldrb	r3, [r7, #14]
  400a62:	4618      	mov	r0, r3
  400a64:	4b11      	ldr	r3, [pc, #68]	; (400aac <gfx_mono_generic_draw_line+0x158>)
  400a66:	4798      	blx	r3
			if (e >= 0) {
  400a68:	f997 3008 	ldrsb.w	r3, [r7, #8]
  400a6c:	2b00      	cmp	r3, #0
  400a6e:	db08      	blt.n	400a82 <gfx_mono_generic_draw_line+0x12e>
				e -= dy;
  400a70:	7a3a      	ldrb	r2, [r7, #8]
  400a72:	7a7b      	ldrb	r3, [r7, #9]
  400a74:	1ad3      	subs	r3, r2, r3
  400a76:	b2db      	uxtb	r3, r3
  400a78:	723b      	strb	r3, [r7, #8]
				x += xinc;
  400a7a:	7b3a      	ldrb	r2, [r7, #12]
  400a7c:	7bbb      	ldrb	r3, [r7, #14]
  400a7e:	4413      	add	r3, r2
  400a80:	73bb      	strb	r3, [r7, #14]
			e += dx;
  400a82:	7a3a      	ldrb	r2, [r7, #8]
  400a84:	7abb      	ldrb	r3, [r7, #10]
  400a86:	4413      	add	r3, r2
  400a88:	b2db      	uxtb	r3, r3
  400a8a:	723b      	strb	r3, [r7, #8]
			y += yinc;
  400a8c:	7afa      	ldrb	r2, [r7, #11]
  400a8e:	7b7b      	ldrb	r3, [r7, #13]
  400a90:	4413      	add	r3, r2
  400a92:	737b      	strb	r3, [r7, #13]
		for (i = 0; i <= dy; i++) {
  400a94:	7bfb      	ldrb	r3, [r7, #15]
  400a96:	3301      	adds	r3, #1
  400a98:	73fb      	strb	r3, [r7, #15]
  400a9a:	7bfa      	ldrb	r2, [r7, #15]
  400a9c:	f997 3009 	ldrsb.w	r3, [r7, #9]
  400aa0:	429a      	cmp	r2, r3
  400aa2:	ddda      	ble.n	400a5a <gfx_mono_generic_draw_line+0x106>
}
  400aa4:	bf00      	nop
  400aa6:	3714      	adds	r7, #20
  400aa8:	46bd      	mov	sp, r7
  400aaa:	bd90      	pop	{r4, r7, pc}
  400aac:	00400fb5 	.word	0x00400fb5

00400ab0 <gfx_mono_generic_draw_rect>:
 * \param[in] color       Pixel operation of the line.
 */
void gfx_mono_generic_draw_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400ab0:	b590      	push	{r4, r7, lr}
  400ab2:	b083      	sub	sp, #12
  400ab4:	af00      	add	r7, sp, #0
  400ab6:	4604      	mov	r4, r0
  400ab8:	4608      	mov	r0, r1
  400aba:	4611      	mov	r1, r2
  400abc:	461a      	mov	r2, r3
  400abe:	4623      	mov	r3, r4
  400ac0:	71fb      	strb	r3, [r7, #7]
  400ac2:	4603      	mov	r3, r0
  400ac4:	71bb      	strb	r3, [r7, #6]
  400ac6:	460b      	mov	r3, r1
  400ac8:	717b      	strb	r3, [r7, #5]
  400aca:	4613      	mov	r3, r2
  400acc:	713b      	strb	r3, [r7, #4]
	gfx_mono_draw_horizontal_line(x, y, width, color);
  400ace:	7e3b      	ldrb	r3, [r7, #24]
  400ad0:	797a      	ldrb	r2, [r7, #5]
  400ad2:	79b9      	ldrb	r1, [r7, #6]
  400ad4:	79f8      	ldrb	r0, [r7, #7]
  400ad6:	4c11      	ldr	r4, [pc, #68]	; (400b1c <gfx_mono_generic_draw_rect+0x6c>)
  400ad8:	47a0      	blx	r4
	gfx_mono_draw_horizontal_line(x, y + height - 1, width, color);
  400ada:	79ba      	ldrb	r2, [r7, #6]
  400adc:	793b      	ldrb	r3, [r7, #4]
  400ade:	4413      	add	r3, r2
  400ae0:	b2db      	uxtb	r3, r3
  400ae2:	3b01      	subs	r3, #1
  400ae4:	b2d9      	uxtb	r1, r3
  400ae6:	7e3b      	ldrb	r3, [r7, #24]
  400ae8:	797a      	ldrb	r2, [r7, #5]
  400aea:	79f8      	ldrb	r0, [r7, #7]
  400aec:	4c0b      	ldr	r4, [pc, #44]	; (400b1c <gfx_mono_generic_draw_rect+0x6c>)
  400aee:	47a0      	blx	r4

	gfx_mono_draw_vertical_line(x, y, height, color);
  400af0:	7e3b      	ldrb	r3, [r7, #24]
  400af2:	793a      	ldrb	r2, [r7, #4]
  400af4:	79b9      	ldrb	r1, [r7, #6]
  400af6:	79f8      	ldrb	r0, [r7, #7]
  400af8:	4c09      	ldr	r4, [pc, #36]	; (400b20 <gfx_mono_generic_draw_rect+0x70>)
  400afa:	47a0      	blx	r4
	gfx_mono_draw_vertical_line(x + width - 1, y, height, color);
  400afc:	79fa      	ldrb	r2, [r7, #7]
  400afe:	797b      	ldrb	r3, [r7, #5]
  400b00:	4413      	add	r3, r2
  400b02:	b2db      	uxtb	r3, r3
  400b04:	3b01      	subs	r3, #1
  400b06:	b2d8      	uxtb	r0, r3
  400b08:	7e3b      	ldrb	r3, [r7, #24]
  400b0a:	793a      	ldrb	r2, [r7, #4]
  400b0c:	79b9      	ldrb	r1, [r7, #6]
  400b0e:	4c04      	ldr	r4, [pc, #16]	; (400b20 <gfx_mono_generic_draw_rect+0x70>)
  400b10:	47a0      	blx	r4
}
  400b12:	bf00      	nop
  400b14:	370c      	adds	r7, #12
  400b16:	46bd      	mov	sp, r7
  400b18:	bd90      	pop	{r4, r7, pc}
  400b1a:	bf00      	nop
  400b1c:	0040073d 	.word	0x0040073d
  400b20:	0040086d 	.word	0x0040086d

00400b24 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400b24:	b590      	push	{r4, r7, lr}
  400b26:	b083      	sub	sp, #12
  400b28:	af00      	add	r7, sp, #0
  400b2a:	4604      	mov	r4, r0
  400b2c:	4608      	mov	r0, r1
  400b2e:	4611      	mov	r1, r2
  400b30:	461a      	mov	r2, r3
  400b32:	4623      	mov	r3, r4
  400b34:	71fb      	strb	r3, [r7, #7]
  400b36:	4603      	mov	r3, r0
  400b38:	71bb      	strb	r3, [r7, #6]
  400b3a:	460b      	mov	r3, r1
  400b3c:	717b      	strb	r3, [r7, #5]
  400b3e:	4613      	mov	r3, r2
  400b40:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  400b42:	793b      	ldrb	r3, [r7, #4]
  400b44:	2b00      	cmp	r3, #0
  400b46:	d00f      	beq.n	400b68 <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  400b48:	e008      	b.n	400b5c <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400b4a:	79ba      	ldrb	r2, [r7, #6]
  400b4c:	793b      	ldrb	r3, [r7, #4]
  400b4e:	4413      	add	r3, r2
  400b50:	b2d9      	uxtb	r1, r3
  400b52:	7e3b      	ldrb	r3, [r7, #24]
  400b54:	797a      	ldrb	r2, [r7, #5]
  400b56:	79f8      	ldrb	r0, [r7, #7]
  400b58:	4c05      	ldr	r4, [pc, #20]	; (400b70 <gfx_mono_generic_draw_filled_rect+0x4c>)
  400b5a:	47a0      	blx	r4
	while (height-- > 0) {
  400b5c:	793b      	ldrb	r3, [r7, #4]
  400b5e:	1e5a      	subs	r2, r3, #1
  400b60:	713a      	strb	r2, [r7, #4]
  400b62:	2b00      	cmp	r3, #0
  400b64:	d1f1      	bne.n	400b4a <gfx_mono_generic_draw_filled_rect+0x26>
  400b66:	e000      	b.n	400b6a <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  400b68:	bf00      	nop
	}
}
  400b6a:	370c      	adds	r7, #12
  400b6c:	46bd      	mov	sp, r7
  400b6e:	bd90      	pop	{r4, r7, pc}
  400b70:	0040073d 	.word	0x0040073d

00400b74 <gfx_mono_generic_draw_filled_circle>:
 * \param[in]  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
  400b74:	b590      	push	{r4, r7, lr}
  400b76:	b085      	sub	sp, #20
  400b78:	af00      	add	r7, sp, #0
  400b7a:	4604      	mov	r4, r0
  400b7c:	4608      	mov	r0, r1
  400b7e:	4611      	mov	r1, r2
  400b80:	461a      	mov	r2, r3
  400b82:	4623      	mov	r3, r4
  400b84:	71fb      	strb	r3, [r7, #7]
  400b86:	4603      	mov	r3, r0
  400b88:	71bb      	strb	r3, [r7, #6]
  400b8a:	460b      	mov	r3, r1
  400b8c:	717b      	strb	r3, [r7, #5]
  400b8e:	4613      	mov	r3, r2
  400b90:	713b      	strb	r3, [r7, #4]
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
  400b92:	797b      	ldrb	r3, [r7, #5]
  400b94:	2b00      	cmp	r3, #0
  400b96:	d106      	bne.n	400ba6 <gfx_mono_generic_draw_filled_circle+0x32>
		gfx_mono_draw_pixel(x, y, color);
  400b98:	793a      	ldrb	r2, [r7, #4]
  400b9a:	79b9      	ldrb	r1, [r7, #6]
  400b9c:	79fb      	ldrb	r3, [r7, #7]
  400b9e:	4618      	mov	r0, r3
  400ba0:	4b5b      	ldr	r3, [pc, #364]	; (400d10 <gfx_mono_generic_draw_filled_circle+0x19c>)
  400ba2:	4798      	blx	r3
		return;
  400ba4:	e0b0      	b.n	400d08 <gfx_mono_generic_draw_filled_circle+0x194>
	}

	/* Set up start iterators. */
	offset_x = 0;
  400ba6:	2300      	movs	r3, #0
  400ba8:	73fb      	strb	r3, [r7, #15]
	offset_y = radius;
  400baa:	797b      	ldrb	r3, [r7, #5]
  400bac:	73bb      	strb	r3, [r7, #14]
	error = 3 - 2 * radius;
  400bae:	797b      	ldrb	r3, [r7, #5]
  400bb0:	b29b      	uxth	r3, r3
  400bb2:	005b      	lsls	r3, r3, #1
  400bb4:	b29b      	uxth	r3, r3
  400bb6:	f1c3 0303 	rsb	r3, r3, #3
  400bba:	b29b      	uxth	r3, r3
  400bbc:	81bb      	strh	r3, [r7, #12]

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
  400bbe:	e09e      	b.n	400cfe <gfx_mono_generic_draw_filled_circle+0x18a>
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
  400bc0:	f897 3020 	ldrb.w	r3, [r7, #32]
  400bc4:	f003 0303 	and.w	r3, r3, #3
  400bc8:	2b00      	cmp	r3, #0
  400bca:	d01b      	beq.n	400c04 <gfx_mono_generic_draw_filled_circle+0x90>
			gfx_mono_draw_vertical_line(x + offset_y,
  400bcc:	79fa      	ldrb	r2, [r7, #7]
  400bce:	7bbb      	ldrb	r3, [r7, #14]
  400bd0:	4413      	add	r3, r2
  400bd2:	b2d8      	uxtb	r0, r3
  400bd4:	79ba      	ldrb	r2, [r7, #6]
  400bd6:	7bfb      	ldrb	r3, [r7, #15]
  400bd8:	1ad3      	subs	r3, r2, r3
  400bda:	b2d9      	uxtb	r1, r3
  400bdc:	7bfb      	ldrb	r3, [r7, #15]
  400bde:	3301      	adds	r3, #1
  400be0:	b2da      	uxtb	r2, r3
  400be2:	793b      	ldrb	r3, [r7, #4]
  400be4:	4c4b      	ldr	r4, [pc, #300]	; (400d14 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400be6:	47a0      	blx	r4
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
  400be8:	79fa      	ldrb	r2, [r7, #7]
  400bea:	7bfb      	ldrb	r3, [r7, #15]
  400bec:	4413      	add	r3, r2
  400bee:	b2d8      	uxtb	r0, r3
  400bf0:	79ba      	ldrb	r2, [r7, #6]
  400bf2:	7bbb      	ldrb	r3, [r7, #14]
  400bf4:	1ad3      	subs	r3, r2, r3
  400bf6:	b2d9      	uxtb	r1, r3
  400bf8:	7bbb      	ldrb	r3, [r7, #14]
  400bfa:	3301      	adds	r3, #1
  400bfc:	b2da      	uxtb	r2, r3
  400bfe:	793b      	ldrb	r3, [r7, #4]
  400c00:	4c44      	ldr	r4, [pc, #272]	; (400d14 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400c02:	47a0      	blx	r4
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
  400c04:	f897 3020 	ldrb.w	r3, [r7, #32]
  400c08:	f003 030c 	and.w	r3, r3, #12
  400c0c:	2b00      	cmp	r3, #0
  400c0e:	d01b      	beq.n	400c48 <gfx_mono_generic_draw_filled_circle+0xd4>
			gfx_mono_draw_vertical_line(x - offset_y,
  400c10:	79fa      	ldrb	r2, [r7, #7]
  400c12:	7bbb      	ldrb	r3, [r7, #14]
  400c14:	1ad3      	subs	r3, r2, r3
  400c16:	b2d8      	uxtb	r0, r3
  400c18:	79ba      	ldrb	r2, [r7, #6]
  400c1a:	7bfb      	ldrb	r3, [r7, #15]
  400c1c:	1ad3      	subs	r3, r2, r3
  400c1e:	b2d9      	uxtb	r1, r3
  400c20:	7bfb      	ldrb	r3, [r7, #15]
  400c22:	3301      	adds	r3, #1
  400c24:	b2da      	uxtb	r2, r3
  400c26:	793b      	ldrb	r3, [r7, #4]
  400c28:	4c3a      	ldr	r4, [pc, #232]	; (400d14 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400c2a:	47a0      	blx	r4
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
  400c2c:	79fa      	ldrb	r2, [r7, #7]
  400c2e:	7bfb      	ldrb	r3, [r7, #15]
  400c30:	1ad3      	subs	r3, r2, r3
  400c32:	b2d8      	uxtb	r0, r3
  400c34:	79ba      	ldrb	r2, [r7, #6]
  400c36:	7bbb      	ldrb	r3, [r7, #14]
  400c38:	1ad3      	subs	r3, r2, r3
  400c3a:	b2d9      	uxtb	r1, r3
  400c3c:	7bbb      	ldrb	r3, [r7, #14]
  400c3e:	3301      	adds	r3, #1
  400c40:	b2da      	uxtb	r2, r3
  400c42:	793b      	ldrb	r3, [r7, #4]
  400c44:	4c33      	ldr	r4, [pc, #204]	; (400d14 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400c46:	47a0      	blx	r4
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT2) {
  400c48:	f897 3020 	ldrb.w	r3, [r7, #32]
  400c4c:	f003 0330 	and.w	r3, r3, #48	; 0x30
  400c50:	2b00      	cmp	r3, #0
  400c52:	d015      	beq.n	400c80 <gfx_mono_generic_draw_filled_circle+0x10c>
			gfx_mono_draw_vertical_line(x - offset_y,
  400c54:	79fa      	ldrb	r2, [r7, #7]
  400c56:	7bbb      	ldrb	r3, [r7, #14]
  400c58:	1ad3      	subs	r3, r2, r3
  400c5a:	b2d8      	uxtb	r0, r3
  400c5c:	7bfb      	ldrb	r3, [r7, #15]
  400c5e:	3301      	adds	r3, #1
  400c60:	b2da      	uxtb	r2, r3
  400c62:	793b      	ldrb	r3, [r7, #4]
  400c64:	79b9      	ldrb	r1, [r7, #6]
  400c66:	4c2b      	ldr	r4, [pc, #172]	; (400d14 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400c68:	47a0      	blx	r4
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x - offset_x,
  400c6a:	79fa      	ldrb	r2, [r7, #7]
  400c6c:	7bfb      	ldrb	r3, [r7, #15]
  400c6e:	1ad3      	subs	r3, r2, r3
  400c70:	b2d8      	uxtb	r0, r3
  400c72:	7bbb      	ldrb	r3, [r7, #14]
  400c74:	3301      	adds	r3, #1
  400c76:	b2da      	uxtb	r2, r3
  400c78:	793b      	ldrb	r3, [r7, #4]
  400c7a:	79b9      	ldrb	r1, [r7, #6]
  400c7c:	4c25      	ldr	r4, [pc, #148]	; (400d14 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400c7e:	47a0      	blx	r4
					y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT3) {
  400c80:	f897 3020 	ldrb.w	r3, [r7, #32]
  400c84:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400c88:	2b00      	cmp	r3, #0
  400c8a:	d015      	beq.n	400cb8 <gfx_mono_generic_draw_filled_circle+0x144>
			gfx_mono_draw_vertical_line(x + offset_y,
  400c8c:	79fa      	ldrb	r2, [r7, #7]
  400c8e:	7bbb      	ldrb	r3, [r7, #14]
  400c90:	4413      	add	r3, r2
  400c92:	b2d8      	uxtb	r0, r3
  400c94:	7bfb      	ldrb	r3, [r7, #15]
  400c96:	3301      	adds	r3, #1
  400c98:	b2da      	uxtb	r2, r3
  400c9a:	793b      	ldrb	r3, [r7, #4]
  400c9c:	79b9      	ldrb	r1, [r7, #6]
  400c9e:	4c1d      	ldr	r4, [pc, #116]	; (400d14 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400ca0:	47a0      	blx	r4
					y, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
  400ca2:	79fa      	ldrb	r2, [r7, #7]
  400ca4:	7bfb      	ldrb	r3, [r7, #15]
  400ca6:	4413      	add	r3, r2
  400ca8:	b2d8      	uxtb	r0, r3
  400caa:	7bbb      	ldrb	r3, [r7, #14]
  400cac:	3301      	adds	r3, #1
  400cae:	b2da      	uxtb	r2, r3
  400cb0:	793b      	ldrb	r3, [r7, #4]
  400cb2:	79b9      	ldrb	r1, [r7, #6]
  400cb4:	4c17      	ldr	r4, [pc, #92]	; (400d14 <gfx_mono_generic_draw_filled_circle+0x1a0>)
  400cb6:	47a0      	blx	r4
					y, offset_y + 1, color);
		}

		/* Update error value and step offset_y when required. */
		if (error < 0) {
  400cb8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
  400cbc:	2b00      	cmp	r3, #0
  400cbe:	da0a      	bge.n	400cd6 <gfx_mono_generic_draw_filled_circle+0x162>
			error += ((offset_x << 2) + 6);
  400cc0:	7bfb      	ldrb	r3, [r7, #15]
  400cc2:	b29b      	uxth	r3, r3
  400cc4:	009b      	lsls	r3, r3, #2
  400cc6:	b29a      	uxth	r2, r3
  400cc8:	89bb      	ldrh	r3, [r7, #12]
  400cca:	4413      	add	r3, r2
  400ccc:	b29b      	uxth	r3, r3
  400cce:	3306      	adds	r3, #6
  400cd0:	b29b      	uxth	r3, r3
  400cd2:	81bb      	strh	r3, [r7, #12]
  400cd4:	e010      	b.n	400cf8 <gfx_mono_generic_draw_filled_circle+0x184>
		} else {
			error += (((offset_x - offset_y) << 2) + 10);
  400cd6:	7bfb      	ldrb	r3, [r7, #15]
  400cd8:	b29a      	uxth	r2, r3
  400cda:	7bbb      	ldrb	r3, [r7, #14]
  400cdc:	b29b      	uxth	r3, r3
  400cde:	1ad3      	subs	r3, r2, r3
  400ce0:	b29b      	uxth	r3, r3
  400ce2:	009b      	lsls	r3, r3, #2
  400ce4:	b29a      	uxth	r2, r3
  400ce6:	89bb      	ldrh	r3, [r7, #12]
  400ce8:	4413      	add	r3, r2
  400cea:	b29b      	uxth	r3, r3
  400cec:	330a      	adds	r3, #10
  400cee:	b29b      	uxth	r3, r3
  400cf0:	81bb      	strh	r3, [r7, #12]
			--offset_y;
  400cf2:	7bbb      	ldrb	r3, [r7, #14]
  400cf4:	3b01      	subs	r3, #1
  400cf6:	73bb      	strb	r3, [r7, #14]
		}

		/* Next X. */
		++offset_x;
  400cf8:	7bfb      	ldrb	r3, [r7, #15]
  400cfa:	3301      	adds	r3, #1
  400cfc:	73fb      	strb	r3, [r7, #15]
	while (offset_x <= offset_y) {
  400cfe:	7bfa      	ldrb	r2, [r7, #15]
  400d00:	7bbb      	ldrb	r3, [r7, #14]
  400d02:	429a      	cmp	r2, r3
  400d04:	f67f af5c 	bls.w	400bc0 <gfx_mono_generic_draw_filled_circle+0x4c>
	}
}
  400d08:	3714      	adds	r7, #20
  400d0a:	46bd      	mov	sp, r7
  400d0c:	bd90      	pop	{r4, r7, pc}
  400d0e:	bf00      	nop
  400d10:	00400fb5 	.word	0x00400fb5
  400d14:	0040086d 	.word	0x0040086d

00400d18 <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  400d18:	b580      	push	{r7, lr}
  400d1a:	b086      	sub	sp, #24
  400d1c:	af00      	add	r7, sp, #0
  400d1e:	603b      	str	r3, [r7, #0]
  400d20:	4603      	mov	r3, r0
  400d22:	71fb      	strb	r3, [r7, #7]
  400d24:	460b      	mov	r3, r1
  400d26:	71bb      	strb	r3, [r7, #6]
  400d28:	4613      	mov	r3, r2
  400d2a:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  400d2c:	79bb      	ldrb	r3, [r7, #6]
  400d2e:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  400d30:	797b      	ldrb	r3, [r7, #5]
  400d32:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400d34:	683b      	ldr	r3, [r7, #0]
  400d36:	7a1b      	ldrb	r3, [r3, #8]
  400d38:	08db      	lsrs	r3, r3, #3
  400d3a:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400d3c:	683b      	ldr	r3, [r7, #0]
  400d3e:	7a1b      	ldrb	r3, [r3, #8]
  400d40:	f003 0307 	and.w	r3, r3, #7
  400d44:	b2db      	uxtb	r3, r3
  400d46:	2b00      	cmp	r3, #0
  400d48:	d002      	beq.n	400d50 <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  400d4a:	7cfb      	ldrb	r3, [r7, #19]
  400d4c:	3301      	adds	r3, #1
  400d4e:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  400d50:	7cfb      	ldrb	r3, [r7, #19]
  400d52:	b29a      	uxth	r2, r3
  400d54:	683b      	ldr	r3, [r7, #0]
  400d56:	7a5b      	ldrb	r3, [r3, #9]
  400d58:	b29b      	uxth	r3, r3
  400d5a:	fb12 f303 	smulbb	r3, r2, r3
  400d5e:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400d60:	79fb      	ldrb	r3, [r7, #7]
  400d62:	6839      	ldr	r1, [r7, #0]
  400d64:	7a89      	ldrb	r1, [r1, #10]
  400d66:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  400d68:	b29b      	uxth	r3, r3
  400d6a:	fb12 f303 	smulbb	r3, r2, r3
  400d6e:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400d70:	683b      	ldr	r3, [r7, #0]
  400d72:	685a      	ldr	r2, [r3, #4]
  400d74:	89bb      	ldrh	r3, [r7, #12]
  400d76:	4413      	add	r3, r2
  400d78:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  400d7a:	683b      	ldr	r3, [r7, #0]
  400d7c:	7a5b      	ldrb	r3, [r3, #9]
  400d7e:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400d80:	2300      	movs	r3, #0
  400d82:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400d84:	683b      	ldr	r3, [r7, #0]
  400d86:	7a1b      	ldrb	r3, [r3, #8]
  400d88:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  400d8a:	2300      	movs	r3, #0
  400d8c:	747b      	strb	r3, [r7, #17]
  400d8e:	e01e      	b.n	400dce <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400d90:	7c7b      	ldrb	r3, [r7, #17]
  400d92:	f003 0307 	and.w	r3, r3, #7
  400d96:	b2db      	uxtb	r3, r3
  400d98:	2b00      	cmp	r3, #0
  400d9a:	d105      	bne.n	400da8 <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400d9c:	697b      	ldr	r3, [r7, #20]
  400d9e:	781b      	ldrb	r3, [r3, #0]
  400da0:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  400da2:	697b      	ldr	r3, [r7, #20]
  400da4:	3301      	adds	r3, #1
  400da6:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  400da8:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400dac:	2b00      	cmp	r3, #0
  400dae:	da05      	bge.n	400dbc <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400db0:	7bf9      	ldrb	r1, [r7, #15]
  400db2:	7c3b      	ldrb	r3, [r7, #16]
  400db4:	2201      	movs	r2, #1
  400db6:	4618      	mov	r0, r3
  400db8:	4b0e      	ldr	r3, [pc, #56]	; (400df4 <gfx_mono_draw_char_progmem+0xdc>)
  400dba:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  400dbc:	7c3b      	ldrb	r3, [r7, #16]
  400dbe:	3301      	adds	r3, #1
  400dc0:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  400dc2:	7bbb      	ldrb	r3, [r7, #14]
  400dc4:	005b      	lsls	r3, r3, #1
  400dc6:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  400dc8:	7c7b      	ldrb	r3, [r7, #17]
  400dca:	3301      	adds	r3, #1
  400dcc:	747b      	strb	r3, [r7, #17]
  400dce:	7c7a      	ldrb	r2, [r7, #17]
  400dd0:	7afb      	ldrb	r3, [r7, #11]
  400dd2:	429a      	cmp	r2, r3
  400dd4:	d3dc      	bcc.n	400d90 <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  400dd6:	7bfb      	ldrb	r3, [r7, #15]
  400dd8:	3301      	adds	r3, #1
  400dda:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  400ddc:	79bb      	ldrb	r3, [r7, #6]
  400dde:	743b      	strb	r3, [r7, #16]
		rows_left--;
  400de0:	7cbb      	ldrb	r3, [r7, #18]
  400de2:	3b01      	subs	r3, #1
  400de4:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  400de6:	7cbb      	ldrb	r3, [r7, #18]
  400de8:	2b00      	cmp	r3, #0
  400dea:	d1c9      	bne.n	400d80 <gfx_mono_draw_char_progmem+0x68>
}
  400dec:	bf00      	nop
  400dee:	3718      	adds	r7, #24
  400df0:	46bd      	mov	sp, r7
  400df2:	bd80      	pop	{r7, pc}
  400df4:	00400fb5 	.word	0x00400fb5

00400df8 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400df8:	b590      	push	{r4, r7, lr}
  400dfa:	b085      	sub	sp, #20
  400dfc:	af02      	add	r7, sp, #8
  400dfe:	603b      	str	r3, [r7, #0]
  400e00:	4603      	mov	r3, r0
  400e02:	71fb      	strb	r3, [r7, #7]
  400e04:	460b      	mov	r3, r1
  400e06:	71bb      	strb	r3, [r7, #6]
  400e08:	4613      	mov	r3, r2
  400e0a:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400e0c:	683b      	ldr	r3, [r7, #0]
  400e0e:	7a1a      	ldrb	r2, [r3, #8]
  400e10:	683b      	ldr	r3, [r7, #0]
  400e12:	7a5c      	ldrb	r4, [r3, #9]
  400e14:	7979      	ldrb	r1, [r7, #5]
  400e16:	79b8      	ldrb	r0, [r7, #6]
  400e18:	2300      	movs	r3, #0
  400e1a:	9300      	str	r3, [sp, #0]
  400e1c:	4623      	mov	r3, r4
  400e1e:	4c09      	ldr	r4, [pc, #36]	; (400e44 <gfx_mono_draw_char+0x4c>)
  400e20:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  400e22:	683b      	ldr	r3, [r7, #0]
  400e24:	781b      	ldrb	r3, [r3, #0]
  400e26:	2b00      	cmp	r3, #0
  400e28:	d000      	beq.n	400e2c <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  400e2a:	e006      	b.n	400e3a <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  400e2c:	797a      	ldrb	r2, [r7, #5]
  400e2e:	79b9      	ldrb	r1, [r7, #6]
  400e30:	79f8      	ldrb	r0, [r7, #7]
  400e32:	683b      	ldr	r3, [r7, #0]
  400e34:	4c04      	ldr	r4, [pc, #16]	; (400e48 <gfx_mono_draw_char+0x50>)
  400e36:	47a0      	blx	r4
		break;
  400e38:	bf00      	nop
	}
}
  400e3a:	bf00      	nop
  400e3c:	370c      	adds	r7, #12
  400e3e:	46bd      	mov	sp, r7
  400e40:	bd90      	pop	{r4, r7, pc}
  400e42:	bf00      	nop
  400e44:	00400b25 	.word	0x00400b25
  400e48:	00400d19 	.word	0x00400d19

00400e4c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400e4c:	b590      	push	{r4, r7, lr}
  400e4e:	b087      	sub	sp, #28
  400e50:	af00      	add	r7, sp, #0
  400e52:	60f8      	str	r0, [r7, #12]
  400e54:	607b      	str	r3, [r7, #4]
  400e56:	460b      	mov	r3, r1
  400e58:	72fb      	strb	r3, [r7, #11]
  400e5a:	4613      	mov	r3, r2
  400e5c:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  400e5e:	7afb      	ldrb	r3, [r7, #11]
  400e60:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400e62:	68fb      	ldr	r3, [r7, #12]
  400e64:	781b      	ldrb	r3, [r3, #0]
  400e66:	2b0a      	cmp	r3, #10
  400e68:	d109      	bne.n	400e7e <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  400e6a:	7dfb      	ldrb	r3, [r7, #23]
  400e6c:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  400e6e:	687b      	ldr	r3, [r7, #4]
  400e70:	7a5a      	ldrb	r2, [r3, #9]
  400e72:	7abb      	ldrb	r3, [r7, #10]
  400e74:	4413      	add	r3, r2
  400e76:	b2db      	uxtb	r3, r3
  400e78:	3301      	adds	r3, #1
  400e7a:	72bb      	strb	r3, [r7, #10]
  400e7c:	e00f      	b.n	400e9e <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  400e7e:	68fb      	ldr	r3, [r7, #12]
  400e80:	781b      	ldrb	r3, [r3, #0]
  400e82:	2b0d      	cmp	r3, #13
  400e84:	d00b      	beq.n	400e9e <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400e86:	68fb      	ldr	r3, [r7, #12]
  400e88:	7818      	ldrb	r0, [r3, #0]
  400e8a:	7aba      	ldrb	r2, [r7, #10]
  400e8c:	7af9      	ldrb	r1, [r7, #11]
  400e8e:	687b      	ldr	r3, [r7, #4]
  400e90:	4c08      	ldr	r4, [pc, #32]	; (400eb4 <gfx_mono_draw_string+0x68>)
  400e92:	47a0      	blx	r4
			x += font->width;
  400e94:	687b      	ldr	r3, [r7, #4]
  400e96:	7a1a      	ldrb	r2, [r3, #8]
  400e98:	7afb      	ldrb	r3, [r7, #11]
  400e9a:	4413      	add	r3, r2
  400e9c:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  400e9e:	68fb      	ldr	r3, [r7, #12]
  400ea0:	3301      	adds	r3, #1
  400ea2:	60fb      	str	r3, [r7, #12]
  400ea4:	68fb      	ldr	r3, [r7, #12]
  400ea6:	781b      	ldrb	r3, [r3, #0]
  400ea8:	2b00      	cmp	r3, #0
  400eaa:	d1da      	bne.n	400e62 <gfx_mono_draw_string+0x16>
}
  400eac:	bf00      	nop
  400eae:	371c      	adds	r7, #28
  400eb0:	46bd      	mov	sp, r7
  400eb2:	bd90      	pop	{r4, r7, pc}
  400eb4:	00400df9 	.word	0x00400df9

00400eb8 <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  400eb8:	b580      	push	{r7, lr}
  400eba:	b082      	sub	sp, #8
  400ebc:	af00      	add	r7, sp, #0
  400ebe:	4603      	mov	r3, r0
  400ec0:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400ec2:	79fb      	ldrb	r3, [r7, #7]
  400ec4:	f003 030f 	and.w	r3, r3, #15
  400ec8:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400eca:	79fb      	ldrb	r3, [r7, #7]
  400ecc:	f063 034f 	orn	r3, r3, #79	; 0x4f
  400ed0:	b2db      	uxtb	r3, r3
  400ed2:	4618      	mov	r0, r3
  400ed4:	4b02      	ldr	r3, [pc, #8]	; (400ee0 <ssd1306_set_page_address+0x28>)
  400ed6:	4798      	blx	r3
	
}
  400ed8:	bf00      	nop
  400eda:	3708      	adds	r7, #8
  400edc:	46bd      	mov	sp, r7
  400ede:	bd80      	pop	{r7, pc}
  400ee0:	00401841 	.word	0x00401841

00400ee4 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  400ee4:	b580      	push	{r7, lr}
  400ee6:	b082      	sub	sp, #8
  400ee8:	af00      	add	r7, sp, #0
  400eea:	4603      	mov	r3, r0
  400eec:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  400eee:	79fb      	ldrb	r3, [r7, #7]
  400ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400ef4:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400ef6:	79fb      	ldrb	r3, [r7, #7]
  400ef8:	091b      	lsrs	r3, r3, #4
  400efa:	b2db      	uxtb	r3, r3
  400efc:	f043 0310 	orr.w	r3, r3, #16
  400f00:	b2db      	uxtb	r3, r3
  400f02:	4618      	mov	r0, r3
  400f04:	4b06      	ldr	r3, [pc, #24]	; (400f20 <ssd1306_set_column_address+0x3c>)
  400f06:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400f08:	79fb      	ldrb	r3, [r7, #7]
  400f0a:	f003 030f 	and.w	r3, r3, #15
  400f0e:	b2db      	uxtb	r3, r3
  400f10:	4618      	mov	r0, r3
  400f12:	4b03      	ldr	r3, [pc, #12]	; (400f20 <ssd1306_set_column_address+0x3c>)
  400f14:	4798      	blx	r3
}
  400f16:	bf00      	nop
  400f18:	3708      	adds	r7, #8
  400f1a:	46bd      	mov	sp, r7
  400f1c:	bd80      	pop	{r7, pc}
  400f1e:	bf00      	nop
  400f20:	00401841 	.word	0x00401841

00400f24 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400f24:	b580      	push	{r7, lr}
  400f26:	b082      	sub	sp, #8
  400f28:	af00      	add	r7, sp, #0
  400f2a:	4603      	mov	r3, r0
  400f2c:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  400f2e:	79fb      	ldrb	r3, [r7, #7]
  400f30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400f34:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400f36:	79fb      	ldrb	r3, [r7, #7]
  400f38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400f3c:	b2db      	uxtb	r3, r3
  400f3e:	4618      	mov	r0, r3
  400f40:	4b02      	ldr	r3, [pc, #8]	; (400f4c <ssd1306_set_display_start_line_address+0x28>)
  400f42:	4798      	blx	r3
}
  400f44:	bf00      	nop
  400f46:	3708      	adds	r7, #8
  400f48:	46bd      	mov	sp, r7
  400f4a:	bd80      	pop	{r7, pc}
  400f4c:	00401841 	.word	0x00401841

00400f50 <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400f50:	b590      	push	{r4, r7, lr}
  400f52:	b083      	sub	sp, #12
  400f54:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400f56:	4812      	ldr	r0, [pc, #72]	; (400fa0 <gfx_mono_ssd1306_init+0x50>)
  400f58:	4b12      	ldr	r3, [pc, #72]	; (400fa4 <gfx_mono_ssd1306_init+0x54>)
  400f5a:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  400f5c:	4b12      	ldr	r3, [pc, #72]	; (400fa8 <gfx_mono_ssd1306_init+0x58>)
  400f5e:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400f60:	2000      	movs	r0, #0
  400f62:	4b12      	ldr	r3, [pc, #72]	; (400fac <gfx_mono_ssd1306_init+0x5c>)
  400f64:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400f66:	2300      	movs	r3, #0
  400f68:	71fb      	strb	r3, [r7, #7]
  400f6a:	e012      	b.n	400f92 <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400f6c:	2300      	movs	r3, #0
  400f6e:	71bb      	strb	r3, [r7, #6]
  400f70:	e008      	b.n	400f84 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400f72:	79b9      	ldrb	r1, [r7, #6]
  400f74:	79f8      	ldrb	r0, [r7, #7]
  400f76:	2301      	movs	r3, #1
  400f78:	2200      	movs	r2, #0
  400f7a:	4c0d      	ldr	r4, [pc, #52]	; (400fb0 <gfx_mono_ssd1306_init+0x60>)
  400f7c:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400f7e:	79bb      	ldrb	r3, [r7, #6]
  400f80:	3301      	adds	r3, #1
  400f82:	71bb      	strb	r3, [r7, #6]
  400f84:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400f88:	2b00      	cmp	r3, #0
  400f8a:	daf2      	bge.n	400f72 <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400f8c:	79fb      	ldrb	r3, [r7, #7]
  400f8e:	3301      	adds	r3, #1
  400f90:	71fb      	strb	r3, [r7, #7]
  400f92:	79fb      	ldrb	r3, [r7, #7]
  400f94:	2b03      	cmp	r3, #3
  400f96:	d9e9      	bls.n	400f6c <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400f98:	bf00      	nop
  400f9a:	370c      	adds	r7, #12
  400f9c:	46bd      	mov	sp, r7
  400f9e:	bd90      	pop	{r4, r7, pc}
  400fa0:	204009fc 	.word	0x204009fc
  400fa4:	004006b1 	.word	0x004006b1
  400fa8:	00401791 	.word	0x00401791
  400fac:	00400f25 	.word	0x00400f25
  400fb0:	00401051 	.word	0x00401051

00400fb4 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  400fb4:	b590      	push	{r4, r7, lr}
  400fb6:	b085      	sub	sp, #20
  400fb8:	af00      	add	r7, sp, #0
  400fba:	4603      	mov	r3, r0
  400fbc:	71fb      	strb	r3, [r7, #7]
  400fbe:	460b      	mov	r3, r1
  400fc0:	71bb      	strb	r3, [r7, #6]
  400fc2:	4613      	mov	r3, r2
  400fc4:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400fca:	2b00      	cmp	r3, #0
  400fcc:	db38      	blt.n	401040 <gfx_mono_ssd1306_draw_pixel+0x8c>
  400fce:	79bb      	ldrb	r3, [r7, #6]
  400fd0:	2b1f      	cmp	r3, #31
  400fd2:	d835      	bhi.n	401040 <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400fd4:	79bb      	ldrb	r3, [r7, #6]
  400fd6:	08db      	lsrs	r3, r3, #3
  400fd8:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  400fda:	79ba      	ldrb	r2, [r7, #6]
  400fdc:	7bbb      	ldrb	r3, [r7, #14]
  400fde:	00db      	lsls	r3, r3, #3
  400fe0:	1ad3      	subs	r3, r2, r3
  400fe2:	2201      	movs	r2, #1
  400fe4:	fa02 f303 	lsl.w	r3, r2, r3
  400fe8:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  400fea:	79fa      	ldrb	r2, [r7, #7]
  400fec:	7bbb      	ldrb	r3, [r7, #14]
  400fee:	4611      	mov	r1, r2
  400ff0:	4618      	mov	r0, r3
  400ff2:	4b15      	ldr	r3, [pc, #84]	; (401048 <gfx_mono_ssd1306_draw_pixel+0x94>)
  400ff4:	4798      	blx	r3
  400ff6:	4603      	mov	r3, r0
  400ff8:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  400ffa:	797b      	ldrb	r3, [r7, #5]
  400ffc:	2b01      	cmp	r3, #1
  400ffe:	d004      	beq.n	40100a <gfx_mono_ssd1306_draw_pixel+0x56>
  401000:	2b02      	cmp	r3, #2
  401002:	d011      	beq.n	401028 <gfx_mono_ssd1306_draw_pixel+0x74>
  401004:	2b00      	cmp	r3, #0
  401006:	d005      	beq.n	401014 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  401008:	e013      	b.n	401032 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  40100a:	7bfa      	ldrb	r2, [r7, #15]
  40100c:	7b7b      	ldrb	r3, [r7, #13]
  40100e:	4313      	orrs	r3, r2
  401010:	73fb      	strb	r3, [r7, #15]
		break;
  401012:	e00e      	b.n	401032 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  401014:	f997 300d 	ldrsb.w	r3, [r7, #13]
  401018:	43db      	mvns	r3, r3
  40101a:	b25a      	sxtb	r2, r3
  40101c:	f997 300f 	ldrsb.w	r3, [r7, #15]
  401020:	4013      	ands	r3, r2
  401022:	b25b      	sxtb	r3, r3
  401024:	73fb      	strb	r3, [r7, #15]
		break;
  401026:	e004      	b.n	401032 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  401028:	7bfa      	ldrb	r2, [r7, #15]
  40102a:	7b7b      	ldrb	r3, [r7, #13]
  40102c:	4053      	eors	r3, r2
  40102e:	73fb      	strb	r3, [r7, #15]
		break;
  401030:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  401032:	7bfa      	ldrb	r2, [r7, #15]
  401034:	79f9      	ldrb	r1, [r7, #7]
  401036:	7bb8      	ldrb	r0, [r7, #14]
  401038:	2300      	movs	r3, #0
  40103a:	4c04      	ldr	r4, [pc, #16]	; (40104c <gfx_mono_ssd1306_draw_pixel+0x98>)
  40103c:	47a0      	blx	r4
  40103e:	e000      	b.n	401042 <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  401040:	bf00      	nop
}
  401042:	3714      	adds	r7, #20
  401044:	46bd      	mov	sp, r7
  401046:	bd90      	pop	{r4, r7, pc}
  401048:	004010d5 	.word	0x004010d5
  40104c:	00401051 	.word	0x00401051

00401050 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  401050:	b590      	push	{r4, r7, lr}
  401052:	b083      	sub	sp, #12
  401054:	af00      	add	r7, sp, #0
  401056:	4604      	mov	r4, r0
  401058:	4608      	mov	r0, r1
  40105a:	4611      	mov	r1, r2
  40105c:	461a      	mov	r2, r3
  40105e:	4623      	mov	r3, r4
  401060:	71fb      	strb	r3, [r7, #7]
  401062:	4603      	mov	r3, r0
  401064:	71bb      	strb	r3, [r7, #6]
  401066:	460b      	mov	r3, r1
  401068:	717b      	strb	r3, [r7, #5]
  40106a:	4613      	mov	r3, r2
  40106c:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40106e:	793b      	ldrb	r3, [r7, #4]
  401070:	f083 0301 	eor.w	r3, r3, #1
  401074:	b2db      	uxtb	r3, r3
  401076:	2b00      	cmp	r3, #0
  401078:	d00a      	beq.n	401090 <gfx_mono_ssd1306_put_byte+0x40>
  40107a:	79ba      	ldrb	r2, [r7, #6]
  40107c:	79fb      	ldrb	r3, [r7, #7]
  40107e:	4611      	mov	r1, r2
  401080:	4618      	mov	r0, r3
  401082:	4b0f      	ldr	r3, [pc, #60]	; (4010c0 <gfx_mono_ssd1306_put_byte+0x70>)
  401084:	4798      	blx	r3
  401086:	4603      	mov	r3, r0
  401088:	461a      	mov	r2, r3
  40108a:	797b      	ldrb	r3, [r7, #5]
  40108c:	4293      	cmp	r3, r2
  40108e:	d012      	beq.n	4010b6 <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  401090:	797a      	ldrb	r2, [r7, #5]
  401092:	79b9      	ldrb	r1, [r7, #6]
  401094:	79fb      	ldrb	r3, [r7, #7]
  401096:	4618      	mov	r0, r3
  401098:	4b0a      	ldr	r3, [pc, #40]	; (4010c4 <gfx_mono_ssd1306_put_byte+0x74>)
  40109a:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  40109c:	79fb      	ldrb	r3, [r7, #7]
  40109e:	4618      	mov	r0, r3
  4010a0:	4b09      	ldr	r3, [pc, #36]	; (4010c8 <gfx_mono_ssd1306_put_byte+0x78>)
  4010a2:	4798      	blx	r3
	ssd1306_set_column_address(column);
  4010a4:	79bb      	ldrb	r3, [r7, #6]
  4010a6:	4618      	mov	r0, r3
  4010a8:	4b08      	ldr	r3, [pc, #32]	; (4010cc <gfx_mono_ssd1306_put_byte+0x7c>)
  4010aa:	4798      	blx	r3

	ssd1306_write_data(data);
  4010ac:	797b      	ldrb	r3, [r7, #5]
  4010ae:	4618      	mov	r0, r3
  4010b0:	4b07      	ldr	r3, [pc, #28]	; (4010d0 <gfx_mono_ssd1306_put_byte+0x80>)
  4010b2:	4798      	blx	r3
  4010b4:	e000      	b.n	4010b8 <gfx_mono_ssd1306_put_byte+0x68>
		return;
  4010b6:	bf00      	nop
}
  4010b8:	370c      	adds	r7, #12
  4010ba:	46bd      	mov	sp, r7
  4010bc:	bd90      	pop	{r4, r7, pc}
  4010be:	bf00      	nop
  4010c0:	00400709 	.word	0x00400709
  4010c4:	004006d1 	.word	0x004006d1
  4010c8:	00400eb9 	.word	0x00400eb9
  4010cc:	00400ee5 	.word	0x00400ee5
  4010d0:	004018e5 	.word	0x004018e5

004010d4 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  4010d4:	b580      	push	{r7, lr}
  4010d6:	b082      	sub	sp, #8
  4010d8:	af00      	add	r7, sp, #0
  4010da:	4603      	mov	r3, r0
  4010dc:	460a      	mov	r2, r1
  4010de:	71fb      	strb	r3, [r7, #7]
  4010e0:	4613      	mov	r3, r2
  4010e2:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  4010e4:	79ba      	ldrb	r2, [r7, #6]
  4010e6:	79fb      	ldrb	r3, [r7, #7]
  4010e8:	4611      	mov	r1, r2
  4010ea:	4618      	mov	r0, r3
  4010ec:	4b03      	ldr	r3, [pc, #12]	; (4010fc <gfx_mono_ssd1306_get_byte+0x28>)
  4010ee:	4798      	blx	r3
  4010f0:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4010f2:	4618      	mov	r0, r3
  4010f4:	3708      	adds	r7, #8
  4010f6:	46bd      	mov	sp, r7
  4010f8:	bd80      	pop	{r7, pc}
  4010fa:	bf00      	nop
  4010fc:	00400709 	.word	0x00400709

00401100 <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  401100:	b590      	push	{r4, r7, lr}
  401102:	b085      	sub	sp, #20
  401104:	af00      	add	r7, sp, #0
  401106:	4604      	mov	r4, r0
  401108:	4608      	mov	r0, r1
  40110a:	4611      	mov	r1, r2
  40110c:	461a      	mov	r2, r3
  40110e:	4623      	mov	r3, r4
  401110:	71fb      	strb	r3, [r7, #7]
  401112:	4603      	mov	r3, r0
  401114:	71bb      	strb	r3, [r7, #6]
  401116:	460b      	mov	r3, r1
  401118:	717b      	strb	r3, [r7, #5]
  40111a:	4613      	mov	r3, r2
  40111c:	713b      	strb	r3, [r7, #4]
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);
  40111e:	79ba      	ldrb	r2, [r7, #6]
  401120:	79fb      	ldrb	r3, [r7, #7]
  401122:	4611      	mov	r1, r2
  401124:	4618      	mov	r0, r3
  401126:	4b15      	ldr	r3, [pc, #84]	; (40117c <gfx_mono_ssd1306_mask_byte+0x7c>)
  401128:	4798      	blx	r3
  40112a:	4603      	mov	r3, r0
  40112c:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  40112e:	793b      	ldrb	r3, [r7, #4]
  401130:	2b01      	cmp	r3, #1
  401132:	d004      	beq.n	40113e <gfx_mono_ssd1306_mask_byte+0x3e>
  401134:	2b02      	cmp	r3, #2
  401136:	d011      	beq.n	40115c <gfx_mono_ssd1306_mask_byte+0x5c>
  401138:	2b00      	cmp	r3, #0
  40113a:	d005      	beq.n	401148 <gfx_mono_ssd1306_mask_byte+0x48>
	case GFX_PIXEL_XOR:
		temp ^= pixel_mask;
		break;

	default:
		break;
  40113c:	e013      	b.n	401166 <gfx_mono_ssd1306_mask_byte+0x66>
		temp |= pixel_mask;
  40113e:	7bfa      	ldrb	r2, [r7, #15]
  401140:	797b      	ldrb	r3, [r7, #5]
  401142:	4313      	orrs	r3, r2
  401144:	73fb      	strb	r3, [r7, #15]
		break;
  401146:	e00e      	b.n	401166 <gfx_mono_ssd1306_mask_byte+0x66>
		temp &= ~pixel_mask;
  401148:	f997 3005 	ldrsb.w	r3, [r7, #5]
  40114c:	43db      	mvns	r3, r3
  40114e:	b25a      	sxtb	r2, r3
  401150:	f997 300f 	ldrsb.w	r3, [r7, #15]
  401154:	4013      	ands	r3, r2
  401156:	b25b      	sxtb	r3, r3
  401158:	73fb      	strb	r3, [r7, #15]
		break;
  40115a:	e004      	b.n	401166 <gfx_mono_ssd1306_mask_byte+0x66>
		temp ^= pixel_mask;
  40115c:	7bfa      	ldrb	r2, [r7, #15]
  40115e:	797b      	ldrb	r3, [r7, #5]
  401160:	4053      	eors	r3, r2
  401162:	73fb      	strb	r3, [r7, #15]
		break;
  401164:	bf00      	nop
	}

	gfx_mono_put_byte(page, column, temp);
  401166:	7bfa      	ldrb	r2, [r7, #15]
  401168:	79b9      	ldrb	r1, [r7, #6]
  40116a:	79f8      	ldrb	r0, [r7, #7]
  40116c:	2300      	movs	r3, #0
  40116e:	4c04      	ldr	r4, [pc, #16]	; (401180 <gfx_mono_ssd1306_mask_byte+0x80>)
  401170:	47a0      	blx	r4
}
  401172:	bf00      	nop
  401174:	3714      	adds	r7, #20
  401176:	46bd      	mov	sp, r7
  401178:	bd90      	pop	{r4, r7, pc}
  40117a:	bf00      	nop
  40117c:	004010d5 	.word	0x004010d5
  401180:	00401051 	.word	0x00401051

00401184 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401184:	b480      	push	{r7}
  401186:	b083      	sub	sp, #12
  401188:	af00      	add	r7, sp, #0
  40118a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40118c:	687b      	ldr	r3, [r7, #4]
  40118e:	2b07      	cmp	r3, #7
  401190:	d825      	bhi.n	4011de <osc_get_rate+0x5a>
  401192:	a201      	add	r2, pc, #4	; (adr r2, 401198 <osc_get_rate+0x14>)
  401194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401198:	004011b9 	.word	0x004011b9
  40119c:	004011bf 	.word	0x004011bf
  4011a0:	004011c5 	.word	0x004011c5
  4011a4:	004011cb 	.word	0x004011cb
  4011a8:	004011cf 	.word	0x004011cf
  4011ac:	004011d3 	.word	0x004011d3
  4011b0:	004011d7 	.word	0x004011d7
  4011b4:	004011db 	.word	0x004011db
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4011b8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4011bc:	e010      	b.n	4011e0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4011be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4011c2:	e00d      	b.n	4011e0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4011c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4011c8:	e00a      	b.n	4011e0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4011ca:	4b08      	ldr	r3, [pc, #32]	; (4011ec <osc_get_rate+0x68>)
  4011cc:	e008      	b.n	4011e0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4011ce:	4b08      	ldr	r3, [pc, #32]	; (4011f0 <osc_get_rate+0x6c>)
  4011d0:	e006      	b.n	4011e0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4011d2:	4b08      	ldr	r3, [pc, #32]	; (4011f4 <osc_get_rate+0x70>)
  4011d4:	e004      	b.n	4011e0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4011d6:	4b07      	ldr	r3, [pc, #28]	; (4011f4 <osc_get_rate+0x70>)
  4011d8:	e002      	b.n	4011e0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4011da:	4b06      	ldr	r3, [pc, #24]	; (4011f4 <osc_get_rate+0x70>)
  4011dc:	e000      	b.n	4011e0 <osc_get_rate+0x5c>
	}

	return 0;
  4011de:	2300      	movs	r3, #0
}
  4011e0:	4618      	mov	r0, r3
  4011e2:	370c      	adds	r7, #12
  4011e4:	46bd      	mov	sp, r7
  4011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011ea:	4770      	bx	lr
  4011ec:	003d0900 	.word	0x003d0900
  4011f0:	007a1200 	.word	0x007a1200
  4011f4:	00b71b00 	.word	0x00b71b00

004011f8 <sysclk_get_main_hz>:
{
  4011f8:	b580      	push	{r7, lr}
  4011fa:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4011fc:	2006      	movs	r0, #6
  4011fe:	4b05      	ldr	r3, [pc, #20]	; (401214 <sysclk_get_main_hz+0x1c>)
  401200:	4798      	blx	r3
  401202:	4602      	mov	r2, r0
  401204:	4613      	mov	r3, r2
  401206:	009b      	lsls	r3, r3, #2
  401208:	4413      	add	r3, r2
  40120a:	009a      	lsls	r2, r3, #2
  40120c:	4413      	add	r3, r2
}
  40120e:	4618      	mov	r0, r3
  401210:	bd80      	pop	{r7, pc}
  401212:	bf00      	nop
  401214:	00401185 	.word	0x00401185

00401218 <sysclk_get_cpu_hz>:
{
  401218:	b580      	push	{r7, lr}
  40121a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40121c:	4b02      	ldr	r3, [pc, #8]	; (401228 <sysclk_get_cpu_hz+0x10>)
  40121e:	4798      	blx	r3
  401220:	4603      	mov	r3, r0
}
  401222:	4618      	mov	r0, r3
  401224:	bd80      	pop	{r7, pc}
  401226:	bf00      	nop
  401228:	004011f9 	.word	0x004011f9

0040122c <sysclk_get_peripheral_hz>:
{
  40122c:	b580      	push	{r7, lr}
  40122e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401230:	4b02      	ldr	r3, [pc, #8]	; (40123c <sysclk_get_peripheral_hz+0x10>)
  401232:	4798      	blx	r3
  401234:	4603      	mov	r3, r0
  401236:	085b      	lsrs	r3, r3, #1
}
  401238:	4618      	mov	r0, r3
  40123a:	bd80      	pop	{r7, pc}
  40123c:	004011f9 	.word	0x004011f9

00401240 <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  401240:	b480      	push	{r7}
  401242:	b089      	sub	sp, #36	; 0x24
  401244:	af00      	add	r7, sp, #0
  401246:	6078      	str	r0, [r7, #4]
  401248:	687b      	ldr	r3, [r7, #4]
  40124a:	61fb      	str	r3, [r7, #28]
  40124c:	69fb      	ldr	r3, [r7, #28]
  40124e:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  401250:	69bb      	ldr	r3, [r7, #24]
  401252:	095a      	lsrs	r2, r3, #5
  401254:	69fb      	ldr	r3, [r7, #28]
  401256:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401258:	697b      	ldr	r3, [r7, #20]
  40125a:	f003 031f 	and.w	r3, r3, #31
  40125e:	2101      	movs	r1, #1
  401260:	fa01 f303 	lsl.w	r3, r1, r3
  401264:	613a      	str	r2, [r7, #16]
  401266:	60fb      	str	r3, [r7, #12]
  401268:	693b      	ldr	r3, [r7, #16]
  40126a:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40126c:	68ba      	ldr	r2, [r7, #8]
  40126e:	4b06      	ldr	r3, [pc, #24]	; (401288 <ioport_enable_pin+0x48>)
  401270:	4413      	add	r3, r2
  401272:	025b      	lsls	r3, r3, #9
  401274:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  401276:	68fb      	ldr	r3, [r7, #12]
  401278:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  40127a:	bf00      	nop
  40127c:	3724      	adds	r7, #36	; 0x24
  40127e:	46bd      	mov	sp, r7
  401280:	f85d 7b04 	ldr.w	r7, [sp], #4
  401284:	4770      	bx	lr
  401286:	bf00      	nop
  401288:	00200707 	.word	0x00200707

0040128c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  40128c:	b480      	push	{r7}
  40128e:	b08d      	sub	sp, #52	; 0x34
  401290:	af00      	add	r7, sp, #0
  401292:	6078      	str	r0, [r7, #4]
  401294:	6039      	str	r1, [r7, #0]
  401296:	687b      	ldr	r3, [r7, #4]
  401298:	62fb      	str	r3, [r7, #44]	; 0x2c
  40129a:	683b      	ldr	r3, [r7, #0]
  40129c:	62bb      	str	r3, [r7, #40]	; 0x28
  40129e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4012a0:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4012a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4012a4:	095a      	lsrs	r2, r3, #5
  4012a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4012a8:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4012aa:	6a3b      	ldr	r3, [r7, #32]
  4012ac:	f003 031f 	and.w	r3, r3, #31
  4012b0:	2101      	movs	r1, #1
  4012b2:	fa01 f303 	lsl.w	r3, r1, r3
  4012b6:	61fa      	str	r2, [r7, #28]
  4012b8:	61bb      	str	r3, [r7, #24]
  4012ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4012bc:	617b      	str	r3, [r7, #20]
  4012be:	69fb      	ldr	r3, [r7, #28]
  4012c0:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4012c2:	693a      	ldr	r2, [r7, #16]
  4012c4:	4b37      	ldr	r3, [pc, #220]	; (4013a4 <ioport_set_pin_mode+0x118>)
  4012c6:	4413      	add	r3, r2
  4012c8:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4012ca:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4012cc:	697b      	ldr	r3, [r7, #20]
  4012ce:	f003 0308 	and.w	r3, r3, #8
  4012d2:	2b00      	cmp	r3, #0
  4012d4:	d003      	beq.n	4012de <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  4012d6:	68fb      	ldr	r3, [r7, #12]
  4012d8:	69ba      	ldr	r2, [r7, #24]
  4012da:	665a      	str	r2, [r3, #100]	; 0x64
  4012dc:	e002      	b.n	4012e4 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  4012de:	68fb      	ldr	r3, [r7, #12]
  4012e0:	69ba      	ldr	r2, [r7, #24]
  4012e2:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  4012e4:	697b      	ldr	r3, [r7, #20]
  4012e6:	f003 0310 	and.w	r3, r3, #16
  4012ea:	2b00      	cmp	r3, #0
  4012ec:	d004      	beq.n	4012f8 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  4012ee:	68fb      	ldr	r3, [r7, #12]
  4012f0:	69ba      	ldr	r2, [r7, #24]
  4012f2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  4012f6:	e003      	b.n	401300 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  4012f8:	68fb      	ldr	r3, [r7, #12]
  4012fa:	69ba      	ldr	r2, [r7, #24]
  4012fc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401300:	697b      	ldr	r3, [r7, #20]
  401302:	f003 0320 	and.w	r3, r3, #32
  401306:	2b00      	cmp	r3, #0
  401308:	d003      	beq.n	401312 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  40130a:	68fb      	ldr	r3, [r7, #12]
  40130c:	69ba      	ldr	r2, [r7, #24]
  40130e:	651a      	str	r2, [r3, #80]	; 0x50
  401310:	e002      	b.n	401318 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  401312:	68fb      	ldr	r3, [r7, #12]
  401314:	69ba      	ldr	r2, [r7, #24]
  401316:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401318:	697b      	ldr	r3, [r7, #20]
  40131a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  40131e:	2b00      	cmp	r3, #0
  401320:	d003      	beq.n	40132a <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401322:	68fb      	ldr	r3, [r7, #12]
  401324:	69ba      	ldr	r2, [r7, #24]
  401326:	621a      	str	r2, [r3, #32]
  401328:	e002      	b.n	401330 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  40132a:	68fb      	ldr	r3, [r7, #12]
  40132c:	69ba      	ldr	r2, [r7, #24]
  40132e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  401330:	697b      	ldr	r3, [r7, #20]
  401332:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401336:	2b00      	cmp	r3, #0
  401338:	d004      	beq.n	401344 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40133a:	68fb      	ldr	r3, [r7, #12]
  40133c:	69ba      	ldr	r2, [r7, #24]
  40133e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401342:	e003      	b.n	40134c <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401344:	68fb      	ldr	r3, [r7, #12]
  401346:	69ba      	ldr	r2, [r7, #24]
  401348:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  40134c:	697b      	ldr	r3, [r7, #20]
  40134e:	f003 0301 	and.w	r3, r3, #1
  401352:	2b00      	cmp	r3, #0
  401354:	d006      	beq.n	401364 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401356:	68fb      	ldr	r3, [r7, #12]
  401358:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40135a:	69bb      	ldr	r3, [r7, #24]
  40135c:	431a      	orrs	r2, r3
  40135e:	68fb      	ldr	r3, [r7, #12]
  401360:	671a      	str	r2, [r3, #112]	; 0x70
  401362:	e006      	b.n	401372 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401364:	68fb      	ldr	r3, [r7, #12]
  401366:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401368:	69bb      	ldr	r3, [r7, #24]
  40136a:	43db      	mvns	r3, r3
  40136c:	401a      	ands	r2, r3
  40136e:	68fb      	ldr	r3, [r7, #12]
  401370:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  401372:	697b      	ldr	r3, [r7, #20]
  401374:	f003 0302 	and.w	r3, r3, #2
  401378:	2b00      	cmp	r3, #0
  40137a:	d006      	beq.n	40138a <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  40137c:	68fb      	ldr	r3, [r7, #12]
  40137e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401380:	69bb      	ldr	r3, [r7, #24]
  401382:	431a      	orrs	r2, r3
  401384:	68fb      	ldr	r3, [r7, #12]
  401386:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  401388:	e006      	b.n	401398 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40138a:	68fb      	ldr	r3, [r7, #12]
  40138c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40138e:	69bb      	ldr	r3, [r7, #24]
  401390:	43db      	mvns	r3, r3
  401392:	401a      	ands	r2, r3
  401394:	68fb      	ldr	r3, [r7, #12]
  401396:	675a      	str	r2, [r3, #116]	; 0x74
  401398:	bf00      	nop
  40139a:	3734      	adds	r7, #52	; 0x34
  40139c:	46bd      	mov	sp, r7
  40139e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013a2:	4770      	bx	lr
  4013a4:	00200707 	.word	0x00200707

004013a8 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4013a8:	b480      	push	{r7}
  4013aa:	b08d      	sub	sp, #52	; 0x34
  4013ac:	af00      	add	r7, sp, #0
  4013ae:	6078      	str	r0, [r7, #4]
  4013b0:	460b      	mov	r3, r1
  4013b2:	70fb      	strb	r3, [r7, #3]
  4013b4:	687b      	ldr	r3, [r7, #4]
  4013b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4013b8:	78fb      	ldrb	r3, [r7, #3]
  4013ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4013be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013c0:	627b      	str	r3, [r7, #36]	; 0x24
  4013c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4013c4:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4013c6:	6a3b      	ldr	r3, [r7, #32]
  4013c8:	095b      	lsrs	r3, r3, #5
  4013ca:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4013cc:	69fa      	ldr	r2, [r7, #28]
  4013ce:	4b17      	ldr	r3, [pc, #92]	; (40142c <ioport_set_pin_dir+0x84>)
  4013d0:	4413      	add	r3, r2
  4013d2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4013d4:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  4013d6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4013da:	2b01      	cmp	r3, #1
  4013dc:	d109      	bne.n	4013f2 <ioport_set_pin_dir+0x4a>
  4013de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013e0:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4013e2:	697b      	ldr	r3, [r7, #20]
  4013e4:	f003 031f 	and.w	r3, r3, #31
  4013e8:	2201      	movs	r2, #1
  4013ea:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013ec:	69bb      	ldr	r3, [r7, #24]
  4013ee:	611a      	str	r2, [r3, #16]
  4013f0:	e00c      	b.n	40140c <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4013f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4013f6:	2b00      	cmp	r3, #0
  4013f8:	d108      	bne.n	40140c <ioport_set_pin_dir+0x64>
  4013fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013fc:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4013fe:	693b      	ldr	r3, [r7, #16]
  401400:	f003 031f 	and.w	r3, r3, #31
  401404:	2201      	movs	r2, #1
  401406:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401408:	69bb      	ldr	r3, [r7, #24]
  40140a:	615a      	str	r2, [r3, #20]
  40140c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40140e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401410:	68fb      	ldr	r3, [r7, #12]
  401412:	f003 031f 	and.w	r3, r3, #31
  401416:	2201      	movs	r2, #1
  401418:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40141a:	69bb      	ldr	r3, [r7, #24]
  40141c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  401420:	bf00      	nop
  401422:	3734      	adds	r7, #52	; 0x34
  401424:	46bd      	mov	sp, r7
  401426:	f85d 7b04 	ldr.w	r7, [sp], #4
  40142a:	4770      	bx	lr
  40142c:	00200707 	.word	0x00200707

00401430 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  401430:	b480      	push	{r7}
  401432:	b08b      	sub	sp, #44	; 0x2c
  401434:	af00      	add	r7, sp, #0
  401436:	6078      	str	r0, [r7, #4]
  401438:	460b      	mov	r3, r1
  40143a:	70fb      	strb	r3, [r7, #3]
  40143c:	687b      	ldr	r3, [r7, #4]
  40143e:	627b      	str	r3, [r7, #36]	; 0x24
  401440:	78fb      	ldrb	r3, [r7, #3]
  401442:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401448:	61fb      	str	r3, [r7, #28]
  40144a:	69fb      	ldr	r3, [r7, #28]
  40144c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40144e:	69bb      	ldr	r3, [r7, #24]
  401450:	095b      	lsrs	r3, r3, #5
  401452:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401454:	697a      	ldr	r2, [r7, #20]
  401456:	4b10      	ldr	r3, [pc, #64]	; (401498 <ioport_set_pin_level+0x68>)
  401458:	4413      	add	r3, r2
  40145a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40145c:	613b      	str	r3, [r7, #16]

	if (level) {
  40145e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401462:	2b00      	cmp	r3, #0
  401464:	d009      	beq.n	40147a <ioport_set_pin_level+0x4a>
  401466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401468:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40146a:	68fb      	ldr	r3, [r7, #12]
  40146c:	f003 031f 	and.w	r3, r3, #31
  401470:	2201      	movs	r2, #1
  401472:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401474:	693b      	ldr	r3, [r7, #16]
  401476:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  401478:	e008      	b.n	40148c <ioport_set_pin_level+0x5c>
  40147a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40147c:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40147e:	68bb      	ldr	r3, [r7, #8]
  401480:	f003 031f 	and.w	r3, r3, #31
  401484:	2201      	movs	r2, #1
  401486:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401488:	693b      	ldr	r3, [r7, #16]
  40148a:	635a      	str	r2, [r3, #52]	; 0x34
  40148c:	bf00      	nop
  40148e:	372c      	adds	r7, #44	; 0x2c
  401490:	46bd      	mov	sp, r7
  401492:	f85d 7b04 	ldr.w	r7, [sp], #4
  401496:	4770      	bx	lr
  401498:	00200707 	.word	0x00200707

0040149c <spi_reset>:
{
  40149c:	b480      	push	{r7}
  40149e:	b083      	sub	sp, #12
  4014a0:	af00      	add	r7, sp, #0
  4014a2:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4014a4:	687b      	ldr	r3, [r7, #4]
  4014a6:	2280      	movs	r2, #128	; 0x80
  4014a8:	601a      	str	r2, [r3, #0]
}
  4014aa:	bf00      	nop
  4014ac:	370c      	adds	r7, #12
  4014ae:	46bd      	mov	sp, r7
  4014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014b4:	4770      	bx	lr

004014b6 <spi_enable>:
{
  4014b6:	b480      	push	{r7}
  4014b8:	b083      	sub	sp, #12
  4014ba:	af00      	add	r7, sp, #0
  4014bc:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4014be:	687b      	ldr	r3, [r7, #4]
  4014c0:	2201      	movs	r2, #1
  4014c2:	601a      	str	r2, [r3, #0]
}
  4014c4:	bf00      	nop
  4014c6:	370c      	adds	r7, #12
  4014c8:	46bd      	mov	sp, r7
  4014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014ce:	4770      	bx	lr

004014d0 <spi_disable>:
{
  4014d0:	b480      	push	{r7}
  4014d2:	b083      	sub	sp, #12
  4014d4:	af00      	add	r7, sp, #0
  4014d6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4014d8:	687b      	ldr	r3, [r7, #4]
  4014da:	2202      	movs	r2, #2
  4014dc:	601a      	str	r2, [r3, #0]
}
  4014de:	bf00      	nop
  4014e0:	370c      	adds	r7, #12
  4014e2:	46bd      	mov	sp, r7
  4014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014e8:	4770      	bx	lr

004014ea <spi_set_master_mode>:
{
  4014ea:	b480      	push	{r7}
  4014ec:	b083      	sub	sp, #12
  4014ee:	af00      	add	r7, sp, #0
  4014f0:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4014f2:	687b      	ldr	r3, [r7, #4]
  4014f4:	685b      	ldr	r3, [r3, #4]
  4014f6:	f043 0201 	orr.w	r2, r3, #1
  4014fa:	687b      	ldr	r3, [r7, #4]
  4014fc:	605a      	str	r2, [r3, #4]
}
  4014fe:	bf00      	nop
  401500:	370c      	adds	r7, #12
  401502:	46bd      	mov	sp, r7
  401504:	f85d 7b04 	ldr.w	r7, [sp], #4
  401508:	4770      	bx	lr

0040150a <spi_set_fixed_peripheral_select>:
{
  40150a:	b480      	push	{r7}
  40150c:	b083      	sub	sp, #12
  40150e:	af00      	add	r7, sp, #0
  401510:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  401512:	687b      	ldr	r3, [r7, #4]
  401514:	685b      	ldr	r3, [r3, #4]
  401516:	f023 0202 	bic.w	r2, r3, #2
  40151a:	687b      	ldr	r3, [r7, #4]
  40151c:	605a      	str	r2, [r3, #4]
}
  40151e:	bf00      	nop
  401520:	370c      	adds	r7, #12
  401522:	46bd      	mov	sp, r7
  401524:	f85d 7b04 	ldr.w	r7, [sp], #4
  401528:	4770      	bx	lr

0040152a <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  40152a:	b480      	push	{r7}
  40152c:	b083      	sub	sp, #12
  40152e:	af00      	add	r7, sp, #0
  401530:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  401532:	687b      	ldr	r3, [r7, #4]
  401534:	685b      	ldr	r3, [r3, #4]
  401536:	f043 0210 	orr.w	r2, r3, #16
  40153a:	687b      	ldr	r3, [r7, #4]
  40153c:	605a      	str	r2, [r3, #4]
}
  40153e:	bf00      	nop
  401540:	370c      	adds	r7, #12
  401542:	46bd      	mov	sp, r7
  401544:	f85d 7b04 	ldr.w	r7, [sp], #4
  401548:	4770      	bx	lr

0040154a <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  40154a:	b480      	push	{r7}
  40154c:	b083      	sub	sp, #12
  40154e:	af00      	add	r7, sp, #0
  401550:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401552:	687b      	ldr	r3, [r7, #4]
  401554:	685b      	ldr	r3, [r3, #4]
  401556:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  40155a:	687b      	ldr	r3, [r7, #4]
  40155c:	605a      	str	r2, [r3, #4]
}
  40155e:	bf00      	nop
  401560:	370c      	adds	r7, #12
  401562:	46bd      	mov	sp, r7
  401564:	f85d 7b04 	ldr.w	r7, [sp], #4
  401568:	4770      	bx	lr
	...

0040156c <ssd1306_hard_reset>:
{
  40156c:	b580      	push	{r7, lr}
  40156e:	b082      	sub	sp, #8
  401570:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  401572:	4b0f      	ldr	r3, [pc, #60]	; (4015b0 <ssd1306_hard_reset+0x44>)
  401574:	4798      	blx	r3
  401576:	4602      	mov	r2, r0
  401578:	4b0e      	ldr	r3, [pc, #56]	; (4015b4 <ssd1306_hard_reset+0x48>)
  40157a:	fba3 2302 	umull	r2, r3, r3, r2
  40157e:	0c9a      	lsrs	r2, r3, #18
  401580:	4613      	mov	r3, r2
  401582:	009b      	lsls	r3, r3, #2
  401584:	4413      	add	r3, r2
  401586:	005b      	lsls	r3, r3, #1
  401588:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  40158a:	2100      	movs	r1, #0
  40158c:	2051      	movs	r0, #81	; 0x51
  40158e:	4b0a      	ldr	r3, [pc, #40]	; (4015b8 <ssd1306_hard_reset+0x4c>)
  401590:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  401592:	6878      	ldr	r0, [r7, #4]
  401594:	4b09      	ldr	r3, [pc, #36]	; (4015bc <ssd1306_hard_reset+0x50>)
  401596:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401598:	2101      	movs	r1, #1
  40159a:	2051      	movs	r0, #81	; 0x51
  40159c:	4b06      	ldr	r3, [pc, #24]	; (4015b8 <ssd1306_hard_reset+0x4c>)
  40159e:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  4015a0:	6878      	ldr	r0, [r7, #4]
  4015a2:	4b06      	ldr	r3, [pc, #24]	; (4015bc <ssd1306_hard_reset+0x50>)
  4015a4:	4798      	blx	r3
}
  4015a6:	bf00      	nop
  4015a8:	3708      	adds	r7, #8
  4015aa:	46bd      	mov	sp, r7
  4015ac:	bd80      	pop	{r7, pc}
  4015ae:	bf00      	nop
  4015b0:	00401219 	.word	0x00401219
  4015b4:	431bde83 	.word	0x431bde83
  4015b8:	00401431 	.word	0x00401431
  4015bc:	20400001 	.word	0x20400001

004015c0 <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  4015c0:	b580      	push	{r7, lr}
  4015c2:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4015c4:	20af      	movs	r0, #175	; 0xaf
  4015c6:	4b02      	ldr	r3, [pc, #8]	; (4015d0 <ssd1306_display_on+0x10>)
  4015c8:	4798      	blx	r3
}
  4015ca:	bf00      	nop
  4015cc:	bd80      	pop	{r7, pc}
  4015ce:	bf00      	nop
  4015d0:	00401841 	.word	0x00401841

004015d4 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  4015d4:	b580      	push	{r7, lr}
  4015d6:	b082      	sub	sp, #8
  4015d8:	af00      	add	r7, sp, #0
  4015da:	4603      	mov	r3, r0
  4015dc:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4015de:	2081      	movs	r0, #129	; 0x81
  4015e0:	4b05      	ldr	r3, [pc, #20]	; (4015f8 <ssd1306_set_contrast+0x24>)
  4015e2:	4798      	blx	r3
	ssd1306_write_command(contrast);
  4015e4:	79fb      	ldrb	r3, [r7, #7]
  4015e6:	4618      	mov	r0, r3
  4015e8:	4b03      	ldr	r3, [pc, #12]	; (4015f8 <ssd1306_set_contrast+0x24>)
  4015ea:	4798      	blx	r3
	return contrast;
  4015ec:	79fb      	ldrb	r3, [r7, #7]
}
  4015ee:	4618      	mov	r0, r3
  4015f0:	3708      	adds	r7, #8
  4015f2:	46bd      	mov	sp, r7
  4015f4:	bd80      	pop	{r7, pc}
  4015f6:	bf00      	nop
  4015f8:	00401841 	.word	0x00401841

004015fc <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  4015fc:	b580      	push	{r7, lr}
  4015fe:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  401600:	20a6      	movs	r0, #166	; 0xa6
  401602:	4b02      	ldr	r3, [pc, #8]	; (40160c <ssd1306_display_invert_disable+0x10>)
  401604:	4798      	blx	r3
}
  401606:	bf00      	nop
  401608:	bd80      	pop	{r7, pc}
  40160a:	bf00      	nop
  40160c:	00401841 	.word	0x00401841

00401610 <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  401610:	b590      	push	{r4, r7, lr}
  401612:	b083      	sub	sp, #12
  401614:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  401616:	2101      	movs	r1, #1
  401618:	2051      	movs	r0, #81	; 0x51
  40161a:	4b46      	ldr	r3, [pc, #280]	; (401734 <ssd1306_interface_init+0x124>)
  40161c:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  40161e:	2101      	movs	r1, #1
  401620:	2023      	movs	r0, #35	; 0x23
  401622:	4b44      	ldr	r3, [pc, #272]	; (401734 <ssd1306_interface_init+0x124>)
  401624:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  401626:	2108      	movs	r1, #8
  401628:	2051      	movs	r0, #81	; 0x51
  40162a:	4b43      	ldr	r3, [pc, #268]	; (401738 <ssd1306_interface_init+0x128>)
  40162c:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  40162e:	2108      	movs	r1, #8
  401630:	2023      	movs	r0, #35	; 0x23
  401632:	4b41      	ldr	r3, [pc, #260]	; (401738 <ssd1306_interface_init+0x128>)
  401634:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  401636:	2023      	movs	r0, #35	; 0x23
  401638:	4b40      	ldr	r3, [pc, #256]	; (40173c <ssd1306_interface_init+0x12c>)
  40163a:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  40163c:	2051      	movs	r0, #81	; 0x51
  40163e:	4b3f      	ldr	r3, [pc, #252]	; (40173c <ssd1306_interface_init+0x12c>)
  401640:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  401642:	2101      	movs	r1, #1
  401644:	2023      	movs	r0, #35	; 0x23
  401646:	4b3e      	ldr	r3, [pc, #248]	; (401740 <ssd1306_interface_init+0x130>)
  401648:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  40164a:	2101      	movs	r1, #1
  40164c:	2051      	movs	r0, #81	; 0x51
  40164e:	4b3c      	ldr	r3, [pc, #240]	; (401740 <ssd1306_interface_init+0x130>)
  401650:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  401652:	2300      	movs	r3, #0
  401654:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401658:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40165c:	4839      	ldr	r0, [pc, #228]	; (401744 <ssd1306_interface_init+0x134>)
  40165e:	4c3a      	ldr	r4, [pc, #232]	; (401748 <ssd1306_interface_init+0x138>)
  401660:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401662:	2300      	movs	r3, #0
  401664:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401668:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40166c:	4835      	ldr	r0, [pc, #212]	; (401744 <ssd1306_interface_init+0x134>)
  40166e:	4c36      	ldr	r4, [pc, #216]	; (401748 <ssd1306_interface_init+0x138>)
  401670:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  401672:	2300      	movs	r3, #0
  401674:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401678:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40167c:	4831      	ldr	r0, [pc, #196]	; (401744 <ssd1306_interface_init+0x134>)
  40167e:	4c32      	ldr	r4, [pc, #200]	; (401748 <ssd1306_interface_init+0x138>)
  401680:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  401682:	2300      	movs	r3, #0
  401684:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401688:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40168c:	482d      	ldr	r0, [pc, #180]	; (401744 <ssd1306_interface_init+0x134>)
  40168e:	4c2e      	ldr	r4, [pc, #184]	; (401748 <ssd1306_interface_init+0x138>)
  401690:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401692:	2300      	movs	r3, #0
  401694:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401698:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40169c:	4829      	ldr	r0, [pc, #164]	; (401744 <ssd1306_interface_init+0x134>)
  40169e:	4c2a      	ldr	r4, [pc, #168]	; (401748 <ssd1306_interface_init+0x138>)
  4016a0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4016a2:	2300      	movs	r3, #0
  4016a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4016a8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4016ac:	4825      	ldr	r0, [pc, #148]	; (401744 <ssd1306_interface_init+0x134>)
  4016ae:	4c26      	ldr	r4, [pc, #152]	; (401748 <ssd1306_interface_init+0x138>)
  4016b0:	47a0      	blx	r4
		
		spi_disable(SPI0);
  4016b2:	4826      	ldr	r0, [pc, #152]	; (40174c <ssd1306_interface_init+0x13c>)
  4016b4:	4b26      	ldr	r3, [pc, #152]	; (401750 <ssd1306_interface_init+0x140>)
  4016b6:	4798      	blx	r3
		spi_reset(SPI0);
  4016b8:	4824      	ldr	r0, [pc, #144]	; (40174c <ssd1306_interface_init+0x13c>)
  4016ba:	4b26      	ldr	r3, [pc, #152]	; (401754 <ssd1306_interface_init+0x144>)
  4016bc:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  4016be:	4823      	ldr	r0, [pc, #140]	; (40174c <ssd1306_interface_init+0x13c>)
  4016c0:	4b25      	ldr	r3, [pc, #148]	; (401758 <ssd1306_interface_init+0x148>)
  4016c2:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4016c4:	2208      	movs	r2, #8
  4016c6:	2101      	movs	r1, #1
  4016c8:	4820      	ldr	r0, [pc, #128]	; (40174c <ssd1306_interface_init+0x13c>)
  4016ca:	4b24      	ldr	r3, [pc, #144]	; (40175c <ssd1306_interface_init+0x14c>)
  4016cc:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4016ce:	2200      	movs	r2, #0
  4016d0:	2101      	movs	r1, #1
  4016d2:	481e      	ldr	r0, [pc, #120]	; (40174c <ssd1306_interface_init+0x13c>)
  4016d4:	4b22      	ldr	r3, [pc, #136]	; (401760 <ssd1306_interface_init+0x150>)
  4016d6:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4016d8:	2200      	movs	r2, #0
  4016da:	2101      	movs	r1, #1
  4016dc:	481b      	ldr	r0, [pc, #108]	; (40174c <ssd1306_interface_init+0x13c>)
  4016de:	4b21      	ldr	r3, [pc, #132]	; (401764 <ssd1306_interface_init+0x154>)
  4016e0:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  4016e2:	481a      	ldr	r0, [pc, #104]	; (40174c <ssd1306_interface_init+0x13c>)
  4016e4:	4b20      	ldr	r3, [pc, #128]	; (401768 <ssd1306_interface_init+0x158>)
  4016e6:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4016e8:	2200      	movs	r2, #0
  4016ea:	2101      	movs	r1, #1
  4016ec:	4817      	ldr	r0, [pc, #92]	; (40174c <ssd1306_interface_init+0x13c>)
  4016ee:	4b1f      	ldr	r3, [pc, #124]	; (40176c <ssd1306_interface_init+0x15c>)
  4016f0:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  4016f2:	4816      	ldr	r0, [pc, #88]	; (40174c <ssd1306_interface_init+0x13c>)
  4016f4:	4b1e      	ldr	r3, [pc, #120]	; (401770 <ssd1306_interface_init+0x160>)
  4016f6:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  4016f8:	4814      	ldr	r0, [pc, #80]	; (40174c <ssd1306_interface_init+0x13c>)
  4016fa:	4b1e      	ldr	r3, [pc, #120]	; (401774 <ssd1306_interface_init+0x164>)
  4016fc:	4798      	blx	r3
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4016fe:	4b1e      	ldr	r3, [pc, #120]	; (401778 <ssd1306_interface_init+0x168>)
  401700:	4798      	blx	r3
  401702:	4603      	mov	r3, r0
  401704:	4619      	mov	r1, r3
  401706:	481d      	ldr	r0, [pc, #116]	; (40177c <ssd1306_interface_init+0x16c>)
  401708:	4b1d      	ldr	r3, [pc, #116]	; (401780 <ssd1306_interface_init+0x170>)
  40170a:	4798      	blx	r3
  40170c:	4603      	mov	r3, r0
  40170e:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  401710:	687b      	ldr	r3, [r7, #4]
  401712:	b2db      	uxtb	r3, r3
  401714:	461a      	mov	r2, r3
  401716:	2101      	movs	r1, #1
  401718:	480c      	ldr	r0, [pc, #48]	; (40174c <ssd1306_interface_init+0x13c>)
  40171a:	4b1a      	ldr	r3, [pc, #104]	; (401784 <ssd1306_interface_init+0x174>)
  40171c:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40171e:	480b      	ldr	r0, [pc, #44]	; (40174c <ssd1306_interface_init+0x13c>)
  401720:	4b19      	ldr	r3, [pc, #100]	; (401788 <ssd1306_interface_init+0x178>)
  401722:	4798      	blx	r3
		
		spi_enable(SPI0);
  401724:	4809      	ldr	r0, [pc, #36]	; (40174c <ssd1306_interface_init+0x13c>)
  401726:	4b19      	ldr	r3, [pc, #100]	; (40178c <ssd1306_interface_init+0x17c>)
  401728:	4798      	blx	r3
}
  40172a:	bf00      	nop
  40172c:	370c      	adds	r7, #12
  40172e:	46bd      	mov	sp, r7
  401730:	bd90      	pop	{r4, r7, pc}
  401732:	bf00      	nop
  401734:	004013a9 	.word	0x004013a9
  401738:	0040128d 	.word	0x0040128d
  40173c:	00401241 	.word	0x00401241
  401740:	00401431 	.word	0x00401431
  401744:	400e1400 	.word	0x400e1400
  401748:	00402461 	.word	0x00402461
  40174c:	40008000 	.word	0x40008000
  401750:	004014d1 	.word	0x004014d1
  401754:	0040149d 	.word	0x0040149d
  401758:	004014eb 	.word	0x004014eb
  40175c:	00400525 	.word	0x00400525
  401760:	00400485 	.word	0x00400485
  401764:	004004d5 	.word	0x004004d5
  401768:	0040150b 	.word	0x0040150b
  40176c:	004005cb 	.word	0x004005cb
  401770:	0040154b 	.word	0x0040154b
  401774:	0040152b 	.word	0x0040152b
  401778:	0040122d 	.word	0x0040122d
  40177c:	001e8480 	.word	0x001e8480
  401780:	00400615 	.word	0x00400615
  401784:	00400651 	.word	0x00400651
  401788:	00400395 	.word	0x00400395
  40178c:	004014b7 	.word	0x004014b7

00401790 <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  401790:	b580      	push	{r7, lr}
  401792:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  401794:	4b23      	ldr	r3, [pc, #140]	; (401824 <ssd1306_init+0x94>)
  401796:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  401798:	4b23      	ldr	r3, [pc, #140]	; (401828 <ssd1306_init+0x98>)
  40179a:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  40179c:	2101      	movs	r1, #1
  40179e:	2051      	movs	r0, #81	; 0x51
  4017a0:	4b22      	ldr	r3, [pc, #136]	; (40182c <ssd1306_init+0x9c>)
  4017a2:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4017a4:	20a8      	movs	r0, #168	; 0xa8
  4017a6:	4b22      	ldr	r3, [pc, #136]	; (401830 <ssd1306_init+0xa0>)
  4017a8:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  4017aa:	201f      	movs	r0, #31
  4017ac:	4b20      	ldr	r3, [pc, #128]	; (401830 <ssd1306_init+0xa0>)
  4017ae:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4017b0:	20d3      	movs	r0, #211	; 0xd3
  4017b2:	4b1f      	ldr	r3, [pc, #124]	; (401830 <ssd1306_init+0xa0>)
  4017b4:	4798      	blx	r3
	ssd1306_write_command(0x00);
  4017b6:	2000      	movs	r0, #0
  4017b8:	4b1d      	ldr	r3, [pc, #116]	; (401830 <ssd1306_init+0xa0>)
  4017ba:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4017bc:	2040      	movs	r0, #64	; 0x40
  4017be:	4b1c      	ldr	r3, [pc, #112]	; (401830 <ssd1306_init+0xa0>)
  4017c0:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4017c2:	20a1      	movs	r0, #161	; 0xa1
  4017c4:	4b1a      	ldr	r3, [pc, #104]	; (401830 <ssd1306_init+0xa0>)
  4017c6:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4017c8:	20c8      	movs	r0, #200	; 0xc8
  4017ca:	4b19      	ldr	r3, [pc, #100]	; (401830 <ssd1306_init+0xa0>)
  4017cc:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4017ce:	20da      	movs	r0, #218	; 0xda
  4017d0:	4b17      	ldr	r3, [pc, #92]	; (401830 <ssd1306_init+0xa0>)
  4017d2:	4798      	blx	r3
	ssd1306_write_command(0x02);
  4017d4:	2002      	movs	r0, #2
  4017d6:	4b16      	ldr	r3, [pc, #88]	; (401830 <ssd1306_init+0xa0>)
  4017d8:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  4017da:	208f      	movs	r0, #143	; 0x8f
  4017dc:	4b15      	ldr	r3, [pc, #84]	; (401834 <ssd1306_init+0xa4>)
  4017de:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4017e0:	20a4      	movs	r0, #164	; 0xa4
  4017e2:	4b13      	ldr	r3, [pc, #76]	; (401830 <ssd1306_init+0xa0>)
  4017e4:	4798      	blx	r3

	ssd1306_display_invert_disable();
  4017e6:	4b14      	ldr	r3, [pc, #80]	; (401838 <ssd1306_init+0xa8>)
  4017e8:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4017ea:	20d5      	movs	r0, #213	; 0xd5
  4017ec:	4b10      	ldr	r3, [pc, #64]	; (401830 <ssd1306_init+0xa0>)
  4017ee:	4798      	blx	r3
	ssd1306_write_command(0x80);
  4017f0:	2080      	movs	r0, #128	; 0x80
  4017f2:	4b0f      	ldr	r3, [pc, #60]	; (401830 <ssd1306_init+0xa0>)
  4017f4:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4017f6:	208d      	movs	r0, #141	; 0x8d
  4017f8:	4b0d      	ldr	r3, [pc, #52]	; (401830 <ssd1306_init+0xa0>)
  4017fa:	4798      	blx	r3
	ssd1306_write_command(0x14);
  4017fc:	2014      	movs	r0, #20
  4017fe:	4b0c      	ldr	r3, [pc, #48]	; (401830 <ssd1306_init+0xa0>)
  401800:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  401802:	20db      	movs	r0, #219	; 0xdb
  401804:	4b0a      	ldr	r3, [pc, #40]	; (401830 <ssd1306_init+0xa0>)
  401806:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  401808:	2040      	movs	r0, #64	; 0x40
  40180a:	4b09      	ldr	r3, [pc, #36]	; (401830 <ssd1306_init+0xa0>)
  40180c:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40180e:	20d9      	movs	r0, #217	; 0xd9
  401810:	4b07      	ldr	r3, [pc, #28]	; (401830 <ssd1306_init+0xa0>)
  401812:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  401814:	20f1      	movs	r0, #241	; 0xf1
  401816:	4b06      	ldr	r3, [pc, #24]	; (401830 <ssd1306_init+0xa0>)
  401818:	4798      	blx	r3

	
	ssd1306_display_on();
  40181a:	4b08      	ldr	r3, [pc, #32]	; (40183c <ssd1306_init+0xac>)
  40181c:	4798      	blx	r3
}
  40181e:	bf00      	nop
  401820:	bd80      	pop	{r7, pc}
  401822:	bf00      	nop
  401824:	00401611 	.word	0x00401611
  401828:	0040156d 	.word	0x0040156d
  40182c:	00401431 	.word	0x00401431
  401830:	00401841 	.word	0x00401841
  401834:	004015d5 	.word	0x004015d5
  401838:	004015fd 	.word	0x004015fd
  40183c:	004015c1 	.word	0x004015c1

00401840 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  401840:	b5f0      	push	{r4, r5, r6, r7, lr}
  401842:	b083      	sub	sp, #12
  401844:	af00      	add	r7, sp, #0
  401846:	4603      	mov	r3, r0
  401848:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  40184a:	2100      	movs	r1, #0
  40184c:	2023      	movs	r0, #35	; 0x23
  40184e:	4b1c      	ldr	r3, [pc, #112]	; (4018c0 <ssd1306_write_command+0x80>)
  401850:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401852:	2101      	movs	r1, #1
  401854:	481b      	ldr	r0, [pc, #108]	; (4018c4 <ssd1306_write_command+0x84>)
  401856:	4b1c      	ldr	r3, [pc, #112]	; (4018c8 <ssd1306_write_command+0x88>)
  401858:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  40185a:	79fb      	ldrb	r3, [r7, #7]
  40185c:	b299      	uxth	r1, r3
  40185e:	2301      	movs	r3, #1
  401860:	2201      	movs	r2, #1
  401862:	4818      	ldr	r0, [pc, #96]	; (4018c4 <ssd1306_write_command+0x84>)
  401864:	4c19      	ldr	r4, [pc, #100]	; (4018cc <ssd1306_write_command+0x8c>)
  401866:	47a0      	blx	r4
	delay_us(10);
  401868:	4b19      	ldr	r3, [pc, #100]	; (4018d0 <ssd1306_write_command+0x90>)
  40186a:	4798      	blx	r3
  40186c:	4603      	mov	r3, r0
  40186e:	4619      	mov	r1, r3
  401870:	f04f 0200 	mov.w	r2, #0
  401874:	460b      	mov	r3, r1
  401876:	4614      	mov	r4, r2
  401878:	00a6      	lsls	r6, r4, #2
  40187a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  40187e:	009d      	lsls	r5, r3, #2
  401880:	462b      	mov	r3, r5
  401882:	4634      	mov	r4, r6
  401884:	185b      	adds	r3, r3, r1
  401886:	eb44 0402 	adc.w	r4, r4, r2
  40188a:	18db      	adds	r3, r3, r3
  40188c:	eb44 0404 	adc.w	r4, r4, r4
  401890:	4619      	mov	r1, r3
  401892:	4622      	mov	r2, r4
  401894:	4b0f      	ldr	r3, [pc, #60]	; (4018d4 <ssd1306_write_command+0x94>)
  401896:	f04f 0400 	mov.w	r4, #0
  40189a:	18cd      	adds	r5, r1, r3
  40189c:	eb42 0604 	adc.w	r6, r2, r4
  4018a0:	4628      	mov	r0, r5
  4018a2:	4631      	mov	r1, r6
  4018a4:	4c0c      	ldr	r4, [pc, #48]	; (4018d8 <ssd1306_write_command+0x98>)
  4018a6:	4a0d      	ldr	r2, [pc, #52]	; (4018dc <ssd1306_write_command+0x9c>)
  4018a8:	f04f 0300 	mov.w	r3, #0
  4018ac:	47a0      	blx	r4
  4018ae:	4603      	mov	r3, r0
  4018b0:	460c      	mov	r4, r1
  4018b2:	4618      	mov	r0, r3
  4018b4:	4b0a      	ldr	r3, [pc, #40]	; (4018e0 <ssd1306_write_command+0xa0>)
  4018b6:	4798      	blx	r3
}
  4018b8:	bf00      	nop
  4018ba:	370c      	adds	r7, #12
  4018bc:	46bd      	mov	sp, r7
  4018be:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4018c0:	00401431 	.word	0x00401431
  4018c4:	40008000 	.word	0x40008000
  4018c8:	004003d1 	.word	0x004003d1
  4018cc:	00400405 	.word	0x00400405
  4018d0:	00401219 	.word	0x00401219
  4018d4:	005a83df 	.word	0x005a83df
  4018d8:	004044b1 	.word	0x004044b1
  4018dc:	005a83e0 	.word	0x005a83e0
  4018e0:	20400001 	.word	0x20400001

004018e4 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4018e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018e6:	b083      	sub	sp, #12
  4018e8:	af00      	add	r7, sp, #0
  4018ea:	4603      	mov	r3, r0
  4018ec:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  4018ee:	2101      	movs	r1, #1
  4018f0:	2023      	movs	r0, #35	; 0x23
  4018f2:	4b1c      	ldr	r3, [pc, #112]	; (401964 <ssd1306_write_data+0x80>)
  4018f4:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4018f6:	2101      	movs	r1, #1
  4018f8:	481b      	ldr	r0, [pc, #108]	; (401968 <ssd1306_write_data+0x84>)
  4018fa:	4b1c      	ldr	r3, [pc, #112]	; (40196c <ssd1306_write_data+0x88>)
  4018fc:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4018fe:	79fb      	ldrb	r3, [r7, #7]
  401900:	b299      	uxth	r1, r3
  401902:	2301      	movs	r3, #1
  401904:	2201      	movs	r2, #1
  401906:	4818      	ldr	r0, [pc, #96]	; (401968 <ssd1306_write_data+0x84>)
  401908:	4c19      	ldr	r4, [pc, #100]	; (401970 <ssd1306_write_data+0x8c>)
  40190a:	47a0      	blx	r4
	delay_us(10);
  40190c:	4b19      	ldr	r3, [pc, #100]	; (401974 <ssd1306_write_data+0x90>)
  40190e:	4798      	blx	r3
  401910:	4603      	mov	r3, r0
  401912:	4619      	mov	r1, r3
  401914:	f04f 0200 	mov.w	r2, #0
  401918:	460b      	mov	r3, r1
  40191a:	4614      	mov	r4, r2
  40191c:	00a6      	lsls	r6, r4, #2
  40191e:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401922:	009d      	lsls	r5, r3, #2
  401924:	462b      	mov	r3, r5
  401926:	4634      	mov	r4, r6
  401928:	185b      	adds	r3, r3, r1
  40192a:	eb44 0402 	adc.w	r4, r4, r2
  40192e:	18db      	adds	r3, r3, r3
  401930:	eb44 0404 	adc.w	r4, r4, r4
  401934:	4619      	mov	r1, r3
  401936:	4622      	mov	r2, r4
  401938:	4b0f      	ldr	r3, [pc, #60]	; (401978 <ssd1306_write_data+0x94>)
  40193a:	f04f 0400 	mov.w	r4, #0
  40193e:	18cd      	adds	r5, r1, r3
  401940:	eb42 0604 	adc.w	r6, r2, r4
  401944:	4628      	mov	r0, r5
  401946:	4631      	mov	r1, r6
  401948:	4c0c      	ldr	r4, [pc, #48]	; (40197c <ssd1306_write_data+0x98>)
  40194a:	4a0d      	ldr	r2, [pc, #52]	; (401980 <ssd1306_write_data+0x9c>)
  40194c:	f04f 0300 	mov.w	r3, #0
  401950:	47a0      	blx	r4
  401952:	4603      	mov	r3, r0
  401954:	460c      	mov	r4, r1
  401956:	4618      	mov	r0, r3
  401958:	4b0a      	ldr	r3, [pc, #40]	; (401984 <ssd1306_write_data+0xa0>)
  40195a:	4798      	blx	r3
}
  40195c:	bf00      	nop
  40195e:	370c      	adds	r7, #12
  401960:	46bd      	mov	sp, r7
  401962:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401964:	00401431 	.word	0x00401431
  401968:	40008000 	.word	0x40008000
  40196c:	004003d1 	.word	0x004003d1
  401970:	00400405 	.word	0x00400405
  401974:	00401219 	.word	0x00401219
  401978:	005a83df 	.word	0x005a83df
  40197c:	004044b1 	.word	0x004044b1
  401980:	005a83e0 	.word	0x005a83e0
  401984:	20400001 	.word	0x20400001

00401988 <osc_enable>:
{
  401988:	b580      	push	{r7, lr}
  40198a:	b082      	sub	sp, #8
  40198c:	af00      	add	r7, sp, #0
  40198e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401990:	687b      	ldr	r3, [r7, #4]
  401992:	2b07      	cmp	r3, #7
  401994:	d831      	bhi.n	4019fa <osc_enable+0x72>
  401996:	a201      	add	r2, pc, #4	; (adr r2, 40199c <osc_enable+0x14>)
  401998:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40199c:	004019f9 	.word	0x004019f9
  4019a0:	004019bd 	.word	0x004019bd
  4019a4:	004019c5 	.word	0x004019c5
  4019a8:	004019cd 	.word	0x004019cd
  4019ac:	004019d5 	.word	0x004019d5
  4019b0:	004019dd 	.word	0x004019dd
  4019b4:	004019e5 	.word	0x004019e5
  4019b8:	004019ef 	.word	0x004019ef
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4019bc:	2000      	movs	r0, #0
  4019be:	4b11      	ldr	r3, [pc, #68]	; (401a04 <osc_enable+0x7c>)
  4019c0:	4798      	blx	r3
		break;
  4019c2:	e01a      	b.n	4019fa <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4019c4:	2001      	movs	r0, #1
  4019c6:	4b0f      	ldr	r3, [pc, #60]	; (401a04 <osc_enable+0x7c>)
  4019c8:	4798      	blx	r3
		break;
  4019ca:	e016      	b.n	4019fa <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4019cc:	2000      	movs	r0, #0
  4019ce:	4b0e      	ldr	r3, [pc, #56]	; (401a08 <osc_enable+0x80>)
  4019d0:	4798      	blx	r3
		break;
  4019d2:	e012      	b.n	4019fa <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4019d4:	2010      	movs	r0, #16
  4019d6:	4b0c      	ldr	r3, [pc, #48]	; (401a08 <osc_enable+0x80>)
  4019d8:	4798      	blx	r3
		break;
  4019da:	e00e      	b.n	4019fa <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4019dc:	2020      	movs	r0, #32
  4019de:	4b0a      	ldr	r3, [pc, #40]	; (401a08 <osc_enable+0x80>)
  4019e0:	4798      	blx	r3
		break;
  4019e2:	e00a      	b.n	4019fa <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4019e4:	213e      	movs	r1, #62	; 0x3e
  4019e6:	2000      	movs	r0, #0
  4019e8:	4b08      	ldr	r3, [pc, #32]	; (401a0c <osc_enable+0x84>)
  4019ea:	4798      	blx	r3
		break;
  4019ec:	e005      	b.n	4019fa <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4019ee:	213e      	movs	r1, #62	; 0x3e
  4019f0:	2001      	movs	r0, #1
  4019f2:	4b06      	ldr	r3, [pc, #24]	; (401a0c <osc_enable+0x84>)
  4019f4:	4798      	blx	r3
		break;
  4019f6:	e000      	b.n	4019fa <osc_enable+0x72>
		break;
  4019f8:	bf00      	nop
}
  4019fa:	bf00      	nop
  4019fc:	3708      	adds	r7, #8
  4019fe:	46bd      	mov	sp, r7
  401a00:	bd80      	pop	{r7, pc}
  401a02:	bf00      	nop
  401a04:	004028cd 	.word	0x004028cd
  401a08:	00402939 	.word	0x00402939
  401a0c:	004029a9 	.word	0x004029a9

00401a10 <osc_is_ready>:
{
  401a10:	b580      	push	{r7, lr}
  401a12:	b082      	sub	sp, #8
  401a14:	af00      	add	r7, sp, #0
  401a16:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401a18:	687b      	ldr	r3, [r7, #4]
  401a1a:	2b07      	cmp	r3, #7
  401a1c:	d826      	bhi.n	401a6c <osc_is_ready+0x5c>
  401a1e:	a201      	add	r2, pc, #4	; (adr r2, 401a24 <osc_is_ready+0x14>)
  401a20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a24:	00401a45 	.word	0x00401a45
  401a28:	00401a49 	.word	0x00401a49
  401a2c:	00401a49 	.word	0x00401a49
  401a30:	00401a5b 	.word	0x00401a5b
  401a34:	00401a5b 	.word	0x00401a5b
  401a38:	00401a5b 	.word	0x00401a5b
  401a3c:	00401a5b 	.word	0x00401a5b
  401a40:	00401a5b 	.word	0x00401a5b
		return 1;
  401a44:	2301      	movs	r3, #1
  401a46:	e012      	b.n	401a6e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401a48:	4b0b      	ldr	r3, [pc, #44]	; (401a78 <osc_is_ready+0x68>)
  401a4a:	4798      	blx	r3
  401a4c:	4603      	mov	r3, r0
  401a4e:	2b00      	cmp	r3, #0
  401a50:	bf14      	ite	ne
  401a52:	2301      	movne	r3, #1
  401a54:	2300      	moveq	r3, #0
  401a56:	b2db      	uxtb	r3, r3
  401a58:	e009      	b.n	401a6e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  401a5a:	4b08      	ldr	r3, [pc, #32]	; (401a7c <osc_is_ready+0x6c>)
  401a5c:	4798      	blx	r3
  401a5e:	4603      	mov	r3, r0
  401a60:	2b00      	cmp	r3, #0
  401a62:	bf14      	ite	ne
  401a64:	2301      	movne	r3, #1
  401a66:	2300      	moveq	r3, #0
  401a68:	b2db      	uxtb	r3, r3
  401a6a:	e000      	b.n	401a6e <osc_is_ready+0x5e>
	return 0;
  401a6c:	2300      	movs	r3, #0
}
  401a6e:	4618      	mov	r0, r3
  401a70:	3708      	adds	r7, #8
  401a72:	46bd      	mov	sp, r7
  401a74:	bd80      	pop	{r7, pc}
  401a76:	bf00      	nop
  401a78:	00402905 	.word	0x00402905
  401a7c:	00402a21 	.word	0x00402a21

00401a80 <osc_get_rate>:
{
  401a80:	b480      	push	{r7}
  401a82:	b083      	sub	sp, #12
  401a84:	af00      	add	r7, sp, #0
  401a86:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401a88:	687b      	ldr	r3, [r7, #4]
  401a8a:	2b07      	cmp	r3, #7
  401a8c:	d825      	bhi.n	401ada <osc_get_rate+0x5a>
  401a8e:	a201      	add	r2, pc, #4	; (adr r2, 401a94 <osc_get_rate+0x14>)
  401a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401a94:	00401ab5 	.word	0x00401ab5
  401a98:	00401abb 	.word	0x00401abb
  401a9c:	00401ac1 	.word	0x00401ac1
  401aa0:	00401ac7 	.word	0x00401ac7
  401aa4:	00401acb 	.word	0x00401acb
  401aa8:	00401acf 	.word	0x00401acf
  401aac:	00401ad3 	.word	0x00401ad3
  401ab0:	00401ad7 	.word	0x00401ad7
		return OSC_SLCK_32K_RC_HZ;
  401ab4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401ab8:	e010      	b.n	401adc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401aba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401abe:	e00d      	b.n	401adc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401ac0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401ac4:	e00a      	b.n	401adc <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401ac6:	4b08      	ldr	r3, [pc, #32]	; (401ae8 <osc_get_rate+0x68>)
  401ac8:	e008      	b.n	401adc <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401aca:	4b08      	ldr	r3, [pc, #32]	; (401aec <osc_get_rate+0x6c>)
  401acc:	e006      	b.n	401adc <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401ace:	4b08      	ldr	r3, [pc, #32]	; (401af0 <osc_get_rate+0x70>)
  401ad0:	e004      	b.n	401adc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401ad2:	4b07      	ldr	r3, [pc, #28]	; (401af0 <osc_get_rate+0x70>)
  401ad4:	e002      	b.n	401adc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401ad6:	4b06      	ldr	r3, [pc, #24]	; (401af0 <osc_get_rate+0x70>)
  401ad8:	e000      	b.n	401adc <osc_get_rate+0x5c>
	return 0;
  401ada:	2300      	movs	r3, #0
}
  401adc:	4618      	mov	r0, r3
  401ade:	370c      	adds	r7, #12
  401ae0:	46bd      	mov	sp, r7
  401ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ae6:	4770      	bx	lr
  401ae8:	003d0900 	.word	0x003d0900
  401aec:	007a1200 	.word	0x007a1200
  401af0:	00b71b00 	.word	0x00b71b00

00401af4 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401af4:	b580      	push	{r7, lr}
  401af6:	b082      	sub	sp, #8
  401af8:	af00      	add	r7, sp, #0
  401afa:	4603      	mov	r3, r0
  401afc:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  401afe:	bf00      	nop
  401b00:	79fb      	ldrb	r3, [r7, #7]
  401b02:	4618      	mov	r0, r3
  401b04:	4b05      	ldr	r3, [pc, #20]	; (401b1c <osc_wait_ready+0x28>)
  401b06:	4798      	blx	r3
  401b08:	4603      	mov	r3, r0
  401b0a:	f083 0301 	eor.w	r3, r3, #1
  401b0e:	b2db      	uxtb	r3, r3
  401b10:	2b00      	cmp	r3, #0
  401b12:	d1f5      	bne.n	401b00 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401b14:	bf00      	nop
  401b16:	3708      	adds	r7, #8
  401b18:	46bd      	mov	sp, r7
  401b1a:	bd80      	pop	{r7, pc}
  401b1c:	00401a11 	.word	0x00401a11

00401b20 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401b20:	b580      	push	{r7, lr}
  401b22:	b086      	sub	sp, #24
  401b24:	af00      	add	r7, sp, #0
  401b26:	60f8      	str	r0, [r7, #12]
  401b28:	607a      	str	r2, [r7, #4]
  401b2a:	603b      	str	r3, [r7, #0]
  401b2c:	460b      	mov	r3, r1
  401b2e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  401b30:	687b      	ldr	r3, [r7, #4]
  401b32:	2b00      	cmp	r3, #0
  401b34:	d107      	bne.n	401b46 <pll_config_init+0x26>
  401b36:	683b      	ldr	r3, [r7, #0]
  401b38:	2b00      	cmp	r3, #0
  401b3a:	d104      	bne.n	401b46 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401b3c:	68fb      	ldr	r3, [r7, #12]
  401b3e:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  401b42:	601a      	str	r2, [r3, #0]
  401b44:	e019      	b.n	401b7a <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401b46:	7afb      	ldrb	r3, [r7, #11]
  401b48:	4618      	mov	r0, r3
  401b4a:	4b0e      	ldr	r3, [pc, #56]	; (401b84 <pll_config_init+0x64>)
  401b4c:	4798      	blx	r3
  401b4e:	4602      	mov	r2, r0
  401b50:	687b      	ldr	r3, [r7, #4]
  401b52:	fbb2 f3f3 	udiv	r3, r2, r3
  401b56:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401b58:	697b      	ldr	r3, [r7, #20]
  401b5a:	683a      	ldr	r2, [r7, #0]
  401b5c:	fb02 f303 	mul.w	r3, r2, r3
  401b60:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401b62:	683b      	ldr	r3, [r7, #0]
  401b64:	3b01      	subs	r3, #1
  401b66:	041a      	lsls	r2, r3, #16
  401b68:	4b07      	ldr	r3, [pc, #28]	; (401b88 <pll_config_init+0x68>)
  401b6a:	4013      	ands	r3, r2
  401b6c:	687a      	ldr	r2, [r7, #4]
  401b6e:	b2d2      	uxtb	r2, r2
  401b70:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401b72:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401b76:	68fb      	ldr	r3, [r7, #12]
  401b78:	601a      	str	r2, [r3, #0]
	}
}
  401b7a:	bf00      	nop
  401b7c:	3718      	adds	r7, #24
  401b7e:	46bd      	mov	sp, r7
  401b80:	bd80      	pop	{r7, pc}
  401b82:	bf00      	nop
  401b84:	00401a81 	.word	0x00401a81
  401b88:	07ff0000 	.word	0x07ff0000

00401b8c <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401b8c:	b580      	push	{r7, lr}
  401b8e:	b082      	sub	sp, #8
  401b90:	af00      	add	r7, sp, #0
  401b92:	6078      	str	r0, [r7, #4]
  401b94:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401b96:	683b      	ldr	r3, [r7, #0]
  401b98:	2b00      	cmp	r3, #0
  401b9a:	d108      	bne.n	401bae <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401b9c:	4b09      	ldr	r3, [pc, #36]	; (401bc4 <pll_enable+0x38>)
  401b9e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401ba0:	4a09      	ldr	r2, [pc, #36]	; (401bc8 <pll_enable+0x3c>)
  401ba2:	687b      	ldr	r3, [r7, #4]
  401ba4:	681b      	ldr	r3, [r3, #0]
  401ba6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401baa:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401bac:	e005      	b.n	401bba <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  401bae:	4a06      	ldr	r2, [pc, #24]	; (401bc8 <pll_enable+0x3c>)
  401bb0:	687b      	ldr	r3, [r7, #4]
  401bb2:	681b      	ldr	r3, [r3, #0]
  401bb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401bb8:	61d3      	str	r3, [r2, #28]
}
  401bba:	bf00      	nop
  401bbc:	3708      	adds	r7, #8
  401bbe:	46bd      	mov	sp, r7
  401bc0:	bd80      	pop	{r7, pc}
  401bc2:	bf00      	nop
  401bc4:	00402a3d 	.word	0x00402a3d
  401bc8:	400e0600 	.word	0x400e0600

00401bcc <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401bcc:	b580      	push	{r7, lr}
  401bce:	b082      	sub	sp, #8
  401bd0:	af00      	add	r7, sp, #0
  401bd2:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401bd4:	687b      	ldr	r3, [r7, #4]
  401bd6:	2b00      	cmp	r3, #0
  401bd8:	d103      	bne.n	401be2 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  401bda:	4b05      	ldr	r3, [pc, #20]	; (401bf0 <pll_is_locked+0x24>)
  401bdc:	4798      	blx	r3
  401bde:	4603      	mov	r3, r0
  401be0:	e002      	b.n	401be8 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  401be2:	4b04      	ldr	r3, [pc, #16]	; (401bf4 <pll_is_locked+0x28>)
  401be4:	4798      	blx	r3
  401be6:	4603      	mov	r3, r0
	}
}
  401be8:	4618      	mov	r0, r3
  401bea:	3708      	adds	r7, #8
  401bec:	46bd      	mov	sp, r7
  401bee:	bd80      	pop	{r7, pc}
  401bf0:	00402a59 	.word	0x00402a59
  401bf4:	00402a75 	.word	0x00402a75

00401bf8 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401bf8:	b580      	push	{r7, lr}
  401bfa:	b082      	sub	sp, #8
  401bfc:	af00      	add	r7, sp, #0
  401bfe:	4603      	mov	r3, r0
  401c00:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  401c02:	79fb      	ldrb	r3, [r7, #7]
  401c04:	3b03      	subs	r3, #3
  401c06:	2b04      	cmp	r3, #4
  401c08:	d808      	bhi.n	401c1c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401c0a:	79fb      	ldrb	r3, [r7, #7]
  401c0c:	4618      	mov	r0, r3
  401c0e:	4b06      	ldr	r3, [pc, #24]	; (401c28 <pll_enable_source+0x30>)
  401c10:	4798      	blx	r3
		osc_wait_ready(e_src);
  401c12:	79fb      	ldrb	r3, [r7, #7]
  401c14:	4618      	mov	r0, r3
  401c16:	4b05      	ldr	r3, [pc, #20]	; (401c2c <pll_enable_source+0x34>)
  401c18:	4798      	blx	r3
		break;
  401c1a:	e000      	b.n	401c1e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401c1c:	bf00      	nop
	}
}
  401c1e:	bf00      	nop
  401c20:	3708      	adds	r7, #8
  401c22:	46bd      	mov	sp, r7
  401c24:	bd80      	pop	{r7, pc}
  401c26:	bf00      	nop
  401c28:	00401989 	.word	0x00401989
  401c2c:	00401af5 	.word	0x00401af5

00401c30 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401c30:	b580      	push	{r7, lr}
  401c32:	b082      	sub	sp, #8
  401c34:	af00      	add	r7, sp, #0
  401c36:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401c38:	bf00      	nop
  401c3a:	6878      	ldr	r0, [r7, #4]
  401c3c:	4b04      	ldr	r3, [pc, #16]	; (401c50 <pll_wait_for_lock+0x20>)
  401c3e:	4798      	blx	r3
  401c40:	4603      	mov	r3, r0
  401c42:	2b00      	cmp	r3, #0
  401c44:	d0f9      	beq.n	401c3a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401c46:	2300      	movs	r3, #0
}
  401c48:	4618      	mov	r0, r3
  401c4a:	3708      	adds	r7, #8
  401c4c:	46bd      	mov	sp, r7
  401c4e:	bd80      	pop	{r7, pc}
  401c50:	00401bcd 	.word	0x00401bcd

00401c54 <sysclk_get_main_hz>:
{
  401c54:	b580      	push	{r7, lr}
  401c56:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401c58:	2006      	movs	r0, #6
  401c5a:	4b05      	ldr	r3, [pc, #20]	; (401c70 <sysclk_get_main_hz+0x1c>)
  401c5c:	4798      	blx	r3
  401c5e:	4602      	mov	r2, r0
  401c60:	4613      	mov	r3, r2
  401c62:	009b      	lsls	r3, r3, #2
  401c64:	4413      	add	r3, r2
  401c66:	009a      	lsls	r2, r3, #2
  401c68:	4413      	add	r3, r2
}
  401c6a:	4618      	mov	r0, r3
  401c6c:	bd80      	pop	{r7, pc}
  401c6e:	bf00      	nop
  401c70:	00401a81 	.word	0x00401a81

00401c74 <sysclk_get_cpu_hz>:
{
  401c74:	b580      	push	{r7, lr}
  401c76:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401c78:	4b02      	ldr	r3, [pc, #8]	; (401c84 <sysclk_get_cpu_hz+0x10>)
  401c7a:	4798      	blx	r3
  401c7c:	4603      	mov	r3, r0
}
  401c7e:	4618      	mov	r0, r3
  401c80:	bd80      	pop	{r7, pc}
  401c82:	bf00      	nop
  401c84:	00401c55 	.word	0x00401c55

00401c88 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401c88:	b590      	push	{r4, r7, lr}
  401c8a:	b083      	sub	sp, #12
  401c8c:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401c8e:	4813      	ldr	r0, [pc, #76]	; (401cdc <sysclk_init+0x54>)
  401c90:	4b13      	ldr	r3, [pc, #76]	; (401ce0 <sysclk_init+0x58>)
  401c92:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401c94:	2006      	movs	r0, #6
  401c96:	4b13      	ldr	r3, [pc, #76]	; (401ce4 <sysclk_init+0x5c>)
  401c98:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401c9a:	1d38      	adds	r0, r7, #4
  401c9c:	2319      	movs	r3, #25
  401c9e:	2201      	movs	r2, #1
  401ca0:	2106      	movs	r1, #6
  401ca2:	4c11      	ldr	r4, [pc, #68]	; (401ce8 <sysclk_init+0x60>)
  401ca4:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401ca6:	1d3b      	adds	r3, r7, #4
  401ca8:	2100      	movs	r1, #0
  401caa:	4618      	mov	r0, r3
  401cac:	4b0f      	ldr	r3, [pc, #60]	; (401cec <sysclk_init+0x64>)
  401cae:	4798      	blx	r3
		pll_wait_for_lock(0);
  401cb0:	2000      	movs	r0, #0
  401cb2:	4b0f      	ldr	r3, [pc, #60]	; (401cf0 <sysclk_init+0x68>)
  401cb4:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401cb6:	2002      	movs	r0, #2
  401cb8:	4b0e      	ldr	r3, [pc, #56]	; (401cf4 <sysclk_init+0x6c>)
  401cba:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401cbc:	2000      	movs	r0, #0
  401cbe:	4b0e      	ldr	r3, [pc, #56]	; (401cf8 <sysclk_init+0x70>)
  401cc0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401cc2:	4b0e      	ldr	r3, [pc, #56]	; (401cfc <sysclk_init+0x74>)
  401cc4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401cc6:	4b0e      	ldr	r3, [pc, #56]	; (401d00 <sysclk_init+0x78>)
  401cc8:	4798      	blx	r3
  401cca:	4603      	mov	r3, r0
  401ccc:	4618      	mov	r0, r3
  401cce:	4b04      	ldr	r3, [pc, #16]	; (401ce0 <sysclk_init+0x58>)
  401cd0:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401cd2:	bf00      	nop
  401cd4:	370c      	adds	r7, #12
  401cd6:	46bd      	mov	sp, r7
  401cd8:	bd90      	pop	{r4, r7, pc}
  401cda:	bf00      	nop
  401cdc:	11e1a300 	.word	0x11e1a300
  401ce0:	00403205 	.word	0x00403205
  401ce4:	00401bf9 	.word	0x00401bf9
  401ce8:	00401b21 	.word	0x00401b21
  401cec:	00401b8d 	.word	0x00401b8d
  401cf0:	00401c31 	.word	0x00401c31
  401cf4:	004027cd 	.word	0x004027cd
  401cf8:	00402849 	.word	0x00402849
  401cfc:	0040309d 	.word	0x0040309d
  401d00:	00401c75 	.word	0x00401c75

00401d04 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  401d04:	b480      	push	{r7}
  401d06:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401d08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d0c:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  401d10:	4b09      	ldr	r3, [pc, #36]	; (401d38 <SCB_EnableICache+0x34>)
  401d12:	2200      	movs	r2, #0
  401d14:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  401d18:	4a07      	ldr	r2, [pc, #28]	; (401d38 <SCB_EnableICache+0x34>)
  401d1a:	4b07      	ldr	r3, [pc, #28]	; (401d38 <SCB_EnableICache+0x34>)
  401d1c:	695b      	ldr	r3, [r3, #20]
  401d1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  401d22:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  401d24:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401d28:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  401d2c:	bf00      	nop
  401d2e:	46bd      	mov	sp, r7
  401d30:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d34:	4770      	bx	lr
  401d36:	bf00      	nop
  401d38:	e000ed00 	.word	0xe000ed00

00401d3c <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  401d3c:	b480      	push	{r7}
  401d3e:	b08b      	sub	sp, #44	; 0x2c
  401d40:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401d42:	4b26      	ldr	r3, [pc, #152]	; (401ddc <SCB_EnableDCache+0xa0>)
  401d44:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401d48:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401d4a:	69fb      	ldr	r3, [r7, #28]
  401d4c:	0b5b      	lsrs	r3, r3, #13
  401d4e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401d52:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401d54:	69fb      	ldr	r3, [r7, #28]
  401d56:	f003 0307 	and.w	r3, r3, #7
  401d5a:	3304      	adds	r3, #4
  401d5c:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  401d5e:	69fb      	ldr	r3, [r7, #28]
  401d60:	08db      	lsrs	r3, r3, #3
  401d62:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401d66:	617b      	str	r3, [r7, #20]
  401d68:	697b      	ldr	r3, [r7, #20]
  401d6a:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401d6c:	68bb      	ldr	r3, [r7, #8]
  401d6e:	fab3 f383 	clz	r3, r3
  401d72:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401d74:	687b      	ldr	r3, [r7, #4]
  401d76:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401d78:	f003 031f 	and.w	r3, r3, #31
  401d7c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  401d7e:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  401d82:	697b      	ldr	r3, [r7, #20]
  401d84:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401d86:	6a3a      	ldr	r2, [r7, #32]
  401d88:	693b      	ldr	r3, [r7, #16]
  401d8a:	fa02 f303 	lsl.w	r3, r2, r3
  401d8e:	4619      	mov	r1, r3
  401d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401d92:	69bb      	ldr	r3, [r7, #24]
  401d94:	fa02 f303 	lsl.w	r3, r2, r3
  401d98:	430b      	orrs	r3, r1
  401d9a:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401d9c:	4a0f      	ldr	r2, [pc, #60]	; (401ddc <SCB_EnableDCache+0xa0>)
  401d9e:	68fb      	ldr	r3, [r7, #12]
  401da0:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401da4:	6a3b      	ldr	r3, [r7, #32]
  401da6:	1e5a      	subs	r2, r3, #1
  401da8:	623a      	str	r2, [r7, #32]
  401daa:	2b00      	cmp	r3, #0
  401dac:	d1eb      	bne.n	401d86 <SCB_EnableDCache+0x4a>
        } while(sets--);
  401dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401db0:	1e5a      	subs	r2, r3, #1
  401db2:	627a      	str	r2, [r7, #36]	; 0x24
  401db4:	2b00      	cmp	r3, #0
  401db6:	d1e4      	bne.n	401d82 <SCB_EnableDCache+0x46>
  401db8:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401dbc:	4a07      	ldr	r2, [pc, #28]	; (401ddc <SCB_EnableDCache+0xa0>)
  401dbe:	4b07      	ldr	r3, [pc, #28]	; (401ddc <SCB_EnableDCache+0xa0>)
  401dc0:	695b      	ldr	r3, [r3, #20]
  401dc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401dc6:	6153      	str	r3, [r2, #20]
  401dc8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401dcc:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  401dd0:	bf00      	nop
  401dd2:	372c      	adds	r7, #44	; 0x2c
  401dd4:	46bd      	mov	sp, r7
  401dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dda:	4770      	bx	lr
  401ddc:	e000ed00 	.word	0xe000ed00

00401de0 <sysclk_enable_peripheral_clock>:
{
  401de0:	b580      	push	{r7, lr}
  401de2:	b082      	sub	sp, #8
  401de4:	af00      	add	r7, sp, #0
  401de6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401de8:	6878      	ldr	r0, [r7, #4]
  401dea:	4b03      	ldr	r3, [pc, #12]	; (401df8 <sysclk_enable_peripheral_clock+0x18>)
  401dec:	4798      	blx	r3
}
  401dee:	bf00      	nop
  401df0:	3708      	adds	r7, #8
  401df2:	46bd      	mov	sp, r7
  401df4:	bd80      	pop	{r7, pc}
  401df6:	bf00      	nop
  401df8:	00402a91 	.word	0x00402a91

00401dfc <ioport_init>:
{
  401dfc:	b580      	push	{r7, lr}
  401dfe:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401e00:	200a      	movs	r0, #10
  401e02:	4b08      	ldr	r3, [pc, #32]	; (401e24 <ioport_init+0x28>)
  401e04:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401e06:	200b      	movs	r0, #11
  401e08:	4b06      	ldr	r3, [pc, #24]	; (401e24 <ioport_init+0x28>)
  401e0a:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401e0c:	200c      	movs	r0, #12
  401e0e:	4b05      	ldr	r3, [pc, #20]	; (401e24 <ioport_init+0x28>)
  401e10:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401e12:	2010      	movs	r0, #16
  401e14:	4b03      	ldr	r3, [pc, #12]	; (401e24 <ioport_init+0x28>)
  401e16:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401e18:	2011      	movs	r0, #17
  401e1a:	4b02      	ldr	r3, [pc, #8]	; (401e24 <ioport_init+0x28>)
  401e1c:	4798      	blx	r3
}
  401e1e:	bf00      	nop
  401e20:	bd80      	pop	{r7, pc}
  401e22:	bf00      	nop
  401e24:	00401de1 	.word	0x00401de1

00401e28 <ioport_set_pin_mode>:
{
  401e28:	b480      	push	{r7}
  401e2a:	b08d      	sub	sp, #52	; 0x34
  401e2c:	af00      	add	r7, sp, #0
  401e2e:	6078      	str	r0, [r7, #4]
  401e30:	6039      	str	r1, [r7, #0]
  401e32:	687b      	ldr	r3, [r7, #4]
  401e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  401e36:	683b      	ldr	r3, [r7, #0]
  401e38:	62bb      	str	r3, [r7, #40]	; 0x28
  401e3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401e3c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401e40:	095a      	lsrs	r2, r3, #5
  401e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401e44:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401e46:	6a3b      	ldr	r3, [r7, #32]
  401e48:	f003 031f 	and.w	r3, r3, #31
  401e4c:	2101      	movs	r1, #1
  401e4e:	fa01 f303 	lsl.w	r3, r1, r3
  401e52:	61fa      	str	r2, [r7, #28]
  401e54:	61bb      	str	r3, [r7, #24]
  401e56:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401e58:	617b      	str	r3, [r7, #20]
  401e5a:	69fb      	ldr	r3, [r7, #28]
  401e5c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401e5e:	693a      	ldr	r2, [r7, #16]
  401e60:	4b37      	ldr	r3, [pc, #220]	; (401f40 <ioport_set_pin_mode+0x118>)
  401e62:	4413      	add	r3, r2
  401e64:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  401e66:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  401e68:	697b      	ldr	r3, [r7, #20]
  401e6a:	f003 0308 	and.w	r3, r3, #8
  401e6e:	2b00      	cmp	r3, #0
  401e70:	d003      	beq.n	401e7a <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401e72:	68fb      	ldr	r3, [r7, #12]
  401e74:	69ba      	ldr	r2, [r7, #24]
  401e76:	665a      	str	r2, [r3, #100]	; 0x64
  401e78:	e002      	b.n	401e80 <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  401e7a:	68fb      	ldr	r3, [r7, #12]
  401e7c:	69ba      	ldr	r2, [r7, #24]
  401e7e:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  401e80:	697b      	ldr	r3, [r7, #20]
  401e82:	f003 0310 	and.w	r3, r3, #16
  401e86:	2b00      	cmp	r3, #0
  401e88:	d004      	beq.n	401e94 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401e8a:	68fb      	ldr	r3, [r7, #12]
  401e8c:	69ba      	ldr	r2, [r7, #24]
  401e8e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  401e92:	e003      	b.n	401e9c <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  401e94:	68fb      	ldr	r3, [r7, #12]
  401e96:	69ba      	ldr	r2, [r7, #24]
  401e98:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401e9c:	697b      	ldr	r3, [r7, #20]
  401e9e:	f003 0320 	and.w	r3, r3, #32
  401ea2:	2b00      	cmp	r3, #0
  401ea4:	d003      	beq.n	401eae <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401ea6:	68fb      	ldr	r3, [r7, #12]
  401ea8:	69ba      	ldr	r2, [r7, #24]
  401eaa:	651a      	str	r2, [r3, #80]	; 0x50
  401eac:	e002      	b.n	401eb4 <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  401eae:	68fb      	ldr	r3, [r7, #12]
  401eb0:	69ba      	ldr	r2, [r7, #24]
  401eb2:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401eb4:	697b      	ldr	r3, [r7, #20]
  401eb6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401eba:	2b00      	cmp	r3, #0
  401ebc:	d003      	beq.n	401ec6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401ebe:	68fb      	ldr	r3, [r7, #12]
  401ec0:	69ba      	ldr	r2, [r7, #24]
  401ec2:	621a      	str	r2, [r3, #32]
  401ec4:	e002      	b.n	401ecc <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  401ec6:	68fb      	ldr	r3, [r7, #12]
  401ec8:	69ba      	ldr	r2, [r7, #24]
  401eca:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401ecc:	697b      	ldr	r3, [r7, #20]
  401ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401ed2:	2b00      	cmp	r3, #0
  401ed4:	d004      	beq.n	401ee0 <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  401ed6:	68fb      	ldr	r3, [r7, #12]
  401ed8:	69ba      	ldr	r2, [r7, #24]
  401eda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401ede:	e003      	b.n	401ee8 <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  401ee0:	68fb      	ldr	r3, [r7, #12]
  401ee2:	69ba      	ldr	r2, [r7, #24]
  401ee4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401ee8:	697b      	ldr	r3, [r7, #20]
  401eea:	f003 0301 	and.w	r3, r3, #1
  401eee:	2b00      	cmp	r3, #0
  401ef0:	d006      	beq.n	401f00 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401ef2:	68fb      	ldr	r3, [r7, #12]
  401ef4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401ef6:	69bb      	ldr	r3, [r7, #24]
  401ef8:	431a      	orrs	r2, r3
  401efa:	68fb      	ldr	r3, [r7, #12]
  401efc:	671a      	str	r2, [r3, #112]	; 0x70
  401efe:	e006      	b.n	401f0e <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  401f00:	68fb      	ldr	r3, [r7, #12]
  401f02:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401f04:	69bb      	ldr	r3, [r7, #24]
  401f06:	43db      	mvns	r3, r3
  401f08:	401a      	ands	r2, r3
  401f0a:	68fb      	ldr	r3, [r7, #12]
  401f0c:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  401f0e:	697b      	ldr	r3, [r7, #20]
  401f10:	f003 0302 	and.w	r3, r3, #2
  401f14:	2b00      	cmp	r3, #0
  401f16:	d006      	beq.n	401f26 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401f18:	68fb      	ldr	r3, [r7, #12]
  401f1a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401f1c:	69bb      	ldr	r3, [r7, #24]
  401f1e:	431a      	orrs	r2, r3
  401f20:	68fb      	ldr	r3, [r7, #12]
  401f22:	675a      	str	r2, [r3, #116]	; 0x74
}
  401f24:	e006      	b.n	401f34 <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  401f26:	68fb      	ldr	r3, [r7, #12]
  401f28:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401f2a:	69bb      	ldr	r3, [r7, #24]
  401f2c:	43db      	mvns	r3, r3
  401f2e:	401a      	ands	r2, r3
  401f30:	68fb      	ldr	r3, [r7, #12]
  401f32:	675a      	str	r2, [r3, #116]	; 0x74
  401f34:	bf00      	nop
  401f36:	3734      	adds	r7, #52	; 0x34
  401f38:	46bd      	mov	sp, r7
  401f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f3e:	4770      	bx	lr
  401f40:	00200707 	.word	0x00200707

00401f44 <ioport_set_pin_dir>:
{
  401f44:	b480      	push	{r7}
  401f46:	b08d      	sub	sp, #52	; 0x34
  401f48:	af00      	add	r7, sp, #0
  401f4a:	6078      	str	r0, [r7, #4]
  401f4c:	460b      	mov	r3, r1
  401f4e:	70fb      	strb	r3, [r7, #3]
  401f50:	687b      	ldr	r3, [r7, #4]
  401f52:	62fb      	str	r3, [r7, #44]	; 0x2c
  401f54:	78fb      	ldrb	r3, [r7, #3]
  401f56:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401f5c:	627b      	str	r3, [r7, #36]	; 0x24
  401f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401f60:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401f62:	6a3b      	ldr	r3, [r7, #32]
  401f64:	095b      	lsrs	r3, r3, #5
  401f66:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401f68:	69fa      	ldr	r2, [r7, #28]
  401f6a:	4b17      	ldr	r3, [pc, #92]	; (401fc8 <ioport_set_pin_dir+0x84>)
  401f6c:	4413      	add	r3, r2
  401f6e:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401f70:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  401f72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401f76:	2b01      	cmp	r3, #1
  401f78:	d109      	bne.n	401f8e <ioport_set_pin_dir+0x4a>
  401f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401f7c:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401f7e:	697b      	ldr	r3, [r7, #20]
  401f80:	f003 031f 	and.w	r3, r3, #31
  401f84:	2201      	movs	r2, #1
  401f86:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401f88:	69bb      	ldr	r3, [r7, #24]
  401f8a:	611a      	str	r2, [r3, #16]
  401f8c:	e00c      	b.n	401fa8 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401f8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401f92:	2b00      	cmp	r3, #0
  401f94:	d108      	bne.n	401fa8 <ioport_set_pin_dir+0x64>
  401f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401f98:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401f9a:	693b      	ldr	r3, [r7, #16]
  401f9c:	f003 031f 	and.w	r3, r3, #31
  401fa0:	2201      	movs	r2, #1
  401fa2:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401fa4:	69bb      	ldr	r3, [r7, #24]
  401fa6:	615a      	str	r2, [r3, #20]
  401fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401faa:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401fac:	68fb      	ldr	r3, [r7, #12]
  401fae:	f003 031f 	and.w	r3, r3, #31
  401fb2:	2201      	movs	r2, #1
  401fb4:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401fb6:	69bb      	ldr	r3, [r7, #24]
  401fb8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401fbc:	bf00      	nop
  401fbe:	3734      	adds	r7, #52	; 0x34
  401fc0:	46bd      	mov	sp, r7
  401fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fc6:	4770      	bx	lr
  401fc8:	00200707 	.word	0x00200707

00401fcc <ioport_set_pin_level>:
{
  401fcc:	b480      	push	{r7}
  401fce:	b08b      	sub	sp, #44	; 0x2c
  401fd0:	af00      	add	r7, sp, #0
  401fd2:	6078      	str	r0, [r7, #4]
  401fd4:	460b      	mov	r3, r1
  401fd6:	70fb      	strb	r3, [r7, #3]
  401fd8:	687b      	ldr	r3, [r7, #4]
  401fda:	627b      	str	r3, [r7, #36]	; 0x24
  401fdc:	78fb      	ldrb	r3, [r7, #3]
  401fde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401fe4:	61fb      	str	r3, [r7, #28]
  401fe6:	69fb      	ldr	r3, [r7, #28]
  401fe8:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401fea:	69bb      	ldr	r3, [r7, #24]
  401fec:	095b      	lsrs	r3, r3, #5
  401fee:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401ff0:	697a      	ldr	r2, [r7, #20]
  401ff2:	4b10      	ldr	r3, [pc, #64]	; (402034 <ioport_set_pin_level+0x68>)
  401ff4:	4413      	add	r3, r2
  401ff6:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401ff8:	613b      	str	r3, [r7, #16]
	if (level) {
  401ffa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401ffe:	2b00      	cmp	r3, #0
  402000:	d009      	beq.n	402016 <ioport_set_pin_level+0x4a>
  402002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402004:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402006:	68fb      	ldr	r3, [r7, #12]
  402008:	f003 031f 	and.w	r3, r3, #31
  40200c:	2201      	movs	r2, #1
  40200e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402010:	693b      	ldr	r3, [r7, #16]
  402012:	631a      	str	r2, [r3, #48]	; 0x30
}
  402014:	e008      	b.n	402028 <ioport_set_pin_level+0x5c>
  402016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402018:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40201a:	68bb      	ldr	r3, [r7, #8]
  40201c:	f003 031f 	and.w	r3, r3, #31
  402020:	2201      	movs	r2, #1
  402022:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402024:	693b      	ldr	r3, [r7, #16]
  402026:	635a      	str	r2, [r3, #52]	; 0x34
  402028:	bf00      	nop
  40202a:	372c      	adds	r7, #44	; 0x2c
  40202c:	46bd      	mov	sp, r7
  40202e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402032:	4770      	bx	lr
  402034:	00200707 	.word	0x00200707

00402038 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  402038:	b480      	push	{r7}
  40203a:	b08d      	sub	sp, #52	; 0x34
  40203c:	af00      	add	r7, sp, #0
  40203e:	6078      	str	r0, [r7, #4]
  402040:	460b      	mov	r3, r1
  402042:	70fb      	strb	r3, [r7, #3]
  402044:	687b      	ldr	r3, [r7, #4]
  402046:	62fb      	str	r3, [r7, #44]	; 0x2c
  402048:	78fb      	ldrb	r3, [r7, #3]
  40204a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40204e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402050:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  402052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402054:	095a      	lsrs	r2, r3, #5
  402056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402058:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40205a:	6a3b      	ldr	r3, [r7, #32]
  40205c:	f003 031f 	and.w	r3, r3, #31
  402060:	2101      	movs	r1, #1
  402062:	fa01 f303 	lsl.w	r3, r1, r3
  402066:	61fa      	str	r2, [r7, #28]
  402068:	61bb      	str	r3, [r7, #24]
  40206a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40206e:	75fb      	strb	r3, [r7, #23]
  402070:	69fb      	ldr	r3, [r7, #28]
  402072:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402074:	693a      	ldr	r2, [r7, #16]
  402076:	4b23      	ldr	r3, [pc, #140]	; (402104 <ioport_set_pin_sense_mode+0xcc>)
  402078:	4413      	add	r3, r2
  40207a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  40207c:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  40207e:	7dfb      	ldrb	r3, [r7, #23]
  402080:	3b01      	subs	r3, #1
  402082:	2b03      	cmp	r3, #3
  402084:	d82e      	bhi.n	4020e4 <ioport_set_pin_sense_mode+0xac>
  402086:	a201      	add	r2, pc, #4	; (adr r2, 40208c <ioport_set_pin_sense_mode+0x54>)
  402088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40208c:	004020c1 	.word	0x004020c1
  402090:	004020d3 	.word	0x004020d3
  402094:	0040209d 	.word	0x0040209d
  402098:	004020af 	.word	0x004020af
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  40209c:	68fb      	ldr	r3, [r7, #12]
  40209e:	69ba      	ldr	r2, [r7, #24]
  4020a0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4020a4:	68fb      	ldr	r3, [r7, #12]
  4020a6:	69ba      	ldr	r2, [r7, #24]
  4020a8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4020ac:	e01f      	b.n	4020ee <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4020ae:	68fb      	ldr	r3, [r7, #12]
  4020b0:	69ba      	ldr	r2, [r7, #24]
  4020b2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4020b6:	68fb      	ldr	r3, [r7, #12]
  4020b8:	69ba      	ldr	r2, [r7, #24]
  4020ba:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4020be:	e016      	b.n	4020ee <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4020c0:	68fb      	ldr	r3, [r7, #12]
  4020c2:	69ba      	ldr	r2, [r7, #24]
  4020c4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4020c8:	68fb      	ldr	r3, [r7, #12]
  4020ca:	69ba      	ldr	r2, [r7, #24]
  4020cc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4020d0:	e00d      	b.n	4020ee <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4020d2:	68fb      	ldr	r3, [r7, #12]
  4020d4:	69ba      	ldr	r2, [r7, #24]
  4020d6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4020da:	68fb      	ldr	r3, [r7, #12]
  4020dc:	69ba      	ldr	r2, [r7, #24]
  4020de:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4020e2:	e004      	b.n	4020ee <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  4020e4:	68fb      	ldr	r3, [r7, #12]
  4020e6:	69ba      	ldr	r2, [r7, #24]
  4020e8:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  4020ec:	e003      	b.n	4020f6 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  4020ee:	68fb      	ldr	r3, [r7, #12]
  4020f0:	69ba      	ldr	r2, [r7, #24]
  4020f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  4020f6:	bf00      	nop
  4020f8:	3734      	adds	r7, #52	; 0x34
  4020fa:	46bd      	mov	sp, r7
  4020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  402100:	4770      	bx	lr
  402102:	bf00      	nop
  402104:	00200707 	.word	0x00200707

00402108 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  402108:	b480      	push	{r7}
  40210a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  40210c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402110:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  402114:	4a0c      	ldr	r2, [pc, #48]	; (402148 <tcm_disable+0x40>)
  402116:	4b0c      	ldr	r3, [pc, #48]	; (402148 <tcm_disable+0x40>)
  402118:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  40211c:	f023 0301 	bic.w	r3, r3, #1
  402120:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  402124:	4a08      	ldr	r2, [pc, #32]	; (402148 <tcm_disable+0x40>)
  402126:	4b08      	ldr	r3, [pc, #32]	; (402148 <tcm_disable+0x40>)
  402128:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  40212c:	f023 0301 	bic.w	r3, r3, #1
  402130:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  402134:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402138:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  40213c:	bf00      	nop
  40213e:	46bd      	mov	sp, r7
  402140:	f85d 7b04 	ldr.w	r7, [sp], #4
  402144:	4770      	bx	lr
  402146:	bf00      	nop
  402148:	e000ed00 	.word	0xe000ed00

0040214c <board_init>:
#endif

void board_init(void)
{
  40214c:	b580      	push	{r7, lr}
  40214e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402150:	4b13      	ldr	r3, [pc, #76]	; (4021a0 <board_init+0x54>)
  402152:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402156:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  402158:	4b12      	ldr	r3, [pc, #72]	; (4021a4 <board_init+0x58>)
  40215a:	4798      	blx	r3
	SCB_EnableDCache();
  40215c:	4b12      	ldr	r3, [pc, #72]	; (4021a8 <board_init+0x5c>)
  40215e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  402160:	4b12      	ldr	r3, [pc, #72]	; (4021ac <board_init+0x60>)
  402162:	4a13      	ldr	r2, [pc, #76]	; (4021b0 <board_init+0x64>)
  402164:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  402166:	4b11      	ldr	r3, [pc, #68]	; (4021ac <board_init+0x60>)
  402168:	4a12      	ldr	r2, [pc, #72]	; (4021b4 <board_init+0x68>)
  40216a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  40216c:	4b12      	ldr	r3, [pc, #72]	; (4021b8 <board_init+0x6c>)
  40216e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  402170:	4b12      	ldr	r3, [pc, #72]	; (4021bc <board_init+0x70>)
  402172:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  402174:	2101      	movs	r1, #1
  402176:	2048      	movs	r0, #72	; 0x48
  402178:	4b11      	ldr	r3, [pc, #68]	; (4021c0 <board_init+0x74>)
  40217a:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  40217c:	2101      	movs	r1, #1
  40217e:	2048      	movs	r0, #72	; 0x48
  402180:	4b10      	ldr	r3, [pc, #64]	; (4021c4 <board_init+0x78>)
  402182:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  402184:	2100      	movs	r1, #0
  402186:	200b      	movs	r0, #11
  402188:	4b0d      	ldr	r3, [pc, #52]	; (4021c0 <board_init+0x74>)
  40218a:	4798      	blx	r3
  40218c:	2188      	movs	r1, #136	; 0x88
  40218e:	200b      	movs	r0, #11
  402190:	4b0d      	ldr	r3, [pc, #52]	; (4021c8 <board_init+0x7c>)
  402192:	4798      	blx	r3
  402194:	2102      	movs	r1, #2
  402196:	200b      	movs	r0, #11
  402198:	4b0c      	ldr	r3, [pc, #48]	; (4021cc <board_init+0x80>)
  40219a:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  40219c:	bf00      	nop
  40219e:	bd80      	pop	{r7, pc}
  4021a0:	400e1850 	.word	0x400e1850
  4021a4:	00401d05 	.word	0x00401d05
  4021a8:	00401d3d 	.word	0x00401d3d
  4021ac:	400e0c00 	.word	0x400e0c00
  4021b0:	5a00080c 	.word	0x5a00080c
  4021b4:	5a00070c 	.word	0x5a00070c
  4021b8:	00402109 	.word	0x00402109
  4021bc:	00401dfd 	.word	0x00401dfd
  4021c0:	00401f45 	.word	0x00401f45
  4021c4:	00401fcd 	.word	0x00401fcd
  4021c8:	00401e29 	.word	0x00401e29
  4021cc:	00402039 	.word	0x00402039

004021d0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4021d0:	b480      	push	{r7}
  4021d2:	b085      	sub	sp, #20
  4021d4:	af00      	add	r7, sp, #0
  4021d6:	60f8      	str	r0, [r7, #12]
  4021d8:	60b9      	str	r1, [r7, #8]
  4021da:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4021dc:	687b      	ldr	r3, [r7, #4]
  4021de:	2b00      	cmp	r3, #0
  4021e0:	d003      	beq.n	4021ea <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4021e2:	68fb      	ldr	r3, [r7, #12]
  4021e4:	68ba      	ldr	r2, [r7, #8]
  4021e6:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4021e8:	e002      	b.n	4021f0 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  4021ea:	68fb      	ldr	r3, [r7, #12]
  4021ec:	68ba      	ldr	r2, [r7, #8]
  4021ee:	661a      	str	r2, [r3, #96]	; 0x60
}
  4021f0:	bf00      	nop
  4021f2:	3714      	adds	r7, #20
  4021f4:	46bd      	mov	sp, r7
  4021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021fa:	4770      	bx	lr

004021fc <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4021fc:	b480      	push	{r7}
  4021fe:	b085      	sub	sp, #20
  402200:	af00      	add	r7, sp, #0
  402202:	60f8      	str	r0, [r7, #12]
  402204:	60b9      	str	r1, [r7, #8]
  402206:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  402208:	68fb      	ldr	r3, [r7, #12]
  40220a:	68ba      	ldr	r2, [r7, #8]
  40220c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  402210:	687b      	ldr	r3, [r7, #4]
  402212:	005b      	lsls	r3, r3, #1
  402214:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402218:	fbb2 f3f3 	udiv	r3, r2, r3
  40221c:	3b01      	subs	r3, #1
  40221e:	f3c3 020d 	ubfx	r2, r3, #0, #14
  402222:	68fb      	ldr	r3, [r7, #12]
  402224:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  402228:	bf00      	nop
  40222a:	3714      	adds	r7, #20
  40222c:	46bd      	mov	sp, r7
  40222e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402232:	4770      	bx	lr

00402234 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  402234:	b480      	push	{r7}
  402236:	b083      	sub	sp, #12
  402238:	af00      	add	r7, sp, #0
  40223a:	6078      	str	r0, [r7, #4]
  40223c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40223e:	687b      	ldr	r3, [r7, #4]
  402240:	683a      	ldr	r2, [r7, #0]
  402242:	631a      	str	r2, [r3, #48]	; 0x30
}
  402244:	bf00      	nop
  402246:	370c      	adds	r7, #12
  402248:	46bd      	mov	sp, r7
  40224a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40224e:	4770      	bx	lr

00402250 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  402250:	b480      	push	{r7}
  402252:	b083      	sub	sp, #12
  402254:	af00      	add	r7, sp, #0
  402256:	6078      	str	r0, [r7, #4]
  402258:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40225a:	687b      	ldr	r3, [r7, #4]
  40225c:	683a      	ldr	r2, [r7, #0]
  40225e:	635a      	str	r2, [r3, #52]	; 0x34
}
  402260:	bf00      	nop
  402262:	370c      	adds	r7, #12
  402264:	46bd      	mov	sp, r7
  402266:	f85d 7b04 	ldr.w	r7, [sp], #4
  40226a:	4770      	bx	lr

0040226c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40226c:	b480      	push	{r7}
  40226e:	b087      	sub	sp, #28
  402270:	af00      	add	r7, sp, #0
  402272:	60f8      	str	r0, [r7, #12]
  402274:	60b9      	str	r1, [r7, #8]
  402276:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  402278:	68fb      	ldr	r3, [r7, #12]
  40227a:	687a      	ldr	r2, [r7, #4]
  40227c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40227e:	68bb      	ldr	r3, [r7, #8]
  402280:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402284:	d04a      	beq.n	40231c <pio_set_peripheral+0xb0>
  402286:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40228a:	d808      	bhi.n	40229e <pio_set_peripheral+0x32>
  40228c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402290:	d016      	beq.n	4022c0 <pio_set_peripheral+0x54>
  402292:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402296:	d02c      	beq.n	4022f2 <pio_set_peripheral+0x86>
  402298:	2b00      	cmp	r3, #0
  40229a:	d069      	beq.n	402370 <pio_set_peripheral+0x104>
  40229c:	e064      	b.n	402368 <pio_set_peripheral+0xfc>
  40229e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4022a2:	d065      	beq.n	402370 <pio_set_peripheral+0x104>
  4022a4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4022a8:	d803      	bhi.n	4022b2 <pio_set_peripheral+0x46>
  4022aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4022ae:	d04a      	beq.n	402346 <pio_set_peripheral+0xda>
  4022b0:	e05a      	b.n	402368 <pio_set_peripheral+0xfc>
  4022b2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4022b6:	d05b      	beq.n	402370 <pio_set_peripheral+0x104>
  4022b8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4022bc:	d058      	beq.n	402370 <pio_set_peripheral+0x104>
  4022be:	e053      	b.n	402368 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4022c0:	68fb      	ldr	r3, [r7, #12]
  4022c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4022c4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4022c6:	68fb      	ldr	r3, [r7, #12]
  4022c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4022ca:	687b      	ldr	r3, [r7, #4]
  4022cc:	43d9      	mvns	r1, r3
  4022ce:	697b      	ldr	r3, [r7, #20]
  4022d0:	400b      	ands	r3, r1
  4022d2:	401a      	ands	r2, r3
  4022d4:	68fb      	ldr	r3, [r7, #12]
  4022d6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4022d8:	68fb      	ldr	r3, [r7, #12]
  4022da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4022dc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4022de:	68fb      	ldr	r3, [r7, #12]
  4022e0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4022e2:	687b      	ldr	r3, [r7, #4]
  4022e4:	43d9      	mvns	r1, r3
  4022e6:	697b      	ldr	r3, [r7, #20]
  4022e8:	400b      	ands	r3, r1
  4022ea:	401a      	ands	r2, r3
  4022ec:	68fb      	ldr	r3, [r7, #12]
  4022ee:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4022f0:	e03a      	b.n	402368 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4022f2:	68fb      	ldr	r3, [r7, #12]
  4022f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4022f6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4022f8:	687a      	ldr	r2, [r7, #4]
  4022fa:	697b      	ldr	r3, [r7, #20]
  4022fc:	431a      	orrs	r2, r3
  4022fe:	68fb      	ldr	r3, [r7, #12]
  402300:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402302:	68fb      	ldr	r3, [r7, #12]
  402304:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402306:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402308:	68fb      	ldr	r3, [r7, #12]
  40230a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40230c:	687b      	ldr	r3, [r7, #4]
  40230e:	43d9      	mvns	r1, r3
  402310:	697b      	ldr	r3, [r7, #20]
  402312:	400b      	ands	r3, r1
  402314:	401a      	ands	r2, r3
  402316:	68fb      	ldr	r3, [r7, #12]
  402318:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40231a:	e025      	b.n	402368 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40231c:	68fb      	ldr	r3, [r7, #12]
  40231e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402320:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402322:	68fb      	ldr	r3, [r7, #12]
  402324:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402326:	687b      	ldr	r3, [r7, #4]
  402328:	43d9      	mvns	r1, r3
  40232a:	697b      	ldr	r3, [r7, #20]
  40232c:	400b      	ands	r3, r1
  40232e:	401a      	ands	r2, r3
  402330:	68fb      	ldr	r3, [r7, #12]
  402332:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402334:	68fb      	ldr	r3, [r7, #12]
  402336:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402338:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40233a:	687a      	ldr	r2, [r7, #4]
  40233c:	697b      	ldr	r3, [r7, #20]
  40233e:	431a      	orrs	r2, r3
  402340:	68fb      	ldr	r3, [r7, #12]
  402342:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402344:	e010      	b.n	402368 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402346:	68fb      	ldr	r3, [r7, #12]
  402348:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40234a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40234c:	687a      	ldr	r2, [r7, #4]
  40234e:	697b      	ldr	r3, [r7, #20]
  402350:	431a      	orrs	r2, r3
  402352:	68fb      	ldr	r3, [r7, #12]
  402354:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402356:	68fb      	ldr	r3, [r7, #12]
  402358:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40235a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40235c:	687a      	ldr	r2, [r7, #4]
  40235e:	697b      	ldr	r3, [r7, #20]
  402360:	431a      	orrs	r2, r3
  402362:	68fb      	ldr	r3, [r7, #12]
  402364:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402366:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402368:	68fb      	ldr	r3, [r7, #12]
  40236a:	687a      	ldr	r2, [r7, #4]
  40236c:	605a      	str	r2, [r3, #4]
  40236e:	e000      	b.n	402372 <pio_set_peripheral+0x106>
		return;
  402370:	bf00      	nop
}
  402372:	371c      	adds	r7, #28
  402374:	46bd      	mov	sp, r7
  402376:	f85d 7b04 	ldr.w	r7, [sp], #4
  40237a:	4770      	bx	lr

0040237c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40237c:	b580      	push	{r7, lr}
  40237e:	b084      	sub	sp, #16
  402380:	af00      	add	r7, sp, #0
  402382:	60f8      	str	r0, [r7, #12]
  402384:	60b9      	str	r1, [r7, #8]
  402386:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  402388:	68b9      	ldr	r1, [r7, #8]
  40238a:	68f8      	ldr	r0, [r7, #12]
  40238c:	4b19      	ldr	r3, [pc, #100]	; (4023f4 <pio_set_input+0x78>)
  40238e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402390:	687b      	ldr	r3, [r7, #4]
  402392:	f003 0301 	and.w	r3, r3, #1
  402396:	461a      	mov	r2, r3
  402398:	68b9      	ldr	r1, [r7, #8]
  40239a:	68f8      	ldr	r0, [r7, #12]
  40239c:	4b16      	ldr	r3, [pc, #88]	; (4023f8 <pio_set_input+0x7c>)
  40239e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4023a0:	687b      	ldr	r3, [r7, #4]
  4023a2:	f003 030a 	and.w	r3, r3, #10
  4023a6:	2b00      	cmp	r3, #0
  4023a8:	d003      	beq.n	4023b2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4023aa:	68fb      	ldr	r3, [r7, #12]
  4023ac:	68ba      	ldr	r2, [r7, #8]
  4023ae:	621a      	str	r2, [r3, #32]
  4023b0:	e002      	b.n	4023b8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4023b2:	68fb      	ldr	r3, [r7, #12]
  4023b4:	68ba      	ldr	r2, [r7, #8]
  4023b6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4023b8:	687b      	ldr	r3, [r7, #4]
  4023ba:	f003 0302 	and.w	r3, r3, #2
  4023be:	2b00      	cmp	r3, #0
  4023c0:	d004      	beq.n	4023cc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4023c2:	68fb      	ldr	r3, [r7, #12]
  4023c4:	68ba      	ldr	r2, [r7, #8]
  4023c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4023ca:	e008      	b.n	4023de <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4023cc:	687b      	ldr	r3, [r7, #4]
  4023ce:	f003 0308 	and.w	r3, r3, #8
  4023d2:	2b00      	cmp	r3, #0
  4023d4:	d003      	beq.n	4023de <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4023d6:	68fb      	ldr	r3, [r7, #12]
  4023d8:	68ba      	ldr	r2, [r7, #8]
  4023da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4023de:	68fb      	ldr	r3, [r7, #12]
  4023e0:	68ba      	ldr	r2, [r7, #8]
  4023e2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4023e4:	68fb      	ldr	r3, [r7, #12]
  4023e6:	68ba      	ldr	r2, [r7, #8]
  4023e8:	601a      	str	r2, [r3, #0]
}
  4023ea:	bf00      	nop
  4023ec:	3710      	adds	r7, #16
  4023ee:	46bd      	mov	sp, r7
  4023f0:	bd80      	pop	{r7, pc}
  4023f2:	bf00      	nop
  4023f4:	004025b5 	.word	0x004025b5
  4023f8:	004021d1 	.word	0x004021d1

004023fc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4023fc:	b580      	push	{r7, lr}
  4023fe:	b084      	sub	sp, #16
  402400:	af00      	add	r7, sp, #0
  402402:	60f8      	str	r0, [r7, #12]
  402404:	60b9      	str	r1, [r7, #8]
  402406:	607a      	str	r2, [r7, #4]
  402408:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40240a:	68b9      	ldr	r1, [r7, #8]
  40240c:	68f8      	ldr	r0, [r7, #12]
  40240e:	4b12      	ldr	r3, [pc, #72]	; (402458 <pio_set_output+0x5c>)
  402410:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  402412:	69ba      	ldr	r2, [r7, #24]
  402414:	68b9      	ldr	r1, [r7, #8]
  402416:	68f8      	ldr	r0, [r7, #12]
  402418:	4b10      	ldr	r3, [pc, #64]	; (40245c <pio_set_output+0x60>)
  40241a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40241c:	683b      	ldr	r3, [r7, #0]
  40241e:	2b00      	cmp	r3, #0
  402420:	d003      	beq.n	40242a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  402422:	68fb      	ldr	r3, [r7, #12]
  402424:	68ba      	ldr	r2, [r7, #8]
  402426:	651a      	str	r2, [r3, #80]	; 0x50
  402428:	e002      	b.n	402430 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40242a:	68fb      	ldr	r3, [r7, #12]
  40242c:	68ba      	ldr	r2, [r7, #8]
  40242e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402430:	687b      	ldr	r3, [r7, #4]
  402432:	2b00      	cmp	r3, #0
  402434:	d003      	beq.n	40243e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  402436:	68fb      	ldr	r3, [r7, #12]
  402438:	68ba      	ldr	r2, [r7, #8]
  40243a:	631a      	str	r2, [r3, #48]	; 0x30
  40243c:	e002      	b.n	402444 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40243e:	68fb      	ldr	r3, [r7, #12]
  402440:	68ba      	ldr	r2, [r7, #8]
  402442:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402444:	68fb      	ldr	r3, [r7, #12]
  402446:	68ba      	ldr	r2, [r7, #8]
  402448:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40244a:	68fb      	ldr	r3, [r7, #12]
  40244c:	68ba      	ldr	r2, [r7, #8]
  40244e:	601a      	str	r2, [r3, #0]
}
  402450:	bf00      	nop
  402452:	3710      	adds	r7, #16
  402454:	46bd      	mov	sp, r7
  402456:	bd80      	pop	{r7, pc}
  402458:	004025b5 	.word	0x004025b5
  40245c:	004021d1 	.word	0x004021d1

00402460 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  402460:	b590      	push	{r4, r7, lr}
  402462:	b087      	sub	sp, #28
  402464:	af02      	add	r7, sp, #8
  402466:	60f8      	str	r0, [r7, #12]
  402468:	60b9      	str	r1, [r7, #8]
  40246a:	607a      	str	r2, [r7, #4]
  40246c:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  40246e:	68bb      	ldr	r3, [r7, #8]
  402470:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402474:	d016      	beq.n	4024a4 <pio_configure+0x44>
  402476:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40247a:	d809      	bhi.n	402490 <pio_configure+0x30>
  40247c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402480:	d010      	beq.n	4024a4 <pio_configure+0x44>
  402482:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402486:	d00d      	beq.n	4024a4 <pio_configure+0x44>
  402488:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40248c:	d00a      	beq.n	4024a4 <pio_configure+0x44>
  40248e:	e03d      	b.n	40250c <pio_configure+0xac>
  402490:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402494:	d01a      	beq.n	4024cc <pio_configure+0x6c>
  402496:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40249a:	d017      	beq.n	4024cc <pio_configure+0x6c>
  40249c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4024a0:	d00e      	beq.n	4024c0 <pio_configure+0x60>
  4024a2:	e033      	b.n	40250c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4024a4:	687a      	ldr	r2, [r7, #4]
  4024a6:	68b9      	ldr	r1, [r7, #8]
  4024a8:	68f8      	ldr	r0, [r7, #12]
  4024aa:	4b1c      	ldr	r3, [pc, #112]	; (40251c <pio_configure+0xbc>)
  4024ac:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4024ae:	683b      	ldr	r3, [r7, #0]
  4024b0:	f003 0301 	and.w	r3, r3, #1
  4024b4:	461a      	mov	r2, r3
  4024b6:	6879      	ldr	r1, [r7, #4]
  4024b8:	68f8      	ldr	r0, [r7, #12]
  4024ba:	4b19      	ldr	r3, [pc, #100]	; (402520 <pio_configure+0xc0>)
  4024bc:	4798      	blx	r3
		break;
  4024be:	e027      	b.n	402510 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4024c0:	683a      	ldr	r2, [r7, #0]
  4024c2:	6879      	ldr	r1, [r7, #4]
  4024c4:	68f8      	ldr	r0, [r7, #12]
  4024c6:	4b17      	ldr	r3, [pc, #92]	; (402524 <pio_configure+0xc4>)
  4024c8:	4798      	blx	r3
		break;
  4024ca:	e021      	b.n	402510 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4024cc:	68bb      	ldr	r3, [r7, #8]
  4024ce:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4024d2:	bf0c      	ite	eq
  4024d4:	2301      	moveq	r3, #1
  4024d6:	2300      	movne	r3, #0
  4024d8:	b2db      	uxtb	r3, r3
  4024da:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4024dc:	683b      	ldr	r3, [r7, #0]
  4024de:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4024e2:	2b00      	cmp	r3, #0
  4024e4:	bf14      	ite	ne
  4024e6:	2301      	movne	r3, #1
  4024e8:	2300      	moveq	r3, #0
  4024ea:	b2db      	uxtb	r3, r3
  4024ec:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  4024ee:	683b      	ldr	r3, [r7, #0]
  4024f0:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4024f4:	2b00      	cmp	r3, #0
  4024f6:	bf14      	ite	ne
  4024f8:	2301      	movne	r3, #1
  4024fa:	2300      	moveq	r3, #0
  4024fc:	b2db      	uxtb	r3, r3
  4024fe:	9300      	str	r3, [sp, #0]
  402500:	460b      	mov	r3, r1
  402502:	6879      	ldr	r1, [r7, #4]
  402504:	68f8      	ldr	r0, [r7, #12]
  402506:	4c08      	ldr	r4, [pc, #32]	; (402528 <pio_configure+0xc8>)
  402508:	47a0      	blx	r4
		break;
  40250a:	e001      	b.n	402510 <pio_configure+0xb0>

	default:
		return 0;
  40250c:	2300      	movs	r3, #0
  40250e:	e000      	b.n	402512 <pio_configure+0xb2>
	}

	return 1;
  402510:	2301      	movs	r3, #1
}
  402512:	4618      	mov	r0, r3
  402514:	3714      	adds	r7, #20
  402516:	46bd      	mov	sp, r7
  402518:	bd90      	pop	{r4, r7, pc}
  40251a:	bf00      	nop
  40251c:	0040226d 	.word	0x0040226d
  402520:	004021d1 	.word	0x004021d1
  402524:	0040237d 	.word	0x0040237d
  402528:	004023fd 	.word	0x004023fd

0040252c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  40252c:	b480      	push	{r7}
  40252e:	b085      	sub	sp, #20
  402530:	af00      	add	r7, sp, #0
  402532:	60f8      	str	r0, [r7, #12]
  402534:	60b9      	str	r1, [r7, #8]
  402536:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  402538:	687b      	ldr	r3, [r7, #4]
  40253a:	f003 0310 	and.w	r3, r3, #16
  40253e:	2b00      	cmp	r3, #0
  402540:	d020      	beq.n	402584 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  402542:	68fb      	ldr	r3, [r7, #12]
  402544:	68ba      	ldr	r2, [r7, #8]
  402546:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40254a:	687b      	ldr	r3, [r7, #4]
  40254c:	f003 0320 	and.w	r3, r3, #32
  402550:	2b00      	cmp	r3, #0
  402552:	d004      	beq.n	40255e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402554:	68fb      	ldr	r3, [r7, #12]
  402556:	68ba      	ldr	r2, [r7, #8]
  402558:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40255c:	e003      	b.n	402566 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40255e:	68fb      	ldr	r3, [r7, #12]
  402560:	68ba      	ldr	r2, [r7, #8]
  402562:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  402566:	687b      	ldr	r3, [r7, #4]
  402568:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40256c:	2b00      	cmp	r3, #0
  40256e:	d004      	beq.n	40257a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  402570:	68fb      	ldr	r3, [r7, #12]
  402572:	68ba      	ldr	r2, [r7, #8]
  402574:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  402578:	e008      	b.n	40258c <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  40257a:	68fb      	ldr	r3, [r7, #12]
  40257c:	68ba      	ldr	r2, [r7, #8]
  40257e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  402582:	e003      	b.n	40258c <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  402584:	68fb      	ldr	r3, [r7, #12]
  402586:	68ba      	ldr	r2, [r7, #8]
  402588:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  40258c:	bf00      	nop
  40258e:	3714      	adds	r7, #20
  402590:	46bd      	mov	sp, r7
  402592:	f85d 7b04 	ldr.w	r7, [sp], #4
  402596:	4770      	bx	lr

00402598 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402598:	b480      	push	{r7}
  40259a:	b083      	sub	sp, #12
  40259c:	af00      	add	r7, sp, #0
  40259e:	6078      	str	r0, [r7, #4]
  4025a0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4025a2:	687b      	ldr	r3, [r7, #4]
  4025a4:	683a      	ldr	r2, [r7, #0]
  4025a6:	641a      	str	r2, [r3, #64]	; 0x40
}
  4025a8:	bf00      	nop
  4025aa:	370c      	adds	r7, #12
  4025ac:	46bd      	mov	sp, r7
  4025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025b2:	4770      	bx	lr

004025b4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4025b4:	b480      	push	{r7}
  4025b6:	b083      	sub	sp, #12
  4025b8:	af00      	add	r7, sp, #0
  4025ba:	6078      	str	r0, [r7, #4]
  4025bc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4025be:	687b      	ldr	r3, [r7, #4]
  4025c0:	683a      	ldr	r2, [r7, #0]
  4025c2:	645a      	str	r2, [r3, #68]	; 0x44
}
  4025c4:	bf00      	nop
  4025c6:	370c      	adds	r7, #12
  4025c8:	46bd      	mov	sp, r7
  4025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025ce:	4770      	bx	lr

004025d0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4025d0:	b480      	push	{r7}
  4025d2:	b083      	sub	sp, #12
  4025d4:	af00      	add	r7, sp, #0
  4025d6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4025d8:	687b      	ldr	r3, [r7, #4]
  4025da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4025dc:	4618      	mov	r0, r3
  4025de:	370c      	adds	r7, #12
  4025e0:	46bd      	mov	sp, r7
  4025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025e6:	4770      	bx	lr

004025e8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4025e8:	b480      	push	{r7}
  4025ea:	b083      	sub	sp, #12
  4025ec:	af00      	add	r7, sp, #0
  4025ee:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4025f0:	687b      	ldr	r3, [r7, #4]
  4025f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4025f4:	4618      	mov	r0, r3
  4025f6:	370c      	adds	r7, #12
  4025f8:	46bd      	mov	sp, r7
  4025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025fe:	4770      	bx	lr

00402600 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  402600:	b580      	push	{r7, lr}
  402602:	b084      	sub	sp, #16
  402604:	af00      	add	r7, sp, #0
  402606:	6078      	str	r0, [r7, #4]
  402608:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40260a:	6878      	ldr	r0, [r7, #4]
  40260c:	4b26      	ldr	r3, [pc, #152]	; (4026a8 <pio_handler_process+0xa8>)
  40260e:	4798      	blx	r3
  402610:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  402612:	6878      	ldr	r0, [r7, #4]
  402614:	4b25      	ldr	r3, [pc, #148]	; (4026ac <pio_handler_process+0xac>)
  402616:	4798      	blx	r3
  402618:	4602      	mov	r2, r0
  40261a:	68fb      	ldr	r3, [r7, #12]
  40261c:	4013      	ands	r3, r2
  40261e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  402620:	68fb      	ldr	r3, [r7, #12]
  402622:	2b00      	cmp	r3, #0
  402624:	d03c      	beq.n	4026a0 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  402626:	2300      	movs	r3, #0
  402628:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40262a:	e034      	b.n	402696 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40262c:	4a20      	ldr	r2, [pc, #128]	; (4026b0 <pio_handler_process+0xb0>)
  40262e:	68bb      	ldr	r3, [r7, #8]
  402630:	011b      	lsls	r3, r3, #4
  402632:	4413      	add	r3, r2
  402634:	681a      	ldr	r2, [r3, #0]
  402636:	683b      	ldr	r3, [r7, #0]
  402638:	429a      	cmp	r2, r3
  40263a:	d126      	bne.n	40268a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40263c:	4a1c      	ldr	r2, [pc, #112]	; (4026b0 <pio_handler_process+0xb0>)
  40263e:	68bb      	ldr	r3, [r7, #8]
  402640:	011b      	lsls	r3, r3, #4
  402642:	4413      	add	r3, r2
  402644:	3304      	adds	r3, #4
  402646:	681a      	ldr	r2, [r3, #0]
  402648:	68fb      	ldr	r3, [r7, #12]
  40264a:	4013      	ands	r3, r2
  40264c:	2b00      	cmp	r3, #0
  40264e:	d01c      	beq.n	40268a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402650:	4a17      	ldr	r2, [pc, #92]	; (4026b0 <pio_handler_process+0xb0>)
  402652:	68bb      	ldr	r3, [r7, #8]
  402654:	011b      	lsls	r3, r3, #4
  402656:	4413      	add	r3, r2
  402658:	330c      	adds	r3, #12
  40265a:	681b      	ldr	r3, [r3, #0]
  40265c:	4914      	ldr	r1, [pc, #80]	; (4026b0 <pio_handler_process+0xb0>)
  40265e:	68ba      	ldr	r2, [r7, #8]
  402660:	0112      	lsls	r2, r2, #4
  402662:	440a      	add	r2, r1
  402664:	6810      	ldr	r0, [r2, #0]
  402666:	4912      	ldr	r1, [pc, #72]	; (4026b0 <pio_handler_process+0xb0>)
  402668:	68ba      	ldr	r2, [r7, #8]
  40266a:	0112      	lsls	r2, r2, #4
  40266c:	440a      	add	r2, r1
  40266e:	3204      	adds	r2, #4
  402670:	6812      	ldr	r2, [r2, #0]
  402672:	4611      	mov	r1, r2
  402674:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  402676:	4a0e      	ldr	r2, [pc, #56]	; (4026b0 <pio_handler_process+0xb0>)
  402678:	68bb      	ldr	r3, [r7, #8]
  40267a:	011b      	lsls	r3, r3, #4
  40267c:	4413      	add	r3, r2
  40267e:	3304      	adds	r3, #4
  402680:	681b      	ldr	r3, [r3, #0]
  402682:	43db      	mvns	r3, r3
  402684:	68fa      	ldr	r2, [r7, #12]
  402686:	4013      	ands	r3, r2
  402688:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40268a:	68bb      	ldr	r3, [r7, #8]
  40268c:	3301      	adds	r3, #1
  40268e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  402690:	68bb      	ldr	r3, [r7, #8]
  402692:	2b06      	cmp	r3, #6
  402694:	d803      	bhi.n	40269e <pio_handler_process+0x9e>
		while (status != 0) {
  402696:	68fb      	ldr	r3, [r7, #12]
  402698:	2b00      	cmp	r3, #0
  40269a:	d1c7      	bne.n	40262c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  40269c:	e000      	b.n	4026a0 <pio_handler_process+0xa0>
				break;
  40269e:	bf00      	nop
}
  4026a0:	bf00      	nop
  4026a2:	3710      	adds	r7, #16
  4026a4:	46bd      	mov	sp, r7
  4026a6:	bd80      	pop	{r7, pc}
  4026a8:	004025d1 	.word	0x004025d1
  4026ac:	004025e9 	.word	0x004025e9
  4026b0:	20400bfc 	.word	0x20400bfc

004026b4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4026b4:	b580      	push	{r7, lr}
  4026b6:	b086      	sub	sp, #24
  4026b8:	af00      	add	r7, sp, #0
  4026ba:	60f8      	str	r0, [r7, #12]
  4026bc:	60b9      	str	r1, [r7, #8]
  4026be:	607a      	str	r2, [r7, #4]
  4026c0:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4026c2:	4b21      	ldr	r3, [pc, #132]	; (402748 <pio_handler_set+0x94>)
  4026c4:	681b      	ldr	r3, [r3, #0]
  4026c6:	2b06      	cmp	r3, #6
  4026c8:	d901      	bls.n	4026ce <pio_handler_set+0x1a>
		return 1;
  4026ca:	2301      	movs	r3, #1
  4026cc:	e038      	b.n	402740 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4026ce:	2300      	movs	r3, #0
  4026d0:	75fb      	strb	r3, [r7, #23]
  4026d2:	e011      	b.n	4026f8 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  4026d4:	7dfb      	ldrb	r3, [r7, #23]
  4026d6:	011b      	lsls	r3, r3, #4
  4026d8:	4a1c      	ldr	r2, [pc, #112]	; (40274c <pio_handler_set+0x98>)
  4026da:	4413      	add	r3, r2
  4026dc:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4026de:	693b      	ldr	r3, [r7, #16]
  4026e0:	681a      	ldr	r2, [r3, #0]
  4026e2:	68bb      	ldr	r3, [r7, #8]
  4026e4:	429a      	cmp	r2, r3
  4026e6:	d104      	bne.n	4026f2 <pio_handler_set+0x3e>
  4026e8:	693b      	ldr	r3, [r7, #16]
  4026ea:	685a      	ldr	r2, [r3, #4]
  4026ec:	687b      	ldr	r3, [r7, #4]
  4026ee:	429a      	cmp	r2, r3
  4026f0:	d008      	beq.n	402704 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4026f2:	7dfb      	ldrb	r3, [r7, #23]
  4026f4:	3301      	adds	r3, #1
  4026f6:	75fb      	strb	r3, [r7, #23]
  4026f8:	7dfa      	ldrb	r2, [r7, #23]
  4026fa:	4b13      	ldr	r3, [pc, #76]	; (402748 <pio_handler_set+0x94>)
  4026fc:	681b      	ldr	r3, [r3, #0]
  4026fe:	429a      	cmp	r2, r3
  402700:	d9e8      	bls.n	4026d4 <pio_handler_set+0x20>
  402702:	e000      	b.n	402706 <pio_handler_set+0x52>
			break;
  402704:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  402706:	693b      	ldr	r3, [r7, #16]
  402708:	68ba      	ldr	r2, [r7, #8]
  40270a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  40270c:	693b      	ldr	r3, [r7, #16]
  40270e:	687a      	ldr	r2, [r7, #4]
  402710:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  402712:	693b      	ldr	r3, [r7, #16]
  402714:	683a      	ldr	r2, [r7, #0]
  402716:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  402718:	693b      	ldr	r3, [r7, #16]
  40271a:	6a3a      	ldr	r2, [r7, #32]
  40271c:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40271e:	7dfa      	ldrb	r2, [r7, #23]
  402720:	4b09      	ldr	r3, [pc, #36]	; (402748 <pio_handler_set+0x94>)
  402722:	681b      	ldr	r3, [r3, #0]
  402724:	3301      	adds	r3, #1
  402726:	429a      	cmp	r2, r3
  402728:	d104      	bne.n	402734 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  40272a:	4b07      	ldr	r3, [pc, #28]	; (402748 <pio_handler_set+0x94>)
  40272c:	681b      	ldr	r3, [r3, #0]
  40272e:	3301      	adds	r3, #1
  402730:	4a05      	ldr	r2, [pc, #20]	; (402748 <pio_handler_set+0x94>)
  402732:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  402734:	683a      	ldr	r2, [r7, #0]
  402736:	6879      	ldr	r1, [r7, #4]
  402738:	68f8      	ldr	r0, [r7, #12]
  40273a:	4b05      	ldr	r3, [pc, #20]	; (402750 <pio_handler_set+0x9c>)
  40273c:	4798      	blx	r3

	return 0;
  40273e:	2300      	movs	r3, #0
}
  402740:	4618      	mov	r0, r3
  402742:	3718      	adds	r7, #24
  402744:	46bd      	mov	sp, r7
  402746:	bd80      	pop	{r7, pc}
  402748:	20400c6c 	.word	0x20400c6c
  40274c:	20400bfc 	.word	0x20400bfc
  402750:	0040252d 	.word	0x0040252d

00402754 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402754:	b580      	push	{r7, lr}
  402756:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402758:	210a      	movs	r1, #10
  40275a:	4802      	ldr	r0, [pc, #8]	; (402764 <PIOA_Handler+0x10>)
  40275c:	4b02      	ldr	r3, [pc, #8]	; (402768 <PIOA_Handler+0x14>)
  40275e:	4798      	blx	r3
}
  402760:	bf00      	nop
  402762:	bd80      	pop	{r7, pc}
  402764:	400e0e00 	.word	0x400e0e00
  402768:	00402601 	.word	0x00402601

0040276c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40276c:	b580      	push	{r7, lr}
  40276e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  402770:	210b      	movs	r1, #11
  402772:	4802      	ldr	r0, [pc, #8]	; (40277c <PIOB_Handler+0x10>)
  402774:	4b02      	ldr	r3, [pc, #8]	; (402780 <PIOB_Handler+0x14>)
  402776:	4798      	blx	r3
}
  402778:	bf00      	nop
  40277a:	bd80      	pop	{r7, pc}
  40277c:	400e1000 	.word	0x400e1000
  402780:	00402601 	.word	0x00402601

00402784 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  402784:	b580      	push	{r7, lr}
  402786:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  402788:	210c      	movs	r1, #12
  40278a:	4802      	ldr	r0, [pc, #8]	; (402794 <PIOC_Handler+0x10>)
  40278c:	4b02      	ldr	r3, [pc, #8]	; (402798 <PIOC_Handler+0x14>)
  40278e:	4798      	blx	r3
}
  402790:	bf00      	nop
  402792:	bd80      	pop	{r7, pc}
  402794:	400e1200 	.word	0x400e1200
  402798:	00402601 	.word	0x00402601

0040279c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40279c:	b580      	push	{r7, lr}
  40279e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4027a0:	2110      	movs	r1, #16
  4027a2:	4802      	ldr	r0, [pc, #8]	; (4027ac <PIOD_Handler+0x10>)
  4027a4:	4b02      	ldr	r3, [pc, #8]	; (4027b0 <PIOD_Handler+0x14>)
  4027a6:	4798      	blx	r3
}
  4027a8:	bf00      	nop
  4027aa:	bd80      	pop	{r7, pc}
  4027ac:	400e1400 	.word	0x400e1400
  4027b0:	00402601 	.word	0x00402601

004027b4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4027b4:	b580      	push	{r7, lr}
  4027b6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  4027b8:	2111      	movs	r1, #17
  4027ba:	4802      	ldr	r0, [pc, #8]	; (4027c4 <PIOE_Handler+0x10>)
  4027bc:	4b02      	ldr	r3, [pc, #8]	; (4027c8 <PIOE_Handler+0x14>)
  4027be:	4798      	blx	r3
}
  4027c0:	bf00      	nop
  4027c2:	bd80      	pop	{r7, pc}
  4027c4:	400e1600 	.word	0x400e1600
  4027c8:	00402601 	.word	0x00402601

004027cc <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  4027cc:	b480      	push	{r7}
  4027ce:	b083      	sub	sp, #12
  4027d0:	af00      	add	r7, sp, #0
  4027d2:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  4027d4:	687b      	ldr	r3, [r7, #4]
  4027d6:	3b01      	subs	r3, #1
  4027d8:	2b03      	cmp	r3, #3
  4027da:	d81a      	bhi.n	402812 <pmc_mck_set_division+0x46>
  4027dc:	a201      	add	r2, pc, #4	; (adr r2, 4027e4 <pmc_mck_set_division+0x18>)
  4027de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4027e2:	bf00      	nop
  4027e4:	004027f5 	.word	0x004027f5
  4027e8:	004027fb 	.word	0x004027fb
  4027ec:	00402803 	.word	0x00402803
  4027f0:	0040280b 	.word	0x0040280b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4027f4:	2300      	movs	r3, #0
  4027f6:	607b      	str	r3, [r7, #4]
			break;
  4027f8:	e00e      	b.n	402818 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4027fa:	f44f 7380 	mov.w	r3, #256	; 0x100
  4027fe:	607b      	str	r3, [r7, #4]
			break;
  402800:	e00a      	b.n	402818 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  402802:	f44f 7340 	mov.w	r3, #768	; 0x300
  402806:	607b      	str	r3, [r7, #4]
			break;
  402808:	e006      	b.n	402818 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  40280a:	f44f 7300 	mov.w	r3, #512	; 0x200
  40280e:	607b      	str	r3, [r7, #4]
			break;
  402810:	e002      	b.n	402818 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  402812:	2300      	movs	r3, #0
  402814:	607b      	str	r3, [r7, #4]
			break;
  402816:	bf00      	nop
	}
	PMC->PMC_MCKR =
  402818:	490a      	ldr	r1, [pc, #40]	; (402844 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40281a:	4b0a      	ldr	r3, [pc, #40]	; (402844 <pmc_mck_set_division+0x78>)
  40281c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40281e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  402822:	687b      	ldr	r3, [r7, #4]
  402824:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  402826:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402828:	bf00      	nop
  40282a:	4b06      	ldr	r3, [pc, #24]	; (402844 <pmc_mck_set_division+0x78>)
  40282c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40282e:	f003 0308 	and.w	r3, r3, #8
  402832:	2b00      	cmp	r3, #0
  402834:	d0f9      	beq.n	40282a <pmc_mck_set_division+0x5e>
}
  402836:	bf00      	nop
  402838:	370c      	adds	r7, #12
  40283a:	46bd      	mov	sp, r7
  40283c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402840:	4770      	bx	lr
  402842:	bf00      	nop
  402844:	400e0600 	.word	0x400e0600

00402848 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402848:	b480      	push	{r7}
  40284a:	b085      	sub	sp, #20
  40284c:	af00      	add	r7, sp, #0
  40284e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402850:	491d      	ldr	r1, [pc, #116]	; (4028c8 <pmc_switch_mck_to_pllack+0x80>)
  402852:	4b1d      	ldr	r3, [pc, #116]	; (4028c8 <pmc_switch_mck_to_pllack+0x80>)
  402854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402856:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40285a:	687b      	ldr	r3, [r7, #4]
  40285c:	4313      	orrs	r3, r2
  40285e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402860:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402864:	60fb      	str	r3, [r7, #12]
  402866:	e007      	b.n	402878 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402868:	68fb      	ldr	r3, [r7, #12]
  40286a:	2b00      	cmp	r3, #0
  40286c:	d101      	bne.n	402872 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40286e:	2301      	movs	r3, #1
  402870:	e023      	b.n	4028ba <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  402872:	68fb      	ldr	r3, [r7, #12]
  402874:	3b01      	subs	r3, #1
  402876:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402878:	4b13      	ldr	r3, [pc, #76]	; (4028c8 <pmc_switch_mck_to_pllack+0x80>)
  40287a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40287c:	f003 0308 	and.w	r3, r3, #8
  402880:	2b00      	cmp	r3, #0
  402882:	d0f1      	beq.n	402868 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  402884:	4a10      	ldr	r2, [pc, #64]	; (4028c8 <pmc_switch_mck_to_pllack+0x80>)
  402886:	4b10      	ldr	r3, [pc, #64]	; (4028c8 <pmc_switch_mck_to_pllack+0x80>)
  402888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40288a:	f023 0303 	bic.w	r3, r3, #3
  40288e:	f043 0302 	orr.w	r3, r3, #2
  402892:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402894:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402898:	60fb      	str	r3, [r7, #12]
  40289a:	e007      	b.n	4028ac <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40289c:	68fb      	ldr	r3, [r7, #12]
  40289e:	2b00      	cmp	r3, #0
  4028a0:	d101      	bne.n	4028a6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4028a2:	2301      	movs	r3, #1
  4028a4:	e009      	b.n	4028ba <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4028a6:	68fb      	ldr	r3, [r7, #12]
  4028a8:	3b01      	subs	r3, #1
  4028aa:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4028ac:	4b06      	ldr	r3, [pc, #24]	; (4028c8 <pmc_switch_mck_to_pllack+0x80>)
  4028ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4028b0:	f003 0308 	and.w	r3, r3, #8
  4028b4:	2b00      	cmp	r3, #0
  4028b6:	d0f1      	beq.n	40289c <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4028b8:	2300      	movs	r3, #0
}
  4028ba:	4618      	mov	r0, r3
  4028bc:	3714      	adds	r7, #20
  4028be:	46bd      	mov	sp, r7
  4028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028c4:	4770      	bx	lr
  4028c6:	bf00      	nop
  4028c8:	400e0600 	.word	0x400e0600

004028cc <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4028cc:	b480      	push	{r7}
  4028ce:	b083      	sub	sp, #12
  4028d0:	af00      	add	r7, sp, #0
  4028d2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4028d4:	687b      	ldr	r3, [r7, #4]
  4028d6:	2b01      	cmp	r3, #1
  4028d8:	d105      	bne.n	4028e6 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4028da:	4907      	ldr	r1, [pc, #28]	; (4028f8 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4028dc:	4b06      	ldr	r3, [pc, #24]	; (4028f8 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4028de:	689a      	ldr	r2, [r3, #8]
  4028e0:	4b06      	ldr	r3, [pc, #24]	; (4028fc <pmc_switch_sclk_to_32kxtal+0x30>)
  4028e2:	4313      	orrs	r3, r2
  4028e4:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4028e6:	4b04      	ldr	r3, [pc, #16]	; (4028f8 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4028e8:	4a05      	ldr	r2, [pc, #20]	; (402900 <pmc_switch_sclk_to_32kxtal+0x34>)
  4028ea:	601a      	str	r2, [r3, #0]
}
  4028ec:	bf00      	nop
  4028ee:	370c      	adds	r7, #12
  4028f0:	46bd      	mov	sp, r7
  4028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4028f6:	4770      	bx	lr
  4028f8:	400e1810 	.word	0x400e1810
  4028fc:	a5100000 	.word	0xa5100000
  402900:	a5000008 	.word	0xa5000008

00402904 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402904:	b480      	push	{r7}
  402906:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402908:	4b09      	ldr	r3, [pc, #36]	; (402930 <pmc_osc_is_ready_32kxtal+0x2c>)
  40290a:	695b      	ldr	r3, [r3, #20]
  40290c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402910:	2b00      	cmp	r3, #0
  402912:	d007      	beq.n	402924 <pmc_osc_is_ready_32kxtal+0x20>
  402914:	4b07      	ldr	r3, [pc, #28]	; (402934 <pmc_osc_is_ready_32kxtal+0x30>)
  402916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402918:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40291c:	2b00      	cmp	r3, #0
  40291e:	d001      	beq.n	402924 <pmc_osc_is_ready_32kxtal+0x20>
  402920:	2301      	movs	r3, #1
  402922:	e000      	b.n	402926 <pmc_osc_is_ready_32kxtal+0x22>
  402924:	2300      	movs	r3, #0
}
  402926:	4618      	mov	r0, r3
  402928:	46bd      	mov	sp, r7
  40292a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40292e:	4770      	bx	lr
  402930:	400e1810 	.word	0x400e1810
  402934:	400e0600 	.word	0x400e0600

00402938 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402938:	b480      	push	{r7}
  40293a:	b083      	sub	sp, #12
  40293c:	af00      	add	r7, sp, #0
  40293e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402940:	4915      	ldr	r1, [pc, #84]	; (402998 <pmc_switch_mainck_to_fastrc+0x60>)
  402942:	4b15      	ldr	r3, [pc, #84]	; (402998 <pmc_switch_mainck_to_fastrc+0x60>)
  402944:	6a1a      	ldr	r2, [r3, #32]
  402946:	4b15      	ldr	r3, [pc, #84]	; (40299c <pmc_switch_mainck_to_fastrc+0x64>)
  402948:	4313      	orrs	r3, r2
  40294a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40294c:	bf00      	nop
  40294e:	4b12      	ldr	r3, [pc, #72]	; (402998 <pmc_switch_mainck_to_fastrc+0x60>)
  402950:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402952:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402956:	2b00      	cmp	r3, #0
  402958:	d0f9      	beq.n	40294e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40295a:	490f      	ldr	r1, [pc, #60]	; (402998 <pmc_switch_mainck_to_fastrc+0x60>)
  40295c:	4b0e      	ldr	r3, [pc, #56]	; (402998 <pmc_switch_mainck_to_fastrc+0x60>)
  40295e:	6a1a      	ldr	r2, [r3, #32]
  402960:	4b0f      	ldr	r3, [pc, #60]	; (4029a0 <pmc_switch_mainck_to_fastrc+0x68>)
  402962:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402964:	687a      	ldr	r2, [r7, #4]
  402966:	4313      	orrs	r3, r2
  402968:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40296c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40296e:	bf00      	nop
  402970:	4b09      	ldr	r3, [pc, #36]	; (402998 <pmc_switch_mainck_to_fastrc+0x60>)
  402972:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402974:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402978:	2b00      	cmp	r3, #0
  40297a:	d0f9      	beq.n	402970 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40297c:	4906      	ldr	r1, [pc, #24]	; (402998 <pmc_switch_mainck_to_fastrc+0x60>)
  40297e:	4b06      	ldr	r3, [pc, #24]	; (402998 <pmc_switch_mainck_to_fastrc+0x60>)
  402980:	6a1a      	ldr	r2, [r3, #32]
  402982:	4b08      	ldr	r3, [pc, #32]	; (4029a4 <pmc_switch_mainck_to_fastrc+0x6c>)
  402984:	4013      	ands	r3, r2
  402986:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40298a:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  40298c:	bf00      	nop
  40298e:	370c      	adds	r7, #12
  402990:	46bd      	mov	sp, r7
  402992:	f85d 7b04 	ldr.w	r7, [sp], #4
  402996:	4770      	bx	lr
  402998:	400e0600 	.word	0x400e0600
  40299c:	00370008 	.word	0x00370008
  4029a0:	ffc8ff8f 	.word	0xffc8ff8f
  4029a4:	fec8ffff 	.word	0xfec8ffff

004029a8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4029a8:	b480      	push	{r7}
  4029aa:	b083      	sub	sp, #12
  4029ac:	af00      	add	r7, sp, #0
  4029ae:	6078      	str	r0, [r7, #4]
  4029b0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4029b2:	687b      	ldr	r3, [r7, #4]
  4029b4:	2b00      	cmp	r3, #0
  4029b6:	d008      	beq.n	4029ca <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4029b8:	4913      	ldr	r1, [pc, #76]	; (402a08 <pmc_switch_mainck_to_xtal+0x60>)
  4029ba:	4b13      	ldr	r3, [pc, #76]	; (402a08 <pmc_switch_mainck_to_xtal+0x60>)
  4029bc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4029be:	4a13      	ldr	r2, [pc, #76]	; (402a0c <pmc_switch_mainck_to_xtal+0x64>)
  4029c0:	401a      	ands	r2, r3
  4029c2:	4b13      	ldr	r3, [pc, #76]	; (402a10 <pmc_switch_mainck_to_xtal+0x68>)
  4029c4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4029c6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4029c8:	e018      	b.n	4029fc <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4029ca:	490f      	ldr	r1, [pc, #60]	; (402a08 <pmc_switch_mainck_to_xtal+0x60>)
  4029cc:	4b0e      	ldr	r3, [pc, #56]	; (402a08 <pmc_switch_mainck_to_xtal+0x60>)
  4029ce:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4029d0:	4b10      	ldr	r3, [pc, #64]	; (402a14 <pmc_switch_mainck_to_xtal+0x6c>)
  4029d2:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4029d4:	683a      	ldr	r2, [r7, #0]
  4029d6:	0212      	lsls	r2, r2, #8
  4029d8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4029da:	431a      	orrs	r2, r3
  4029dc:	4b0e      	ldr	r3, [pc, #56]	; (402a18 <pmc_switch_mainck_to_xtal+0x70>)
  4029de:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4029e0:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4029e2:	bf00      	nop
  4029e4:	4b08      	ldr	r3, [pc, #32]	; (402a08 <pmc_switch_mainck_to_xtal+0x60>)
  4029e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029e8:	f003 0301 	and.w	r3, r3, #1
  4029ec:	2b00      	cmp	r3, #0
  4029ee:	d0f9      	beq.n	4029e4 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4029f0:	4905      	ldr	r1, [pc, #20]	; (402a08 <pmc_switch_mainck_to_xtal+0x60>)
  4029f2:	4b05      	ldr	r3, [pc, #20]	; (402a08 <pmc_switch_mainck_to_xtal+0x60>)
  4029f4:	6a1a      	ldr	r2, [r3, #32]
  4029f6:	4b09      	ldr	r3, [pc, #36]	; (402a1c <pmc_switch_mainck_to_xtal+0x74>)
  4029f8:	4313      	orrs	r3, r2
  4029fa:	620b      	str	r3, [r1, #32]
}
  4029fc:	bf00      	nop
  4029fe:	370c      	adds	r7, #12
  402a00:	46bd      	mov	sp, r7
  402a02:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a06:	4770      	bx	lr
  402a08:	400e0600 	.word	0x400e0600
  402a0c:	fec8fffc 	.word	0xfec8fffc
  402a10:	01370002 	.word	0x01370002
  402a14:	ffc8fffc 	.word	0xffc8fffc
  402a18:	00370001 	.word	0x00370001
  402a1c:	01370000 	.word	0x01370000

00402a20 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402a20:	b480      	push	{r7}
  402a22:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402a24:	4b04      	ldr	r3, [pc, #16]	; (402a38 <pmc_osc_is_ready_mainck+0x18>)
  402a26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402a2c:	4618      	mov	r0, r3
  402a2e:	46bd      	mov	sp, r7
  402a30:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a34:	4770      	bx	lr
  402a36:	bf00      	nop
  402a38:	400e0600 	.word	0x400e0600

00402a3c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402a3c:	b480      	push	{r7}
  402a3e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402a40:	4b04      	ldr	r3, [pc, #16]	; (402a54 <pmc_disable_pllack+0x18>)
  402a42:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402a46:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402a48:	bf00      	nop
  402a4a:	46bd      	mov	sp, r7
  402a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a50:	4770      	bx	lr
  402a52:	bf00      	nop
  402a54:	400e0600 	.word	0x400e0600

00402a58 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402a58:	b480      	push	{r7}
  402a5a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402a5c:	4b04      	ldr	r3, [pc, #16]	; (402a70 <pmc_is_locked_pllack+0x18>)
  402a5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a60:	f003 0302 	and.w	r3, r3, #2
}
  402a64:	4618      	mov	r0, r3
  402a66:	46bd      	mov	sp, r7
  402a68:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a6c:	4770      	bx	lr
  402a6e:	bf00      	nop
  402a70:	400e0600 	.word	0x400e0600

00402a74 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  402a74:	b480      	push	{r7}
  402a76:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402a78:	4b04      	ldr	r3, [pc, #16]	; (402a8c <pmc_is_locked_upll+0x18>)
  402a7a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  402a80:	4618      	mov	r0, r3
  402a82:	46bd      	mov	sp, r7
  402a84:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a88:	4770      	bx	lr
  402a8a:	bf00      	nop
  402a8c:	400e0600 	.word	0x400e0600

00402a90 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402a90:	b480      	push	{r7}
  402a92:	b083      	sub	sp, #12
  402a94:	af00      	add	r7, sp, #0
  402a96:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402a98:	687b      	ldr	r3, [r7, #4]
  402a9a:	2b3f      	cmp	r3, #63	; 0x3f
  402a9c:	d901      	bls.n	402aa2 <pmc_enable_periph_clk+0x12>
		return 1;
  402a9e:	2301      	movs	r3, #1
  402aa0:	e02f      	b.n	402b02 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  402aa2:	687b      	ldr	r3, [r7, #4]
  402aa4:	2b1f      	cmp	r3, #31
  402aa6:	d813      	bhi.n	402ad0 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402aa8:	4b19      	ldr	r3, [pc, #100]	; (402b10 <pmc_enable_periph_clk+0x80>)
  402aaa:	699a      	ldr	r2, [r3, #24]
  402aac:	2101      	movs	r1, #1
  402aae:	687b      	ldr	r3, [r7, #4]
  402ab0:	fa01 f303 	lsl.w	r3, r1, r3
  402ab4:	401a      	ands	r2, r3
  402ab6:	2101      	movs	r1, #1
  402ab8:	687b      	ldr	r3, [r7, #4]
  402aba:	fa01 f303 	lsl.w	r3, r1, r3
  402abe:	429a      	cmp	r2, r3
  402ac0:	d01e      	beq.n	402b00 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402ac2:	4a13      	ldr	r2, [pc, #76]	; (402b10 <pmc_enable_periph_clk+0x80>)
  402ac4:	2101      	movs	r1, #1
  402ac6:	687b      	ldr	r3, [r7, #4]
  402ac8:	fa01 f303 	lsl.w	r3, r1, r3
  402acc:	6113      	str	r3, [r2, #16]
  402ace:	e017      	b.n	402b00 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402ad0:	687b      	ldr	r3, [r7, #4]
  402ad2:	3b20      	subs	r3, #32
  402ad4:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402ad6:	4b0e      	ldr	r3, [pc, #56]	; (402b10 <pmc_enable_periph_clk+0x80>)
  402ad8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402adc:	2101      	movs	r1, #1
  402ade:	687b      	ldr	r3, [r7, #4]
  402ae0:	fa01 f303 	lsl.w	r3, r1, r3
  402ae4:	401a      	ands	r2, r3
  402ae6:	2101      	movs	r1, #1
  402ae8:	687b      	ldr	r3, [r7, #4]
  402aea:	fa01 f303 	lsl.w	r3, r1, r3
  402aee:	429a      	cmp	r2, r3
  402af0:	d006      	beq.n	402b00 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402af2:	4a07      	ldr	r2, [pc, #28]	; (402b10 <pmc_enable_periph_clk+0x80>)
  402af4:	2101      	movs	r1, #1
  402af6:	687b      	ldr	r3, [r7, #4]
  402af8:	fa01 f303 	lsl.w	r3, r1, r3
  402afc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402b00:	2300      	movs	r3, #0
}
  402b02:	4618      	mov	r0, r3
  402b04:	370c      	adds	r7, #12
  402b06:	46bd      	mov	sp, r7
  402b08:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b0c:	4770      	bx	lr
  402b0e:	bf00      	nop
  402b10:	400e0600 	.word	0x400e0600

00402b14 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  402b14:	b480      	push	{r7}
  402b16:	b083      	sub	sp, #12
  402b18:	af00      	add	r7, sp, #0
  402b1a:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  402b1c:	4a04      	ldr	r2, [pc, #16]	; (402b30 <pmc_set_flash_in_wait_mode+0x1c>)
  402b1e:	687b      	ldr	r3, [r7, #4]
  402b20:	6013      	str	r3, [r2, #0]
}
  402b22:	bf00      	nop
  402b24:	370c      	adds	r7, #12
  402b26:	46bd      	mov	sp, r7
  402b28:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b2c:	4770      	bx	lr
  402b2e:	bf00      	nop
  402b30:	2040001c 	.word	0x2040001c

00402b34 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  402b34:	b480      	push	{r7}
  402b36:	b083      	sub	sp, #12
  402b38:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  402b3a:	4b20      	ldr	r3, [pc, #128]	; (402bbc <pmc_enable_waitmode+0x88>)
  402b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402b3e:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402b40:	687b      	ldr	r3, [r7, #4]
  402b42:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402b46:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402b48:	687b      	ldr	r3, [r7, #4]
  402b4a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402b4e:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  402b50:	4a1a      	ldr	r2, [pc, #104]	; (402bbc <pmc_enable_waitmode+0x88>)
  402b52:	687b      	ldr	r3, [r7, #4]
  402b54:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  402b56:	4919      	ldr	r1, [pc, #100]	; (402bbc <pmc_enable_waitmode+0x88>)
  402b58:	4b18      	ldr	r3, [pc, #96]	; (402bbc <pmc_enable_waitmode+0x88>)
  402b5a:	6a1a      	ldr	r2, [r3, #32]
  402b5c:	4b18      	ldr	r3, [pc, #96]	; (402bc0 <pmc_enable_waitmode+0x8c>)
  402b5e:	4313      	orrs	r3, r2
  402b60:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402b62:	bf00      	nop
  402b64:	4b15      	ldr	r3, [pc, #84]	; (402bbc <pmc_enable_waitmode+0x88>)
  402b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b68:	f003 0308 	and.w	r3, r3, #8
  402b6c:	2b00      	cmp	r3, #0
  402b6e:	d0f9      	beq.n	402b64 <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  402b70:	2300      	movs	r3, #0
  402b72:	607b      	str	r3, [r7, #4]
  402b74:	e003      	b.n	402b7e <pmc_enable_waitmode+0x4a>
  __ASM volatile ("nop");
  402b76:	bf00      	nop
  402b78:	687b      	ldr	r3, [r7, #4]
  402b7a:	3301      	adds	r3, #1
  402b7c:	607b      	str	r3, [r7, #4]
  402b7e:	687b      	ldr	r3, [r7, #4]
  402b80:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  402b84:	d3f7      	bcc.n	402b76 <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  402b86:	bf00      	nop
  402b88:	4b0c      	ldr	r3, [pc, #48]	; (402bbc <pmc_enable_waitmode+0x88>)
  402b8a:	6a1b      	ldr	r3, [r3, #32]
  402b8c:	f003 0308 	and.w	r3, r3, #8
  402b90:	2b00      	cmp	r3, #0
  402b92:	d0f9      	beq.n	402b88 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  402b94:	4b09      	ldr	r3, [pc, #36]	; (402bbc <pmc_enable_waitmode+0x88>)
  402b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402b98:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402b9a:	687b      	ldr	r3, [r7, #4]
  402b9c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402ba0:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402ba2:	687b      	ldr	r3, [r7, #4]
  402ba4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402ba8:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  402baa:	4a04      	ldr	r2, [pc, #16]	; (402bbc <pmc_enable_waitmode+0x88>)
  402bac:	687b      	ldr	r3, [r7, #4]
  402bae:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  402bb0:	bf00      	nop
  402bb2:	370c      	adds	r7, #12
  402bb4:	46bd      	mov	sp, r7
  402bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bba:	4770      	bx	lr
  402bbc:	400e0600 	.word	0x400e0600
  402bc0:	00370004 	.word	0x00370004

00402bc4 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  402bc4:	b590      	push	{r4, r7, lr}
  402bc6:	b099      	sub	sp, #100	; 0x64
  402bc8:	af00      	add	r7, sp, #0
  402bca:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  402bcc:	687b      	ldr	r3, [r7, #4]
  402bce:	3b01      	subs	r3, #1
  402bd0:	2b04      	cmp	r3, #4
  402bd2:	f200 81a5 	bhi.w	402f20 <pmc_sleep+0x35c>
  402bd6:	a201      	add	r2, pc, #4	; (adr r2, 402bdc <pmc_sleep+0x18>)
  402bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402bdc:	00402bf1 	.word	0x00402bf1
  402be0:	00402bf1 	.word	0x00402bf1
  402be4:	00402c11 	.word	0x00402c11
  402be8:	00402c11 	.word	0x00402c11
  402bec:	00402eff 	.word	0x00402eff
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  402bf0:	4a72      	ldr	r2, [pc, #456]	; (402dbc <pmc_sleep+0x1f8>)
  402bf2:	4b72      	ldr	r3, [pc, #456]	; (402dbc <pmc_sleep+0x1f8>)
  402bf4:	691b      	ldr	r3, [r3, #16]
  402bf6:	f023 0304 	bic.w	r3, r3, #4
  402bfa:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  402bfc:	4b70      	ldr	r3, [pc, #448]	; (402dc0 <pmc_sleep+0x1fc>)
  402bfe:	2201      	movs	r2, #1
  402c00:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  402c02:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  402c06:	b662      	cpsie	i
  __ASM volatile ("dsb");
  402c08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  402c0c:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  402c0e:	e187      	b.n	402f20 <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  402c10:	687b      	ldr	r3, [r7, #4]
  402c12:	2b03      	cmp	r3, #3
  402c14:	d103      	bne.n	402c1e <pmc_sleep+0x5a>
  402c16:	2000      	movs	r0, #0
  402c18:	4b6a      	ldr	r3, [pc, #424]	; (402dc4 <pmc_sleep+0x200>)
  402c1a:	4798      	blx	r3
  402c1c:	e003      	b.n	402c26 <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  402c1e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  402c22:	4b68      	ldr	r3, [pc, #416]	; (402dc4 <pmc_sleep+0x200>)
  402c24:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402c26:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402c28:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  402c2c:	4b64      	ldr	r3, [pc, #400]	; (402dc0 <pmc_sleep+0x1fc>)
  402c2e:	2200      	movs	r2, #0
  402c30:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  402c32:	4b65      	ldr	r3, [pc, #404]	; (402dc8 <pmc_sleep+0x204>)
  402c34:	2201      	movs	r2, #1
  402c36:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  402c38:	687b      	ldr	r3, [r7, #4]
  402c3a:	2b04      	cmp	r3, #4
  402c3c:	bf0c      	ite	eq
  402c3e:	2301      	moveq	r3, #1
  402c40:	2300      	movne	r3, #0
  402c42:	b2da      	uxtb	r2, r3
  402c44:	f107 031c 	add.w	r3, r7, #28
  402c48:	643b      	str	r3, [r7, #64]	; 0x40
  402c4a:	f107 0318 	add.w	r3, r7, #24
  402c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  402c50:	f107 0314 	add.w	r3, r7, #20
  402c54:	63bb      	str	r3, [r7, #56]	; 0x38
  402c56:	f107 0310 	add.w	r3, r7, #16
  402c5a:	637b      	str	r3, [r7, #52]	; 0x34
  402c5c:	f107 030c 	add.w	r3, r7, #12
  402c60:	633b      	str	r3, [r7, #48]	; 0x30
  402c62:	4613      	mov	r3, r2
  402c64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  402c68:	4b58      	ldr	r3, [pc, #352]	; (402dcc <pmc_sleep+0x208>)
  402c6a:	6a1b      	ldr	r3, [r3, #32]
  402c6c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  402c6e:	4b57      	ldr	r3, [pc, #348]	; (402dcc <pmc_sleep+0x208>)
  402c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c72:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  402c74:	4b56      	ldr	r3, [pc, #344]	; (402dd0 <pmc_sleep+0x20c>)
  402c76:	681b      	ldr	r3, [r3, #0]
  402c78:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  402c7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402c7c:	2b00      	cmp	r3, #0
  402c7e:	d002      	beq.n	402c86 <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  402c80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402c82:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402c84:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  402c86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402c88:	2b00      	cmp	r3, #0
  402c8a:	d003      	beq.n	402c94 <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  402c8c:	4b4f      	ldr	r3, [pc, #316]	; (402dcc <pmc_sleep+0x208>)
  402c8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402c90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402c92:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  402c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402c96:	2b00      	cmp	r3, #0
  402c98:	d002      	beq.n	402ca0 <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  402c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402c9c:	2200      	movs	r2, #0
  402c9e:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  402ca0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402ca2:	2b00      	cmp	r3, #0
  402ca4:	d002      	beq.n	402cac <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  402ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402ca8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  402caa:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  402cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402cae:	2b00      	cmp	r3, #0
  402cb0:	d002      	beq.n	402cb8 <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  402cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402cb4:	6a3a      	ldr	r2, [r7, #32]
  402cb6:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  402cb8:	4944      	ldr	r1, [pc, #272]	; (402dcc <pmc_sleep+0x208>)
  402cba:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402cbc:	4b45      	ldr	r3, [pc, #276]	; (402dd4 <pmc_sleep+0x210>)
  402cbe:	4313      	orrs	r3, r2
  402cc0:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  402cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402cc4:	f003 0303 	and.w	r3, r3, #3
  402cc8:	2b01      	cmp	r3, #1
  402cca:	d90e      	bls.n	402cea <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  402ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402cce:	f023 0303 	bic.w	r3, r3, #3
  402cd2:	f043 0301 	orr.w	r3, r3, #1
  402cd6:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402cd8:	4a3c      	ldr	r2, [pc, #240]	; (402dcc <pmc_sleep+0x208>)
  402cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402cdc:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402cde:	4b3b      	ldr	r3, [pc, #236]	; (402dcc <pmc_sleep+0x208>)
  402ce0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402ce2:	f003 0308 	and.w	r3, r3, #8
  402ce6:	2b00      	cmp	r3, #0
  402ce8:	d0f9      	beq.n	402cde <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  402cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402cec:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402cf0:	2b00      	cmp	r3, #0
  402cf2:	d00c      	beq.n	402d0e <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  402cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402cfa:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402cfc:	4a33      	ldr	r2, [pc, #204]	; (402dcc <pmc_sleep+0x208>)
  402cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402d00:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402d02:	4b32      	ldr	r3, [pc, #200]	; (402dcc <pmc_sleep+0x208>)
  402d04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402d06:	f003 0308 	and.w	r3, r3, #8
  402d0a:	2b00      	cmp	r3, #0
  402d0c:	d0f9      	beq.n	402d02 <pmc_sleep+0x13e>
	pmc_disable_pllack();
  402d0e:	4b32      	ldr	r3, [pc, #200]	; (402dd8 <pmc_sleep+0x214>)
  402d10:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402d12:	4b2e      	ldr	r3, [pc, #184]	; (402dcc <pmc_sleep+0x208>)
  402d14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402d1a:	2b00      	cmp	r3, #0
  402d1c:	d0f9      	beq.n	402d12 <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402d1e:	492b      	ldr	r1, [pc, #172]	; (402dcc <pmc_sleep+0x208>)
  402d20:	4b2a      	ldr	r3, [pc, #168]	; (402dcc <pmc_sleep+0x208>)
  402d22:	6a1a      	ldr	r2, [r3, #32]
  402d24:	4b2d      	ldr	r3, [pc, #180]	; (402ddc <pmc_sleep+0x218>)
  402d26:	4013      	ands	r3, r2
  402d28:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402d2c:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402d2e:	4b27      	ldr	r3, [pc, #156]	; (402dcc <pmc_sleep+0x208>)
  402d30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402d32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402d36:	2b00      	cmp	r3, #0
  402d38:	d0f9      	beq.n	402d2e <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  402d3a:	4a25      	ldr	r2, [pc, #148]	; (402dd0 <pmc_sleep+0x20c>)
  402d3c:	6a3b      	ldr	r3, [r7, #32]
  402d3e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  402d42:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  402d44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402d48:	2b00      	cmp	r3, #0
  402d4a:	d007      	beq.n	402d5c <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402d4c:	491f      	ldr	r1, [pc, #124]	; (402dcc <pmc_sleep+0x208>)
  402d4e:	4b1f      	ldr	r3, [pc, #124]	; (402dcc <pmc_sleep+0x208>)
  402d50:	6a1a      	ldr	r2, [r3, #32]
  402d52:	4b23      	ldr	r3, [pc, #140]	; (402de0 <pmc_sleep+0x21c>)
  402d54:	4013      	ands	r3, r2
  402d56:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402d5a:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  402d5c:	4b18      	ldr	r3, [pc, #96]	; (402dc0 <pmc_sleep+0x1fc>)
  402d5e:	2201      	movs	r2, #1
  402d60:	701a      	strb	r2, [r3, #0]
  402d62:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402d66:	b662      	cpsie	i

		pmc_enable_waitmode();
  402d68:	4b1e      	ldr	r3, [pc, #120]	; (402de4 <pmc_sleep+0x220>)
  402d6a:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  402d6c:	b672      	cpsid	i
  402d6e:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  402d72:	4b13      	ldr	r3, [pc, #76]	; (402dc0 <pmc_sleep+0x1fc>)
  402d74:	2200      	movs	r2, #0
  402d76:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  402d78:	69fc      	ldr	r4, [r7, #28]
  402d7a:	69b8      	ldr	r0, [r7, #24]
  402d7c:	6979      	ldr	r1, [r7, #20]
  402d7e:	693a      	ldr	r2, [r7, #16]
  402d80:	68fb      	ldr	r3, [r7, #12]
  402d82:	65fc      	str	r4, [r7, #92]	; 0x5c
  402d84:	65b8      	str	r0, [r7, #88]	; 0x58
  402d86:	6579      	str	r1, [r7, #84]	; 0x54
  402d88:	653a      	str	r2, [r7, #80]	; 0x50
  402d8a:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  402d8c:	2300      	movs	r3, #0
  402d8e:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  402d90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402d92:	f003 0302 	and.w	r3, r3, #2
  402d96:	2b00      	cmp	r3, #0
  402d98:	d02c      	beq.n	402df4 <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402d9a:	490c      	ldr	r1, [pc, #48]	; (402dcc <pmc_sleep+0x208>)
  402d9c:	4b0b      	ldr	r3, [pc, #44]	; (402dcc <pmc_sleep+0x208>)
  402d9e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402da0:	4a11      	ldr	r2, [pc, #68]	; (402de8 <pmc_sleep+0x224>)
  402da2:	401a      	ands	r2, r3
  402da4:	4b11      	ldr	r3, [pc, #68]	; (402dec <pmc_sleep+0x228>)
  402da6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402da8:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402daa:	4908      	ldr	r1, [pc, #32]	; (402dcc <pmc_sleep+0x208>)
  402dac:	4b07      	ldr	r3, [pc, #28]	; (402dcc <pmc_sleep+0x208>)
  402dae:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  402db0:	4b0f      	ldr	r3, [pc, #60]	; (402df0 <pmc_sleep+0x22c>)
  402db2:	4013      	ands	r3, r2
  402db4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402db8:	620b      	str	r3, [r1, #32]
  402dba:	e04e      	b.n	402e5a <pmc_sleep+0x296>
  402dbc:	e000ed00 	.word	0xe000ed00
  402dc0:	20400018 	.word	0x20400018
  402dc4:	00402b15 	.word	0x00402b15
  402dc8:	20400c70 	.word	0x20400c70
  402dcc:	400e0600 	.word	0x400e0600
  402dd0:	400e0c00 	.word	0x400e0c00
  402dd4:	00370008 	.word	0x00370008
  402dd8:	00402a3d 	.word	0x00402a3d
  402ddc:	fec8ffff 	.word	0xfec8ffff
  402de0:	ffc8fffe 	.word	0xffc8fffe
  402de4:	00402b35 	.word	0x00402b35
  402de8:	fec8fffc 	.word	0xfec8fffc
  402dec:	01370002 	.word	0x01370002
  402df0:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  402df4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402df6:	f003 0301 	and.w	r3, r3, #1
  402dfa:	2b00      	cmp	r3, #0
  402dfc:	d02d      	beq.n	402e5a <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  402dfe:	4b4a      	ldr	r3, [pc, #296]	; (402f28 <pmc_sleep+0x364>)
  402e00:	6a1b      	ldr	r3, [r3, #32]
  402e02:	f003 0301 	and.w	r3, r3, #1
  402e06:	2b00      	cmp	r3, #0
  402e08:	d10d      	bne.n	402e26 <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402e0a:	4947      	ldr	r1, [pc, #284]	; (402f28 <pmc_sleep+0x364>)
  402e0c:	4b46      	ldr	r3, [pc, #280]	; (402f28 <pmc_sleep+0x364>)
  402e0e:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  402e10:	4a46      	ldr	r2, [pc, #280]	; (402f2c <pmc_sleep+0x368>)
  402e12:	401a      	ands	r2, r3
  402e14:	4b46      	ldr	r3, [pc, #280]	; (402f30 <pmc_sleep+0x36c>)
  402e16:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402e18:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402e1a:	4b43      	ldr	r3, [pc, #268]	; (402f28 <pmc_sleep+0x364>)
  402e1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e1e:	f003 0301 	and.w	r3, r3, #1
  402e22:	2b00      	cmp	r3, #0
  402e24:	d0f9      	beq.n	402e1a <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  402e26:	4b40      	ldr	r3, [pc, #256]	; (402f28 <pmc_sleep+0x364>)
  402e28:	6a1b      	ldr	r3, [r3, #32]
  402e2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402e2e:	2b00      	cmp	r3, #0
  402e30:	d10b      	bne.n	402e4a <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402e32:	493d      	ldr	r1, [pc, #244]	; (402f28 <pmc_sleep+0x364>)
  402e34:	4b3c      	ldr	r3, [pc, #240]	; (402f28 <pmc_sleep+0x364>)
  402e36:	6a1a      	ldr	r2, [r3, #32]
  402e38:	4b3e      	ldr	r3, [pc, #248]	; (402f34 <pmc_sleep+0x370>)
  402e3a:	4313      	orrs	r3, r2
  402e3c:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402e3e:	4b3a      	ldr	r3, [pc, #232]	; (402f28 <pmc_sleep+0x364>)
  402e40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402e46:	2b00      	cmp	r3, #0
  402e48:	d0f9      	beq.n	402e3e <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402e4a:	4937      	ldr	r1, [pc, #220]	; (402f28 <pmc_sleep+0x364>)
  402e4c:	4b36      	ldr	r3, [pc, #216]	; (402f28 <pmc_sleep+0x364>)
  402e4e:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402e50:	4b39      	ldr	r3, [pc, #228]	; (402f38 <pmc_sleep+0x374>)
  402e52:	4013      	ands	r3, r2
  402e54:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402e58:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  402e5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
  402e5c:	4b37      	ldr	r3, [pc, #220]	; (402f3c <pmc_sleep+0x378>)
  402e5e:	4013      	ands	r3, r2
  402e60:	2b00      	cmp	r3, #0
  402e62:	d008      	beq.n	402e76 <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  402e64:	4a30      	ldr	r2, [pc, #192]	; (402f28 <pmc_sleep+0x364>)
  402e66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  402e68:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402e6c:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  402e6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402e70:	f043 0302 	orr.w	r3, r3, #2
  402e74:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  402e76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402e78:	f003 0303 	and.w	r3, r3, #3
  402e7c:	2b02      	cmp	r3, #2
  402e7e:	d105      	bne.n	402e8c <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402e80:	4b29      	ldr	r3, [pc, #164]	; (402f28 <pmc_sleep+0x364>)
  402e82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e84:	f003 0302 	and.w	r3, r3, #2
  402e88:	2b00      	cmp	r3, #0
  402e8a:	d0f9      	beq.n	402e80 <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  402e8c:	4b26      	ldr	r3, [pc, #152]	; (402f28 <pmc_sleep+0x364>)
  402e8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e90:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402e92:	4925      	ldr	r1, [pc, #148]	; (402f28 <pmc_sleep+0x364>)
  402e94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  402e96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  402e9a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402e9c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ea0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402ea2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402ea4:	4b20      	ldr	r3, [pc, #128]	; (402f28 <pmc_sleep+0x364>)
  402ea6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402ea8:	f003 0308 	and.w	r3, r3, #8
  402eac:	2b00      	cmp	r3, #0
  402eae:	d0f9      	beq.n	402ea4 <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  402eb0:	4a23      	ldr	r2, [pc, #140]	; (402f40 <pmc_sleep+0x37c>)
  402eb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  402eb4:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  402eb6:	4a1c      	ldr	r2, [pc, #112]	; (402f28 <pmc_sleep+0x364>)
  402eb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402eba:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402ebc:	4b1a      	ldr	r3, [pc, #104]	; (402f28 <pmc_sleep+0x364>)
  402ebe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402ec0:	f003 0308 	and.w	r3, r3, #8
  402ec4:	2b00      	cmp	r3, #0
  402ec6:	d0f9      	beq.n	402ebc <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  402ec8:	4b17      	ldr	r3, [pc, #92]	; (402f28 <pmc_sleep+0x364>)
  402eca:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402ecc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402ece:	4013      	ands	r3, r2
  402ed0:	2b00      	cmp	r3, #0
  402ed2:	d0f9      	beq.n	402ec8 <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  402ed4:	4b1b      	ldr	r3, [pc, #108]	; (402f44 <pmc_sleep+0x380>)
  402ed6:	2200      	movs	r2, #0
  402ed8:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  402eda:	4b1b      	ldr	r3, [pc, #108]	; (402f48 <pmc_sleep+0x384>)
  402edc:	681b      	ldr	r3, [r3, #0]
  402ede:	2b00      	cmp	r3, #0
  402ee0:	d005      	beq.n	402eee <pmc_sleep+0x32a>
			callback_clocks_restored();
  402ee2:	4b19      	ldr	r3, [pc, #100]	; (402f48 <pmc_sleep+0x384>)
  402ee4:	681b      	ldr	r3, [r3, #0]
  402ee6:	4798      	blx	r3
			callback_clocks_restored = NULL;
  402ee8:	4b17      	ldr	r3, [pc, #92]	; (402f48 <pmc_sleep+0x384>)
  402eea:	2200      	movs	r2, #0
  402eec:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  402eee:	4b17      	ldr	r3, [pc, #92]	; (402f4c <pmc_sleep+0x388>)
  402ef0:	2201      	movs	r2, #1
  402ef2:	701a      	strb	r2, [r3, #0]
  402ef4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402ef8:	b662      	cpsie	i

		break;
  402efa:	bf00      	nop
  402efc:	e010      	b.n	402f20 <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  402efe:	4a14      	ldr	r2, [pc, #80]	; (402f50 <pmc_sleep+0x38c>)
  402f00:	4b13      	ldr	r3, [pc, #76]	; (402f50 <pmc_sleep+0x38c>)
  402f02:	691b      	ldr	r3, [r3, #16]
  402f04:	f043 0304 	orr.w	r3, r3, #4
  402f08:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  402f0a:	4b12      	ldr	r3, [pc, #72]	; (402f54 <pmc_sleep+0x390>)
  402f0c:	4a12      	ldr	r2, [pc, #72]	; (402f58 <pmc_sleep+0x394>)
  402f0e:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  402f10:	4b0e      	ldr	r3, [pc, #56]	; (402f4c <pmc_sleep+0x388>)
  402f12:	2201      	movs	r2, #1
  402f14:	701a      	strb	r2, [r3, #0]
  402f16:	f3bf 8f5f 	dmb	sy
  402f1a:	b662      	cpsie	i
  __ASM volatile ("wfi");
  402f1c:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  402f1e:	bf00      	nop
#endif
	}
}
  402f20:	bf00      	nop
  402f22:	3764      	adds	r7, #100	; 0x64
  402f24:	46bd      	mov	sp, r7
  402f26:	bd90      	pop	{r4, r7, pc}
  402f28:	400e0600 	.word	0x400e0600
  402f2c:	ffc8fffc 	.word	0xffc8fffc
  402f30:	00370001 	.word	0x00370001
  402f34:	01370000 	.word	0x01370000
  402f38:	ffc8ff87 	.word	0xffc8ff87
  402f3c:	07ff0000 	.word	0x07ff0000
  402f40:	400e0c00 	.word	0x400e0c00
  402f44:	20400c70 	.word	0x20400c70
  402f48:	20400c74 	.word	0x20400c74
  402f4c:	20400018 	.word	0x20400018
  402f50:	e000ed00 	.word	0xe000ed00
  402f54:	400e1810 	.word	0x400e1810
  402f58:	a5000004 	.word	0xa5000004

00402f5c <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  402f5c:	b480      	push	{r7}
  402f5e:	b083      	sub	sp, #12
  402f60:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402f62:	f3ef 8310 	mrs	r3, PRIMASK
  402f66:	607b      	str	r3, [r7, #4]
  return(result);
  402f68:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402f6a:	2b00      	cmp	r3, #0
  402f6c:	bf0c      	ite	eq
  402f6e:	2301      	moveq	r3, #1
  402f70:	2300      	movne	r3, #0
  402f72:	b2db      	uxtb	r3, r3
  402f74:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402f76:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402f78:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402f7c:	4b04      	ldr	r3, [pc, #16]	; (402f90 <cpu_irq_save+0x34>)
  402f7e:	2200      	movs	r2, #0
  402f80:	701a      	strb	r2, [r3, #0]
	return flags;
  402f82:	683b      	ldr	r3, [r7, #0]
}
  402f84:	4618      	mov	r0, r3
  402f86:	370c      	adds	r7, #12
  402f88:	46bd      	mov	sp, r7
  402f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f8e:	4770      	bx	lr
  402f90:	20400018 	.word	0x20400018

00402f94 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402f94:	b480      	push	{r7}
  402f96:	b083      	sub	sp, #12
  402f98:	af00      	add	r7, sp, #0
  402f9a:	6078      	str	r0, [r7, #4]
	return (flags);
  402f9c:	687b      	ldr	r3, [r7, #4]
  402f9e:	2b00      	cmp	r3, #0
  402fa0:	bf14      	ite	ne
  402fa2:	2301      	movne	r3, #1
  402fa4:	2300      	moveq	r3, #0
  402fa6:	b2db      	uxtb	r3, r3
}
  402fa8:	4618      	mov	r0, r3
  402faa:	370c      	adds	r7, #12
  402fac:	46bd      	mov	sp, r7
  402fae:	f85d 7b04 	ldr.w	r7, [sp], #4
  402fb2:	4770      	bx	lr

00402fb4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402fb4:	b580      	push	{r7, lr}
  402fb6:	b082      	sub	sp, #8
  402fb8:	af00      	add	r7, sp, #0
  402fba:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402fbc:	6878      	ldr	r0, [r7, #4]
  402fbe:	4b07      	ldr	r3, [pc, #28]	; (402fdc <cpu_irq_restore+0x28>)
  402fc0:	4798      	blx	r3
  402fc2:	4603      	mov	r3, r0
  402fc4:	2b00      	cmp	r3, #0
  402fc6:	d005      	beq.n	402fd4 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402fc8:	4b05      	ldr	r3, [pc, #20]	; (402fe0 <cpu_irq_restore+0x2c>)
  402fca:	2201      	movs	r2, #1
  402fcc:	701a      	strb	r2, [r3, #0]
  402fce:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402fd2:	b662      	cpsie	i
}
  402fd4:	bf00      	nop
  402fd6:	3708      	adds	r7, #8
  402fd8:	46bd      	mov	sp, r7
  402fda:	bd80      	pop	{r7, pc}
  402fdc:	00402f95 	.word	0x00402f95
  402fe0:	20400018 	.word	0x20400018

00402fe4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402fe4:	b580      	push	{r7, lr}
  402fe6:	b084      	sub	sp, #16
  402fe8:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402fea:	4b1e      	ldr	r3, [pc, #120]	; (403064 <Reset_Handler+0x80>)
  402fec:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402fee:	4b1e      	ldr	r3, [pc, #120]	; (403068 <Reset_Handler+0x84>)
  402ff0:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402ff2:	68fa      	ldr	r2, [r7, #12]
  402ff4:	68bb      	ldr	r3, [r7, #8]
  402ff6:	429a      	cmp	r2, r3
  402ff8:	d00c      	beq.n	403014 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402ffa:	e007      	b.n	40300c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402ffc:	68bb      	ldr	r3, [r7, #8]
  402ffe:	1d1a      	adds	r2, r3, #4
  403000:	60ba      	str	r2, [r7, #8]
  403002:	68fa      	ldr	r2, [r7, #12]
  403004:	1d11      	adds	r1, r2, #4
  403006:	60f9      	str	r1, [r7, #12]
  403008:	6812      	ldr	r2, [r2, #0]
  40300a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  40300c:	68bb      	ldr	r3, [r7, #8]
  40300e:	4a17      	ldr	r2, [pc, #92]	; (40306c <Reset_Handler+0x88>)
  403010:	4293      	cmp	r3, r2
  403012:	d3f3      	bcc.n	402ffc <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  403014:	4b16      	ldr	r3, [pc, #88]	; (403070 <Reset_Handler+0x8c>)
  403016:	60bb      	str	r3, [r7, #8]
  403018:	e004      	b.n	403024 <Reset_Handler+0x40>
                *pDest++ = 0;
  40301a:	68bb      	ldr	r3, [r7, #8]
  40301c:	1d1a      	adds	r2, r3, #4
  40301e:	60ba      	str	r2, [r7, #8]
  403020:	2200      	movs	r2, #0
  403022:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  403024:	68bb      	ldr	r3, [r7, #8]
  403026:	4a13      	ldr	r2, [pc, #76]	; (403074 <Reset_Handler+0x90>)
  403028:	4293      	cmp	r3, r2
  40302a:	d3f6      	bcc.n	40301a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  40302c:	4b12      	ldr	r3, [pc, #72]	; (403078 <Reset_Handler+0x94>)
  40302e:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  403030:	4a12      	ldr	r2, [pc, #72]	; (40307c <Reset_Handler+0x98>)
  403032:	68fb      	ldr	r3, [r7, #12]
  403034:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403038:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  40303a:	4b11      	ldr	r3, [pc, #68]	; (403080 <Reset_Handler+0x9c>)
  40303c:	4798      	blx	r3
  40303e:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  403040:	4a10      	ldr	r2, [pc, #64]	; (403084 <Reset_Handler+0xa0>)
  403042:	4b10      	ldr	r3, [pc, #64]	; (403084 <Reset_Handler+0xa0>)
  403044:	681b      	ldr	r3, [r3, #0]
  403046:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40304a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40304c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  403050:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  403054:	6878      	ldr	r0, [r7, #4]
  403056:	4b0c      	ldr	r3, [pc, #48]	; (403088 <Reset_Handler+0xa4>)
  403058:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  40305a:	4b0c      	ldr	r3, [pc, #48]	; (40308c <Reset_Handler+0xa8>)
  40305c:	4798      	blx	r3

        /* Branch to main function */
        main();
  40305e:	4b0c      	ldr	r3, [pc, #48]	; (403090 <Reset_Handler+0xac>)
  403060:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  403062:	e7fe      	b.n	403062 <Reset_Handler+0x7e>
  403064:	00409324 	.word	0x00409324
  403068:	20400000 	.word	0x20400000
  40306c:	204009d8 	.word	0x204009d8
  403070:	204009d8 	.word	0x204009d8
  403074:	20400cec 	.word	0x20400cec
  403078:	00400000 	.word	0x00400000
  40307c:	e000ed00 	.word	0xe000ed00
  403080:	00402f5d 	.word	0x00402f5d
  403084:	e000ed88 	.word	0xe000ed88
  403088:	00402fb5 	.word	0x00402fb5
  40308c:	004047c1 	.word	0x004047c1
  403090:	00403c11 	.word	0x00403c11

00403094 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  403094:	b480      	push	{r7}
  403096:	af00      	add	r7, sp, #0
        while (1) {
  403098:	e7fe      	b.n	403098 <Dummy_Handler+0x4>
	...

0040309c <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  40309c:	b480      	push	{r7}
  40309e:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4030a0:	4b52      	ldr	r3, [pc, #328]	; (4031ec <SystemCoreClockUpdate+0x150>)
  4030a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4030a4:	f003 0303 	and.w	r3, r3, #3
  4030a8:	2b01      	cmp	r3, #1
  4030aa:	d014      	beq.n	4030d6 <SystemCoreClockUpdate+0x3a>
  4030ac:	2b01      	cmp	r3, #1
  4030ae:	d302      	bcc.n	4030b6 <SystemCoreClockUpdate+0x1a>
  4030b0:	2b02      	cmp	r3, #2
  4030b2:	d038      	beq.n	403126 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  4030b4:	e07a      	b.n	4031ac <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4030b6:	4b4e      	ldr	r3, [pc, #312]	; (4031f0 <SystemCoreClockUpdate+0x154>)
  4030b8:	695b      	ldr	r3, [r3, #20]
  4030ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4030be:	2b00      	cmp	r3, #0
  4030c0:	d004      	beq.n	4030cc <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4030c2:	4b4c      	ldr	r3, [pc, #304]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4030c4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4030c8:	601a      	str	r2, [r3, #0]
    break;
  4030ca:	e06f      	b.n	4031ac <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4030cc:	4b49      	ldr	r3, [pc, #292]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4030ce:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4030d2:	601a      	str	r2, [r3, #0]
    break;
  4030d4:	e06a      	b.n	4031ac <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4030d6:	4b45      	ldr	r3, [pc, #276]	; (4031ec <SystemCoreClockUpdate+0x150>)
  4030d8:	6a1b      	ldr	r3, [r3, #32]
  4030da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4030de:	2b00      	cmp	r3, #0
  4030e0:	d003      	beq.n	4030ea <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4030e2:	4b44      	ldr	r3, [pc, #272]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4030e4:	4a44      	ldr	r2, [pc, #272]	; (4031f8 <SystemCoreClockUpdate+0x15c>)
  4030e6:	601a      	str	r2, [r3, #0]
    break;
  4030e8:	e060      	b.n	4031ac <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4030ea:	4b42      	ldr	r3, [pc, #264]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4030ec:	4a43      	ldr	r2, [pc, #268]	; (4031fc <SystemCoreClockUpdate+0x160>)
  4030ee:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4030f0:	4b3e      	ldr	r3, [pc, #248]	; (4031ec <SystemCoreClockUpdate+0x150>)
  4030f2:	6a1b      	ldr	r3, [r3, #32]
  4030f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4030f8:	2b10      	cmp	r3, #16
  4030fa:	d004      	beq.n	403106 <SystemCoreClockUpdate+0x6a>
  4030fc:	2b20      	cmp	r3, #32
  4030fe:	d008      	beq.n	403112 <SystemCoreClockUpdate+0x76>
  403100:	2b00      	cmp	r3, #0
  403102:	d00e      	beq.n	403122 <SystemCoreClockUpdate+0x86>
          break;
  403104:	e00e      	b.n	403124 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  403106:	4b3b      	ldr	r3, [pc, #236]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  403108:	681b      	ldr	r3, [r3, #0]
  40310a:	005b      	lsls	r3, r3, #1
  40310c:	4a39      	ldr	r2, [pc, #228]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  40310e:	6013      	str	r3, [r2, #0]
          break;
  403110:	e008      	b.n	403124 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  403112:	4b38      	ldr	r3, [pc, #224]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  403114:	681a      	ldr	r2, [r3, #0]
  403116:	4613      	mov	r3, r2
  403118:	005b      	lsls	r3, r3, #1
  40311a:	4413      	add	r3, r2
  40311c:	4a35      	ldr	r2, [pc, #212]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  40311e:	6013      	str	r3, [r2, #0]
          break;
  403120:	e000      	b.n	403124 <SystemCoreClockUpdate+0x88>
          break;
  403122:	bf00      	nop
    break;
  403124:	e042      	b.n	4031ac <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  403126:	4b31      	ldr	r3, [pc, #196]	; (4031ec <SystemCoreClockUpdate+0x150>)
  403128:	6a1b      	ldr	r3, [r3, #32]
  40312a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40312e:	2b00      	cmp	r3, #0
  403130:	d003      	beq.n	40313a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  403132:	4b30      	ldr	r3, [pc, #192]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  403134:	4a30      	ldr	r2, [pc, #192]	; (4031f8 <SystemCoreClockUpdate+0x15c>)
  403136:	601a      	str	r2, [r3, #0]
  403138:	e01c      	b.n	403174 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40313a:	4b2e      	ldr	r3, [pc, #184]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  40313c:	4a2f      	ldr	r2, [pc, #188]	; (4031fc <SystemCoreClockUpdate+0x160>)
  40313e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  403140:	4b2a      	ldr	r3, [pc, #168]	; (4031ec <SystemCoreClockUpdate+0x150>)
  403142:	6a1b      	ldr	r3, [r3, #32]
  403144:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403148:	2b10      	cmp	r3, #16
  40314a:	d004      	beq.n	403156 <SystemCoreClockUpdate+0xba>
  40314c:	2b20      	cmp	r3, #32
  40314e:	d008      	beq.n	403162 <SystemCoreClockUpdate+0xc6>
  403150:	2b00      	cmp	r3, #0
  403152:	d00e      	beq.n	403172 <SystemCoreClockUpdate+0xd6>
          break;
  403154:	e00e      	b.n	403174 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  403156:	4b27      	ldr	r3, [pc, #156]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  403158:	681b      	ldr	r3, [r3, #0]
  40315a:	005b      	lsls	r3, r3, #1
  40315c:	4a25      	ldr	r2, [pc, #148]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  40315e:	6013      	str	r3, [r2, #0]
          break;
  403160:	e008      	b.n	403174 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  403162:	4b24      	ldr	r3, [pc, #144]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  403164:	681a      	ldr	r2, [r3, #0]
  403166:	4613      	mov	r3, r2
  403168:	005b      	lsls	r3, r3, #1
  40316a:	4413      	add	r3, r2
  40316c:	4a21      	ldr	r2, [pc, #132]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  40316e:	6013      	str	r3, [r2, #0]
          break;
  403170:	e000      	b.n	403174 <SystemCoreClockUpdate+0xd8>
          break;
  403172:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  403174:	4b1d      	ldr	r3, [pc, #116]	; (4031ec <SystemCoreClockUpdate+0x150>)
  403176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403178:	f003 0303 	and.w	r3, r3, #3
  40317c:	2b02      	cmp	r3, #2
  40317e:	d114      	bne.n	4031aa <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  403180:	4b1a      	ldr	r3, [pc, #104]	; (4031ec <SystemCoreClockUpdate+0x150>)
  403182:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  403184:	0c1b      	lsrs	r3, r3, #16
  403186:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40318a:	3301      	adds	r3, #1
  40318c:	4a19      	ldr	r2, [pc, #100]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  40318e:	6812      	ldr	r2, [r2, #0]
  403190:	fb02 f303 	mul.w	r3, r2, r3
  403194:	4a17      	ldr	r2, [pc, #92]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  403196:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  403198:	4b14      	ldr	r3, [pc, #80]	; (4031ec <SystemCoreClockUpdate+0x150>)
  40319a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40319c:	b2db      	uxtb	r3, r3
  40319e:	4a15      	ldr	r2, [pc, #84]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4031a0:	6812      	ldr	r2, [r2, #0]
  4031a2:	fbb2 f3f3 	udiv	r3, r2, r3
  4031a6:	4a13      	ldr	r2, [pc, #76]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4031a8:	6013      	str	r3, [r2, #0]
    break;
  4031aa:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4031ac:	4b0f      	ldr	r3, [pc, #60]	; (4031ec <SystemCoreClockUpdate+0x150>)
  4031ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4031b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4031b4:	2b70      	cmp	r3, #112	; 0x70
  4031b6:	d108      	bne.n	4031ca <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4031b8:	4b0e      	ldr	r3, [pc, #56]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4031ba:	681b      	ldr	r3, [r3, #0]
  4031bc:	4a10      	ldr	r2, [pc, #64]	; (403200 <SystemCoreClockUpdate+0x164>)
  4031be:	fba2 2303 	umull	r2, r3, r2, r3
  4031c2:	085b      	lsrs	r3, r3, #1
  4031c4:	4a0b      	ldr	r2, [pc, #44]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4031c6:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4031c8:	e00a      	b.n	4031e0 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4031ca:	4b08      	ldr	r3, [pc, #32]	; (4031ec <SystemCoreClockUpdate+0x150>)
  4031cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4031ce:	091b      	lsrs	r3, r3, #4
  4031d0:	f003 0307 	and.w	r3, r3, #7
  4031d4:	4a07      	ldr	r2, [pc, #28]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4031d6:	6812      	ldr	r2, [r2, #0]
  4031d8:	fa22 f303 	lsr.w	r3, r2, r3
  4031dc:	4a05      	ldr	r2, [pc, #20]	; (4031f4 <SystemCoreClockUpdate+0x158>)
  4031de:	6013      	str	r3, [r2, #0]
}
  4031e0:	bf00      	nop
  4031e2:	46bd      	mov	sp, r7
  4031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4031e8:	4770      	bx	lr
  4031ea:	bf00      	nop
  4031ec:	400e0600 	.word	0x400e0600
  4031f0:	400e1810 	.word	0x400e1810
  4031f4:	20400020 	.word	0x20400020
  4031f8:	00b71b00 	.word	0x00b71b00
  4031fc:	003d0900 	.word	0x003d0900
  403200:	aaaaaaab 	.word	0xaaaaaaab

00403204 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  403204:	b480      	push	{r7}
  403206:	b083      	sub	sp, #12
  403208:	af00      	add	r7, sp, #0
  40320a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  40320c:	687b      	ldr	r3, [r7, #4]
  40320e:	4a1d      	ldr	r2, [pc, #116]	; (403284 <system_init_flash+0x80>)
  403210:	4293      	cmp	r3, r2
  403212:	d804      	bhi.n	40321e <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  403214:	4b1c      	ldr	r3, [pc, #112]	; (403288 <system_init_flash+0x84>)
  403216:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40321a:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  40321c:	e02b      	b.n	403276 <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  40321e:	687b      	ldr	r3, [r7, #4]
  403220:	4a1a      	ldr	r2, [pc, #104]	; (40328c <system_init_flash+0x88>)
  403222:	4293      	cmp	r3, r2
  403224:	d803      	bhi.n	40322e <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  403226:	4b18      	ldr	r3, [pc, #96]	; (403288 <system_init_flash+0x84>)
  403228:	4a19      	ldr	r2, [pc, #100]	; (403290 <system_init_flash+0x8c>)
  40322a:	601a      	str	r2, [r3, #0]
}
  40322c:	e023      	b.n	403276 <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  40322e:	687b      	ldr	r3, [r7, #4]
  403230:	4a18      	ldr	r2, [pc, #96]	; (403294 <system_init_flash+0x90>)
  403232:	4293      	cmp	r3, r2
  403234:	d803      	bhi.n	40323e <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  403236:	4b14      	ldr	r3, [pc, #80]	; (403288 <system_init_flash+0x84>)
  403238:	4a17      	ldr	r2, [pc, #92]	; (403298 <system_init_flash+0x94>)
  40323a:	601a      	str	r2, [r3, #0]
}
  40323c:	e01b      	b.n	403276 <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40323e:	687b      	ldr	r3, [r7, #4]
  403240:	4a16      	ldr	r2, [pc, #88]	; (40329c <system_init_flash+0x98>)
  403242:	4293      	cmp	r3, r2
  403244:	d803      	bhi.n	40324e <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  403246:	4b10      	ldr	r3, [pc, #64]	; (403288 <system_init_flash+0x84>)
  403248:	4a15      	ldr	r2, [pc, #84]	; (4032a0 <system_init_flash+0x9c>)
  40324a:	601a      	str	r2, [r3, #0]
}
  40324c:	e013      	b.n	403276 <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40324e:	687b      	ldr	r3, [r7, #4]
  403250:	4a14      	ldr	r2, [pc, #80]	; (4032a4 <system_init_flash+0xa0>)
  403252:	4293      	cmp	r3, r2
  403254:	d804      	bhi.n	403260 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  403256:	4b0c      	ldr	r3, [pc, #48]	; (403288 <system_init_flash+0x84>)
  403258:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40325c:	601a      	str	r2, [r3, #0]
}
  40325e:	e00a      	b.n	403276 <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  403260:	687b      	ldr	r3, [r7, #4]
  403262:	4a11      	ldr	r2, [pc, #68]	; (4032a8 <system_init_flash+0xa4>)
  403264:	4293      	cmp	r3, r2
  403266:	d803      	bhi.n	403270 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  403268:	4b07      	ldr	r3, [pc, #28]	; (403288 <system_init_flash+0x84>)
  40326a:	4a10      	ldr	r2, [pc, #64]	; (4032ac <system_init_flash+0xa8>)
  40326c:	601a      	str	r2, [r3, #0]
}
  40326e:	e002      	b.n	403276 <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  403270:	4b05      	ldr	r3, [pc, #20]	; (403288 <system_init_flash+0x84>)
  403272:	4a0f      	ldr	r2, [pc, #60]	; (4032b0 <system_init_flash+0xac>)
  403274:	601a      	str	r2, [r3, #0]
}
  403276:	bf00      	nop
  403278:	370c      	adds	r7, #12
  40327a:	46bd      	mov	sp, r7
  40327c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403280:	4770      	bx	lr
  403282:	bf00      	nop
  403284:	015ef3bf 	.word	0x015ef3bf
  403288:	400e0c00 	.word	0x400e0c00
  40328c:	02bde77f 	.word	0x02bde77f
  403290:	04000100 	.word	0x04000100
  403294:	041cdb3f 	.word	0x041cdb3f
  403298:	04000200 	.word	0x04000200
  40329c:	057bceff 	.word	0x057bceff
  4032a0:	04000300 	.word	0x04000300
  4032a4:	06dac2bf 	.word	0x06dac2bf
  4032a8:	0839b67f 	.word	0x0839b67f
  4032ac:	04000500 	.word	0x04000500
  4032b0:	04000600 	.word	0x04000600

004032b4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  4032b4:	b480      	push	{r7}
  4032b6:	b085      	sub	sp, #20
  4032b8:	af00      	add	r7, sp, #0
  4032ba:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  4032bc:	4b10      	ldr	r3, [pc, #64]	; (403300 <_sbrk+0x4c>)
  4032be:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  4032c0:	4b10      	ldr	r3, [pc, #64]	; (403304 <_sbrk+0x50>)
  4032c2:	681b      	ldr	r3, [r3, #0]
  4032c4:	2b00      	cmp	r3, #0
  4032c6:	d102      	bne.n	4032ce <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  4032c8:	4b0e      	ldr	r3, [pc, #56]	; (403304 <_sbrk+0x50>)
  4032ca:	4a0f      	ldr	r2, [pc, #60]	; (403308 <_sbrk+0x54>)
  4032cc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  4032ce:	4b0d      	ldr	r3, [pc, #52]	; (403304 <_sbrk+0x50>)
  4032d0:	681b      	ldr	r3, [r3, #0]
  4032d2:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  4032d4:	68ba      	ldr	r2, [r7, #8]
  4032d6:	687b      	ldr	r3, [r7, #4]
  4032d8:	441a      	add	r2, r3
  4032da:	68fb      	ldr	r3, [r7, #12]
  4032dc:	429a      	cmp	r2, r3
  4032de:	dd02      	ble.n	4032e6 <_sbrk+0x32>
		return (caddr_t) -1;	
  4032e0:	f04f 33ff 	mov.w	r3, #4294967295
  4032e4:	e006      	b.n	4032f4 <_sbrk+0x40>
	}

	heap += incr;
  4032e6:	4b07      	ldr	r3, [pc, #28]	; (403304 <_sbrk+0x50>)
  4032e8:	681a      	ldr	r2, [r3, #0]
  4032ea:	687b      	ldr	r3, [r7, #4]
  4032ec:	4413      	add	r3, r2
  4032ee:	4a05      	ldr	r2, [pc, #20]	; (403304 <_sbrk+0x50>)
  4032f0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  4032f2:	68bb      	ldr	r3, [r7, #8]
}
  4032f4:	4618      	mov	r0, r3
  4032f6:	3714      	adds	r7, #20
  4032f8:	46bd      	mov	sp, r7
  4032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4032fe:	4770      	bx	lr
  403300:	2045fffc 	.word	0x2045fffc
  403304:	20400c78 	.word	0x20400c78
  403308:	20402ef0 	.word	0x20402ef0

0040330c <NVIC_EnableIRQ>:
{
  40330c:	b480      	push	{r7}
  40330e:	b083      	sub	sp, #12
  403310:	af00      	add	r7, sp, #0
  403312:	4603      	mov	r3, r0
  403314:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  403316:	4909      	ldr	r1, [pc, #36]	; (40333c <NVIC_EnableIRQ+0x30>)
  403318:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40331c:	095b      	lsrs	r3, r3, #5
  40331e:	79fa      	ldrb	r2, [r7, #7]
  403320:	f002 021f 	and.w	r2, r2, #31
  403324:	2001      	movs	r0, #1
  403326:	fa00 f202 	lsl.w	r2, r0, r2
  40332a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40332e:	bf00      	nop
  403330:	370c      	adds	r7, #12
  403332:	46bd      	mov	sp, r7
  403334:	f85d 7b04 	ldr.w	r7, [sp], #4
  403338:	4770      	bx	lr
  40333a:	bf00      	nop
  40333c:	e000e100 	.word	0xe000e100

00403340 <NVIC_DisableIRQ>:
{
  403340:	b480      	push	{r7}
  403342:	b083      	sub	sp, #12
  403344:	af00      	add	r7, sp, #0
  403346:	4603      	mov	r3, r0
  403348:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40334a:	4909      	ldr	r1, [pc, #36]	; (403370 <NVIC_DisableIRQ+0x30>)
  40334c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403350:	095b      	lsrs	r3, r3, #5
  403352:	79fa      	ldrb	r2, [r7, #7]
  403354:	f002 021f 	and.w	r2, r2, #31
  403358:	2001      	movs	r0, #1
  40335a:	fa00 f202 	lsl.w	r2, r0, r2
  40335e:	3320      	adds	r3, #32
  403360:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403364:	bf00      	nop
  403366:	370c      	adds	r7, #12
  403368:	46bd      	mov	sp, r7
  40336a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40336e:	4770      	bx	lr
  403370:	e000e100 	.word	0xe000e100

00403374 <NVIC_ClearPendingIRQ>:
{
  403374:	b480      	push	{r7}
  403376:	b083      	sub	sp, #12
  403378:	af00      	add	r7, sp, #0
  40337a:	4603      	mov	r3, r0
  40337c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40337e:	4909      	ldr	r1, [pc, #36]	; (4033a4 <NVIC_ClearPendingIRQ+0x30>)
  403380:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403384:	095b      	lsrs	r3, r3, #5
  403386:	79fa      	ldrb	r2, [r7, #7]
  403388:	f002 021f 	and.w	r2, r2, #31
  40338c:	2001      	movs	r0, #1
  40338e:	fa00 f202 	lsl.w	r2, r0, r2
  403392:	3360      	adds	r3, #96	; 0x60
  403394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403398:	bf00      	nop
  40339a:	370c      	adds	r7, #12
  40339c:	46bd      	mov	sp, r7
  40339e:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033a2:	4770      	bx	lr
  4033a4:	e000e100 	.word	0xe000e100

004033a8 <NVIC_SetPriority>:
{
  4033a8:	b480      	push	{r7}
  4033aa:	b083      	sub	sp, #12
  4033ac:	af00      	add	r7, sp, #0
  4033ae:	4603      	mov	r3, r0
  4033b0:	6039      	str	r1, [r7, #0]
  4033b2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4033b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4033b8:	2b00      	cmp	r3, #0
  4033ba:	da0b      	bge.n	4033d4 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4033bc:	490d      	ldr	r1, [pc, #52]	; (4033f4 <NVIC_SetPriority+0x4c>)
  4033be:	79fb      	ldrb	r3, [r7, #7]
  4033c0:	f003 030f 	and.w	r3, r3, #15
  4033c4:	3b04      	subs	r3, #4
  4033c6:	683a      	ldr	r2, [r7, #0]
  4033c8:	b2d2      	uxtb	r2, r2
  4033ca:	0152      	lsls	r2, r2, #5
  4033cc:	b2d2      	uxtb	r2, r2
  4033ce:	440b      	add	r3, r1
  4033d0:	761a      	strb	r2, [r3, #24]
}
  4033d2:	e009      	b.n	4033e8 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4033d4:	4908      	ldr	r1, [pc, #32]	; (4033f8 <NVIC_SetPriority+0x50>)
  4033d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4033da:	683a      	ldr	r2, [r7, #0]
  4033dc:	b2d2      	uxtb	r2, r2
  4033de:	0152      	lsls	r2, r2, #5
  4033e0:	b2d2      	uxtb	r2, r2
  4033e2:	440b      	add	r3, r1
  4033e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4033e8:	bf00      	nop
  4033ea:	370c      	adds	r7, #12
  4033ec:	46bd      	mov	sp, r7
  4033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033f2:	4770      	bx	lr
  4033f4:	e000ed00 	.word	0xe000ed00
  4033f8:	e000e100 	.word	0xe000e100

004033fc <osc_get_rate>:
{
  4033fc:	b480      	push	{r7}
  4033fe:	b083      	sub	sp, #12
  403400:	af00      	add	r7, sp, #0
  403402:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403404:	687b      	ldr	r3, [r7, #4]
  403406:	2b07      	cmp	r3, #7
  403408:	d825      	bhi.n	403456 <osc_get_rate+0x5a>
  40340a:	a201      	add	r2, pc, #4	; (adr r2, 403410 <osc_get_rate+0x14>)
  40340c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403410:	00403431 	.word	0x00403431
  403414:	00403437 	.word	0x00403437
  403418:	0040343d 	.word	0x0040343d
  40341c:	00403443 	.word	0x00403443
  403420:	00403447 	.word	0x00403447
  403424:	0040344b 	.word	0x0040344b
  403428:	0040344f 	.word	0x0040344f
  40342c:	00403453 	.word	0x00403453
		return OSC_SLCK_32K_RC_HZ;
  403430:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403434:	e010      	b.n	403458 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  403436:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40343a:	e00d      	b.n	403458 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40343c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403440:	e00a      	b.n	403458 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  403442:	4b08      	ldr	r3, [pc, #32]	; (403464 <osc_get_rate+0x68>)
  403444:	e008      	b.n	403458 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  403446:	4b08      	ldr	r3, [pc, #32]	; (403468 <osc_get_rate+0x6c>)
  403448:	e006      	b.n	403458 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40344a:	4b08      	ldr	r3, [pc, #32]	; (40346c <osc_get_rate+0x70>)
  40344c:	e004      	b.n	403458 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40344e:	4b07      	ldr	r3, [pc, #28]	; (40346c <osc_get_rate+0x70>)
  403450:	e002      	b.n	403458 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  403452:	4b06      	ldr	r3, [pc, #24]	; (40346c <osc_get_rate+0x70>)
  403454:	e000      	b.n	403458 <osc_get_rate+0x5c>
	return 0;
  403456:	2300      	movs	r3, #0
}
  403458:	4618      	mov	r0, r3
  40345a:	370c      	adds	r7, #12
  40345c:	46bd      	mov	sp, r7
  40345e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403462:	4770      	bx	lr
  403464:	003d0900 	.word	0x003d0900
  403468:	007a1200 	.word	0x007a1200
  40346c:	00b71b00 	.word	0x00b71b00

00403470 <sysclk_get_main_hz>:
{
  403470:	b580      	push	{r7, lr}
  403472:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  403474:	2006      	movs	r0, #6
  403476:	4b05      	ldr	r3, [pc, #20]	; (40348c <sysclk_get_main_hz+0x1c>)
  403478:	4798      	blx	r3
  40347a:	4602      	mov	r2, r0
  40347c:	4613      	mov	r3, r2
  40347e:	009b      	lsls	r3, r3, #2
  403480:	4413      	add	r3, r2
  403482:	009a      	lsls	r2, r3, #2
  403484:	4413      	add	r3, r2
}
  403486:	4618      	mov	r0, r3
  403488:	bd80      	pop	{r7, pc}
  40348a:	bf00      	nop
  40348c:	004033fd 	.word	0x004033fd

00403490 <sysclk_get_cpu_hz>:
{
  403490:	b580      	push	{r7, lr}
  403492:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403494:	4b02      	ldr	r3, [pc, #8]	; (4034a0 <sysclk_get_cpu_hz+0x10>)
  403496:	4798      	blx	r3
  403498:	4603      	mov	r3, r0
}
  40349a:	4618      	mov	r0, r3
  40349c:	bd80      	pop	{r7, pc}
  40349e:	bf00      	nop
  4034a0:	00403471 	.word	0x00403471

004034a4 <but1_callback>:


static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource);


void but1_callback(void){
  4034a4:	b480      	push	{r7}
  4034a6:	af00      	add	r7, sp, #0
	but1_flag = 1;
  4034a8:	4b03      	ldr	r3, [pc, #12]	; (4034b8 <but1_callback+0x14>)
  4034aa:	2201      	movs	r2, #1
  4034ac:	701a      	strb	r2, [r3, #0]
}
  4034ae:	bf00      	nop
  4034b0:	46bd      	mov	sp, r7
  4034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034b6:	4770      	bx	lr
  4034b8:	20400c84 	.word	0x20400c84

004034bc <echo_callback>:



void echo_callback(void)
{
  4034bc:	b580      	push	{r7, lr}
  4034be:	b082      	sub	sp, #8
  4034c0:	af00      	add	r7, sp, #0
	float t_alarme = 8/340.0; // ida e volta (int) t_alarme*8620
  4034c2:	4b10      	ldr	r3, [pc, #64]	; (403504 <echo_callback+0x48>)
  4034c4:	607b      	str	r3, [r7, #4]
	int pulsos_alarme = 203; // t_alarme*8621
  4034c6:	23cb      	movs	r3, #203	; 0xcb
  4034c8:	603b      	str	r3, [r7, #0]
	if (echo_flag == 0){
  4034ca:	4b0f      	ldr	r3, [pc, #60]	; (403508 <echo_callback+0x4c>)
  4034cc:	781b      	ldrb	r3, [r3, #0]
  4034ce:	b2db      	uxtb	r3, r3
  4034d0:	2b00      	cmp	r3, #0
  4034d2:	d109      	bne.n	4034e8 <echo_callback+0x2c>
		echo_flag = 1;
  4034d4:	4b0c      	ldr	r3, [pc, #48]	; (403508 <echo_callback+0x4c>)
  4034d6:	2201      	movs	r2, #1
  4034d8:	701a      	strb	r2, [r3, #0]
		RTT_init(8621, 203, RTT_MR_ALMIEN);
  4034da:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4034de:	21cb      	movs	r1, #203	; 0xcb
  4034e0:	480a      	ldr	r0, [pc, #40]	; (40350c <echo_callback+0x50>)
  4034e2:	4b0b      	ldr	r3, [pc, #44]	; (403510 <echo_callback+0x54>)
  4034e4:	4798      	blx	r3
	} else{
		echo_flag = 0;
		tempo = rtt_read_timer_value(RTT);
	}
}
  4034e6:	e009      	b.n	4034fc <echo_callback+0x40>
		echo_flag = 0;
  4034e8:	4b07      	ldr	r3, [pc, #28]	; (403508 <echo_callback+0x4c>)
  4034ea:	2200      	movs	r2, #0
  4034ec:	701a      	strb	r2, [r3, #0]
		tempo = rtt_read_timer_value(RTT);
  4034ee:	4809      	ldr	r0, [pc, #36]	; (403514 <echo_callback+0x58>)
  4034f0:	4b09      	ldr	r3, [pc, #36]	; (403518 <echo_callback+0x5c>)
  4034f2:	4798      	blx	r3
  4034f4:	4603      	mov	r3, r0
  4034f6:	461a      	mov	r2, r3
  4034f8:	4b08      	ldr	r3, [pc, #32]	; (40351c <echo_callback+0x60>)
  4034fa:	601a      	str	r2, [r3, #0]
}
  4034fc:	bf00      	nop
  4034fe:	3708      	adds	r7, #8
  403500:	46bd      	mov	sp, r7
  403502:	bd80      	pop	{r7, pc}
  403504:	3cc0c0c1 	.word	0x3cc0c0c1
  403508:	20400c7c 	.word	0x20400c7c
  40350c:	4606b400 	.word	0x4606b400
  403510:	00403521 	.word	0x00403521
  403514:	400e1830 	.word	0x400e1830
  403518:	004002ad 	.word	0x004002ad
  40351c:	20400c80 	.word	0x20400c80

00403520 <RTT_init>:




static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  403520:	b580      	push	{r7, lr}
  403522:	b086      	sub	sp, #24
  403524:	af00      	add	r7, sp, #0
  403526:	60f8      	str	r0, [r7, #12]
  403528:	60b9      	str	r1, [r7, #8]
  40352a:	607a      	str	r2, [r7, #4]

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  40352c:	eddf 6a26 	vldr	s13, [pc, #152]	; 4035c8 <RTT_init+0xa8>
  403530:	ed97 7a03 	vldr	s14, [r7, #12]
  403534:	eec6 7a87 	vdiv.f32	s15, s13, s14
  403538:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40353c:	edc7 7a00 	vstr	s15, [r7]
  403540:	883b      	ldrh	r3, [r7, #0]
  403542:	82fb      	strh	r3, [r7, #22]
	
	rtt_sel_source(RTT, false);
  403544:	2100      	movs	r1, #0
  403546:	4821      	ldr	r0, [pc, #132]	; (4035cc <RTT_init+0xac>)
  403548:	4b21      	ldr	r3, [pc, #132]	; (4035d0 <RTT_init+0xb0>)
  40354a:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  40354c:	8afb      	ldrh	r3, [r7, #22]
  40354e:	4619      	mov	r1, r3
  403550:	481e      	ldr	r0, [pc, #120]	; (4035cc <RTT_init+0xac>)
  403552:	4b20      	ldr	r3, [pc, #128]	; (4035d4 <RTT_init+0xb4>)
  403554:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  403556:	687b      	ldr	r3, [r7, #4]
  403558:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40355c:	2b00      	cmp	r3, #0
  40355e:	d012      	beq.n	403586 <RTT_init+0x66>
		uint32_t ul_previous_time;
		ul_previous_time = rtt_read_timer_value(RTT);
  403560:	481a      	ldr	r0, [pc, #104]	; (4035cc <RTT_init+0xac>)
  403562:	4b1d      	ldr	r3, [pc, #116]	; (4035d8 <RTT_init+0xb8>)
  403564:	4798      	blx	r3
  403566:	6138      	str	r0, [r7, #16]
		while (ul_previous_time == rtt_read_timer_value(RTT));
  403568:	bf00      	nop
  40356a:	4818      	ldr	r0, [pc, #96]	; (4035cc <RTT_init+0xac>)
  40356c:	4b1a      	ldr	r3, [pc, #104]	; (4035d8 <RTT_init+0xb8>)
  40356e:	4798      	blx	r3
  403570:	4602      	mov	r2, r0
  403572:	693b      	ldr	r3, [r7, #16]
  403574:	429a      	cmp	r2, r3
  403576:	d0f8      	beq.n	40356a <RTT_init+0x4a>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  403578:	68ba      	ldr	r2, [r7, #8]
  40357a:	693b      	ldr	r3, [r7, #16]
  40357c:	4413      	add	r3, r2
  40357e:	4619      	mov	r1, r3
  403580:	4812      	ldr	r0, [pc, #72]	; (4035cc <RTT_init+0xac>)
  403582:	4b16      	ldr	r3, [pc, #88]	; (4035dc <RTT_init+0xbc>)
  403584:	4798      	blx	r3
	}

	/* config NVIC */
	NVIC_DisableIRQ(RTT_IRQn);
  403586:	2003      	movs	r0, #3
  403588:	4b15      	ldr	r3, [pc, #84]	; (4035e0 <RTT_init+0xc0>)
  40358a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  40358c:	2003      	movs	r0, #3
  40358e:	4b15      	ldr	r3, [pc, #84]	; (4035e4 <RTT_init+0xc4>)
  403590:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 4);
  403592:	2104      	movs	r1, #4
  403594:	2003      	movs	r0, #3
  403596:	4b14      	ldr	r3, [pc, #80]	; (4035e8 <RTT_init+0xc8>)
  403598:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  40359a:	2003      	movs	r0, #3
  40359c:	4b13      	ldr	r3, [pc, #76]	; (4035ec <RTT_init+0xcc>)
  40359e:	4798      	blx	r3

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  4035a0:	687b      	ldr	r3, [r7, #4]
  4035a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  4035a6:	2b00      	cmp	r3, #0
  4035a8:	d004      	beq.n	4035b4 <RTT_init+0x94>
	rtt_enable_interrupt(RTT, rttIRQSource);
  4035aa:	6879      	ldr	r1, [r7, #4]
  4035ac:	4807      	ldr	r0, [pc, #28]	; (4035cc <RTT_init+0xac>)
  4035ae:	4b10      	ldr	r3, [pc, #64]	; (4035f0 <RTT_init+0xd0>)
  4035b0:	4798      	blx	r3
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}
  4035b2:	e004      	b.n	4035be <RTT_init+0x9e>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4035b4:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4035b8:	4804      	ldr	r0, [pc, #16]	; (4035cc <RTT_init+0xac>)
  4035ba:	4b0e      	ldr	r3, [pc, #56]	; (4035f4 <RTT_init+0xd4>)
  4035bc:	4798      	blx	r3
}
  4035be:	bf00      	nop
  4035c0:	3718      	adds	r7, #24
  4035c2:	46bd      	mov	sp, r7
  4035c4:	bd80      	pop	{r7, pc}
  4035c6:	bf00      	nop
  4035c8:	47000000 	.word	0x47000000
  4035cc:	400e1830 	.word	0x400e1830
  4035d0:	004001dd 	.word	0x004001dd
  4035d4:	004001ad 	.word	0x004001ad
  4035d8:	004002ad 	.word	0x004002ad
  4035dc:	004002f5 	.word	0x004002f5
  4035e0:	00403341 	.word	0x00403341
  4035e4:	00403375 	.word	0x00403375
  4035e8:	004033a9 	.word	0x004033a9
  4035ec:	0040330d 	.word	0x0040330d
  4035f0:	00400235 	.word	0x00400235
  4035f4:	0040026d 	.word	0x0040026d

004035f8 <RTT_Handler>:



void RTT_Handler(void) {
  4035f8:	b580      	push	{r7, lr}
  4035fa:	b082      	sub	sp, #8
  4035fc:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  4035fe:	4808      	ldr	r0, [pc, #32]	; (403620 <RTT_Handler+0x28>)
  403600:	4b08      	ldr	r3, [pc, #32]	; (403624 <RTT_Handler+0x2c>)
  403602:	4798      	blx	r3
  403604:	6078      	str	r0, [r7, #4]

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  403606:	687b      	ldr	r3, [r7, #4]
  403608:	f003 0301 	and.w	r3, r3, #1
  40360c:	2b00      	cmp	r3, #0
  40360e:	d002      	beq.n	403616 <RTT_Handler+0x1e>
		//RTT_init(4, 0, RTT_MR_RTTINCIEN);
		rtt_alarm = 1;
  403610:	4b05      	ldr	r3, [pc, #20]	; (403628 <RTT_Handler+0x30>)
  403612:	2201      	movs	r2, #1
  403614:	701a      	strb	r2, [r3, #0]
	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {

	}

}
  403616:	bf00      	nop
  403618:	3708      	adds	r7, #8
  40361a:	46bd      	mov	sp, r7
  40361c:	bd80      	pop	{r7, pc}
  40361e:	bf00      	nop
  403620:	400e1830 	.word	0x400e1830
  403624:	004002db 	.word	0x004002db
  403628:	20400c7d 	.word	0x20400c7d

0040362c <configure_pio_output>:
	uint ul_previous_time = rtt_read_timer_value(RTT);
}



void configure_pio_output(Pio *pio, const uint32_t ul_mask, uint32_t ul_id){
  40362c:	b590      	push	{r4, r7, lr}
  40362e:	b087      	sub	sp, #28
  403630:	af02      	add	r7, sp, #8
  403632:	60f8      	str	r0, [r7, #12]
  403634:	60b9      	str	r1, [r7, #8]
  403636:	607a      	str	r2, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  403638:	6878      	ldr	r0, [r7, #4]
  40363a:	4b07      	ldr	r3, [pc, #28]	; (403658 <configure_pio_output+0x2c>)
  40363c:	4798      	blx	r3
	pio_set_output(pio, ul_mask, 0, 0, 0);
  40363e:	2300      	movs	r3, #0
  403640:	9300      	str	r3, [sp, #0]
  403642:	2300      	movs	r3, #0
  403644:	2200      	movs	r2, #0
  403646:	68b9      	ldr	r1, [r7, #8]
  403648:	68f8      	ldr	r0, [r7, #12]
  40364a:	4c04      	ldr	r4, [pc, #16]	; (40365c <configure_pio_output+0x30>)
  40364c:	47a0      	blx	r4
}
  40364e:	bf00      	nop
  403650:	3714      	adds	r7, #20
  403652:	46bd      	mov	sp, r7
  403654:	bd90      	pop	{r4, r7, pc}
  403656:	bf00      	nop
  403658:	00402a91 	.word	0x00402a91
  40365c:	004023fd 	.word	0x004023fd

00403660 <configure_pio_input>:

void configure_pio_input(Pio *pio, const pio_type_t ul_type, const uint32_t ul_mask, const uint32_t ul_attribute, uint32_t ul_id){
  403660:	b590      	push	{r4, r7, lr}
  403662:	b085      	sub	sp, #20
  403664:	af00      	add	r7, sp, #0
  403666:	60f8      	str	r0, [r7, #12]
  403668:	60b9      	str	r1, [r7, #8]
  40366a:	607a      	str	r2, [r7, #4]
  40366c:	603b      	str	r3, [r7, #0]
	pmc_enable_periph_clk(ul_id);
  40366e:	6a38      	ldr	r0, [r7, #32]
  403670:	4b08      	ldr	r3, [pc, #32]	; (403694 <configure_pio_input+0x34>)
  403672:	4798      	blx	r3
	pio_configure(pio, ul_type, ul_mask, ul_attribute);
  403674:	683b      	ldr	r3, [r7, #0]
  403676:	687a      	ldr	r2, [r7, #4]
  403678:	68b9      	ldr	r1, [r7, #8]
  40367a:	68f8      	ldr	r0, [r7, #12]
  40367c:	4c06      	ldr	r4, [pc, #24]	; (403698 <configure_pio_input+0x38>)
  40367e:	47a0      	blx	r4
	pio_set_debounce_filter(pio, ul_mask, 60);
  403680:	223c      	movs	r2, #60	; 0x3c
  403682:	6879      	ldr	r1, [r7, #4]
  403684:	68f8      	ldr	r0, [r7, #12]
  403686:	4b05      	ldr	r3, [pc, #20]	; (40369c <configure_pio_input+0x3c>)
  403688:	4798      	blx	r3
}
  40368a:	bf00      	nop
  40368c:	3714      	adds	r7, #20
  40368e:	46bd      	mov	sp, r7
  403690:	bd90      	pop	{r4, r7, pc}
  403692:	bf00      	nop
  403694:	00402a91 	.word	0x00402a91
  403698:	00402461 	.word	0x00402461
  40369c:	004021fd 	.word	0x004021fd

004036a0 <configure_interruption>:

void configure_interruption(Pio *pio, uint32_t ul_id, const uint32_t ul_mask,  uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t), uint32_t priority){
  4036a0:	b590      	push	{r4, r7, lr}
  4036a2:	b087      	sub	sp, #28
  4036a4:	af02      	add	r7, sp, #8
  4036a6:	60f8      	str	r0, [r7, #12]
  4036a8:	60b9      	str	r1, [r7, #8]
  4036aa:	607a      	str	r2, [r7, #4]
  4036ac:	603b      	str	r3, [r7, #0]
	pio_handler_set(pio, ul_id, ul_mask , ul_attr, p_handler);
  4036ae:	6a3b      	ldr	r3, [r7, #32]
  4036b0:	9300      	str	r3, [sp, #0]
  4036b2:	683b      	ldr	r3, [r7, #0]
  4036b4:	687a      	ldr	r2, [r7, #4]
  4036b6:	68b9      	ldr	r1, [r7, #8]
  4036b8:	68f8      	ldr	r0, [r7, #12]
  4036ba:	4c0c      	ldr	r4, [pc, #48]	; (4036ec <configure_interruption+0x4c>)
  4036bc:	47a0      	blx	r4
	pio_enable_interrupt(pio, ul_mask);
  4036be:	6879      	ldr	r1, [r7, #4]
  4036c0:	68f8      	ldr	r0, [r7, #12]
  4036c2:	4b0b      	ldr	r3, [pc, #44]	; (4036f0 <configure_interruption+0x50>)
  4036c4:	4798      	blx	r3
	pio_get_interrupt_status(pio);
  4036c6:	68f8      	ldr	r0, [r7, #12]
  4036c8:	4b0a      	ldr	r3, [pc, #40]	; (4036f4 <configure_interruption+0x54>)
  4036ca:	4798      	blx	r3
	NVIC_EnableIRQ(ul_id);
  4036cc:	68bb      	ldr	r3, [r7, #8]
  4036ce:	b25b      	sxtb	r3, r3
  4036d0:	4618      	mov	r0, r3
  4036d2:	4b09      	ldr	r3, [pc, #36]	; (4036f8 <configure_interruption+0x58>)
  4036d4:	4798      	blx	r3
	NVIC_SetPriority(ul_id, priority);
  4036d6:	68bb      	ldr	r3, [r7, #8]
  4036d8:	b25b      	sxtb	r3, r3
  4036da:	6a79      	ldr	r1, [r7, #36]	; 0x24
  4036dc:	4618      	mov	r0, r3
  4036de:	4b07      	ldr	r3, [pc, #28]	; (4036fc <configure_interruption+0x5c>)
  4036e0:	4798      	blx	r3
}
  4036e2:	bf00      	nop
  4036e4:	3714      	adds	r7, #20
  4036e6:	46bd      	mov	sp, r7
  4036e8:	bd90      	pop	{r4, r7, pc}
  4036ea:	bf00      	nop
  4036ec:	004026b5 	.word	0x004026b5
  4036f0:	00402599 	.word	0x00402599
  4036f4:	004025d1 	.word	0x004025d1
  4036f8:	0040330d 	.word	0x0040330d
  4036fc:	004033a9 	.word	0x004033a9

00403700 <io_init>:

void io_init(void)
{
  403700:	b590      	push	{r4, r7, lr}
  403702:	b083      	sub	sp, #12
  403704:	af02      	add	r7, sp, #8
	configure_pio_input(BUT1_PIO, PIO_INPUT, BUT1_PIO_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE, BUT1_PIO_ID);
  403706:	2310      	movs	r3, #16
  403708:	9300      	str	r3, [sp, #0]
  40370a:	2309      	movs	r3, #9
  40370c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403710:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403714:	4818      	ldr	r0, [pc, #96]	; (403778 <io_init+0x78>)
  403716:	4c19      	ldr	r4, [pc, #100]	; (40377c <io_init+0x7c>)
  403718:	47a0      	blx	r4
	configure_interruption(BUT1_PIO, BUT1_PIO_ID, BUT1_PIO_IDX_MASK, PIO_IT_FALL_EDGE, but1_callback, 2);
  40371a:	2302      	movs	r3, #2
  40371c:	9301      	str	r3, [sp, #4]
  40371e:	4b18      	ldr	r3, [pc, #96]	; (403780 <io_init+0x80>)
  403720:	9300      	str	r3, [sp, #0]
  403722:	2350      	movs	r3, #80	; 0x50
  403724:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403728:	2110      	movs	r1, #16
  40372a:	4813      	ldr	r0, [pc, #76]	; (403778 <io_init+0x78>)
  40372c:	4c15      	ldr	r4, [pc, #84]	; (403784 <io_init+0x84>)
  40372e:	47a0      	blx	r4
	
	// Configura trig como se fosse LED
	configure_pio_output(TRIG_PIO, TRIG_PIO_IDX_MASK, TRIG_PIO_ID);
  403730:	2210      	movs	r2, #16
  403732:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403736:	4810      	ldr	r0, [pc, #64]	; (403778 <io_init+0x78>)
  403738:	4b13      	ldr	r3, [pc, #76]	; (403788 <io_init+0x88>)
  40373a:	4798      	blx	r3

	// Configura echo como se fosse um boto

	//configure_pio_input(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK, PIO_DEBOUNCE, ECHO_PIO_ID);
	pmc_enable_periph_clk(ECHO_PIO_ID);
  40373c:	200a      	movs	r0, #10
  40373e:	4b13      	ldr	r3, [pc, #76]	; (40378c <io_init+0x8c>)
  403740:	4798      	blx	r3
	pio_configure(ECHO_PIO, PIO_INPUT, ECHO_PIO_IDX_MASK, PIO_DEBOUNCE);
  403742:	2308      	movs	r3, #8
  403744:	2240      	movs	r2, #64	; 0x40
  403746:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40374a:	4811      	ldr	r0, [pc, #68]	; (403790 <io_init+0x90>)
  40374c:	4c11      	ldr	r4, [pc, #68]	; (403794 <io_init+0x94>)
  40374e:	47a0      	blx	r4
	pio_set_debounce_filter(ECHO_PIO_IDX, ECHO_PIO_IDX_MASK, 60);
  403750:	223c      	movs	r2, #60	; 0x3c
  403752:	2140      	movs	r1, #64	; 0x40
  403754:	2006      	movs	r0, #6
  403756:	4b10      	ldr	r3, [pc, #64]	; (403798 <io_init+0x98>)
  403758:	4798      	blx	r3
	
	configure_interruption(ECHO_PIO, ECHO_PIO_ID, ECHO_PIO_IDX_MASK, PIO_IT_EDGE, echo_callback, 1);
  40375a:	2301      	movs	r3, #1
  40375c:	9301      	str	r3, [sp, #4]
  40375e:	4b0f      	ldr	r3, [pc, #60]	; (40379c <io_init+0x9c>)
  403760:	9300      	str	r3, [sp, #0]
  403762:	2340      	movs	r3, #64	; 0x40
  403764:	2240      	movs	r2, #64	; 0x40
  403766:	210a      	movs	r1, #10
  403768:	4809      	ldr	r0, [pc, #36]	; (403790 <io_init+0x90>)
  40376a:	4c06      	ldr	r4, [pc, #24]	; (403784 <io_init+0x84>)
  40376c:	47a0      	blx	r4

}
  40376e:	bf00      	nop
  403770:	3704      	adds	r7, #4
  403772:	46bd      	mov	sp, r7
  403774:	bd90      	pop	{r4, r7, pc}
  403776:	bf00      	nop
  403778:	400e1400 	.word	0x400e1400
  40377c:	00403661 	.word	0x00403661
  403780:	004034a5 	.word	0x004034a5
  403784:	004036a1 	.word	0x004036a1
  403788:	0040362d 	.word	0x0040362d
  40378c:	00402a91 	.word	0x00402a91
  403790:	400e0e00 	.word	0x400e0e00
  403794:	00402461 	.word	0x00402461
  403798:	004021fd 	.word	0x004021fd
  40379c:	004034bd 	.word	0x004034bd

004037a0 <draw>:


void draw (int ms){
  4037a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4037a4:	b08d      	sub	sp, #52	; 0x34
  4037a6:	af02      	add	r7, sp, #8
  4037a8:	6078      	str	r0, [r7, #4]
	char string[20];
	float t = (float) ms/freq;
  4037aa:	687b      	ldr	r3, [r7, #4]
  4037ac:	ee07 3a90 	vmov	s15, r3
  4037b0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  4037b4:	4bab      	ldr	r3, [pc, #684]	; (403a64 <draw+0x2c4>)
  4037b6:	ed93 7a00 	vldr	s14, [r3]
  4037ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
  4037be:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float distancia = ((340*t)/2.0)*100; // para centmetros
  4037c2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
  4037c6:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 403a68 <draw+0x2c8>
  4037ca:	ee67 7a87 	vmul.f32	s15, s15, s14
  4037ce:	4ba7      	ldr	r3, [pc, #668]	; (403a6c <draw+0x2cc>)
  4037d0:	ee17 0a90 	vmov	r0, s15
  4037d4:	4798      	blx	r3
  4037d6:	4ca6      	ldr	r4, [pc, #664]	; (403a70 <draw+0x2d0>)
  4037d8:	f04f 0200 	mov.w	r2, #0
  4037dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4037e0:	47a0      	blx	r4
  4037e2:	4603      	mov	r3, r0
  4037e4:	460c      	mov	r4, r1
  4037e6:	4618      	mov	r0, r3
  4037e8:	4621      	mov	r1, r4
  4037ea:	4ca2      	ldr	r4, [pc, #648]	; (403a74 <draw+0x2d4>)
  4037ec:	f04f 0200 	mov.w	r2, #0
  4037f0:	4ba1      	ldr	r3, [pc, #644]	; (403a78 <draw+0x2d8>)
  4037f2:	47a0      	blx	r4
  4037f4:	4603      	mov	r3, r0
  4037f6:	460c      	mov	r4, r1
  4037f8:	4619      	mov	r1, r3
  4037fa:	4622      	mov	r2, r4
  4037fc:	4b9f      	ldr	r3, [pc, #636]	; (403a7c <draw+0x2dc>)
  4037fe:	4608      	mov	r0, r1
  403800:	4611      	mov	r1, r2
  403802:	4798      	blx	r3
  403804:	4603      	mov	r3, r0
  403806:	623b      	str	r3, [r7, #32]

	
	//if (rtt_alarm || distancia > 400){ // no usei o rtt pois no atendimento o prof disse que estava com problemas
	// e que precisava resolver antes de usar. Por enquanto isso no nos foi retornado;
	if (distancia > 400 || distancia < 2){
  403808:	edd7 7a08 	vldr	s15, [r7, #32]
  40380c:	ed9f 7aad 	vldr	s14, [pc, #692]	; 403ac4 <draw+0x324>
  403810:	eef4 7ac7 	vcmpe.f32	s15, s14
  403814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403818:	dc08      	bgt.n	40382c <draw+0x8c>
  40381a:	edd7 7a08 	vldr	s15, [r7, #32]
  40381e:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
  403822:	eef4 7ac7 	vcmpe.f32	s15, s14
  403826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  40382a:	d55a      	bpl.n	4038e2 <draw+0x142>
		i = 0;
  40382c:	4b94      	ldr	r3, [pc, #592]	; (403a80 <draw+0x2e0>)
  40382e:	2200      	movs	r2, #0
  403830:	601a      	str	r2, [r3, #0]
		gfx_mono_generic_draw_filled_rect(0, 0, 127, 31, GFX_PIXEL_CLR);
  403832:	2300      	movs	r3, #0
  403834:	9300      	str	r3, [sp, #0]
  403836:	231f      	movs	r3, #31
  403838:	227f      	movs	r2, #127	; 0x7f
  40383a:	2100      	movs	r1, #0
  40383c:	2000      	movs	r0, #0
  40383e:	4c91      	ldr	r4, [pc, #580]	; (403a84 <draw+0x2e4>)
  403840:	47a0      	blx	r4
		sprintf(string, "Erro!");
  403842:	f107 030c 	add.w	r3, r7, #12
  403846:	4a90      	ldr	r2, [pc, #576]	; (403a88 <draw+0x2e8>)
  403848:	e892 0003 	ldmia.w	r2, {r0, r1}
  40384c:	6018      	str	r0, [r3, #0]
  40384e:	3304      	adds	r3, #4
  403850:	8019      	strh	r1, [r3, #0]
		gfx_mono_draw_string(string, 0,0, &sysfont);
  403852:	f107 000c 	add.w	r0, r7, #12
  403856:	4b8d      	ldr	r3, [pc, #564]	; (403a8c <draw+0x2ec>)
  403858:	2200      	movs	r2, #0
  40385a:	2100      	movs	r1, #0
  40385c:	4c8c      	ldr	r4, [pc, #560]	; (403a90 <draw+0x2f0>)
  40385e:	47a0      	blx	r4
		rtt_alarm = 0;
  403860:	4b8c      	ldr	r3, [pc, #560]	; (403a94 <draw+0x2f4>)
  403862:	2200      	movs	r2, #0
  403864:	701a      	strb	r2, [r3, #0]
		delay_ms(200);
  403866:	4b8c      	ldr	r3, [pc, #560]	; (403a98 <draw+0x2f8>)
  403868:	4798      	blx	r3
  40386a:	4603      	mov	r3, r0
  40386c:	4619      	mov	r1, r3
  40386e:	f04f 0200 	mov.w	r2, #0
  403872:	460b      	mov	r3, r1
  403874:	4614      	mov	r4, r2
  403876:	18db      	adds	r3, r3, r3
  403878:	eb44 0404 	adc.w	r4, r4, r4
  40387c:	185b      	adds	r3, r3, r1
  40387e:	eb44 0402 	adc.w	r4, r4, r2
  403882:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  403886:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  40388a:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  40388e:	4643      	mov	r3, r8
  403890:	464c      	mov	r4, r9
  403892:	185b      	adds	r3, r3, r1
  403894:	eb44 0402 	adc.w	r4, r4, r2
  403898:	00e6      	lsls	r6, r4, #3
  40389a:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  40389e:	00dd      	lsls	r5, r3, #3
  4038a0:	462b      	mov	r3, r5
  4038a2:	4634      	mov	r4, r6
  4038a4:	4619      	mov	r1, r3
  4038a6:	4622      	mov	r2, r4
  4038a8:	f241 732b 	movw	r3, #5931	; 0x172b
  4038ac:	f04f 0400 	mov.w	r4, #0
  4038b0:	18cd      	adds	r5, r1, r3
  4038b2:	eb42 0604 	adc.w	r6, r2, r4
  4038b6:	4628      	mov	r0, r5
  4038b8:	4631      	mov	r1, r6
  4038ba:	4c78      	ldr	r4, [pc, #480]	; (403a9c <draw+0x2fc>)
  4038bc:	f241 722c 	movw	r2, #5932	; 0x172c
  4038c0:	f04f 0300 	mov.w	r3, #0
  4038c4:	47a0      	blx	r4
  4038c6:	4603      	mov	r3, r0
  4038c8:	460c      	mov	r4, r1
  4038ca:	4618      	mov	r0, r3
  4038cc:	4b74      	ldr	r3, [pc, #464]	; (403aa0 <draw+0x300>)
  4038ce:	4798      	blx	r3
		gfx_mono_generic_draw_filled_rect(0, 0, 127, 31, GFX_PIXEL_CLR);
  4038d0:	2300      	movs	r3, #0
  4038d2:	9300      	str	r3, [sp, #0]
  4038d4:	231f      	movs	r3, #31
  4038d6:	227f      	movs	r2, #127	; 0x7f
  4038d8:	2100      	movs	r1, #0
  4038da:	2000      	movs	r0, #0
  4038dc:	4c69      	ldr	r4, [pc, #420]	; (403a84 <draw+0x2e4>)
  4038de:	47a0      	blx	r4
  4038e0:	e136      	b.n	403b50 <draw+0x3b0>
	} else{
		//128x32 pixels
		j = 26;
  4038e2:	4b70      	ldr	r3, [pc, #448]	; (403aa4 <draw+0x304>)
  4038e4:	221a      	movs	r2, #26
  4038e6:	601a      	str	r2, [r3, #0]
		i+=15;
  4038e8:	4b65      	ldr	r3, [pc, #404]	; (403a80 <draw+0x2e0>)
  4038ea:	681b      	ldr	r3, [r3, #0]
  4038ec:	330f      	adds	r3, #15
  4038ee:	4a64      	ldr	r2, [pc, #400]	; (403a80 <draw+0x2e0>)
  4038f0:	6013      	str	r3, [r2, #0]
		
		medicoes+=1;
  4038f2:	4b6d      	ldr	r3, [pc, #436]	; (403aa8 <draw+0x308>)
  4038f4:	681b      	ldr	r3, [r3, #0]
  4038f6:	3301      	adds	r3, #1
  4038f8:	4a6b      	ldr	r2, [pc, #428]	; (403aa8 <draw+0x308>)
  4038fa:	6013      	str	r3, [r2, #0]

		if (i >= 60 || medicoes > 3){
  4038fc:	4b60      	ldr	r3, [pc, #384]	; (403a80 <draw+0x2e0>)
  4038fe:	681b      	ldr	r3, [r3, #0]
  403900:	2b3b      	cmp	r3, #59	; 0x3b
  403902:	dc03      	bgt.n	40390c <draw+0x16c>
  403904:	4b68      	ldr	r3, [pc, #416]	; (403aa8 <draw+0x308>)
  403906:	681b      	ldr	r3, [r3, #0]
  403908:	2b03      	cmp	r3, #3
  40390a:	dd0d      	ble.n	403928 <draw+0x188>
			gfx_mono_generic_draw_filled_rect(0, 0, 127, 31, GFX_PIXEL_CLR);
  40390c:	2300      	movs	r3, #0
  40390e:	9300      	str	r3, [sp, #0]
  403910:	231f      	movs	r3, #31
  403912:	227f      	movs	r2, #127	; 0x7f
  403914:	2100      	movs	r1, #0
  403916:	2000      	movs	r0, #0
  403918:	4c5a      	ldr	r4, [pc, #360]	; (403a84 <draw+0x2e4>)
  40391a:	47a0      	blx	r4
			medicoes = 0;
  40391c:	4b62      	ldr	r3, [pc, #392]	; (403aa8 <draw+0x308>)
  40391e:	2200      	movs	r2, #0
  403920:	601a      	str	r2, [r3, #0]
			i = 15;
  403922:	4b57      	ldr	r3, [pc, #348]	; (403a80 <draw+0x2e0>)
  403924:	220f      	movs	r2, #15
  403926:	601a      	str	r2, [r3, #0]
		}
		
		gfx_mono_generic_draw_rect(5, 5, 60, 26, GFX_PIXEL_SET);
  403928:	2301      	movs	r3, #1
  40392a:	9300      	str	r3, [sp, #0]
  40392c:	231a      	movs	r3, #26
  40392e:	223c      	movs	r2, #60	; 0x3c
  403930:	2105      	movs	r1, #5
  403932:	2005      	movs	r0, #5
  403934:	4c5d      	ldr	r4, [pc, #372]	; (403aac <draw+0x30c>)
  403936:	47a0      	blx	r4
		gfx_mono_draw_line(0, j-2, 1, j-2, GFX_PIXEL_SET);
  403938:	4b5a      	ldr	r3, [pc, #360]	; (403aa4 <draw+0x304>)
  40393a:	681b      	ldr	r3, [r3, #0]
  40393c:	b2db      	uxtb	r3, r3
  40393e:	3b02      	subs	r3, #2
  403940:	b2d9      	uxtb	r1, r3
  403942:	4b58      	ldr	r3, [pc, #352]	; (403aa4 <draw+0x304>)
  403944:	681b      	ldr	r3, [r3, #0]
  403946:	b2db      	uxtb	r3, r3
  403948:	3b02      	subs	r3, #2
  40394a:	b2da      	uxtb	r2, r3
  40394c:	2301      	movs	r3, #1
  40394e:	9300      	str	r3, [sp, #0]
  403950:	4613      	mov	r3, r2
  403952:	2201      	movs	r2, #1
  403954:	2000      	movs	r0, #0
  403956:	4c56      	ldr	r4, [pc, #344]	; (403ab0 <draw+0x310>)
  403958:	47a0      	blx	r4
		gfx_mono_draw_line(0, j-8, 1, j-8, GFX_PIXEL_SET);
  40395a:	4b52      	ldr	r3, [pc, #328]	; (403aa4 <draw+0x304>)
  40395c:	681b      	ldr	r3, [r3, #0]
  40395e:	b2db      	uxtb	r3, r3
  403960:	3b08      	subs	r3, #8
  403962:	b2d9      	uxtb	r1, r3
  403964:	4b4f      	ldr	r3, [pc, #316]	; (403aa4 <draw+0x304>)
  403966:	681b      	ldr	r3, [r3, #0]
  403968:	b2db      	uxtb	r3, r3
  40396a:	3b08      	subs	r3, #8
  40396c:	b2da      	uxtb	r2, r3
  40396e:	2301      	movs	r3, #1
  403970:	9300      	str	r3, [sp, #0]
  403972:	4613      	mov	r3, r2
  403974:	2201      	movs	r2, #1
  403976:	2000      	movs	r0, #0
  403978:	4c4d      	ldr	r4, [pc, #308]	; (403ab0 <draw+0x310>)
  40397a:	47a0      	blx	r4
		gfx_mono_draw_line(0, j-14, 1, j-14, GFX_PIXEL_SET);
  40397c:	4b49      	ldr	r3, [pc, #292]	; (403aa4 <draw+0x304>)
  40397e:	681b      	ldr	r3, [r3, #0]
  403980:	b2db      	uxtb	r3, r3
  403982:	3b0e      	subs	r3, #14
  403984:	b2d9      	uxtb	r1, r3
  403986:	4b47      	ldr	r3, [pc, #284]	; (403aa4 <draw+0x304>)
  403988:	681b      	ldr	r3, [r3, #0]
  40398a:	b2db      	uxtb	r3, r3
  40398c:	3b0e      	subs	r3, #14
  40398e:	b2da      	uxtb	r2, r3
  403990:	2301      	movs	r3, #1
  403992:	9300      	str	r3, [sp, #0]
  403994:	4613      	mov	r3, r2
  403996:	2201      	movs	r2, #1
  403998:	2000      	movs	r0, #0
  40399a:	4c45      	ldr	r4, [pc, #276]	; (403ab0 <draw+0x310>)
  40399c:	47a0      	blx	r4

		// no total 21 pixels para aproveitar
		// nos 3 primeiros pixels de 0 at 57 cm, depois de 57 at 114;
		if (distancia <= 100){
  40399e:	edd7 7a08 	vldr	s15, [r7, #32]
  4039a2:	ed9f 7a44 	vldr	s14, [pc, #272]	; 403ab4 <draw+0x314>
  4039a6:	eef4 7ac7 	vcmpe.f32	s15, s14
  4039aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039ae:	d810      	bhi.n	4039d2 <draw+0x232>
			j-=0; // no meio dos limites
  4039b0:	4b3c      	ldr	r3, [pc, #240]	; (403aa4 <draw+0x304>)
  4039b2:	681b      	ldr	r3, [r3, #0]
  4039b4:	4a3b      	ldr	r2, [pc, #236]	; (403aa4 <draw+0x304>)
  4039b6:	6013      	str	r3, [r2, #0]
			gfx_mono_draw_filled_circle(i, j, 1, GFX_PIXEL_SET, GFX_WHOLE);
  4039b8:	4b31      	ldr	r3, [pc, #196]	; (403a80 <draw+0x2e0>)
  4039ba:	681b      	ldr	r3, [r3, #0]
  4039bc:	b2d8      	uxtb	r0, r3
  4039be:	4b39      	ldr	r3, [pc, #228]	; (403aa4 <draw+0x304>)
  4039c0:	681b      	ldr	r3, [r3, #0]
  4039c2:	b2d9      	uxtb	r1, r3
  4039c4:	23ff      	movs	r3, #255	; 0xff
  4039c6:	9300      	str	r3, [sp, #0]
  4039c8:	2301      	movs	r3, #1
  4039ca:	2201      	movs	r2, #1
  4039cc:	4c3a      	ldr	r4, [pc, #232]	; (403ab8 <draw+0x318>)
  4039ce:	47a0      	blx	r4
  4039d0:	e09d      	b.n	403b0e <draw+0x36e>
		} else if (distancia > 100 && distancia <= 200){
  4039d2:	edd7 7a08 	vldr	s15, [r7, #32]
  4039d6:	ed9f 7a37 	vldr	s14, [pc, #220]	; 403ab4 <draw+0x314>
  4039da:	eef4 7ac7 	vcmpe.f32	s15, s14
  4039de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039e2:	dd1a      	ble.n	403a1a <draw+0x27a>
  4039e4:	edd7 7a08 	vldr	s15, [r7, #32]
  4039e8:	ed9f 7a34 	vldr	s14, [pc, #208]	; 403abc <draw+0x31c>
  4039ec:	eef4 7ac7 	vcmpe.f32	s15, s14
  4039f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4039f4:	d811      	bhi.n	403a1a <draw+0x27a>
			j-= 5;
  4039f6:	4b2b      	ldr	r3, [pc, #172]	; (403aa4 <draw+0x304>)
  4039f8:	681b      	ldr	r3, [r3, #0]
  4039fa:	3b05      	subs	r3, #5
  4039fc:	4a29      	ldr	r2, [pc, #164]	; (403aa4 <draw+0x304>)
  4039fe:	6013      	str	r3, [r2, #0]
			gfx_mono_draw_filled_circle(i, j, 1, GFX_PIXEL_SET, GFX_WHOLE);
  403a00:	4b1f      	ldr	r3, [pc, #124]	; (403a80 <draw+0x2e0>)
  403a02:	681b      	ldr	r3, [r3, #0]
  403a04:	b2d8      	uxtb	r0, r3
  403a06:	4b27      	ldr	r3, [pc, #156]	; (403aa4 <draw+0x304>)
  403a08:	681b      	ldr	r3, [r3, #0]
  403a0a:	b2d9      	uxtb	r1, r3
  403a0c:	23ff      	movs	r3, #255	; 0xff
  403a0e:	9300      	str	r3, [sp, #0]
  403a10:	2301      	movs	r3, #1
  403a12:	2201      	movs	r2, #1
  403a14:	4c28      	ldr	r4, [pc, #160]	; (403ab8 <draw+0x318>)
  403a16:	47a0      	blx	r4
  403a18:	e079      	b.n	403b0e <draw+0x36e>
		} else if (distancia > 200 && distancia < 300){
  403a1a:	edd7 7a08 	vldr	s15, [r7, #32]
  403a1e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 403abc <draw+0x31c>
  403a22:	eef4 7ac7 	vcmpe.f32	s15, s14
  403a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403a2a:	dd4d      	ble.n	403ac8 <draw+0x328>
  403a2c:	edd7 7a08 	vldr	s15, [r7, #32]
  403a30:	ed9f 7a23 	vldr	s14, [pc, #140]	; 403ac0 <draw+0x320>
  403a34:	eef4 7ac7 	vcmpe.f32	s15, s14
  403a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403a3c:	d544      	bpl.n	403ac8 <draw+0x328>
			j-=11;
  403a3e:	4b19      	ldr	r3, [pc, #100]	; (403aa4 <draw+0x304>)
  403a40:	681b      	ldr	r3, [r3, #0]
  403a42:	3b0b      	subs	r3, #11
  403a44:	4a17      	ldr	r2, [pc, #92]	; (403aa4 <draw+0x304>)
  403a46:	6013      	str	r3, [r2, #0]
			gfx_mono_draw_filled_circle(i, j,  1, GFX_PIXEL_SET, GFX_WHOLE);
  403a48:	4b0d      	ldr	r3, [pc, #52]	; (403a80 <draw+0x2e0>)
  403a4a:	681b      	ldr	r3, [r3, #0]
  403a4c:	b2d8      	uxtb	r0, r3
  403a4e:	4b15      	ldr	r3, [pc, #84]	; (403aa4 <draw+0x304>)
  403a50:	681b      	ldr	r3, [r3, #0]
  403a52:	b2d9      	uxtb	r1, r3
  403a54:	23ff      	movs	r3, #255	; 0xff
  403a56:	9300      	str	r3, [sp, #0]
  403a58:	2301      	movs	r3, #1
  403a5a:	2201      	movs	r2, #1
  403a5c:	4c16      	ldr	r4, [pc, #88]	; (403ab8 <draw+0x318>)
  403a5e:	47a0      	blx	r4
  403a60:	e055      	b.n	403b0e <draw+0x36e>
  403a62:	bf00      	nop
  403a64:	20400024 	.word	0x20400024
  403a68:	43aa0000 	.word	0x43aa0000
  403a6c:	00403f45 	.word	0x00403f45
  403a70:	00404241 	.word	0x00404241
  403a74:	00403fed 	.word	0x00403fed
  403a78:	40590000 	.word	0x40590000
  403a7c:	00404411 	.word	0x00404411
  403a80:	20400c88 	.word	0x20400c88
  403a84:	00400b25 	.word	0x00400b25
  403a88:	00409058 	.word	0x00409058
  403a8c:	2040000c 	.word	0x2040000c
  403a90:	00400e4d 	.word	0x00400e4d
  403a94:	20400c7d 	.word	0x20400c7d
  403a98:	00403491 	.word	0x00403491
  403a9c:	004044b1 	.word	0x004044b1
  403aa0:	20400001 	.word	0x20400001
  403aa4:	20400028 	.word	0x20400028
  403aa8:	20400c8c 	.word	0x20400c8c
  403aac:	00400ab1 	.word	0x00400ab1
  403ab0:	00400955 	.word	0x00400955
  403ab4:	42c80000 	.word	0x42c80000
  403ab8:	00400b75 	.word	0x00400b75
  403abc:	43480000 	.word	0x43480000
  403ac0:	43960000 	.word	0x43960000
  403ac4:	43c80000 	.word	0x43c80000
		} else if (distancia >= 300 && distancia < 400){
  403ac8:	edd7 7a08 	vldr	s15, [r7, #32]
  403acc:	ed1f 7a04 	vldr	s14, [pc, #-16]	; 403ac0 <draw+0x320>
  403ad0:	eef4 7ac7 	vcmpe.f32	s15, s14
  403ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403ad8:	db19      	blt.n	403b0e <draw+0x36e>
  403ada:	edd7 7a08 	vldr	s15, [r7, #32]
  403ade:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 403ac4 <draw+0x324>
  403ae2:	eef4 7ac7 	vcmpe.f32	s15, s14
  403ae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  403aea:	d510      	bpl.n	403b0e <draw+0x36e>
			j-=15;
  403aec:	4b1b      	ldr	r3, [pc, #108]	; (403b5c <draw+0x3bc>)
  403aee:	681b      	ldr	r3, [r3, #0]
  403af0:	3b0f      	subs	r3, #15
  403af2:	4a1a      	ldr	r2, [pc, #104]	; (403b5c <draw+0x3bc>)
  403af4:	6013      	str	r3, [r2, #0]
			gfx_mono_draw_filled_circle(i, j, 1, GFX_PIXEL_SET, GFX_WHOLE);
  403af6:	4b1a      	ldr	r3, [pc, #104]	; (403b60 <draw+0x3c0>)
  403af8:	681b      	ldr	r3, [r3, #0]
  403afa:	b2d8      	uxtb	r0, r3
  403afc:	4b17      	ldr	r3, [pc, #92]	; (403b5c <draw+0x3bc>)
  403afe:	681b      	ldr	r3, [r3, #0]
  403b00:	b2d9      	uxtb	r1, r3
  403b02:	23ff      	movs	r3, #255	; 0xff
  403b04:	9300      	str	r3, [sp, #0]
  403b06:	2301      	movs	r3, #1
  403b08:	2201      	movs	r2, #1
  403b0a:	4c16      	ldr	r4, [pc, #88]	; (403b64 <draw+0x3c4>)
  403b0c:	47a0      	blx	r4
		}
		
		sprintf(string, "%2.1f", distancia);
  403b0e:	4b16      	ldr	r3, [pc, #88]	; (403b68 <draw+0x3c8>)
  403b10:	6a38      	ldr	r0, [r7, #32]
  403b12:	4798      	blx	r3
  403b14:	4603      	mov	r3, r0
  403b16:	460c      	mov	r4, r1
  403b18:	f107 000c 	add.w	r0, r7, #12
  403b1c:	461a      	mov	r2, r3
  403b1e:	4623      	mov	r3, r4
  403b20:	4912      	ldr	r1, [pc, #72]	; (403b6c <draw+0x3cc>)
  403b22:	4c13      	ldr	r4, [pc, #76]	; (403b70 <draw+0x3d0>)
  403b24:	47a0      	blx	r4
		gfx_mono_generic_draw_filled_rect(75, 9, 127, 31, GFX_PIXEL_CLR);
  403b26:	2300      	movs	r3, #0
  403b28:	9300      	str	r3, [sp, #0]
  403b2a:	231f      	movs	r3, #31
  403b2c:	227f      	movs	r2, #127	; 0x7f
  403b2e:	2109      	movs	r1, #9
  403b30:	204b      	movs	r0, #75	; 0x4b
  403b32:	4c10      	ldr	r4, [pc, #64]	; (403b74 <draw+0x3d4>)
  403b34:	47a0      	blx	r4
		gfx_mono_draw_string(string, 80,5, &sysfont);
  403b36:	f107 000c 	add.w	r0, r7, #12
  403b3a:	4b0f      	ldr	r3, [pc, #60]	; (403b78 <draw+0x3d8>)
  403b3c:	2205      	movs	r2, #5
  403b3e:	2150      	movs	r1, #80	; 0x50
  403b40:	4c0e      	ldr	r4, [pc, #56]	; (403b7c <draw+0x3dc>)
  403b42:	47a0      	blx	r4
		gfx_mono_draw_string("cm", 90, 20, &sysfont);
  403b44:	4b0c      	ldr	r3, [pc, #48]	; (403b78 <draw+0x3d8>)
  403b46:	2214      	movs	r2, #20
  403b48:	215a      	movs	r1, #90	; 0x5a
  403b4a:	480d      	ldr	r0, [pc, #52]	; (403b80 <draw+0x3e0>)
  403b4c:	4c0b      	ldr	r4, [pc, #44]	; (403b7c <draw+0x3dc>)
  403b4e:	47a0      	blx	r4
		

	}

	
}
  403b50:	bf00      	nop
  403b52:	372c      	adds	r7, #44	; 0x2c
  403b54:	46bd      	mov	sp, r7
  403b56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403b5a:	bf00      	nop
  403b5c:	20400028 	.word	0x20400028
  403b60:	20400c88 	.word	0x20400c88
  403b64:	00400b75 	.word	0x00400b75
  403b68:	00403f45 	.word	0x00403f45
  403b6c:	00409060 	.word	0x00409060
  403b70:	004048ad 	.word	0x004048ad
  403b74:	00400b25 	.word	0x00400b25
  403b78:	2040000c 	.word	0x2040000c
  403b7c:	00400e4d 	.word	0x00400e4d
  403b80:	00409068 	.word	0x00409068

00403b84 <trig_pulse>:



void trig_pulse(){
  403b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403b86:	af00      	add	r7, sp, #0
	pio_set(TRIG_PIO, TRIG_PIO_IDX_MASK);
  403b88:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403b8c:	4818      	ldr	r0, [pc, #96]	; (403bf0 <trig_pulse+0x6c>)
  403b8e:	4b19      	ldr	r3, [pc, #100]	; (403bf4 <trig_pulse+0x70>)
  403b90:	4798      	blx	r3
	delay_us(10);
  403b92:	4b19      	ldr	r3, [pc, #100]	; (403bf8 <trig_pulse+0x74>)
  403b94:	4798      	blx	r3
  403b96:	4603      	mov	r3, r0
  403b98:	4619      	mov	r1, r3
  403b9a:	f04f 0200 	mov.w	r2, #0
  403b9e:	460b      	mov	r3, r1
  403ba0:	4614      	mov	r4, r2
  403ba2:	00a6      	lsls	r6, r4, #2
  403ba4:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  403ba8:	009d      	lsls	r5, r3, #2
  403baa:	462b      	mov	r3, r5
  403bac:	4634      	mov	r4, r6
  403bae:	185b      	adds	r3, r3, r1
  403bb0:	eb44 0402 	adc.w	r4, r4, r2
  403bb4:	18db      	adds	r3, r3, r3
  403bb6:	eb44 0404 	adc.w	r4, r4, r4
  403bba:	4619      	mov	r1, r3
  403bbc:	4622      	mov	r2, r4
  403bbe:	4b0f      	ldr	r3, [pc, #60]	; (403bfc <trig_pulse+0x78>)
  403bc0:	f04f 0400 	mov.w	r4, #0
  403bc4:	18cd      	adds	r5, r1, r3
  403bc6:	eb42 0604 	adc.w	r6, r2, r4
  403bca:	4628      	mov	r0, r5
  403bcc:	4631      	mov	r1, r6
  403bce:	4c0c      	ldr	r4, [pc, #48]	; (403c00 <trig_pulse+0x7c>)
  403bd0:	4a0c      	ldr	r2, [pc, #48]	; (403c04 <trig_pulse+0x80>)
  403bd2:	f04f 0300 	mov.w	r3, #0
  403bd6:	47a0      	blx	r4
  403bd8:	4603      	mov	r3, r0
  403bda:	460c      	mov	r4, r1
  403bdc:	4618      	mov	r0, r3
  403bde:	4b0a      	ldr	r3, [pc, #40]	; (403c08 <trig_pulse+0x84>)
  403be0:	4798      	blx	r3
	pio_clear(TRIG_PIO, TRIG_PIO_IDX_MASK);
  403be2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403be6:	4802      	ldr	r0, [pc, #8]	; (403bf0 <trig_pulse+0x6c>)
  403be8:	4b08      	ldr	r3, [pc, #32]	; (403c0c <trig_pulse+0x88>)
  403bea:	4798      	blx	r3
}
  403bec:	bf00      	nop
  403bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403bf0:	400e1400 	.word	0x400e1400
  403bf4:	00402235 	.word	0x00402235
  403bf8:	00403491 	.word	0x00403491
  403bfc:	005a83df 	.word	0x005a83df
  403c00:	004044b1 	.word	0x004044b1
  403c04:	005a83e0 	.word	0x005a83e0
  403c08:	20400001 	.word	0x20400001
  403c0c:	00402251 	.word	0x00402251

00403c10 <main>:

int main (void)
{
  403c10:	b580      	push	{r7, lr}
  403c12:	af00      	add	r7, sp, #0
	sysclk_init();
  403c14:	4b0f      	ldr	r3, [pc, #60]	; (403c54 <main+0x44>)
  403c16:	4798      	blx	r3

	io_init();
  403c18:	4b0f      	ldr	r3, [pc, #60]	; (403c58 <main+0x48>)
  403c1a:	4798      	blx	r3

	board_init();
  403c1c:	4b0f      	ldr	r3, [pc, #60]	; (403c5c <main+0x4c>)
  403c1e:	4798      	blx	r3
	delay_init();
	
	
	WDT->WDT_MR = WDT_MR_WDDIS;
  403c20:	4b0f      	ldr	r3, [pc, #60]	; (403c60 <main+0x50>)
  403c22:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403c26:	605a      	str	r2, [r3, #4]


	// Init OLED
	gfx_mono_ssd1306_init();
  403c28:	4b0e      	ldr	r3, [pc, #56]	; (403c64 <main+0x54>)
  403c2a:	4798      	blx	r3

	

	
	while(1) {
		if (but1_flag){
  403c2c:	4b0e      	ldr	r3, [pc, #56]	; (403c68 <main+0x58>)
  403c2e:	781b      	ldrb	r3, [r3, #0]
  403c30:	b2db      	uxtb	r3, r3
  403c32:	2b00      	cmp	r3, #0
  403c34:	d009      	beq.n	403c4a <main+0x3a>
			but1_flag = 0;
  403c36:	4b0c      	ldr	r3, [pc, #48]	; (403c68 <main+0x58>)
  403c38:	2200      	movs	r2, #0
  403c3a:	701a      	strb	r2, [r3, #0]
			trig_pulse();
  403c3c:	4b0b      	ldr	r3, [pc, #44]	; (403c6c <main+0x5c>)
  403c3e:	4798      	blx	r3
			draw(tempo);
  403c40:	4b0b      	ldr	r3, [pc, #44]	; (403c70 <main+0x60>)
  403c42:	681b      	ldr	r3, [r3, #0]
  403c44:	4618      	mov	r0, r3
  403c46:	4b0b      	ldr	r3, [pc, #44]	; (403c74 <main+0x64>)
  403c48:	4798      	blx	r3

		}
		
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  403c4a:	2002      	movs	r0, #2
  403c4c:	4b0a      	ldr	r3, [pc, #40]	; (403c78 <main+0x68>)
  403c4e:	4798      	blx	r3
		if (but1_flag){
  403c50:	e7ec      	b.n	403c2c <main+0x1c>
  403c52:	bf00      	nop
  403c54:	00401c89 	.word	0x00401c89
  403c58:	00403701 	.word	0x00403701
  403c5c:	0040214d 	.word	0x0040214d
  403c60:	400e1850 	.word	0x400e1850
  403c64:	00400f51 	.word	0x00400f51
  403c68:	20400c84 	.word	0x20400c84
  403c6c:	00403b85 	.word	0x00403b85
  403c70:	20400c80 	.word	0x20400c80
  403c74:	004037a1 	.word	0x004037a1
  403c78:	00402bc5 	.word	0x00402bc5

00403c7c <__aeabi_drsub>:
  403c7c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403c80:	e002      	b.n	403c88 <__adddf3>
  403c82:	bf00      	nop

00403c84 <__aeabi_dsub>:
  403c84:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403c88 <__adddf3>:
  403c88:	b530      	push	{r4, r5, lr}
  403c8a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403c8e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403c92:	ea94 0f05 	teq	r4, r5
  403c96:	bf08      	it	eq
  403c98:	ea90 0f02 	teqeq	r0, r2
  403c9c:	bf1f      	itttt	ne
  403c9e:	ea54 0c00 	orrsne.w	ip, r4, r0
  403ca2:	ea55 0c02 	orrsne.w	ip, r5, r2
  403ca6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  403caa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403cae:	f000 80e2 	beq.w	403e76 <__adddf3+0x1ee>
  403cb2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  403cb6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  403cba:	bfb8      	it	lt
  403cbc:	426d      	neglt	r5, r5
  403cbe:	dd0c      	ble.n	403cda <__adddf3+0x52>
  403cc0:	442c      	add	r4, r5
  403cc2:	ea80 0202 	eor.w	r2, r0, r2
  403cc6:	ea81 0303 	eor.w	r3, r1, r3
  403cca:	ea82 0000 	eor.w	r0, r2, r0
  403cce:	ea83 0101 	eor.w	r1, r3, r1
  403cd2:	ea80 0202 	eor.w	r2, r0, r2
  403cd6:	ea81 0303 	eor.w	r3, r1, r3
  403cda:	2d36      	cmp	r5, #54	; 0x36
  403cdc:	bf88      	it	hi
  403cde:	bd30      	pophi	{r4, r5, pc}
  403ce0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403ce4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403ce8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  403cec:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  403cf0:	d002      	beq.n	403cf8 <__adddf3+0x70>
  403cf2:	4240      	negs	r0, r0
  403cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403cf8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403cfc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403d00:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  403d04:	d002      	beq.n	403d0c <__adddf3+0x84>
  403d06:	4252      	negs	r2, r2
  403d08:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403d0c:	ea94 0f05 	teq	r4, r5
  403d10:	f000 80a7 	beq.w	403e62 <__adddf3+0x1da>
  403d14:	f1a4 0401 	sub.w	r4, r4, #1
  403d18:	f1d5 0e20 	rsbs	lr, r5, #32
  403d1c:	db0d      	blt.n	403d3a <__adddf3+0xb2>
  403d1e:	fa02 fc0e 	lsl.w	ip, r2, lr
  403d22:	fa22 f205 	lsr.w	r2, r2, r5
  403d26:	1880      	adds	r0, r0, r2
  403d28:	f141 0100 	adc.w	r1, r1, #0
  403d2c:	fa03 f20e 	lsl.w	r2, r3, lr
  403d30:	1880      	adds	r0, r0, r2
  403d32:	fa43 f305 	asr.w	r3, r3, r5
  403d36:	4159      	adcs	r1, r3
  403d38:	e00e      	b.n	403d58 <__adddf3+0xd0>
  403d3a:	f1a5 0520 	sub.w	r5, r5, #32
  403d3e:	f10e 0e20 	add.w	lr, lr, #32
  403d42:	2a01      	cmp	r2, #1
  403d44:	fa03 fc0e 	lsl.w	ip, r3, lr
  403d48:	bf28      	it	cs
  403d4a:	f04c 0c02 	orrcs.w	ip, ip, #2
  403d4e:	fa43 f305 	asr.w	r3, r3, r5
  403d52:	18c0      	adds	r0, r0, r3
  403d54:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403d58:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403d5c:	d507      	bpl.n	403d6e <__adddf3+0xe6>
  403d5e:	f04f 0e00 	mov.w	lr, #0
  403d62:	f1dc 0c00 	rsbs	ip, ip, #0
  403d66:	eb7e 0000 	sbcs.w	r0, lr, r0
  403d6a:	eb6e 0101 	sbc.w	r1, lr, r1
  403d6e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403d72:	d31b      	bcc.n	403dac <__adddf3+0x124>
  403d74:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403d78:	d30c      	bcc.n	403d94 <__adddf3+0x10c>
  403d7a:	0849      	lsrs	r1, r1, #1
  403d7c:	ea5f 0030 	movs.w	r0, r0, rrx
  403d80:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403d84:	f104 0401 	add.w	r4, r4, #1
  403d88:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403d8c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403d90:	f080 809a 	bcs.w	403ec8 <__adddf3+0x240>
  403d94:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403d98:	bf08      	it	eq
  403d9a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403d9e:	f150 0000 	adcs.w	r0, r0, #0
  403da2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403da6:	ea41 0105 	orr.w	r1, r1, r5
  403daa:	bd30      	pop	{r4, r5, pc}
  403dac:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403db0:	4140      	adcs	r0, r0
  403db2:	eb41 0101 	adc.w	r1, r1, r1
  403db6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403dba:	f1a4 0401 	sub.w	r4, r4, #1
  403dbe:	d1e9      	bne.n	403d94 <__adddf3+0x10c>
  403dc0:	f091 0f00 	teq	r1, #0
  403dc4:	bf04      	itt	eq
  403dc6:	4601      	moveq	r1, r0
  403dc8:	2000      	moveq	r0, #0
  403dca:	fab1 f381 	clz	r3, r1
  403dce:	bf08      	it	eq
  403dd0:	3320      	addeq	r3, #32
  403dd2:	f1a3 030b 	sub.w	r3, r3, #11
  403dd6:	f1b3 0220 	subs.w	r2, r3, #32
  403dda:	da0c      	bge.n	403df6 <__adddf3+0x16e>
  403ddc:	320c      	adds	r2, #12
  403dde:	dd08      	ble.n	403df2 <__adddf3+0x16a>
  403de0:	f102 0c14 	add.w	ip, r2, #20
  403de4:	f1c2 020c 	rsb	r2, r2, #12
  403de8:	fa01 f00c 	lsl.w	r0, r1, ip
  403dec:	fa21 f102 	lsr.w	r1, r1, r2
  403df0:	e00c      	b.n	403e0c <__adddf3+0x184>
  403df2:	f102 0214 	add.w	r2, r2, #20
  403df6:	bfd8      	it	le
  403df8:	f1c2 0c20 	rsble	ip, r2, #32
  403dfc:	fa01 f102 	lsl.w	r1, r1, r2
  403e00:	fa20 fc0c 	lsr.w	ip, r0, ip
  403e04:	bfdc      	itt	le
  403e06:	ea41 010c 	orrle.w	r1, r1, ip
  403e0a:	4090      	lslle	r0, r2
  403e0c:	1ae4      	subs	r4, r4, r3
  403e0e:	bfa2      	ittt	ge
  403e10:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  403e14:	4329      	orrge	r1, r5
  403e16:	bd30      	popge	{r4, r5, pc}
  403e18:	ea6f 0404 	mvn.w	r4, r4
  403e1c:	3c1f      	subs	r4, #31
  403e1e:	da1c      	bge.n	403e5a <__adddf3+0x1d2>
  403e20:	340c      	adds	r4, #12
  403e22:	dc0e      	bgt.n	403e42 <__adddf3+0x1ba>
  403e24:	f104 0414 	add.w	r4, r4, #20
  403e28:	f1c4 0220 	rsb	r2, r4, #32
  403e2c:	fa20 f004 	lsr.w	r0, r0, r4
  403e30:	fa01 f302 	lsl.w	r3, r1, r2
  403e34:	ea40 0003 	orr.w	r0, r0, r3
  403e38:	fa21 f304 	lsr.w	r3, r1, r4
  403e3c:	ea45 0103 	orr.w	r1, r5, r3
  403e40:	bd30      	pop	{r4, r5, pc}
  403e42:	f1c4 040c 	rsb	r4, r4, #12
  403e46:	f1c4 0220 	rsb	r2, r4, #32
  403e4a:	fa20 f002 	lsr.w	r0, r0, r2
  403e4e:	fa01 f304 	lsl.w	r3, r1, r4
  403e52:	ea40 0003 	orr.w	r0, r0, r3
  403e56:	4629      	mov	r1, r5
  403e58:	bd30      	pop	{r4, r5, pc}
  403e5a:	fa21 f004 	lsr.w	r0, r1, r4
  403e5e:	4629      	mov	r1, r5
  403e60:	bd30      	pop	{r4, r5, pc}
  403e62:	f094 0f00 	teq	r4, #0
  403e66:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403e6a:	bf06      	itte	eq
  403e6c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403e70:	3401      	addeq	r4, #1
  403e72:	3d01      	subne	r5, #1
  403e74:	e74e      	b.n	403d14 <__adddf3+0x8c>
  403e76:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403e7a:	bf18      	it	ne
  403e7c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403e80:	d029      	beq.n	403ed6 <__adddf3+0x24e>
  403e82:	ea94 0f05 	teq	r4, r5
  403e86:	bf08      	it	eq
  403e88:	ea90 0f02 	teqeq	r0, r2
  403e8c:	d005      	beq.n	403e9a <__adddf3+0x212>
  403e8e:	ea54 0c00 	orrs.w	ip, r4, r0
  403e92:	bf04      	itt	eq
  403e94:	4619      	moveq	r1, r3
  403e96:	4610      	moveq	r0, r2
  403e98:	bd30      	pop	{r4, r5, pc}
  403e9a:	ea91 0f03 	teq	r1, r3
  403e9e:	bf1e      	ittt	ne
  403ea0:	2100      	movne	r1, #0
  403ea2:	2000      	movne	r0, #0
  403ea4:	bd30      	popne	{r4, r5, pc}
  403ea6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  403eaa:	d105      	bne.n	403eb8 <__adddf3+0x230>
  403eac:	0040      	lsls	r0, r0, #1
  403eae:	4149      	adcs	r1, r1
  403eb0:	bf28      	it	cs
  403eb2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  403eb6:	bd30      	pop	{r4, r5, pc}
  403eb8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403ebc:	bf3c      	itt	cc
  403ebe:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403ec2:	bd30      	popcc	{r4, r5, pc}
  403ec4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403ec8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403ecc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403ed0:	f04f 0000 	mov.w	r0, #0
  403ed4:	bd30      	pop	{r4, r5, pc}
  403ed6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403eda:	bf1a      	itte	ne
  403edc:	4619      	movne	r1, r3
  403ede:	4610      	movne	r0, r2
  403ee0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  403ee4:	bf1c      	itt	ne
  403ee6:	460b      	movne	r3, r1
  403ee8:	4602      	movne	r2, r0
  403eea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403eee:	bf06      	itte	eq
  403ef0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  403ef4:	ea91 0f03 	teqeq	r1, r3
  403ef8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403efc:	bd30      	pop	{r4, r5, pc}
  403efe:	bf00      	nop

00403f00 <__aeabi_ui2d>:
  403f00:	f090 0f00 	teq	r0, #0
  403f04:	bf04      	itt	eq
  403f06:	2100      	moveq	r1, #0
  403f08:	4770      	bxeq	lr
  403f0a:	b530      	push	{r4, r5, lr}
  403f0c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403f10:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403f14:	f04f 0500 	mov.w	r5, #0
  403f18:	f04f 0100 	mov.w	r1, #0
  403f1c:	e750      	b.n	403dc0 <__adddf3+0x138>
  403f1e:	bf00      	nop

00403f20 <__aeabi_i2d>:
  403f20:	f090 0f00 	teq	r0, #0
  403f24:	bf04      	itt	eq
  403f26:	2100      	moveq	r1, #0
  403f28:	4770      	bxeq	lr
  403f2a:	b530      	push	{r4, r5, lr}
  403f2c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403f30:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403f34:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403f38:	bf48      	it	mi
  403f3a:	4240      	negmi	r0, r0
  403f3c:	f04f 0100 	mov.w	r1, #0
  403f40:	e73e      	b.n	403dc0 <__adddf3+0x138>
  403f42:	bf00      	nop

00403f44 <__aeabi_f2d>:
  403f44:	0042      	lsls	r2, r0, #1
  403f46:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403f4a:	ea4f 0131 	mov.w	r1, r1, rrx
  403f4e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  403f52:	bf1f      	itttt	ne
  403f54:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403f58:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403f5c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403f60:	4770      	bxne	lr
  403f62:	f092 0f00 	teq	r2, #0
  403f66:	bf14      	ite	ne
  403f68:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403f6c:	4770      	bxeq	lr
  403f6e:	b530      	push	{r4, r5, lr}
  403f70:	f44f 7460 	mov.w	r4, #896	; 0x380
  403f74:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403f78:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403f7c:	e720      	b.n	403dc0 <__adddf3+0x138>
  403f7e:	bf00      	nop

00403f80 <__aeabi_ul2d>:
  403f80:	ea50 0201 	orrs.w	r2, r0, r1
  403f84:	bf08      	it	eq
  403f86:	4770      	bxeq	lr
  403f88:	b530      	push	{r4, r5, lr}
  403f8a:	f04f 0500 	mov.w	r5, #0
  403f8e:	e00a      	b.n	403fa6 <__aeabi_l2d+0x16>

00403f90 <__aeabi_l2d>:
  403f90:	ea50 0201 	orrs.w	r2, r0, r1
  403f94:	bf08      	it	eq
  403f96:	4770      	bxeq	lr
  403f98:	b530      	push	{r4, r5, lr}
  403f9a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403f9e:	d502      	bpl.n	403fa6 <__aeabi_l2d+0x16>
  403fa0:	4240      	negs	r0, r0
  403fa2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403fa6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403faa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403fae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403fb2:	f43f aedc 	beq.w	403d6e <__adddf3+0xe6>
  403fb6:	f04f 0203 	mov.w	r2, #3
  403fba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403fbe:	bf18      	it	ne
  403fc0:	3203      	addne	r2, #3
  403fc2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403fc6:	bf18      	it	ne
  403fc8:	3203      	addne	r2, #3
  403fca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403fce:	f1c2 0320 	rsb	r3, r2, #32
  403fd2:	fa00 fc03 	lsl.w	ip, r0, r3
  403fd6:	fa20 f002 	lsr.w	r0, r0, r2
  403fda:	fa01 fe03 	lsl.w	lr, r1, r3
  403fde:	ea40 000e 	orr.w	r0, r0, lr
  403fe2:	fa21 f102 	lsr.w	r1, r1, r2
  403fe6:	4414      	add	r4, r2
  403fe8:	e6c1      	b.n	403d6e <__adddf3+0xe6>
  403fea:	bf00      	nop

00403fec <__aeabi_dmul>:
  403fec:	b570      	push	{r4, r5, r6, lr}
  403fee:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403ff2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403ff6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403ffa:	bf1d      	ittte	ne
  403ffc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404000:	ea94 0f0c 	teqne	r4, ip
  404004:	ea95 0f0c 	teqne	r5, ip
  404008:	f000 f8de 	bleq	4041c8 <__aeabi_dmul+0x1dc>
  40400c:	442c      	add	r4, r5
  40400e:	ea81 0603 	eor.w	r6, r1, r3
  404012:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  404016:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40401a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40401e:	bf18      	it	ne
  404020:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  404024:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404028:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40402c:	d038      	beq.n	4040a0 <__aeabi_dmul+0xb4>
  40402e:	fba0 ce02 	umull	ip, lr, r0, r2
  404032:	f04f 0500 	mov.w	r5, #0
  404036:	fbe1 e502 	umlal	lr, r5, r1, r2
  40403a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40403e:	fbe0 e503 	umlal	lr, r5, r0, r3
  404042:	f04f 0600 	mov.w	r6, #0
  404046:	fbe1 5603 	umlal	r5, r6, r1, r3
  40404a:	f09c 0f00 	teq	ip, #0
  40404e:	bf18      	it	ne
  404050:	f04e 0e01 	orrne.w	lr, lr, #1
  404054:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  404058:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40405c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  404060:	d204      	bcs.n	40406c <__aeabi_dmul+0x80>
  404062:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  404066:	416d      	adcs	r5, r5
  404068:	eb46 0606 	adc.w	r6, r6, r6
  40406c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  404070:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  404074:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404078:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40407c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404080:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404084:	bf88      	it	hi
  404086:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40408a:	d81e      	bhi.n	4040ca <__aeabi_dmul+0xde>
  40408c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404090:	bf08      	it	eq
  404092:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404096:	f150 0000 	adcs.w	r0, r0, #0
  40409a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40409e:	bd70      	pop	{r4, r5, r6, pc}
  4040a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4040a4:	ea46 0101 	orr.w	r1, r6, r1
  4040a8:	ea40 0002 	orr.w	r0, r0, r2
  4040ac:	ea81 0103 	eor.w	r1, r1, r3
  4040b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4040b4:	bfc2      	ittt	gt
  4040b6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4040ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4040be:	bd70      	popgt	{r4, r5, r6, pc}
  4040c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4040c4:	f04f 0e00 	mov.w	lr, #0
  4040c8:	3c01      	subs	r4, #1
  4040ca:	f300 80ab 	bgt.w	404224 <__aeabi_dmul+0x238>
  4040ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4040d2:	bfde      	ittt	le
  4040d4:	2000      	movle	r0, #0
  4040d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4040da:	bd70      	pople	{r4, r5, r6, pc}
  4040dc:	f1c4 0400 	rsb	r4, r4, #0
  4040e0:	3c20      	subs	r4, #32
  4040e2:	da35      	bge.n	404150 <__aeabi_dmul+0x164>
  4040e4:	340c      	adds	r4, #12
  4040e6:	dc1b      	bgt.n	404120 <__aeabi_dmul+0x134>
  4040e8:	f104 0414 	add.w	r4, r4, #20
  4040ec:	f1c4 0520 	rsb	r5, r4, #32
  4040f0:	fa00 f305 	lsl.w	r3, r0, r5
  4040f4:	fa20 f004 	lsr.w	r0, r0, r4
  4040f8:	fa01 f205 	lsl.w	r2, r1, r5
  4040fc:	ea40 0002 	orr.w	r0, r0, r2
  404100:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404104:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404108:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40410c:	fa21 f604 	lsr.w	r6, r1, r4
  404110:	eb42 0106 	adc.w	r1, r2, r6
  404114:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404118:	bf08      	it	eq
  40411a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40411e:	bd70      	pop	{r4, r5, r6, pc}
  404120:	f1c4 040c 	rsb	r4, r4, #12
  404124:	f1c4 0520 	rsb	r5, r4, #32
  404128:	fa00 f304 	lsl.w	r3, r0, r4
  40412c:	fa20 f005 	lsr.w	r0, r0, r5
  404130:	fa01 f204 	lsl.w	r2, r1, r4
  404134:	ea40 0002 	orr.w	r0, r0, r2
  404138:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40413c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404140:	f141 0100 	adc.w	r1, r1, #0
  404144:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404148:	bf08      	it	eq
  40414a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40414e:	bd70      	pop	{r4, r5, r6, pc}
  404150:	f1c4 0520 	rsb	r5, r4, #32
  404154:	fa00 f205 	lsl.w	r2, r0, r5
  404158:	ea4e 0e02 	orr.w	lr, lr, r2
  40415c:	fa20 f304 	lsr.w	r3, r0, r4
  404160:	fa01 f205 	lsl.w	r2, r1, r5
  404164:	ea43 0302 	orr.w	r3, r3, r2
  404168:	fa21 f004 	lsr.w	r0, r1, r4
  40416c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404170:	fa21 f204 	lsr.w	r2, r1, r4
  404174:	ea20 0002 	bic.w	r0, r0, r2
  404178:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40417c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404180:	bf08      	it	eq
  404182:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404186:	bd70      	pop	{r4, r5, r6, pc}
  404188:	f094 0f00 	teq	r4, #0
  40418c:	d10f      	bne.n	4041ae <__aeabi_dmul+0x1c2>
  40418e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404192:	0040      	lsls	r0, r0, #1
  404194:	eb41 0101 	adc.w	r1, r1, r1
  404198:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40419c:	bf08      	it	eq
  40419e:	3c01      	subeq	r4, #1
  4041a0:	d0f7      	beq.n	404192 <__aeabi_dmul+0x1a6>
  4041a2:	ea41 0106 	orr.w	r1, r1, r6
  4041a6:	f095 0f00 	teq	r5, #0
  4041aa:	bf18      	it	ne
  4041ac:	4770      	bxne	lr
  4041ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4041b2:	0052      	lsls	r2, r2, #1
  4041b4:	eb43 0303 	adc.w	r3, r3, r3
  4041b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4041bc:	bf08      	it	eq
  4041be:	3d01      	subeq	r5, #1
  4041c0:	d0f7      	beq.n	4041b2 <__aeabi_dmul+0x1c6>
  4041c2:	ea43 0306 	orr.w	r3, r3, r6
  4041c6:	4770      	bx	lr
  4041c8:	ea94 0f0c 	teq	r4, ip
  4041cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4041d0:	bf18      	it	ne
  4041d2:	ea95 0f0c 	teqne	r5, ip
  4041d6:	d00c      	beq.n	4041f2 <__aeabi_dmul+0x206>
  4041d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4041dc:	bf18      	it	ne
  4041de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4041e2:	d1d1      	bne.n	404188 <__aeabi_dmul+0x19c>
  4041e4:	ea81 0103 	eor.w	r1, r1, r3
  4041e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4041ec:	f04f 0000 	mov.w	r0, #0
  4041f0:	bd70      	pop	{r4, r5, r6, pc}
  4041f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4041f6:	bf06      	itte	eq
  4041f8:	4610      	moveq	r0, r2
  4041fa:	4619      	moveq	r1, r3
  4041fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404200:	d019      	beq.n	404236 <__aeabi_dmul+0x24a>
  404202:	ea94 0f0c 	teq	r4, ip
  404206:	d102      	bne.n	40420e <__aeabi_dmul+0x222>
  404208:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40420c:	d113      	bne.n	404236 <__aeabi_dmul+0x24a>
  40420e:	ea95 0f0c 	teq	r5, ip
  404212:	d105      	bne.n	404220 <__aeabi_dmul+0x234>
  404214:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404218:	bf1c      	itt	ne
  40421a:	4610      	movne	r0, r2
  40421c:	4619      	movne	r1, r3
  40421e:	d10a      	bne.n	404236 <__aeabi_dmul+0x24a>
  404220:	ea81 0103 	eor.w	r1, r1, r3
  404224:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404228:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40422c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404230:	f04f 0000 	mov.w	r0, #0
  404234:	bd70      	pop	{r4, r5, r6, pc}
  404236:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40423a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40423e:	bd70      	pop	{r4, r5, r6, pc}

00404240 <__aeabi_ddiv>:
  404240:	b570      	push	{r4, r5, r6, lr}
  404242:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404246:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40424a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40424e:	bf1d      	ittte	ne
  404250:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404254:	ea94 0f0c 	teqne	r4, ip
  404258:	ea95 0f0c 	teqne	r5, ip
  40425c:	f000 f8a7 	bleq	4043ae <__aeabi_ddiv+0x16e>
  404260:	eba4 0405 	sub.w	r4, r4, r5
  404264:	ea81 0e03 	eor.w	lr, r1, r3
  404268:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40426c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404270:	f000 8088 	beq.w	404384 <__aeabi_ddiv+0x144>
  404274:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404278:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40427c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404280:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404284:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404288:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40428c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404290:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404294:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404298:	429d      	cmp	r5, r3
  40429a:	bf08      	it	eq
  40429c:	4296      	cmpeq	r6, r2
  40429e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4042a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4042a6:	d202      	bcs.n	4042ae <__aeabi_ddiv+0x6e>
  4042a8:	085b      	lsrs	r3, r3, #1
  4042aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4042ae:	1ab6      	subs	r6, r6, r2
  4042b0:	eb65 0503 	sbc.w	r5, r5, r3
  4042b4:	085b      	lsrs	r3, r3, #1
  4042b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4042ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4042be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4042c2:	ebb6 0e02 	subs.w	lr, r6, r2
  4042c6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4042ca:	bf22      	ittt	cs
  4042cc:	1ab6      	subcs	r6, r6, r2
  4042ce:	4675      	movcs	r5, lr
  4042d0:	ea40 000c 	orrcs.w	r0, r0, ip
  4042d4:	085b      	lsrs	r3, r3, #1
  4042d6:	ea4f 0232 	mov.w	r2, r2, rrx
  4042da:	ebb6 0e02 	subs.w	lr, r6, r2
  4042de:	eb75 0e03 	sbcs.w	lr, r5, r3
  4042e2:	bf22      	ittt	cs
  4042e4:	1ab6      	subcs	r6, r6, r2
  4042e6:	4675      	movcs	r5, lr
  4042e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4042ec:	085b      	lsrs	r3, r3, #1
  4042ee:	ea4f 0232 	mov.w	r2, r2, rrx
  4042f2:	ebb6 0e02 	subs.w	lr, r6, r2
  4042f6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4042fa:	bf22      	ittt	cs
  4042fc:	1ab6      	subcs	r6, r6, r2
  4042fe:	4675      	movcs	r5, lr
  404300:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404304:	085b      	lsrs	r3, r3, #1
  404306:	ea4f 0232 	mov.w	r2, r2, rrx
  40430a:	ebb6 0e02 	subs.w	lr, r6, r2
  40430e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404312:	bf22      	ittt	cs
  404314:	1ab6      	subcs	r6, r6, r2
  404316:	4675      	movcs	r5, lr
  404318:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40431c:	ea55 0e06 	orrs.w	lr, r5, r6
  404320:	d018      	beq.n	404354 <__aeabi_ddiv+0x114>
  404322:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404326:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40432a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40432e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404332:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404336:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40433a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40433e:	d1c0      	bne.n	4042c2 <__aeabi_ddiv+0x82>
  404340:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404344:	d10b      	bne.n	40435e <__aeabi_ddiv+0x11e>
  404346:	ea41 0100 	orr.w	r1, r1, r0
  40434a:	f04f 0000 	mov.w	r0, #0
  40434e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404352:	e7b6      	b.n	4042c2 <__aeabi_ddiv+0x82>
  404354:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404358:	bf04      	itt	eq
  40435a:	4301      	orreq	r1, r0
  40435c:	2000      	moveq	r0, #0
  40435e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404362:	bf88      	it	hi
  404364:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404368:	f63f aeaf 	bhi.w	4040ca <__aeabi_dmul+0xde>
  40436c:	ebb5 0c03 	subs.w	ip, r5, r3
  404370:	bf04      	itt	eq
  404372:	ebb6 0c02 	subseq.w	ip, r6, r2
  404376:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40437a:	f150 0000 	adcs.w	r0, r0, #0
  40437e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404382:	bd70      	pop	{r4, r5, r6, pc}
  404384:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404388:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40438c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404390:	bfc2      	ittt	gt
  404392:	ebd4 050c 	rsbsgt	r5, r4, ip
  404396:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40439a:	bd70      	popgt	{r4, r5, r6, pc}
  40439c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4043a0:	f04f 0e00 	mov.w	lr, #0
  4043a4:	3c01      	subs	r4, #1
  4043a6:	e690      	b.n	4040ca <__aeabi_dmul+0xde>
  4043a8:	ea45 0e06 	orr.w	lr, r5, r6
  4043ac:	e68d      	b.n	4040ca <__aeabi_dmul+0xde>
  4043ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4043b2:	ea94 0f0c 	teq	r4, ip
  4043b6:	bf08      	it	eq
  4043b8:	ea95 0f0c 	teqeq	r5, ip
  4043bc:	f43f af3b 	beq.w	404236 <__aeabi_dmul+0x24a>
  4043c0:	ea94 0f0c 	teq	r4, ip
  4043c4:	d10a      	bne.n	4043dc <__aeabi_ddiv+0x19c>
  4043c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4043ca:	f47f af34 	bne.w	404236 <__aeabi_dmul+0x24a>
  4043ce:	ea95 0f0c 	teq	r5, ip
  4043d2:	f47f af25 	bne.w	404220 <__aeabi_dmul+0x234>
  4043d6:	4610      	mov	r0, r2
  4043d8:	4619      	mov	r1, r3
  4043da:	e72c      	b.n	404236 <__aeabi_dmul+0x24a>
  4043dc:	ea95 0f0c 	teq	r5, ip
  4043e0:	d106      	bne.n	4043f0 <__aeabi_ddiv+0x1b0>
  4043e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4043e6:	f43f aefd 	beq.w	4041e4 <__aeabi_dmul+0x1f8>
  4043ea:	4610      	mov	r0, r2
  4043ec:	4619      	mov	r1, r3
  4043ee:	e722      	b.n	404236 <__aeabi_dmul+0x24a>
  4043f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4043f4:	bf18      	it	ne
  4043f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4043fa:	f47f aec5 	bne.w	404188 <__aeabi_dmul+0x19c>
  4043fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404402:	f47f af0d 	bne.w	404220 <__aeabi_dmul+0x234>
  404406:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40440a:	f47f aeeb 	bne.w	4041e4 <__aeabi_dmul+0x1f8>
  40440e:	e712      	b.n	404236 <__aeabi_dmul+0x24a>

00404410 <__aeabi_d2f>:
  404410:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404414:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  404418:	bf24      	itt	cs
  40441a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40441e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  404422:	d90d      	bls.n	404440 <__aeabi_d2f+0x30>
  404424:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  404428:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40442c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  404430:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  404434:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  404438:	bf08      	it	eq
  40443a:	f020 0001 	biceq.w	r0, r0, #1
  40443e:	4770      	bx	lr
  404440:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  404444:	d121      	bne.n	40448a <__aeabi_d2f+0x7a>
  404446:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40444a:	bfbc      	itt	lt
  40444c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  404450:	4770      	bxlt	lr
  404452:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404456:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40445a:	f1c2 0218 	rsb	r2, r2, #24
  40445e:	f1c2 0c20 	rsb	ip, r2, #32
  404462:	fa10 f30c 	lsls.w	r3, r0, ip
  404466:	fa20 f002 	lsr.w	r0, r0, r2
  40446a:	bf18      	it	ne
  40446c:	f040 0001 	orrne.w	r0, r0, #1
  404470:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404474:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  404478:	fa03 fc0c 	lsl.w	ip, r3, ip
  40447c:	ea40 000c 	orr.w	r0, r0, ip
  404480:	fa23 f302 	lsr.w	r3, r3, r2
  404484:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404488:	e7cc      	b.n	404424 <__aeabi_d2f+0x14>
  40448a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40448e:	d107      	bne.n	4044a0 <__aeabi_d2f+0x90>
  404490:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  404494:	bf1e      	ittt	ne
  404496:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40449a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40449e:	4770      	bxne	lr
  4044a0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4044a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4044a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4044ac:	4770      	bx	lr
  4044ae:	bf00      	nop

004044b0 <__aeabi_uldivmod>:
  4044b0:	b953      	cbnz	r3, 4044c8 <__aeabi_uldivmod+0x18>
  4044b2:	b94a      	cbnz	r2, 4044c8 <__aeabi_uldivmod+0x18>
  4044b4:	2900      	cmp	r1, #0
  4044b6:	bf08      	it	eq
  4044b8:	2800      	cmpeq	r0, #0
  4044ba:	bf1c      	itt	ne
  4044bc:	f04f 31ff 	movne.w	r1, #4294967295
  4044c0:	f04f 30ff 	movne.w	r0, #4294967295
  4044c4:	f000 b97a 	b.w	4047bc <__aeabi_idiv0>
  4044c8:	f1ad 0c08 	sub.w	ip, sp, #8
  4044cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4044d0:	f000 f806 	bl	4044e0 <__udivmoddi4>
  4044d4:	f8dd e004 	ldr.w	lr, [sp, #4]
  4044d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4044dc:	b004      	add	sp, #16
  4044de:	4770      	bx	lr

004044e0 <__udivmoddi4>:
  4044e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4044e4:	468c      	mov	ip, r1
  4044e6:	460d      	mov	r5, r1
  4044e8:	4604      	mov	r4, r0
  4044ea:	9e08      	ldr	r6, [sp, #32]
  4044ec:	2b00      	cmp	r3, #0
  4044ee:	d151      	bne.n	404594 <__udivmoddi4+0xb4>
  4044f0:	428a      	cmp	r2, r1
  4044f2:	4617      	mov	r7, r2
  4044f4:	d96d      	bls.n	4045d2 <__udivmoddi4+0xf2>
  4044f6:	fab2 fe82 	clz	lr, r2
  4044fa:	f1be 0f00 	cmp.w	lr, #0
  4044fe:	d00b      	beq.n	404518 <__udivmoddi4+0x38>
  404500:	f1ce 0c20 	rsb	ip, lr, #32
  404504:	fa01 f50e 	lsl.w	r5, r1, lr
  404508:	fa20 fc0c 	lsr.w	ip, r0, ip
  40450c:	fa02 f70e 	lsl.w	r7, r2, lr
  404510:	ea4c 0c05 	orr.w	ip, ip, r5
  404514:	fa00 f40e 	lsl.w	r4, r0, lr
  404518:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40451c:	0c25      	lsrs	r5, r4, #16
  40451e:	fbbc f8fa 	udiv	r8, ip, sl
  404522:	fa1f f987 	uxth.w	r9, r7
  404526:	fb0a cc18 	mls	ip, sl, r8, ip
  40452a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40452e:	fb08 f309 	mul.w	r3, r8, r9
  404532:	42ab      	cmp	r3, r5
  404534:	d90a      	bls.n	40454c <__udivmoddi4+0x6c>
  404536:	19ed      	adds	r5, r5, r7
  404538:	f108 32ff 	add.w	r2, r8, #4294967295
  40453c:	f080 8123 	bcs.w	404786 <__udivmoddi4+0x2a6>
  404540:	42ab      	cmp	r3, r5
  404542:	f240 8120 	bls.w	404786 <__udivmoddi4+0x2a6>
  404546:	f1a8 0802 	sub.w	r8, r8, #2
  40454a:	443d      	add	r5, r7
  40454c:	1aed      	subs	r5, r5, r3
  40454e:	b2a4      	uxth	r4, r4
  404550:	fbb5 f0fa 	udiv	r0, r5, sl
  404554:	fb0a 5510 	mls	r5, sl, r0, r5
  404558:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40455c:	fb00 f909 	mul.w	r9, r0, r9
  404560:	45a1      	cmp	r9, r4
  404562:	d909      	bls.n	404578 <__udivmoddi4+0x98>
  404564:	19e4      	adds	r4, r4, r7
  404566:	f100 33ff 	add.w	r3, r0, #4294967295
  40456a:	f080 810a 	bcs.w	404782 <__udivmoddi4+0x2a2>
  40456e:	45a1      	cmp	r9, r4
  404570:	f240 8107 	bls.w	404782 <__udivmoddi4+0x2a2>
  404574:	3802      	subs	r0, #2
  404576:	443c      	add	r4, r7
  404578:	eba4 0409 	sub.w	r4, r4, r9
  40457c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404580:	2100      	movs	r1, #0
  404582:	2e00      	cmp	r6, #0
  404584:	d061      	beq.n	40464a <__udivmoddi4+0x16a>
  404586:	fa24 f40e 	lsr.w	r4, r4, lr
  40458a:	2300      	movs	r3, #0
  40458c:	6034      	str	r4, [r6, #0]
  40458e:	6073      	str	r3, [r6, #4]
  404590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404594:	428b      	cmp	r3, r1
  404596:	d907      	bls.n	4045a8 <__udivmoddi4+0xc8>
  404598:	2e00      	cmp	r6, #0
  40459a:	d054      	beq.n	404646 <__udivmoddi4+0x166>
  40459c:	2100      	movs	r1, #0
  40459e:	e886 0021 	stmia.w	r6, {r0, r5}
  4045a2:	4608      	mov	r0, r1
  4045a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4045a8:	fab3 f183 	clz	r1, r3
  4045ac:	2900      	cmp	r1, #0
  4045ae:	f040 808e 	bne.w	4046ce <__udivmoddi4+0x1ee>
  4045b2:	42ab      	cmp	r3, r5
  4045b4:	d302      	bcc.n	4045bc <__udivmoddi4+0xdc>
  4045b6:	4282      	cmp	r2, r0
  4045b8:	f200 80fa 	bhi.w	4047b0 <__udivmoddi4+0x2d0>
  4045bc:	1a84      	subs	r4, r0, r2
  4045be:	eb65 0503 	sbc.w	r5, r5, r3
  4045c2:	2001      	movs	r0, #1
  4045c4:	46ac      	mov	ip, r5
  4045c6:	2e00      	cmp	r6, #0
  4045c8:	d03f      	beq.n	40464a <__udivmoddi4+0x16a>
  4045ca:	e886 1010 	stmia.w	r6, {r4, ip}
  4045ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4045d2:	b912      	cbnz	r2, 4045da <__udivmoddi4+0xfa>
  4045d4:	2701      	movs	r7, #1
  4045d6:	fbb7 f7f2 	udiv	r7, r7, r2
  4045da:	fab7 fe87 	clz	lr, r7
  4045de:	f1be 0f00 	cmp.w	lr, #0
  4045e2:	d134      	bne.n	40464e <__udivmoddi4+0x16e>
  4045e4:	1beb      	subs	r3, r5, r7
  4045e6:	0c3a      	lsrs	r2, r7, #16
  4045e8:	fa1f fc87 	uxth.w	ip, r7
  4045ec:	2101      	movs	r1, #1
  4045ee:	fbb3 f8f2 	udiv	r8, r3, r2
  4045f2:	0c25      	lsrs	r5, r4, #16
  4045f4:	fb02 3318 	mls	r3, r2, r8, r3
  4045f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4045fc:	fb0c f308 	mul.w	r3, ip, r8
  404600:	42ab      	cmp	r3, r5
  404602:	d907      	bls.n	404614 <__udivmoddi4+0x134>
  404604:	19ed      	adds	r5, r5, r7
  404606:	f108 30ff 	add.w	r0, r8, #4294967295
  40460a:	d202      	bcs.n	404612 <__udivmoddi4+0x132>
  40460c:	42ab      	cmp	r3, r5
  40460e:	f200 80d1 	bhi.w	4047b4 <__udivmoddi4+0x2d4>
  404612:	4680      	mov	r8, r0
  404614:	1aed      	subs	r5, r5, r3
  404616:	b2a3      	uxth	r3, r4
  404618:	fbb5 f0f2 	udiv	r0, r5, r2
  40461c:	fb02 5510 	mls	r5, r2, r0, r5
  404620:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  404624:	fb0c fc00 	mul.w	ip, ip, r0
  404628:	45a4      	cmp	ip, r4
  40462a:	d907      	bls.n	40463c <__udivmoddi4+0x15c>
  40462c:	19e4      	adds	r4, r4, r7
  40462e:	f100 33ff 	add.w	r3, r0, #4294967295
  404632:	d202      	bcs.n	40463a <__udivmoddi4+0x15a>
  404634:	45a4      	cmp	ip, r4
  404636:	f200 80b8 	bhi.w	4047aa <__udivmoddi4+0x2ca>
  40463a:	4618      	mov	r0, r3
  40463c:	eba4 040c 	sub.w	r4, r4, ip
  404640:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404644:	e79d      	b.n	404582 <__udivmoddi4+0xa2>
  404646:	4631      	mov	r1, r6
  404648:	4630      	mov	r0, r6
  40464a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40464e:	f1ce 0420 	rsb	r4, lr, #32
  404652:	fa05 f30e 	lsl.w	r3, r5, lr
  404656:	fa07 f70e 	lsl.w	r7, r7, lr
  40465a:	fa20 f804 	lsr.w	r8, r0, r4
  40465e:	0c3a      	lsrs	r2, r7, #16
  404660:	fa25 f404 	lsr.w	r4, r5, r4
  404664:	ea48 0803 	orr.w	r8, r8, r3
  404668:	fbb4 f1f2 	udiv	r1, r4, r2
  40466c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  404670:	fb02 4411 	mls	r4, r2, r1, r4
  404674:	fa1f fc87 	uxth.w	ip, r7
  404678:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40467c:	fb01 f30c 	mul.w	r3, r1, ip
  404680:	42ab      	cmp	r3, r5
  404682:	fa00 f40e 	lsl.w	r4, r0, lr
  404686:	d909      	bls.n	40469c <__udivmoddi4+0x1bc>
  404688:	19ed      	adds	r5, r5, r7
  40468a:	f101 30ff 	add.w	r0, r1, #4294967295
  40468e:	f080 808a 	bcs.w	4047a6 <__udivmoddi4+0x2c6>
  404692:	42ab      	cmp	r3, r5
  404694:	f240 8087 	bls.w	4047a6 <__udivmoddi4+0x2c6>
  404698:	3902      	subs	r1, #2
  40469a:	443d      	add	r5, r7
  40469c:	1aeb      	subs	r3, r5, r3
  40469e:	fa1f f588 	uxth.w	r5, r8
  4046a2:	fbb3 f0f2 	udiv	r0, r3, r2
  4046a6:	fb02 3310 	mls	r3, r2, r0, r3
  4046aa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4046ae:	fb00 f30c 	mul.w	r3, r0, ip
  4046b2:	42ab      	cmp	r3, r5
  4046b4:	d907      	bls.n	4046c6 <__udivmoddi4+0x1e6>
  4046b6:	19ed      	adds	r5, r5, r7
  4046b8:	f100 38ff 	add.w	r8, r0, #4294967295
  4046bc:	d26f      	bcs.n	40479e <__udivmoddi4+0x2be>
  4046be:	42ab      	cmp	r3, r5
  4046c0:	d96d      	bls.n	40479e <__udivmoddi4+0x2be>
  4046c2:	3802      	subs	r0, #2
  4046c4:	443d      	add	r5, r7
  4046c6:	1aeb      	subs	r3, r5, r3
  4046c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4046cc:	e78f      	b.n	4045ee <__udivmoddi4+0x10e>
  4046ce:	f1c1 0720 	rsb	r7, r1, #32
  4046d2:	fa22 f807 	lsr.w	r8, r2, r7
  4046d6:	408b      	lsls	r3, r1
  4046d8:	fa05 f401 	lsl.w	r4, r5, r1
  4046dc:	ea48 0303 	orr.w	r3, r8, r3
  4046e0:	fa20 fe07 	lsr.w	lr, r0, r7
  4046e4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4046e8:	40fd      	lsrs	r5, r7
  4046ea:	ea4e 0e04 	orr.w	lr, lr, r4
  4046ee:	fbb5 f9fc 	udiv	r9, r5, ip
  4046f2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4046f6:	fb0c 5519 	mls	r5, ip, r9, r5
  4046fa:	fa1f f883 	uxth.w	r8, r3
  4046fe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  404702:	fb09 f408 	mul.w	r4, r9, r8
  404706:	42ac      	cmp	r4, r5
  404708:	fa02 f201 	lsl.w	r2, r2, r1
  40470c:	fa00 fa01 	lsl.w	sl, r0, r1
  404710:	d908      	bls.n	404724 <__udivmoddi4+0x244>
  404712:	18ed      	adds	r5, r5, r3
  404714:	f109 30ff 	add.w	r0, r9, #4294967295
  404718:	d243      	bcs.n	4047a2 <__udivmoddi4+0x2c2>
  40471a:	42ac      	cmp	r4, r5
  40471c:	d941      	bls.n	4047a2 <__udivmoddi4+0x2c2>
  40471e:	f1a9 0902 	sub.w	r9, r9, #2
  404722:	441d      	add	r5, r3
  404724:	1b2d      	subs	r5, r5, r4
  404726:	fa1f fe8e 	uxth.w	lr, lr
  40472a:	fbb5 f0fc 	udiv	r0, r5, ip
  40472e:	fb0c 5510 	mls	r5, ip, r0, r5
  404732:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  404736:	fb00 f808 	mul.w	r8, r0, r8
  40473a:	45a0      	cmp	r8, r4
  40473c:	d907      	bls.n	40474e <__udivmoddi4+0x26e>
  40473e:	18e4      	adds	r4, r4, r3
  404740:	f100 35ff 	add.w	r5, r0, #4294967295
  404744:	d229      	bcs.n	40479a <__udivmoddi4+0x2ba>
  404746:	45a0      	cmp	r8, r4
  404748:	d927      	bls.n	40479a <__udivmoddi4+0x2ba>
  40474a:	3802      	subs	r0, #2
  40474c:	441c      	add	r4, r3
  40474e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  404752:	eba4 0408 	sub.w	r4, r4, r8
  404756:	fba0 8902 	umull	r8, r9, r0, r2
  40475a:	454c      	cmp	r4, r9
  40475c:	46c6      	mov	lr, r8
  40475e:	464d      	mov	r5, r9
  404760:	d315      	bcc.n	40478e <__udivmoddi4+0x2ae>
  404762:	d012      	beq.n	40478a <__udivmoddi4+0x2aa>
  404764:	b156      	cbz	r6, 40477c <__udivmoddi4+0x29c>
  404766:	ebba 030e 	subs.w	r3, sl, lr
  40476a:	eb64 0405 	sbc.w	r4, r4, r5
  40476e:	fa04 f707 	lsl.w	r7, r4, r7
  404772:	40cb      	lsrs	r3, r1
  404774:	431f      	orrs	r7, r3
  404776:	40cc      	lsrs	r4, r1
  404778:	6037      	str	r7, [r6, #0]
  40477a:	6074      	str	r4, [r6, #4]
  40477c:	2100      	movs	r1, #0
  40477e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404782:	4618      	mov	r0, r3
  404784:	e6f8      	b.n	404578 <__udivmoddi4+0x98>
  404786:	4690      	mov	r8, r2
  404788:	e6e0      	b.n	40454c <__udivmoddi4+0x6c>
  40478a:	45c2      	cmp	sl, r8
  40478c:	d2ea      	bcs.n	404764 <__udivmoddi4+0x284>
  40478e:	ebb8 0e02 	subs.w	lr, r8, r2
  404792:	eb69 0503 	sbc.w	r5, r9, r3
  404796:	3801      	subs	r0, #1
  404798:	e7e4      	b.n	404764 <__udivmoddi4+0x284>
  40479a:	4628      	mov	r0, r5
  40479c:	e7d7      	b.n	40474e <__udivmoddi4+0x26e>
  40479e:	4640      	mov	r0, r8
  4047a0:	e791      	b.n	4046c6 <__udivmoddi4+0x1e6>
  4047a2:	4681      	mov	r9, r0
  4047a4:	e7be      	b.n	404724 <__udivmoddi4+0x244>
  4047a6:	4601      	mov	r1, r0
  4047a8:	e778      	b.n	40469c <__udivmoddi4+0x1bc>
  4047aa:	3802      	subs	r0, #2
  4047ac:	443c      	add	r4, r7
  4047ae:	e745      	b.n	40463c <__udivmoddi4+0x15c>
  4047b0:	4608      	mov	r0, r1
  4047b2:	e708      	b.n	4045c6 <__udivmoddi4+0xe6>
  4047b4:	f1a8 0802 	sub.w	r8, r8, #2
  4047b8:	443d      	add	r5, r7
  4047ba:	e72b      	b.n	404614 <__udivmoddi4+0x134>

004047bc <__aeabi_idiv0>:
  4047bc:	4770      	bx	lr
  4047be:	bf00      	nop

004047c0 <__libc_init_array>:
  4047c0:	b570      	push	{r4, r5, r6, lr}
  4047c2:	4e0f      	ldr	r6, [pc, #60]	; (404800 <__libc_init_array+0x40>)
  4047c4:	4d0f      	ldr	r5, [pc, #60]	; (404804 <__libc_init_array+0x44>)
  4047c6:	1b76      	subs	r6, r6, r5
  4047c8:	10b6      	asrs	r6, r6, #2
  4047ca:	bf18      	it	ne
  4047cc:	2400      	movne	r4, #0
  4047ce:	d005      	beq.n	4047dc <__libc_init_array+0x1c>
  4047d0:	3401      	adds	r4, #1
  4047d2:	f855 3b04 	ldr.w	r3, [r5], #4
  4047d6:	4798      	blx	r3
  4047d8:	42a6      	cmp	r6, r4
  4047da:	d1f9      	bne.n	4047d0 <__libc_init_array+0x10>
  4047dc:	4e0a      	ldr	r6, [pc, #40]	; (404808 <__libc_init_array+0x48>)
  4047de:	4d0b      	ldr	r5, [pc, #44]	; (40480c <__libc_init_array+0x4c>)
  4047e0:	1b76      	subs	r6, r6, r5
  4047e2:	f004 fd89 	bl	4092f8 <_init>
  4047e6:	10b6      	asrs	r6, r6, #2
  4047e8:	bf18      	it	ne
  4047ea:	2400      	movne	r4, #0
  4047ec:	d006      	beq.n	4047fc <__libc_init_array+0x3c>
  4047ee:	3401      	adds	r4, #1
  4047f0:	f855 3b04 	ldr.w	r3, [r5], #4
  4047f4:	4798      	blx	r3
  4047f6:	42a6      	cmp	r6, r4
  4047f8:	d1f9      	bne.n	4047ee <__libc_init_array+0x2e>
  4047fa:	bd70      	pop	{r4, r5, r6, pc}
  4047fc:	bd70      	pop	{r4, r5, r6, pc}
  4047fe:	bf00      	nop
  404800:	00409304 	.word	0x00409304
  404804:	00409304 	.word	0x00409304
  404808:	0040930c 	.word	0x0040930c
  40480c:	00409304 	.word	0x00409304

00404810 <memset>:
  404810:	b470      	push	{r4, r5, r6}
  404812:	0786      	lsls	r6, r0, #30
  404814:	d046      	beq.n	4048a4 <memset+0x94>
  404816:	1e54      	subs	r4, r2, #1
  404818:	2a00      	cmp	r2, #0
  40481a:	d041      	beq.n	4048a0 <memset+0x90>
  40481c:	b2ca      	uxtb	r2, r1
  40481e:	4603      	mov	r3, r0
  404820:	e002      	b.n	404828 <memset+0x18>
  404822:	f114 34ff 	adds.w	r4, r4, #4294967295
  404826:	d33b      	bcc.n	4048a0 <memset+0x90>
  404828:	f803 2b01 	strb.w	r2, [r3], #1
  40482c:	079d      	lsls	r5, r3, #30
  40482e:	d1f8      	bne.n	404822 <memset+0x12>
  404830:	2c03      	cmp	r4, #3
  404832:	d92e      	bls.n	404892 <memset+0x82>
  404834:	b2cd      	uxtb	r5, r1
  404836:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40483a:	2c0f      	cmp	r4, #15
  40483c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  404840:	d919      	bls.n	404876 <memset+0x66>
  404842:	f103 0210 	add.w	r2, r3, #16
  404846:	4626      	mov	r6, r4
  404848:	3e10      	subs	r6, #16
  40484a:	2e0f      	cmp	r6, #15
  40484c:	f842 5c10 	str.w	r5, [r2, #-16]
  404850:	f842 5c0c 	str.w	r5, [r2, #-12]
  404854:	f842 5c08 	str.w	r5, [r2, #-8]
  404858:	f842 5c04 	str.w	r5, [r2, #-4]
  40485c:	f102 0210 	add.w	r2, r2, #16
  404860:	d8f2      	bhi.n	404848 <memset+0x38>
  404862:	f1a4 0210 	sub.w	r2, r4, #16
  404866:	f022 020f 	bic.w	r2, r2, #15
  40486a:	f004 040f 	and.w	r4, r4, #15
  40486e:	3210      	adds	r2, #16
  404870:	2c03      	cmp	r4, #3
  404872:	4413      	add	r3, r2
  404874:	d90d      	bls.n	404892 <memset+0x82>
  404876:	461e      	mov	r6, r3
  404878:	4622      	mov	r2, r4
  40487a:	3a04      	subs	r2, #4
  40487c:	2a03      	cmp	r2, #3
  40487e:	f846 5b04 	str.w	r5, [r6], #4
  404882:	d8fa      	bhi.n	40487a <memset+0x6a>
  404884:	1f22      	subs	r2, r4, #4
  404886:	f022 0203 	bic.w	r2, r2, #3
  40488a:	3204      	adds	r2, #4
  40488c:	4413      	add	r3, r2
  40488e:	f004 0403 	and.w	r4, r4, #3
  404892:	b12c      	cbz	r4, 4048a0 <memset+0x90>
  404894:	b2c9      	uxtb	r1, r1
  404896:	441c      	add	r4, r3
  404898:	f803 1b01 	strb.w	r1, [r3], #1
  40489c:	429c      	cmp	r4, r3
  40489e:	d1fb      	bne.n	404898 <memset+0x88>
  4048a0:	bc70      	pop	{r4, r5, r6}
  4048a2:	4770      	bx	lr
  4048a4:	4614      	mov	r4, r2
  4048a6:	4603      	mov	r3, r0
  4048a8:	e7c2      	b.n	404830 <memset+0x20>
  4048aa:	bf00      	nop

004048ac <sprintf>:
  4048ac:	b40e      	push	{r1, r2, r3}
  4048ae:	b5f0      	push	{r4, r5, r6, r7, lr}
  4048b0:	b09c      	sub	sp, #112	; 0x70
  4048b2:	ab21      	add	r3, sp, #132	; 0x84
  4048b4:	490f      	ldr	r1, [pc, #60]	; (4048f4 <sprintf+0x48>)
  4048b6:	f853 2b04 	ldr.w	r2, [r3], #4
  4048ba:	9301      	str	r3, [sp, #4]
  4048bc:	4605      	mov	r5, r0
  4048be:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4048c2:	6808      	ldr	r0, [r1, #0]
  4048c4:	9502      	str	r5, [sp, #8]
  4048c6:	f44f 7702 	mov.w	r7, #520	; 0x208
  4048ca:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4048ce:	a902      	add	r1, sp, #8
  4048d0:	9506      	str	r5, [sp, #24]
  4048d2:	f8ad 7014 	strh.w	r7, [sp, #20]
  4048d6:	9404      	str	r4, [sp, #16]
  4048d8:	9407      	str	r4, [sp, #28]
  4048da:	f8ad 6016 	strh.w	r6, [sp, #22]
  4048de:	f000 f80b 	bl	4048f8 <_svfprintf_r>
  4048e2:	9b02      	ldr	r3, [sp, #8]
  4048e4:	2200      	movs	r2, #0
  4048e6:	701a      	strb	r2, [r3, #0]
  4048e8:	b01c      	add	sp, #112	; 0x70
  4048ea:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4048ee:	b003      	add	sp, #12
  4048f0:	4770      	bx	lr
  4048f2:	bf00      	nop
  4048f4:	2040002c 	.word	0x2040002c

004048f8 <_svfprintf_r>:
  4048f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4048fc:	b0c3      	sub	sp, #268	; 0x10c
  4048fe:	460c      	mov	r4, r1
  404900:	910b      	str	r1, [sp, #44]	; 0x2c
  404902:	4692      	mov	sl, r2
  404904:	930f      	str	r3, [sp, #60]	; 0x3c
  404906:	900c      	str	r0, [sp, #48]	; 0x30
  404908:	f002 fa0e 	bl	406d28 <_localeconv_r>
  40490c:	6803      	ldr	r3, [r0, #0]
  40490e:	931a      	str	r3, [sp, #104]	; 0x68
  404910:	4618      	mov	r0, r3
  404912:	f003 f8d5 	bl	407ac0 <strlen>
  404916:	89a3      	ldrh	r3, [r4, #12]
  404918:	9019      	str	r0, [sp, #100]	; 0x64
  40491a:	0619      	lsls	r1, r3, #24
  40491c:	d503      	bpl.n	404926 <_svfprintf_r+0x2e>
  40491e:	6923      	ldr	r3, [r4, #16]
  404920:	2b00      	cmp	r3, #0
  404922:	f001 8003 	beq.w	40592c <_svfprintf_r+0x1034>
  404926:	2300      	movs	r3, #0
  404928:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  40492c:	9313      	str	r3, [sp, #76]	; 0x4c
  40492e:	9315      	str	r3, [sp, #84]	; 0x54
  404930:	9314      	str	r3, [sp, #80]	; 0x50
  404932:	9327      	str	r3, [sp, #156]	; 0x9c
  404934:	9326      	str	r3, [sp, #152]	; 0x98
  404936:	9318      	str	r3, [sp, #96]	; 0x60
  404938:	931b      	str	r3, [sp, #108]	; 0x6c
  40493a:	9309      	str	r3, [sp, #36]	; 0x24
  40493c:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  404940:	46c8      	mov	r8, r9
  404942:	9316      	str	r3, [sp, #88]	; 0x58
  404944:	9317      	str	r3, [sp, #92]	; 0x5c
  404946:	f89a 3000 	ldrb.w	r3, [sl]
  40494a:	4654      	mov	r4, sl
  40494c:	b1e3      	cbz	r3, 404988 <_svfprintf_r+0x90>
  40494e:	2b25      	cmp	r3, #37	; 0x25
  404950:	d102      	bne.n	404958 <_svfprintf_r+0x60>
  404952:	e019      	b.n	404988 <_svfprintf_r+0x90>
  404954:	2b25      	cmp	r3, #37	; 0x25
  404956:	d003      	beq.n	404960 <_svfprintf_r+0x68>
  404958:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40495c:	2b00      	cmp	r3, #0
  40495e:	d1f9      	bne.n	404954 <_svfprintf_r+0x5c>
  404960:	eba4 050a 	sub.w	r5, r4, sl
  404964:	b185      	cbz	r5, 404988 <_svfprintf_r+0x90>
  404966:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404968:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40496a:	f8c8 a000 	str.w	sl, [r8]
  40496e:	3301      	adds	r3, #1
  404970:	442a      	add	r2, r5
  404972:	2b07      	cmp	r3, #7
  404974:	f8c8 5004 	str.w	r5, [r8, #4]
  404978:	9227      	str	r2, [sp, #156]	; 0x9c
  40497a:	9326      	str	r3, [sp, #152]	; 0x98
  40497c:	dc7f      	bgt.n	404a7e <_svfprintf_r+0x186>
  40497e:	f108 0808 	add.w	r8, r8, #8
  404982:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404984:	442b      	add	r3, r5
  404986:	9309      	str	r3, [sp, #36]	; 0x24
  404988:	7823      	ldrb	r3, [r4, #0]
  40498a:	2b00      	cmp	r3, #0
  40498c:	d07f      	beq.n	404a8e <_svfprintf_r+0x196>
  40498e:	2300      	movs	r3, #0
  404990:	461a      	mov	r2, r3
  404992:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404996:	4619      	mov	r1, r3
  404998:	930d      	str	r3, [sp, #52]	; 0x34
  40499a:	469b      	mov	fp, r3
  40499c:	f04f 30ff 	mov.w	r0, #4294967295
  4049a0:	7863      	ldrb	r3, [r4, #1]
  4049a2:	900a      	str	r0, [sp, #40]	; 0x28
  4049a4:	f104 0a01 	add.w	sl, r4, #1
  4049a8:	f10a 0a01 	add.w	sl, sl, #1
  4049ac:	f1a3 0020 	sub.w	r0, r3, #32
  4049b0:	2858      	cmp	r0, #88	; 0x58
  4049b2:	f200 83c1 	bhi.w	405138 <_svfprintf_r+0x840>
  4049b6:	e8df f010 	tbh	[pc, r0, lsl #1]
  4049ba:	0238      	.short	0x0238
  4049bc:	03bf03bf 	.word	0x03bf03bf
  4049c0:	03bf0240 	.word	0x03bf0240
  4049c4:	03bf03bf 	.word	0x03bf03bf
  4049c8:	03bf03bf 	.word	0x03bf03bf
  4049cc:	024503bf 	.word	0x024503bf
  4049d0:	03bf0203 	.word	0x03bf0203
  4049d4:	026b005d 	.word	0x026b005d
  4049d8:	028603bf 	.word	0x028603bf
  4049dc:	039d039d 	.word	0x039d039d
  4049e0:	039d039d 	.word	0x039d039d
  4049e4:	039d039d 	.word	0x039d039d
  4049e8:	039d039d 	.word	0x039d039d
  4049ec:	03bf039d 	.word	0x03bf039d
  4049f0:	03bf03bf 	.word	0x03bf03bf
  4049f4:	03bf03bf 	.word	0x03bf03bf
  4049f8:	03bf03bf 	.word	0x03bf03bf
  4049fc:	03bf03bf 	.word	0x03bf03bf
  404a00:	033703bf 	.word	0x033703bf
  404a04:	03bf0357 	.word	0x03bf0357
  404a08:	03bf0357 	.word	0x03bf0357
  404a0c:	03bf03bf 	.word	0x03bf03bf
  404a10:	039803bf 	.word	0x039803bf
  404a14:	03bf03bf 	.word	0x03bf03bf
  404a18:	03bf03ad 	.word	0x03bf03ad
  404a1c:	03bf03bf 	.word	0x03bf03bf
  404a20:	03bf03bf 	.word	0x03bf03bf
  404a24:	03bf0259 	.word	0x03bf0259
  404a28:	031e03bf 	.word	0x031e03bf
  404a2c:	03bf03bf 	.word	0x03bf03bf
  404a30:	03bf03bf 	.word	0x03bf03bf
  404a34:	03bf03bf 	.word	0x03bf03bf
  404a38:	03bf03bf 	.word	0x03bf03bf
  404a3c:	03bf03bf 	.word	0x03bf03bf
  404a40:	02db02c6 	.word	0x02db02c6
  404a44:	03570357 	.word	0x03570357
  404a48:	028b0357 	.word	0x028b0357
  404a4c:	03bf02db 	.word	0x03bf02db
  404a50:	029003bf 	.word	0x029003bf
  404a54:	029d03bf 	.word	0x029d03bf
  404a58:	02b401cc 	.word	0x02b401cc
  404a5c:	03bf0208 	.word	0x03bf0208
  404a60:	03bf01e1 	.word	0x03bf01e1
  404a64:	03bf007e 	.word	0x03bf007e
  404a68:	020d03bf 	.word	0x020d03bf
  404a6c:	980d      	ldr	r0, [sp, #52]	; 0x34
  404a6e:	930f      	str	r3, [sp, #60]	; 0x3c
  404a70:	4240      	negs	r0, r0
  404a72:	900d      	str	r0, [sp, #52]	; 0x34
  404a74:	f04b 0b04 	orr.w	fp, fp, #4
  404a78:	f89a 3000 	ldrb.w	r3, [sl]
  404a7c:	e794      	b.n	4049a8 <_svfprintf_r+0xb0>
  404a7e:	aa25      	add	r2, sp, #148	; 0x94
  404a80:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a82:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a84:	f003 f88a 	bl	407b9c <__ssprint_r>
  404a88:	b940      	cbnz	r0, 404a9c <_svfprintf_r+0x1a4>
  404a8a:	46c8      	mov	r8, r9
  404a8c:	e779      	b.n	404982 <_svfprintf_r+0x8a>
  404a8e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  404a90:	b123      	cbz	r3, 404a9c <_svfprintf_r+0x1a4>
  404a92:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a96:	aa25      	add	r2, sp, #148	; 0x94
  404a98:	f003 f880 	bl	407b9c <__ssprint_r>
  404a9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404a9e:	899b      	ldrh	r3, [r3, #12]
  404aa0:	f013 0f40 	tst.w	r3, #64	; 0x40
  404aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404aa6:	bf18      	it	ne
  404aa8:	f04f 33ff 	movne.w	r3, #4294967295
  404aac:	9309      	str	r3, [sp, #36]	; 0x24
  404aae:	9809      	ldr	r0, [sp, #36]	; 0x24
  404ab0:	b043      	add	sp, #268	; 0x10c
  404ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ab6:	f01b 0f20 	tst.w	fp, #32
  404aba:	9311      	str	r3, [sp, #68]	; 0x44
  404abc:	f040 81dd 	bne.w	404e7a <_svfprintf_r+0x582>
  404ac0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404ac2:	f01b 0f10 	tst.w	fp, #16
  404ac6:	4613      	mov	r3, r2
  404ac8:	f040 856e 	bne.w	4055a8 <_svfprintf_r+0xcb0>
  404acc:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404ad0:	f000 856a 	beq.w	4055a8 <_svfprintf_r+0xcb0>
  404ad4:	8814      	ldrh	r4, [r2, #0]
  404ad6:	3204      	adds	r2, #4
  404ad8:	2500      	movs	r5, #0
  404ada:	2301      	movs	r3, #1
  404adc:	920f      	str	r2, [sp, #60]	; 0x3c
  404ade:	2700      	movs	r7, #0
  404ae0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404ae4:	990a      	ldr	r1, [sp, #40]	; 0x28
  404ae6:	1c4a      	adds	r2, r1, #1
  404ae8:	f000 8265 	beq.w	404fb6 <_svfprintf_r+0x6be>
  404aec:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  404af0:	9207      	str	r2, [sp, #28]
  404af2:	ea54 0205 	orrs.w	r2, r4, r5
  404af6:	f040 8264 	bne.w	404fc2 <_svfprintf_r+0x6ca>
  404afa:	2900      	cmp	r1, #0
  404afc:	f040 843c 	bne.w	405378 <_svfprintf_r+0xa80>
  404b00:	2b00      	cmp	r3, #0
  404b02:	f040 84d7 	bne.w	4054b4 <_svfprintf_r+0xbbc>
  404b06:	f01b 0301 	ands.w	r3, fp, #1
  404b0a:	930e      	str	r3, [sp, #56]	; 0x38
  404b0c:	f000 8604 	beq.w	405718 <_svfprintf_r+0xe20>
  404b10:	ae42      	add	r6, sp, #264	; 0x108
  404b12:	2330      	movs	r3, #48	; 0x30
  404b14:	f806 3d41 	strb.w	r3, [r6, #-65]!
  404b18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404b1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404b1c:	4293      	cmp	r3, r2
  404b1e:	bfb8      	it	lt
  404b20:	4613      	movlt	r3, r2
  404b22:	9308      	str	r3, [sp, #32]
  404b24:	2300      	movs	r3, #0
  404b26:	9312      	str	r3, [sp, #72]	; 0x48
  404b28:	b117      	cbz	r7, 404b30 <_svfprintf_r+0x238>
  404b2a:	9b08      	ldr	r3, [sp, #32]
  404b2c:	3301      	adds	r3, #1
  404b2e:	9308      	str	r3, [sp, #32]
  404b30:	9b07      	ldr	r3, [sp, #28]
  404b32:	f013 0302 	ands.w	r3, r3, #2
  404b36:	9310      	str	r3, [sp, #64]	; 0x40
  404b38:	d002      	beq.n	404b40 <_svfprintf_r+0x248>
  404b3a:	9b08      	ldr	r3, [sp, #32]
  404b3c:	3302      	adds	r3, #2
  404b3e:	9308      	str	r3, [sp, #32]
  404b40:	9b07      	ldr	r3, [sp, #28]
  404b42:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  404b46:	f040 830e 	bne.w	405166 <_svfprintf_r+0x86e>
  404b4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404b4c:	9a08      	ldr	r2, [sp, #32]
  404b4e:	eba3 0b02 	sub.w	fp, r3, r2
  404b52:	f1bb 0f00 	cmp.w	fp, #0
  404b56:	f340 8306 	ble.w	405166 <_svfprintf_r+0x86e>
  404b5a:	f1bb 0f10 	cmp.w	fp, #16
  404b5e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b60:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404b62:	dd29      	ble.n	404bb8 <_svfprintf_r+0x2c0>
  404b64:	4643      	mov	r3, r8
  404b66:	4621      	mov	r1, r4
  404b68:	46a8      	mov	r8, r5
  404b6a:	2710      	movs	r7, #16
  404b6c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404b6e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404b70:	e006      	b.n	404b80 <_svfprintf_r+0x288>
  404b72:	f1ab 0b10 	sub.w	fp, fp, #16
  404b76:	f1bb 0f10 	cmp.w	fp, #16
  404b7a:	f103 0308 	add.w	r3, r3, #8
  404b7e:	dd18      	ble.n	404bb2 <_svfprintf_r+0x2ba>
  404b80:	3201      	adds	r2, #1
  404b82:	48b7      	ldr	r0, [pc, #732]	; (404e60 <_svfprintf_r+0x568>)
  404b84:	9226      	str	r2, [sp, #152]	; 0x98
  404b86:	3110      	adds	r1, #16
  404b88:	2a07      	cmp	r2, #7
  404b8a:	9127      	str	r1, [sp, #156]	; 0x9c
  404b8c:	e883 0081 	stmia.w	r3, {r0, r7}
  404b90:	ddef      	ble.n	404b72 <_svfprintf_r+0x27a>
  404b92:	aa25      	add	r2, sp, #148	; 0x94
  404b94:	4629      	mov	r1, r5
  404b96:	4620      	mov	r0, r4
  404b98:	f003 f800 	bl	407b9c <__ssprint_r>
  404b9c:	2800      	cmp	r0, #0
  404b9e:	f47f af7d 	bne.w	404a9c <_svfprintf_r+0x1a4>
  404ba2:	f1ab 0b10 	sub.w	fp, fp, #16
  404ba6:	f1bb 0f10 	cmp.w	fp, #16
  404baa:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404bac:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404bae:	464b      	mov	r3, r9
  404bb0:	dce6      	bgt.n	404b80 <_svfprintf_r+0x288>
  404bb2:	4645      	mov	r5, r8
  404bb4:	460c      	mov	r4, r1
  404bb6:	4698      	mov	r8, r3
  404bb8:	3201      	adds	r2, #1
  404bba:	4ba9      	ldr	r3, [pc, #676]	; (404e60 <_svfprintf_r+0x568>)
  404bbc:	9226      	str	r2, [sp, #152]	; 0x98
  404bbe:	445c      	add	r4, fp
  404bc0:	2a07      	cmp	r2, #7
  404bc2:	9427      	str	r4, [sp, #156]	; 0x9c
  404bc4:	e888 0808 	stmia.w	r8, {r3, fp}
  404bc8:	f300 8498 	bgt.w	4054fc <_svfprintf_r+0xc04>
  404bcc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404bd0:	f108 0808 	add.w	r8, r8, #8
  404bd4:	b177      	cbz	r7, 404bf4 <_svfprintf_r+0x2fc>
  404bd6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404bd8:	3301      	adds	r3, #1
  404bda:	3401      	adds	r4, #1
  404bdc:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  404be0:	2201      	movs	r2, #1
  404be2:	2b07      	cmp	r3, #7
  404be4:	9427      	str	r4, [sp, #156]	; 0x9c
  404be6:	9326      	str	r3, [sp, #152]	; 0x98
  404be8:	e888 0006 	stmia.w	r8, {r1, r2}
  404bec:	f300 83db 	bgt.w	4053a6 <_svfprintf_r+0xaae>
  404bf0:	f108 0808 	add.w	r8, r8, #8
  404bf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404bf6:	b16b      	cbz	r3, 404c14 <_svfprintf_r+0x31c>
  404bf8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404bfa:	3301      	adds	r3, #1
  404bfc:	3402      	adds	r4, #2
  404bfe:	a91e      	add	r1, sp, #120	; 0x78
  404c00:	2202      	movs	r2, #2
  404c02:	2b07      	cmp	r3, #7
  404c04:	9427      	str	r4, [sp, #156]	; 0x9c
  404c06:	9326      	str	r3, [sp, #152]	; 0x98
  404c08:	e888 0006 	stmia.w	r8, {r1, r2}
  404c0c:	f300 83d6 	bgt.w	4053bc <_svfprintf_r+0xac4>
  404c10:	f108 0808 	add.w	r8, r8, #8
  404c14:	2d80      	cmp	r5, #128	; 0x80
  404c16:	f000 8315 	beq.w	405244 <_svfprintf_r+0x94c>
  404c1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404c1e:	1a9f      	subs	r7, r3, r2
  404c20:	2f00      	cmp	r7, #0
  404c22:	dd36      	ble.n	404c92 <_svfprintf_r+0x39a>
  404c24:	2f10      	cmp	r7, #16
  404c26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c28:	4d8e      	ldr	r5, [pc, #568]	; (404e64 <_svfprintf_r+0x56c>)
  404c2a:	dd27      	ble.n	404c7c <_svfprintf_r+0x384>
  404c2c:	4642      	mov	r2, r8
  404c2e:	4621      	mov	r1, r4
  404c30:	46b0      	mov	r8, r6
  404c32:	f04f 0b10 	mov.w	fp, #16
  404c36:	462e      	mov	r6, r5
  404c38:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404c3a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404c3c:	e004      	b.n	404c48 <_svfprintf_r+0x350>
  404c3e:	3f10      	subs	r7, #16
  404c40:	2f10      	cmp	r7, #16
  404c42:	f102 0208 	add.w	r2, r2, #8
  404c46:	dd15      	ble.n	404c74 <_svfprintf_r+0x37c>
  404c48:	3301      	adds	r3, #1
  404c4a:	3110      	adds	r1, #16
  404c4c:	2b07      	cmp	r3, #7
  404c4e:	9127      	str	r1, [sp, #156]	; 0x9c
  404c50:	9326      	str	r3, [sp, #152]	; 0x98
  404c52:	e882 0840 	stmia.w	r2, {r6, fp}
  404c56:	ddf2      	ble.n	404c3e <_svfprintf_r+0x346>
  404c58:	aa25      	add	r2, sp, #148	; 0x94
  404c5a:	4629      	mov	r1, r5
  404c5c:	4620      	mov	r0, r4
  404c5e:	f002 ff9d 	bl	407b9c <__ssprint_r>
  404c62:	2800      	cmp	r0, #0
  404c64:	f47f af1a 	bne.w	404a9c <_svfprintf_r+0x1a4>
  404c68:	3f10      	subs	r7, #16
  404c6a:	2f10      	cmp	r7, #16
  404c6c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404c6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c70:	464a      	mov	r2, r9
  404c72:	dce9      	bgt.n	404c48 <_svfprintf_r+0x350>
  404c74:	4635      	mov	r5, r6
  404c76:	460c      	mov	r4, r1
  404c78:	4646      	mov	r6, r8
  404c7a:	4690      	mov	r8, r2
  404c7c:	3301      	adds	r3, #1
  404c7e:	443c      	add	r4, r7
  404c80:	2b07      	cmp	r3, #7
  404c82:	9427      	str	r4, [sp, #156]	; 0x9c
  404c84:	9326      	str	r3, [sp, #152]	; 0x98
  404c86:	e888 00a0 	stmia.w	r8, {r5, r7}
  404c8a:	f300 8381 	bgt.w	405390 <_svfprintf_r+0xa98>
  404c8e:	f108 0808 	add.w	r8, r8, #8
  404c92:	9b07      	ldr	r3, [sp, #28]
  404c94:	05df      	lsls	r7, r3, #23
  404c96:	f100 8268 	bmi.w	40516a <_svfprintf_r+0x872>
  404c9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c9c:	990e      	ldr	r1, [sp, #56]	; 0x38
  404c9e:	f8c8 6000 	str.w	r6, [r8]
  404ca2:	3301      	adds	r3, #1
  404ca4:	440c      	add	r4, r1
  404ca6:	2b07      	cmp	r3, #7
  404ca8:	9427      	str	r4, [sp, #156]	; 0x9c
  404caa:	f8c8 1004 	str.w	r1, [r8, #4]
  404cae:	9326      	str	r3, [sp, #152]	; 0x98
  404cb0:	f300 834d 	bgt.w	40534e <_svfprintf_r+0xa56>
  404cb4:	f108 0808 	add.w	r8, r8, #8
  404cb8:	9b07      	ldr	r3, [sp, #28]
  404cba:	075b      	lsls	r3, r3, #29
  404cbc:	d53a      	bpl.n	404d34 <_svfprintf_r+0x43c>
  404cbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404cc0:	9a08      	ldr	r2, [sp, #32]
  404cc2:	1a9d      	subs	r5, r3, r2
  404cc4:	2d00      	cmp	r5, #0
  404cc6:	dd35      	ble.n	404d34 <_svfprintf_r+0x43c>
  404cc8:	2d10      	cmp	r5, #16
  404cca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ccc:	dd20      	ble.n	404d10 <_svfprintf_r+0x418>
  404cce:	2610      	movs	r6, #16
  404cd0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404cd2:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  404cd6:	e004      	b.n	404ce2 <_svfprintf_r+0x3ea>
  404cd8:	3d10      	subs	r5, #16
  404cda:	2d10      	cmp	r5, #16
  404cdc:	f108 0808 	add.w	r8, r8, #8
  404ce0:	dd16      	ble.n	404d10 <_svfprintf_r+0x418>
  404ce2:	3301      	adds	r3, #1
  404ce4:	4a5e      	ldr	r2, [pc, #376]	; (404e60 <_svfprintf_r+0x568>)
  404ce6:	9326      	str	r3, [sp, #152]	; 0x98
  404ce8:	3410      	adds	r4, #16
  404cea:	2b07      	cmp	r3, #7
  404cec:	9427      	str	r4, [sp, #156]	; 0x9c
  404cee:	e888 0044 	stmia.w	r8, {r2, r6}
  404cf2:	ddf1      	ble.n	404cd8 <_svfprintf_r+0x3e0>
  404cf4:	aa25      	add	r2, sp, #148	; 0x94
  404cf6:	4659      	mov	r1, fp
  404cf8:	4638      	mov	r0, r7
  404cfa:	f002 ff4f 	bl	407b9c <__ssprint_r>
  404cfe:	2800      	cmp	r0, #0
  404d00:	f47f aecc 	bne.w	404a9c <_svfprintf_r+0x1a4>
  404d04:	3d10      	subs	r5, #16
  404d06:	2d10      	cmp	r5, #16
  404d08:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d0c:	46c8      	mov	r8, r9
  404d0e:	dce8      	bgt.n	404ce2 <_svfprintf_r+0x3ea>
  404d10:	3301      	adds	r3, #1
  404d12:	4a53      	ldr	r2, [pc, #332]	; (404e60 <_svfprintf_r+0x568>)
  404d14:	9326      	str	r3, [sp, #152]	; 0x98
  404d16:	442c      	add	r4, r5
  404d18:	2b07      	cmp	r3, #7
  404d1a:	9427      	str	r4, [sp, #156]	; 0x9c
  404d1c:	e888 0024 	stmia.w	r8, {r2, r5}
  404d20:	dd08      	ble.n	404d34 <_svfprintf_r+0x43c>
  404d22:	aa25      	add	r2, sp, #148	; 0x94
  404d24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d26:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d28:	f002 ff38 	bl	407b9c <__ssprint_r>
  404d2c:	2800      	cmp	r0, #0
  404d2e:	f47f aeb5 	bne.w	404a9c <_svfprintf_r+0x1a4>
  404d32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d34:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404d38:	9908      	ldr	r1, [sp, #32]
  404d3a:	428a      	cmp	r2, r1
  404d3c:	bfac      	ite	ge
  404d3e:	189b      	addge	r3, r3, r2
  404d40:	185b      	addlt	r3, r3, r1
  404d42:	9309      	str	r3, [sp, #36]	; 0x24
  404d44:	2c00      	cmp	r4, #0
  404d46:	f040 830d 	bne.w	405364 <_svfprintf_r+0xa6c>
  404d4a:	2300      	movs	r3, #0
  404d4c:	9326      	str	r3, [sp, #152]	; 0x98
  404d4e:	46c8      	mov	r8, r9
  404d50:	e5f9      	b.n	404946 <_svfprintf_r+0x4e>
  404d52:	9311      	str	r3, [sp, #68]	; 0x44
  404d54:	f01b 0320 	ands.w	r3, fp, #32
  404d58:	f040 81e3 	bne.w	405122 <_svfprintf_r+0x82a>
  404d5c:	f01b 0210 	ands.w	r2, fp, #16
  404d60:	f040 842e 	bne.w	4055c0 <_svfprintf_r+0xcc8>
  404d64:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  404d68:	f000 842a 	beq.w	4055c0 <_svfprintf_r+0xcc8>
  404d6c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404d6e:	4613      	mov	r3, r2
  404d70:	460a      	mov	r2, r1
  404d72:	3204      	adds	r2, #4
  404d74:	880c      	ldrh	r4, [r1, #0]
  404d76:	920f      	str	r2, [sp, #60]	; 0x3c
  404d78:	2500      	movs	r5, #0
  404d7a:	e6b0      	b.n	404ade <_svfprintf_r+0x1e6>
  404d7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404d7e:	9311      	str	r3, [sp, #68]	; 0x44
  404d80:	6816      	ldr	r6, [r2, #0]
  404d82:	2400      	movs	r4, #0
  404d84:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  404d88:	1d15      	adds	r5, r2, #4
  404d8a:	2e00      	cmp	r6, #0
  404d8c:	f000 86a7 	beq.w	405ade <_svfprintf_r+0x11e6>
  404d90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404d92:	1c53      	adds	r3, r2, #1
  404d94:	f000 8609 	beq.w	4059aa <_svfprintf_r+0x10b2>
  404d98:	4621      	mov	r1, r4
  404d9a:	4630      	mov	r0, r6
  404d9c:	f002 fa88 	bl	4072b0 <memchr>
  404da0:	2800      	cmp	r0, #0
  404da2:	f000 86e1 	beq.w	405b68 <_svfprintf_r+0x1270>
  404da6:	1b83      	subs	r3, r0, r6
  404da8:	930e      	str	r3, [sp, #56]	; 0x38
  404daa:	940a      	str	r4, [sp, #40]	; 0x28
  404dac:	950f      	str	r5, [sp, #60]	; 0x3c
  404dae:	f8cd b01c 	str.w	fp, [sp, #28]
  404db2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404db6:	9308      	str	r3, [sp, #32]
  404db8:	9412      	str	r4, [sp, #72]	; 0x48
  404dba:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404dbe:	e6b3      	b.n	404b28 <_svfprintf_r+0x230>
  404dc0:	f89a 3000 	ldrb.w	r3, [sl]
  404dc4:	2201      	movs	r2, #1
  404dc6:	212b      	movs	r1, #43	; 0x2b
  404dc8:	e5ee      	b.n	4049a8 <_svfprintf_r+0xb0>
  404dca:	f04b 0b20 	orr.w	fp, fp, #32
  404dce:	f89a 3000 	ldrb.w	r3, [sl]
  404dd2:	e5e9      	b.n	4049a8 <_svfprintf_r+0xb0>
  404dd4:	9311      	str	r3, [sp, #68]	; 0x44
  404dd6:	2a00      	cmp	r2, #0
  404dd8:	f040 8795 	bne.w	405d06 <_svfprintf_r+0x140e>
  404ddc:	4b22      	ldr	r3, [pc, #136]	; (404e68 <_svfprintf_r+0x570>)
  404dde:	9318      	str	r3, [sp, #96]	; 0x60
  404de0:	f01b 0f20 	tst.w	fp, #32
  404de4:	f040 8111 	bne.w	40500a <_svfprintf_r+0x712>
  404de8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404dea:	f01b 0f10 	tst.w	fp, #16
  404dee:	4613      	mov	r3, r2
  404df0:	f040 83e1 	bne.w	4055b6 <_svfprintf_r+0xcbe>
  404df4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404df8:	f000 83dd 	beq.w	4055b6 <_svfprintf_r+0xcbe>
  404dfc:	3304      	adds	r3, #4
  404dfe:	8814      	ldrh	r4, [r2, #0]
  404e00:	930f      	str	r3, [sp, #60]	; 0x3c
  404e02:	2500      	movs	r5, #0
  404e04:	f01b 0f01 	tst.w	fp, #1
  404e08:	f000 810c 	beq.w	405024 <_svfprintf_r+0x72c>
  404e0c:	ea54 0305 	orrs.w	r3, r4, r5
  404e10:	f000 8108 	beq.w	405024 <_svfprintf_r+0x72c>
  404e14:	2330      	movs	r3, #48	; 0x30
  404e16:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404e1a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404e1e:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  404e22:	f04b 0b02 	orr.w	fp, fp, #2
  404e26:	2302      	movs	r3, #2
  404e28:	e659      	b.n	404ade <_svfprintf_r+0x1e6>
  404e2a:	f89a 3000 	ldrb.w	r3, [sl]
  404e2e:	2900      	cmp	r1, #0
  404e30:	f47f adba 	bne.w	4049a8 <_svfprintf_r+0xb0>
  404e34:	2201      	movs	r2, #1
  404e36:	2120      	movs	r1, #32
  404e38:	e5b6      	b.n	4049a8 <_svfprintf_r+0xb0>
  404e3a:	f04b 0b01 	orr.w	fp, fp, #1
  404e3e:	f89a 3000 	ldrb.w	r3, [sl]
  404e42:	e5b1      	b.n	4049a8 <_svfprintf_r+0xb0>
  404e44:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  404e46:	6823      	ldr	r3, [r4, #0]
  404e48:	930d      	str	r3, [sp, #52]	; 0x34
  404e4a:	4618      	mov	r0, r3
  404e4c:	2800      	cmp	r0, #0
  404e4e:	4623      	mov	r3, r4
  404e50:	f103 0304 	add.w	r3, r3, #4
  404e54:	f6ff ae0a 	blt.w	404a6c <_svfprintf_r+0x174>
  404e58:	930f      	str	r3, [sp, #60]	; 0x3c
  404e5a:	f89a 3000 	ldrb.w	r3, [sl]
  404e5e:	e5a3      	b.n	4049a8 <_svfprintf_r+0xb0>
  404e60:	004090b4 	.word	0x004090b4
  404e64:	004090c4 	.word	0x004090c4
  404e68:	00409094 	.word	0x00409094
  404e6c:	f04b 0b10 	orr.w	fp, fp, #16
  404e70:	f01b 0f20 	tst.w	fp, #32
  404e74:	9311      	str	r3, [sp, #68]	; 0x44
  404e76:	f43f ae23 	beq.w	404ac0 <_svfprintf_r+0x1c8>
  404e7a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404e7c:	3507      	adds	r5, #7
  404e7e:	f025 0307 	bic.w	r3, r5, #7
  404e82:	f103 0208 	add.w	r2, r3, #8
  404e86:	e9d3 4500 	ldrd	r4, r5, [r3]
  404e8a:	920f      	str	r2, [sp, #60]	; 0x3c
  404e8c:	2301      	movs	r3, #1
  404e8e:	e626      	b.n	404ade <_svfprintf_r+0x1e6>
  404e90:	f89a 3000 	ldrb.w	r3, [sl]
  404e94:	2b2a      	cmp	r3, #42	; 0x2a
  404e96:	f10a 0401 	add.w	r4, sl, #1
  404e9a:	f000 8727 	beq.w	405cec <_svfprintf_r+0x13f4>
  404e9e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404ea2:	2809      	cmp	r0, #9
  404ea4:	46a2      	mov	sl, r4
  404ea6:	f200 86ad 	bhi.w	405c04 <_svfprintf_r+0x130c>
  404eaa:	2300      	movs	r3, #0
  404eac:	461c      	mov	r4, r3
  404eae:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404eb2:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404eb6:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404eba:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404ebe:	2809      	cmp	r0, #9
  404ec0:	d9f5      	bls.n	404eae <_svfprintf_r+0x5b6>
  404ec2:	940a      	str	r4, [sp, #40]	; 0x28
  404ec4:	e572      	b.n	4049ac <_svfprintf_r+0xb4>
  404ec6:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404eca:	f89a 3000 	ldrb.w	r3, [sl]
  404ece:	e56b      	b.n	4049a8 <_svfprintf_r+0xb0>
  404ed0:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404ed4:	f89a 3000 	ldrb.w	r3, [sl]
  404ed8:	e566      	b.n	4049a8 <_svfprintf_r+0xb0>
  404eda:	f89a 3000 	ldrb.w	r3, [sl]
  404ede:	2b6c      	cmp	r3, #108	; 0x6c
  404ee0:	bf03      	ittte	eq
  404ee2:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  404ee6:	f04b 0b20 	orreq.w	fp, fp, #32
  404eea:	f10a 0a01 	addeq.w	sl, sl, #1
  404eee:	f04b 0b10 	orrne.w	fp, fp, #16
  404ef2:	e559      	b.n	4049a8 <_svfprintf_r+0xb0>
  404ef4:	2a00      	cmp	r2, #0
  404ef6:	f040 8711 	bne.w	405d1c <_svfprintf_r+0x1424>
  404efa:	f01b 0f20 	tst.w	fp, #32
  404efe:	f040 84f9 	bne.w	4058f4 <_svfprintf_r+0xffc>
  404f02:	f01b 0f10 	tst.w	fp, #16
  404f06:	f040 84ac 	bne.w	405862 <_svfprintf_r+0xf6a>
  404f0a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404f0e:	f000 84a8 	beq.w	405862 <_svfprintf_r+0xf6a>
  404f12:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404f14:	6813      	ldr	r3, [r2, #0]
  404f16:	3204      	adds	r2, #4
  404f18:	920f      	str	r2, [sp, #60]	; 0x3c
  404f1a:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404f1e:	801a      	strh	r2, [r3, #0]
  404f20:	e511      	b.n	404946 <_svfprintf_r+0x4e>
  404f22:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404f24:	4bb3      	ldr	r3, [pc, #716]	; (4051f4 <_svfprintf_r+0x8fc>)
  404f26:	680c      	ldr	r4, [r1, #0]
  404f28:	9318      	str	r3, [sp, #96]	; 0x60
  404f2a:	2230      	movs	r2, #48	; 0x30
  404f2c:	2378      	movs	r3, #120	; 0x78
  404f2e:	3104      	adds	r1, #4
  404f30:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  404f34:	9311      	str	r3, [sp, #68]	; 0x44
  404f36:	f04b 0b02 	orr.w	fp, fp, #2
  404f3a:	910f      	str	r1, [sp, #60]	; 0x3c
  404f3c:	2500      	movs	r5, #0
  404f3e:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  404f42:	2302      	movs	r3, #2
  404f44:	e5cb      	b.n	404ade <_svfprintf_r+0x1e6>
  404f46:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404f48:	9311      	str	r3, [sp, #68]	; 0x44
  404f4a:	680a      	ldr	r2, [r1, #0]
  404f4c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404f50:	2300      	movs	r3, #0
  404f52:	460a      	mov	r2, r1
  404f54:	461f      	mov	r7, r3
  404f56:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404f5a:	3204      	adds	r2, #4
  404f5c:	2301      	movs	r3, #1
  404f5e:	9308      	str	r3, [sp, #32]
  404f60:	f8cd b01c 	str.w	fp, [sp, #28]
  404f64:	970a      	str	r7, [sp, #40]	; 0x28
  404f66:	9712      	str	r7, [sp, #72]	; 0x48
  404f68:	920f      	str	r2, [sp, #60]	; 0x3c
  404f6a:	930e      	str	r3, [sp, #56]	; 0x38
  404f6c:	ae28      	add	r6, sp, #160	; 0xa0
  404f6e:	e5df      	b.n	404b30 <_svfprintf_r+0x238>
  404f70:	9311      	str	r3, [sp, #68]	; 0x44
  404f72:	2a00      	cmp	r2, #0
  404f74:	f040 86ea 	bne.w	405d4c <_svfprintf_r+0x1454>
  404f78:	f01b 0f20 	tst.w	fp, #32
  404f7c:	d15d      	bne.n	40503a <_svfprintf_r+0x742>
  404f7e:	f01b 0f10 	tst.w	fp, #16
  404f82:	f040 8308 	bne.w	405596 <_svfprintf_r+0xc9e>
  404f86:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404f8a:	f000 8304 	beq.w	405596 <_svfprintf_r+0xc9e>
  404f8e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404f90:	f9b1 4000 	ldrsh.w	r4, [r1]
  404f94:	3104      	adds	r1, #4
  404f96:	17e5      	asrs	r5, r4, #31
  404f98:	4622      	mov	r2, r4
  404f9a:	462b      	mov	r3, r5
  404f9c:	910f      	str	r1, [sp, #60]	; 0x3c
  404f9e:	2a00      	cmp	r2, #0
  404fa0:	f173 0300 	sbcs.w	r3, r3, #0
  404fa4:	db58      	blt.n	405058 <_svfprintf_r+0x760>
  404fa6:	990a      	ldr	r1, [sp, #40]	; 0x28
  404fa8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404fac:	1c4a      	adds	r2, r1, #1
  404fae:	f04f 0301 	mov.w	r3, #1
  404fb2:	f47f ad9b 	bne.w	404aec <_svfprintf_r+0x1f4>
  404fb6:	ea54 0205 	orrs.w	r2, r4, r5
  404fba:	f000 81df 	beq.w	40537c <_svfprintf_r+0xa84>
  404fbe:	f8cd b01c 	str.w	fp, [sp, #28]
  404fc2:	2b01      	cmp	r3, #1
  404fc4:	f000 827b 	beq.w	4054be <_svfprintf_r+0xbc6>
  404fc8:	2b02      	cmp	r3, #2
  404fca:	f040 8206 	bne.w	4053da <_svfprintf_r+0xae2>
  404fce:	9818      	ldr	r0, [sp, #96]	; 0x60
  404fd0:	464e      	mov	r6, r9
  404fd2:	0923      	lsrs	r3, r4, #4
  404fd4:	f004 010f 	and.w	r1, r4, #15
  404fd8:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404fdc:	092a      	lsrs	r2, r5, #4
  404fde:	461c      	mov	r4, r3
  404fe0:	4615      	mov	r5, r2
  404fe2:	5c43      	ldrb	r3, [r0, r1]
  404fe4:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404fe8:	ea54 0305 	orrs.w	r3, r4, r5
  404fec:	d1f1      	bne.n	404fd2 <_svfprintf_r+0x6da>
  404fee:	eba9 0306 	sub.w	r3, r9, r6
  404ff2:	930e      	str	r3, [sp, #56]	; 0x38
  404ff4:	e590      	b.n	404b18 <_svfprintf_r+0x220>
  404ff6:	9311      	str	r3, [sp, #68]	; 0x44
  404ff8:	2a00      	cmp	r2, #0
  404ffa:	f040 86a3 	bne.w	405d44 <_svfprintf_r+0x144c>
  404ffe:	4b7e      	ldr	r3, [pc, #504]	; (4051f8 <_svfprintf_r+0x900>)
  405000:	9318      	str	r3, [sp, #96]	; 0x60
  405002:	f01b 0f20 	tst.w	fp, #32
  405006:	f43f aeef 	beq.w	404de8 <_svfprintf_r+0x4f0>
  40500a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40500c:	3507      	adds	r5, #7
  40500e:	f025 0307 	bic.w	r3, r5, #7
  405012:	f103 0208 	add.w	r2, r3, #8
  405016:	f01b 0f01 	tst.w	fp, #1
  40501a:	920f      	str	r2, [sp, #60]	; 0x3c
  40501c:	e9d3 4500 	ldrd	r4, r5, [r3]
  405020:	f47f aef4 	bne.w	404e0c <_svfprintf_r+0x514>
  405024:	2302      	movs	r3, #2
  405026:	e55a      	b.n	404ade <_svfprintf_r+0x1e6>
  405028:	9311      	str	r3, [sp, #68]	; 0x44
  40502a:	2a00      	cmp	r2, #0
  40502c:	f040 8686 	bne.w	405d3c <_svfprintf_r+0x1444>
  405030:	f04b 0b10 	orr.w	fp, fp, #16
  405034:	f01b 0f20 	tst.w	fp, #32
  405038:	d0a1      	beq.n	404f7e <_svfprintf_r+0x686>
  40503a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40503c:	3507      	adds	r5, #7
  40503e:	f025 0507 	bic.w	r5, r5, #7
  405042:	e9d5 2300 	ldrd	r2, r3, [r5]
  405046:	2a00      	cmp	r2, #0
  405048:	f105 0108 	add.w	r1, r5, #8
  40504c:	461d      	mov	r5, r3
  40504e:	f173 0300 	sbcs.w	r3, r3, #0
  405052:	910f      	str	r1, [sp, #60]	; 0x3c
  405054:	4614      	mov	r4, r2
  405056:	daa6      	bge.n	404fa6 <_svfprintf_r+0x6ae>
  405058:	272d      	movs	r7, #45	; 0x2d
  40505a:	4264      	negs	r4, r4
  40505c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405060:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405064:	2301      	movs	r3, #1
  405066:	e53d      	b.n	404ae4 <_svfprintf_r+0x1ec>
  405068:	9311      	str	r3, [sp, #68]	; 0x44
  40506a:	2a00      	cmp	r2, #0
  40506c:	f040 8662 	bne.w	405d34 <_svfprintf_r+0x143c>
  405070:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405072:	3507      	adds	r5, #7
  405074:	f025 0307 	bic.w	r3, r5, #7
  405078:	f103 0208 	add.w	r2, r3, #8
  40507c:	920f      	str	r2, [sp, #60]	; 0x3c
  40507e:	681a      	ldr	r2, [r3, #0]
  405080:	9215      	str	r2, [sp, #84]	; 0x54
  405082:	685b      	ldr	r3, [r3, #4]
  405084:	9314      	str	r3, [sp, #80]	; 0x50
  405086:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405088:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40508a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40508e:	4628      	mov	r0, r5
  405090:	4621      	mov	r1, r4
  405092:	f04f 32ff 	mov.w	r2, #4294967295
  405096:	4b59      	ldr	r3, [pc, #356]	; (4051fc <_svfprintf_r+0x904>)
  405098:	f003 fa7c 	bl	408594 <__aeabi_dcmpun>
  40509c:	2800      	cmp	r0, #0
  40509e:	f040 834a 	bne.w	405736 <_svfprintf_r+0xe3e>
  4050a2:	4628      	mov	r0, r5
  4050a4:	4621      	mov	r1, r4
  4050a6:	f04f 32ff 	mov.w	r2, #4294967295
  4050aa:	4b54      	ldr	r3, [pc, #336]	; (4051fc <_svfprintf_r+0x904>)
  4050ac:	f003 fa54 	bl	408558 <__aeabi_dcmple>
  4050b0:	2800      	cmp	r0, #0
  4050b2:	f040 8340 	bne.w	405736 <_svfprintf_r+0xe3e>
  4050b6:	a815      	add	r0, sp, #84	; 0x54
  4050b8:	c80d      	ldmia	r0, {r0, r2, r3}
  4050ba:	9914      	ldr	r1, [sp, #80]	; 0x50
  4050bc:	f003 fa42 	bl	408544 <__aeabi_dcmplt>
  4050c0:	2800      	cmp	r0, #0
  4050c2:	f040 8530 	bne.w	405b26 <_svfprintf_r+0x122e>
  4050c6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4050ca:	4e4d      	ldr	r6, [pc, #308]	; (405200 <_svfprintf_r+0x908>)
  4050cc:	4b4d      	ldr	r3, [pc, #308]	; (405204 <_svfprintf_r+0x90c>)
  4050ce:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4050d2:	9007      	str	r0, [sp, #28]
  4050d4:	9811      	ldr	r0, [sp, #68]	; 0x44
  4050d6:	2203      	movs	r2, #3
  4050d8:	2100      	movs	r1, #0
  4050da:	9208      	str	r2, [sp, #32]
  4050dc:	910a      	str	r1, [sp, #40]	; 0x28
  4050de:	2847      	cmp	r0, #71	; 0x47
  4050e0:	bfd8      	it	le
  4050e2:	461e      	movle	r6, r3
  4050e4:	920e      	str	r2, [sp, #56]	; 0x38
  4050e6:	9112      	str	r1, [sp, #72]	; 0x48
  4050e8:	e51e      	b.n	404b28 <_svfprintf_r+0x230>
  4050ea:	f04b 0b08 	orr.w	fp, fp, #8
  4050ee:	f89a 3000 	ldrb.w	r3, [sl]
  4050f2:	e459      	b.n	4049a8 <_svfprintf_r+0xb0>
  4050f4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4050f8:	2300      	movs	r3, #0
  4050fa:	461c      	mov	r4, r3
  4050fc:	f81a 3b01 	ldrb.w	r3, [sl], #1
  405100:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405104:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  405108:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40510c:	2809      	cmp	r0, #9
  40510e:	d9f5      	bls.n	4050fc <_svfprintf_r+0x804>
  405110:	940d      	str	r4, [sp, #52]	; 0x34
  405112:	e44b      	b.n	4049ac <_svfprintf_r+0xb4>
  405114:	f04b 0b10 	orr.w	fp, fp, #16
  405118:	9311      	str	r3, [sp, #68]	; 0x44
  40511a:	f01b 0320 	ands.w	r3, fp, #32
  40511e:	f43f ae1d 	beq.w	404d5c <_svfprintf_r+0x464>
  405122:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405124:	3507      	adds	r5, #7
  405126:	f025 0307 	bic.w	r3, r5, #7
  40512a:	f103 0208 	add.w	r2, r3, #8
  40512e:	e9d3 4500 	ldrd	r4, r5, [r3]
  405132:	920f      	str	r2, [sp, #60]	; 0x3c
  405134:	2300      	movs	r3, #0
  405136:	e4d2      	b.n	404ade <_svfprintf_r+0x1e6>
  405138:	9311      	str	r3, [sp, #68]	; 0x44
  40513a:	2a00      	cmp	r2, #0
  40513c:	f040 85e7 	bne.w	405d0e <_svfprintf_r+0x1416>
  405140:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405142:	2a00      	cmp	r2, #0
  405144:	f43f aca3 	beq.w	404a8e <_svfprintf_r+0x196>
  405148:	2300      	movs	r3, #0
  40514a:	2101      	movs	r1, #1
  40514c:	461f      	mov	r7, r3
  40514e:	9108      	str	r1, [sp, #32]
  405150:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  405154:	f8cd b01c 	str.w	fp, [sp, #28]
  405158:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40515c:	930a      	str	r3, [sp, #40]	; 0x28
  40515e:	9312      	str	r3, [sp, #72]	; 0x48
  405160:	910e      	str	r1, [sp, #56]	; 0x38
  405162:	ae28      	add	r6, sp, #160	; 0xa0
  405164:	e4e4      	b.n	404b30 <_svfprintf_r+0x238>
  405166:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405168:	e534      	b.n	404bd4 <_svfprintf_r+0x2dc>
  40516a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40516c:	2b65      	cmp	r3, #101	; 0x65
  40516e:	f340 80a7 	ble.w	4052c0 <_svfprintf_r+0x9c8>
  405172:	a815      	add	r0, sp, #84	; 0x54
  405174:	c80d      	ldmia	r0, {r0, r2, r3}
  405176:	9914      	ldr	r1, [sp, #80]	; 0x50
  405178:	f003 f9da 	bl	408530 <__aeabi_dcmpeq>
  40517c:	2800      	cmp	r0, #0
  40517e:	f000 8150 	beq.w	405422 <_svfprintf_r+0xb2a>
  405182:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405184:	4a20      	ldr	r2, [pc, #128]	; (405208 <_svfprintf_r+0x910>)
  405186:	f8c8 2000 	str.w	r2, [r8]
  40518a:	3301      	adds	r3, #1
  40518c:	3401      	adds	r4, #1
  40518e:	2201      	movs	r2, #1
  405190:	2b07      	cmp	r3, #7
  405192:	9427      	str	r4, [sp, #156]	; 0x9c
  405194:	9326      	str	r3, [sp, #152]	; 0x98
  405196:	f8c8 2004 	str.w	r2, [r8, #4]
  40519a:	f300 836a 	bgt.w	405872 <_svfprintf_r+0xf7a>
  40519e:	f108 0808 	add.w	r8, r8, #8
  4051a2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4051a4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4051a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4051a8:	4293      	cmp	r3, r2
  4051aa:	db03      	blt.n	4051b4 <_svfprintf_r+0x8bc>
  4051ac:	9b07      	ldr	r3, [sp, #28]
  4051ae:	07dd      	lsls	r5, r3, #31
  4051b0:	f57f ad82 	bpl.w	404cb8 <_svfprintf_r+0x3c0>
  4051b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4051b6:	9919      	ldr	r1, [sp, #100]	; 0x64
  4051b8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4051ba:	f8c8 2000 	str.w	r2, [r8]
  4051be:	3301      	adds	r3, #1
  4051c0:	440c      	add	r4, r1
  4051c2:	2b07      	cmp	r3, #7
  4051c4:	f8c8 1004 	str.w	r1, [r8, #4]
  4051c8:	9427      	str	r4, [sp, #156]	; 0x9c
  4051ca:	9326      	str	r3, [sp, #152]	; 0x98
  4051cc:	f300 839e 	bgt.w	40590c <_svfprintf_r+0x1014>
  4051d0:	f108 0808 	add.w	r8, r8, #8
  4051d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4051d6:	1e5e      	subs	r6, r3, #1
  4051d8:	2e00      	cmp	r6, #0
  4051da:	f77f ad6d 	ble.w	404cb8 <_svfprintf_r+0x3c0>
  4051de:	2e10      	cmp	r6, #16
  4051e0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4051e2:	4d0a      	ldr	r5, [pc, #40]	; (40520c <_svfprintf_r+0x914>)
  4051e4:	f340 81f5 	ble.w	4055d2 <_svfprintf_r+0xcda>
  4051e8:	4622      	mov	r2, r4
  4051ea:	2710      	movs	r7, #16
  4051ec:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4051f0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4051f2:	e013      	b.n	40521c <_svfprintf_r+0x924>
  4051f4:	00409094 	.word	0x00409094
  4051f8:	00409080 	.word	0x00409080
  4051fc:	7fefffff 	.word	0x7fefffff
  405200:	00409074 	.word	0x00409074
  405204:	00409070 	.word	0x00409070
  405208:	004090b0 	.word	0x004090b0
  40520c:	004090c4 	.word	0x004090c4
  405210:	f108 0808 	add.w	r8, r8, #8
  405214:	3e10      	subs	r6, #16
  405216:	2e10      	cmp	r6, #16
  405218:	f340 81da 	ble.w	4055d0 <_svfprintf_r+0xcd8>
  40521c:	3301      	adds	r3, #1
  40521e:	3210      	adds	r2, #16
  405220:	2b07      	cmp	r3, #7
  405222:	9227      	str	r2, [sp, #156]	; 0x9c
  405224:	9326      	str	r3, [sp, #152]	; 0x98
  405226:	e888 00a0 	stmia.w	r8, {r5, r7}
  40522a:	ddf1      	ble.n	405210 <_svfprintf_r+0x918>
  40522c:	aa25      	add	r2, sp, #148	; 0x94
  40522e:	4621      	mov	r1, r4
  405230:	4658      	mov	r0, fp
  405232:	f002 fcb3 	bl	407b9c <__ssprint_r>
  405236:	2800      	cmp	r0, #0
  405238:	f47f ac30 	bne.w	404a9c <_svfprintf_r+0x1a4>
  40523c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40523e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405240:	46c8      	mov	r8, r9
  405242:	e7e7      	b.n	405214 <_svfprintf_r+0x91c>
  405244:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405246:	9a08      	ldr	r2, [sp, #32]
  405248:	1a9f      	subs	r7, r3, r2
  40524a:	2f00      	cmp	r7, #0
  40524c:	f77f ace5 	ble.w	404c1a <_svfprintf_r+0x322>
  405250:	2f10      	cmp	r7, #16
  405252:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405254:	4db6      	ldr	r5, [pc, #728]	; (405530 <_svfprintf_r+0xc38>)
  405256:	dd27      	ble.n	4052a8 <_svfprintf_r+0x9b0>
  405258:	4642      	mov	r2, r8
  40525a:	4621      	mov	r1, r4
  40525c:	46b0      	mov	r8, r6
  40525e:	f04f 0b10 	mov.w	fp, #16
  405262:	462e      	mov	r6, r5
  405264:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405266:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405268:	e004      	b.n	405274 <_svfprintf_r+0x97c>
  40526a:	3f10      	subs	r7, #16
  40526c:	2f10      	cmp	r7, #16
  40526e:	f102 0208 	add.w	r2, r2, #8
  405272:	dd15      	ble.n	4052a0 <_svfprintf_r+0x9a8>
  405274:	3301      	adds	r3, #1
  405276:	3110      	adds	r1, #16
  405278:	2b07      	cmp	r3, #7
  40527a:	9127      	str	r1, [sp, #156]	; 0x9c
  40527c:	9326      	str	r3, [sp, #152]	; 0x98
  40527e:	e882 0840 	stmia.w	r2, {r6, fp}
  405282:	ddf2      	ble.n	40526a <_svfprintf_r+0x972>
  405284:	aa25      	add	r2, sp, #148	; 0x94
  405286:	4629      	mov	r1, r5
  405288:	4620      	mov	r0, r4
  40528a:	f002 fc87 	bl	407b9c <__ssprint_r>
  40528e:	2800      	cmp	r0, #0
  405290:	f47f ac04 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405294:	3f10      	subs	r7, #16
  405296:	2f10      	cmp	r7, #16
  405298:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40529a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40529c:	464a      	mov	r2, r9
  40529e:	dce9      	bgt.n	405274 <_svfprintf_r+0x97c>
  4052a0:	4635      	mov	r5, r6
  4052a2:	460c      	mov	r4, r1
  4052a4:	4646      	mov	r6, r8
  4052a6:	4690      	mov	r8, r2
  4052a8:	3301      	adds	r3, #1
  4052aa:	443c      	add	r4, r7
  4052ac:	2b07      	cmp	r3, #7
  4052ae:	9427      	str	r4, [sp, #156]	; 0x9c
  4052b0:	9326      	str	r3, [sp, #152]	; 0x98
  4052b2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4052b6:	f300 8232 	bgt.w	40571e <_svfprintf_r+0xe26>
  4052ba:	f108 0808 	add.w	r8, r8, #8
  4052be:	e4ac      	b.n	404c1a <_svfprintf_r+0x322>
  4052c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4052c2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4052c4:	2b01      	cmp	r3, #1
  4052c6:	f340 81fe 	ble.w	4056c6 <_svfprintf_r+0xdce>
  4052ca:	3701      	adds	r7, #1
  4052cc:	3401      	adds	r4, #1
  4052ce:	2301      	movs	r3, #1
  4052d0:	2f07      	cmp	r7, #7
  4052d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4052d4:	9726      	str	r7, [sp, #152]	; 0x98
  4052d6:	f8c8 6000 	str.w	r6, [r8]
  4052da:	f8c8 3004 	str.w	r3, [r8, #4]
  4052de:	f300 8203 	bgt.w	4056e8 <_svfprintf_r+0xdf0>
  4052e2:	f108 0808 	add.w	r8, r8, #8
  4052e6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4052e8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4052ea:	f8c8 3000 	str.w	r3, [r8]
  4052ee:	3701      	adds	r7, #1
  4052f0:	4414      	add	r4, r2
  4052f2:	2f07      	cmp	r7, #7
  4052f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4052f6:	9726      	str	r7, [sp, #152]	; 0x98
  4052f8:	f8c8 2004 	str.w	r2, [r8, #4]
  4052fc:	f300 8200 	bgt.w	405700 <_svfprintf_r+0xe08>
  405300:	f108 0808 	add.w	r8, r8, #8
  405304:	a815      	add	r0, sp, #84	; 0x54
  405306:	c80d      	ldmia	r0, {r0, r2, r3}
  405308:	9914      	ldr	r1, [sp, #80]	; 0x50
  40530a:	f003 f911 	bl	408530 <__aeabi_dcmpeq>
  40530e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405310:	2800      	cmp	r0, #0
  405312:	f040 8101 	bne.w	405518 <_svfprintf_r+0xc20>
  405316:	3b01      	subs	r3, #1
  405318:	3701      	adds	r7, #1
  40531a:	3601      	adds	r6, #1
  40531c:	441c      	add	r4, r3
  40531e:	2f07      	cmp	r7, #7
  405320:	9726      	str	r7, [sp, #152]	; 0x98
  405322:	9427      	str	r4, [sp, #156]	; 0x9c
  405324:	f8c8 6000 	str.w	r6, [r8]
  405328:	f8c8 3004 	str.w	r3, [r8, #4]
  40532c:	f300 8127 	bgt.w	40557e <_svfprintf_r+0xc86>
  405330:	f108 0808 	add.w	r8, r8, #8
  405334:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  405336:	f8c8 2004 	str.w	r2, [r8, #4]
  40533a:	3701      	adds	r7, #1
  40533c:	4414      	add	r4, r2
  40533e:	ab21      	add	r3, sp, #132	; 0x84
  405340:	2f07      	cmp	r7, #7
  405342:	9427      	str	r4, [sp, #156]	; 0x9c
  405344:	9726      	str	r7, [sp, #152]	; 0x98
  405346:	f8c8 3000 	str.w	r3, [r8]
  40534a:	f77f acb3 	ble.w	404cb4 <_svfprintf_r+0x3bc>
  40534e:	aa25      	add	r2, sp, #148	; 0x94
  405350:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405352:	980c      	ldr	r0, [sp, #48]	; 0x30
  405354:	f002 fc22 	bl	407b9c <__ssprint_r>
  405358:	2800      	cmp	r0, #0
  40535a:	f47f ab9f 	bne.w	404a9c <_svfprintf_r+0x1a4>
  40535e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405360:	46c8      	mov	r8, r9
  405362:	e4a9      	b.n	404cb8 <_svfprintf_r+0x3c0>
  405364:	aa25      	add	r2, sp, #148	; 0x94
  405366:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405368:	980c      	ldr	r0, [sp, #48]	; 0x30
  40536a:	f002 fc17 	bl	407b9c <__ssprint_r>
  40536e:	2800      	cmp	r0, #0
  405370:	f43f aceb 	beq.w	404d4a <_svfprintf_r+0x452>
  405374:	f7ff bb92 	b.w	404a9c <_svfprintf_r+0x1a4>
  405378:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40537c:	2b01      	cmp	r3, #1
  40537e:	f000 8134 	beq.w	4055ea <_svfprintf_r+0xcf2>
  405382:	2b02      	cmp	r3, #2
  405384:	d125      	bne.n	4053d2 <_svfprintf_r+0xada>
  405386:	f8cd b01c 	str.w	fp, [sp, #28]
  40538a:	2400      	movs	r4, #0
  40538c:	2500      	movs	r5, #0
  40538e:	e61e      	b.n	404fce <_svfprintf_r+0x6d6>
  405390:	aa25      	add	r2, sp, #148	; 0x94
  405392:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405394:	980c      	ldr	r0, [sp, #48]	; 0x30
  405396:	f002 fc01 	bl	407b9c <__ssprint_r>
  40539a:	2800      	cmp	r0, #0
  40539c:	f47f ab7e 	bne.w	404a9c <_svfprintf_r+0x1a4>
  4053a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4053a2:	46c8      	mov	r8, r9
  4053a4:	e475      	b.n	404c92 <_svfprintf_r+0x39a>
  4053a6:	aa25      	add	r2, sp, #148	; 0x94
  4053a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4053aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4053ac:	f002 fbf6 	bl	407b9c <__ssprint_r>
  4053b0:	2800      	cmp	r0, #0
  4053b2:	f47f ab73 	bne.w	404a9c <_svfprintf_r+0x1a4>
  4053b6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4053b8:	46c8      	mov	r8, r9
  4053ba:	e41b      	b.n	404bf4 <_svfprintf_r+0x2fc>
  4053bc:	aa25      	add	r2, sp, #148	; 0x94
  4053be:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4053c0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4053c2:	f002 fbeb 	bl	407b9c <__ssprint_r>
  4053c6:	2800      	cmp	r0, #0
  4053c8:	f47f ab68 	bne.w	404a9c <_svfprintf_r+0x1a4>
  4053cc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4053ce:	46c8      	mov	r8, r9
  4053d0:	e420      	b.n	404c14 <_svfprintf_r+0x31c>
  4053d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4053d6:	2400      	movs	r4, #0
  4053d8:	2500      	movs	r5, #0
  4053da:	4649      	mov	r1, r9
  4053dc:	e000      	b.n	4053e0 <_svfprintf_r+0xae8>
  4053de:	4631      	mov	r1, r6
  4053e0:	08e2      	lsrs	r2, r4, #3
  4053e2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4053e6:	08e8      	lsrs	r0, r5, #3
  4053e8:	f004 0307 	and.w	r3, r4, #7
  4053ec:	4605      	mov	r5, r0
  4053ee:	4614      	mov	r4, r2
  4053f0:	3330      	adds	r3, #48	; 0x30
  4053f2:	ea54 0205 	orrs.w	r2, r4, r5
  4053f6:	f801 3c01 	strb.w	r3, [r1, #-1]
  4053fa:	f101 36ff 	add.w	r6, r1, #4294967295
  4053fe:	d1ee      	bne.n	4053de <_svfprintf_r+0xae6>
  405400:	9a07      	ldr	r2, [sp, #28]
  405402:	07d2      	lsls	r2, r2, #31
  405404:	f57f adf3 	bpl.w	404fee <_svfprintf_r+0x6f6>
  405408:	2b30      	cmp	r3, #48	; 0x30
  40540a:	f43f adf0 	beq.w	404fee <_svfprintf_r+0x6f6>
  40540e:	3902      	subs	r1, #2
  405410:	2330      	movs	r3, #48	; 0x30
  405412:	f806 3c01 	strb.w	r3, [r6, #-1]
  405416:	eba9 0301 	sub.w	r3, r9, r1
  40541a:	930e      	str	r3, [sp, #56]	; 0x38
  40541c:	460e      	mov	r6, r1
  40541e:	f7ff bb7b 	b.w	404b18 <_svfprintf_r+0x220>
  405422:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405424:	2900      	cmp	r1, #0
  405426:	f340 822e 	ble.w	405886 <_svfprintf_r+0xf8e>
  40542a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40542c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40542e:	4293      	cmp	r3, r2
  405430:	bfa8      	it	ge
  405432:	4613      	movge	r3, r2
  405434:	2b00      	cmp	r3, #0
  405436:	461f      	mov	r7, r3
  405438:	dd0d      	ble.n	405456 <_svfprintf_r+0xb5e>
  40543a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40543c:	f8c8 6000 	str.w	r6, [r8]
  405440:	3301      	adds	r3, #1
  405442:	443c      	add	r4, r7
  405444:	2b07      	cmp	r3, #7
  405446:	9427      	str	r4, [sp, #156]	; 0x9c
  405448:	f8c8 7004 	str.w	r7, [r8, #4]
  40544c:	9326      	str	r3, [sp, #152]	; 0x98
  40544e:	f300 831f 	bgt.w	405a90 <_svfprintf_r+0x1198>
  405452:	f108 0808 	add.w	r8, r8, #8
  405456:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405458:	2f00      	cmp	r7, #0
  40545a:	bfa8      	it	ge
  40545c:	1bdb      	subge	r3, r3, r7
  40545e:	2b00      	cmp	r3, #0
  405460:	461f      	mov	r7, r3
  405462:	f340 80d6 	ble.w	405612 <_svfprintf_r+0xd1a>
  405466:	2f10      	cmp	r7, #16
  405468:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40546a:	4d31      	ldr	r5, [pc, #196]	; (405530 <_svfprintf_r+0xc38>)
  40546c:	f340 81ed 	ble.w	40584a <_svfprintf_r+0xf52>
  405470:	4642      	mov	r2, r8
  405472:	4621      	mov	r1, r4
  405474:	46b0      	mov	r8, r6
  405476:	f04f 0b10 	mov.w	fp, #16
  40547a:	462e      	mov	r6, r5
  40547c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40547e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405480:	e004      	b.n	40548c <_svfprintf_r+0xb94>
  405482:	3208      	adds	r2, #8
  405484:	3f10      	subs	r7, #16
  405486:	2f10      	cmp	r7, #16
  405488:	f340 81db 	ble.w	405842 <_svfprintf_r+0xf4a>
  40548c:	3301      	adds	r3, #1
  40548e:	3110      	adds	r1, #16
  405490:	2b07      	cmp	r3, #7
  405492:	9127      	str	r1, [sp, #156]	; 0x9c
  405494:	9326      	str	r3, [sp, #152]	; 0x98
  405496:	e882 0840 	stmia.w	r2, {r6, fp}
  40549a:	ddf2      	ble.n	405482 <_svfprintf_r+0xb8a>
  40549c:	aa25      	add	r2, sp, #148	; 0x94
  40549e:	4629      	mov	r1, r5
  4054a0:	4620      	mov	r0, r4
  4054a2:	f002 fb7b 	bl	407b9c <__ssprint_r>
  4054a6:	2800      	cmp	r0, #0
  4054a8:	f47f aaf8 	bne.w	404a9c <_svfprintf_r+0x1a4>
  4054ac:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4054ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4054b0:	464a      	mov	r2, r9
  4054b2:	e7e7      	b.n	405484 <_svfprintf_r+0xb8c>
  4054b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4054b6:	930e      	str	r3, [sp, #56]	; 0x38
  4054b8:	464e      	mov	r6, r9
  4054ba:	f7ff bb2d 	b.w	404b18 <_svfprintf_r+0x220>
  4054be:	2d00      	cmp	r5, #0
  4054c0:	bf08      	it	eq
  4054c2:	2c0a      	cmpeq	r4, #10
  4054c4:	f0c0 808f 	bcc.w	4055e6 <_svfprintf_r+0xcee>
  4054c8:	464e      	mov	r6, r9
  4054ca:	4620      	mov	r0, r4
  4054cc:	4629      	mov	r1, r5
  4054ce:	220a      	movs	r2, #10
  4054d0:	2300      	movs	r3, #0
  4054d2:	f7fe ffed 	bl	4044b0 <__aeabi_uldivmod>
  4054d6:	3230      	adds	r2, #48	; 0x30
  4054d8:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4054dc:	4620      	mov	r0, r4
  4054de:	4629      	mov	r1, r5
  4054e0:	2300      	movs	r3, #0
  4054e2:	220a      	movs	r2, #10
  4054e4:	f7fe ffe4 	bl	4044b0 <__aeabi_uldivmod>
  4054e8:	4604      	mov	r4, r0
  4054ea:	460d      	mov	r5, r1
  4054ec:	ea54 0305 	orrs.w	r3, r4, r5
  4054f0:	d1eb      	bne.n	4054ca <_svfprintf_r+0xbd2>
  4054f2:	eba9 0306 	sub.w	r3, r9, r6
  4054f6:	930e      	str	r3, [sp, #56]	; 0x38
  4054f8:	f7ff bb0e 	b.w	404b18 <_svfprintf_r+0x220>
  4054fc:	aa25      	add	r2, sp, #148	; 0x94
  4054fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405500:	980c      	ldr	r0, [sp, #48]	; 0x30
  405502:	f002 fb4b 	bl	407b9c <__ssprint_r>
  405506:	2800      	cmp	r0, #0
  405508:	f47f aac8 	bne.w	404a9c <_svfprintf_r+0x1a4>
  40550c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405510:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405512:	46c8      	mov	r8, r9
  405514:	f7ff bb5e 	b.w	404bd4 <_svfprintf_r+0x2dc>
  405518:	1e5e      	subs	r6, r3, #1
  40551a:	2e00      	cmp	r6, #0
  40551c:	f77f af0a 	ble.w	405334 <_svfprintf_r+0xa3c>
  405520:	2e10      	cmp	r6, #16
  405522:	4d03      	ldr	r5, [pc, #12]	; (405530 <_svfprintf_r+0xc38>)
  405524:	dd22      	ble.n	40556c <_svfprintf_r+0xc74>
  405526:	4622      	mov	r2, r4
  405528:	f04f 0b10 	mov.w	fp, #16
  40552c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40552e:	e006      	b.n	40553e <_svfprintf_r+0xc46>
  405530:	004090c4 	.word	0x004090c4
  405534:	3e10      	subs	r6, #16
  405536:	2e10      	cmp	r6, #16
  405538:	f108 0808 	add.w	r8, r8, #8
  40553c:	dd15      	ble.n	40556a <_svfprintf_r+0xc72>
  40553e:	3701      	adds	r7, #1
  405540:	3210      	adds	r2, #16
  405542:	2f07      	cmp	r7, #7
  405544:	9227      	str	r2, [sp, #156]	; 0x9c
  405546:	9726      	str	r7, [sp, #152]	; 0x98
  405548:	e888 0820 	stmia.w	r8, {r5, fp}
  40554c:	ddf2      	ble.n	405534 <_svfprintf_r+0xc3c>
  40554e:	aa25      	add	r2, sp, #148	; 0x94
  405550:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405552:	4620      	mov	r0, r4
  405554:	f002 fb22 	bl	407b9c <__ssprint_r>
  405558:	2800      	cmp	r0, #0
  40555a:	f47f aa9f 	bne.w	404a9c <_svfprintf_r+0x1a4>
  40555e:	3e10      	subs	r6, #16
  405560:	2e10      	cmp	r6, #16
  405562:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405564:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405566:	46c8      	mov	r8, r9
  405568:	dce9      	bgt.n	40553e <_svfprintf_r+0xc46>
  40556a:	4614      	mov	r4, r2
  40556c:	3701      	adds	r7, #1
  40556e:	4434      	add	r4, r6
  405570:	2f07      	cmp	r7, #7
  405572:	9427      	str	r4, [sp, #156]	; 0x9c
  405574:	9726      	str	r7, [sp, #152]	; 0x98
  405576:	e888 0060 	stmia.w	r8, {r5, r6}
  40557a:	f77f aed9 	ble.w	405330 <_svfprintf_r+0xa38>
  40557e:	aa25      	add	r2, sp, #148	; 0x94
  405580:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405582:	980c      	ldr	r0, [sp, #48]	; 0x30
  405584:	f002 fb0a 	bl	407b9c <__ssprint_r>
  405588:	2800      	cmp	r0, #0
  40558a:	f47f aa87 	bne.w	404a9c <_svfprintf_r+0x1a4>
  40558e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405590:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405592:	46c8      	mov	r8, r9
  405594:	e6ce      	b.n	405334 <_svfprintf_r+0xa3c>
  405596:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405598:	6814      	ldr	r4, [r2, #0]
  40559a:	4613      	mov	r3, r2
  40559c:	3304      	adds	r3, #4
  40559e:	17e5      	asrs	r5, r4, #31
  4055a0:	930f      	str	r3, [sp, #60]	; 0x3c
  4055a2:	4622      	mov	r2, r4
  4055a4:	462b      	mov	r3, r5
  4055a6:	e4fa      	b.n	404f9e <_svfprintf_r+0x6a6>
  4055a8:	3204      	adds	r2, #4
  4055aa:	681c      	ldr	r4, [r3, #0]
  4055ac:	920f      	str	r2, [sp, #60]	; 0x3c
  4055ae:	2301      	movs	r3, #1
  4055b0:	2500      	movs	r5, #0
  4055b2:	f7ff ba94 	b.w	404ade <_svfprintf_r+0x1e6>
  4055b6:	681c      	ldr	r4, [r3, #0]
  4055b8:	3304      	adds	r3, #4
  4055ba:	930f      	str	r3, [sp, #60]	; 0x3c
  4055bc:	2500      	movs	r5, #0
  4055be:	e421      	b.n	404e04 <_svfprintf_r+0x50c>
  4055c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4055c2:	460a      	mov	r2, r1
  4055c4:	3204      	adds	r2, #4
  4055c6:	680c      	ldr	r4, [r1, #0]
  4055c8:	920f      	str	r2, [sp, #60]	; 0x3c
  4055ca:	2500      	movs	r5, #0
  4055cc:	f7ff ba87 	b.w	404ade <_svfprintf_r+0x1e6>
  4055d0:	4614      	mov	r4, r2
  4055d2:	3301      	adds	r3, #1
  4055d4:	4434      	add	r4, r6
  4055d6:	2b07      	cmp	r3, #7
  4055d8:	9427      	str	r4, [sp, #156]	; 0x9c
  4055da:	9326      	str	r3, [sp, #152]	; 0x98
  4055dc:	e888 0060 	stmia.w	r8, {r5, r6}
  4055e0:	f77f ab68 	ble.w	404cb4 <_svfprintf_r+0x3bc>
  4055e4:	e6b3      	b.n	40534e <_svfprintf_r+0xa56>
  4055e6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4055ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4055ee:	ae42      	add	r6, sp, #264	; 0x108
  4055f0:	3430      	adds	r4, #48	; 0x30
  4055f2:	2301      	movs	r3, #1
  4055f4:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4055f8:	930e      	str	r3, [sp, #56]	; 0x38
  4055fa:	f7ff ba8d 	b.w	404b18 <_svfprintf_r+0x220>
  4055fe:	aa25      	add	r2, sp, #148	; 0x94
  405600:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405602:	980c      	ldr	r0, [sp, #48]	; 0x30
  405604:	f002 faca 	bl	407b9c <__ssprint_r>
  405608:	2800      	cmp	r0, #0
  40560a:	f47f aa47 	bne.w	404a9c <_svfprintf_r+0x1a4>
  40560e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405610:	46c8      	mov	r8, r9
  405612:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405614:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405616:	429a      	cmp	r2, r3
  405618:	db44      	blt.n	4056a4 <_svfprintf_r+0xdac>
  40561a:	9b07      	ldr	r3, [sp, #28]
  40561c:	07d9      	lsls	r1, r3, #31
  40561e:	d441      	bmi.n	4056a4 <_svfprintf_r+0xdac>
  405620:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405622:	9812      	ldr	r0, [sp, #72]	; 0x48
  405624:	1a9a      	subs	r2, r3, r2
  405626:	1a1d      	subs	r5, r3, r0
  405628:	4295      	cmp	r5, r2
  40562a:	bfa8      	it	ge
  40562c:	4615      	movge	r5, r2
  40562e:	2d00      	cmp	r5, #0
  405630:	dd0e      	ble.n	405650 <_svfprintf_r+0xd58>
  405632:	9926      	ldr	r1, [sp, #152]	; 0x98
  405634:	f8c8 5004 	str.w	r5, [r8, #4]
  405638:	3101      	adds	r1, #1
  40563a:	4406      	add	r6, r0
  40563c:	442c      	add	r4, r5
  40563e:	2907      	cmp	r1, #7
  405640:	f8c8 6000 	str.w	r6, [r8]
  405644:	9427      	str	r4, [sp, #156]	; 0x9c
  405646:	9126      	str	r1, [sp, #152]	; 0x98
  405648:	f300 823b 	bgt.w	405ac2 <_svfprintf_r+0x11ca>
  40564c:	f108 0808 	add.w	r8, r8, #8
  405650:	2d00      	cmp	r5, #0
  405652:	bfac      	ite	ge
  405654:	1b56      	subge	r6, r2, r5
  405656:	4616      	movlt	r6, r2
  405658:	2e00      	cmp	r6, #0
  40565a:	f77f ab2d 	ble.w	404cb8 <_svfprintf_r+0x3c0>
  40565e:	2e10      	cmp	r6, #16
  405660:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405662:	4db0      	ldr	r5, [pc, #704]	; (405924 <_svfprintf_r+0x102c>)
  405664:	ddb5      	ble.n	4055d2 <_svfprintf_r+0xcda>
  405666:	4622      	mov	r2, r4
  405668:	2710      	movs	r7, #16
  40566a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40566e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  405670:	e004      	b.n	40567c <_svfprintf_r+0xd84>
  405672:	f108 0808 	add.w	r8, r8, #8
  405676:	3e10      	subs	r6, #16
  405678:	2e10      	cmp	r6, #16
  40567a:	dda9      	ble.n	4055d0 <_svfprintf_r+0xcd8>
  40567c:	3301      	adds	r3, #1
  40567e:	3210      	adds	r2, #16
  405680:	2b07      	cmp	r3, #7
  405682:	9227      	str	r2, [sp, #156]	; 0x9c
  405684:	9326      	str	r3, [sp, #152]	; 0x98
  405686:	e888 00a0 	stmia.w	r8, {r5, r7}
  40568a:	ddf2      	ble.n	405672 <_svfprintf_r+0xd7a>
  40568c:	aa25      	add	r2, sp, #148	; 0x94
  40568e:	4621      	mov	r1, r4
  405690:	4658      	mov	r0, fp
  405692:	f002 fa83 	bl	407b9c <__ssprint_r>
  405696:	2800      	cmp	r0, #0
  405698:	f47f aa00 	bne.w	404a9c <_svfprintf_r+0x1a4>
  40569c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40569e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4056a0:	46c8      	mov	r8, r9
  4056a2:	e7e8      	b.n	405676 <_svfprintf_r+0xd7e>
  4056a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4056a6:	9819      	ldr	r0, [sp, #100]	; 0x64
  4056a8:	991a      	ldr	r1, [sp, #104]	; 0x68
  4056aa:	f8c8 1000 	str.w	r1, [r8]
  4056ae:	3301      	adds	r3, #1
  4056b0:	4404      	add	r4, r0
  4056b2:	2b07      	cmp	r3, #7
  4056b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4056b6:	f8c8 0004 	str.w	r0, [r8, #4]
  4056ba:	9326      	str	r3, [sp, #152]	; 0x98
  4056bc:	f300 81f5 	bgt.w	405aaa <_svfprintf_r+0x11b2>
  4056c0:	f108 0808 	add.w	r8, r8, #8
  4056c4:	e7ac      	b.n	405620 <_svfprintf_r+0xd28>
  4056c6:	9b07      	ldr	r3, [sp, #28]
  4056c8:	07da      	lsls	r2, r3, #31
  4056ca:	f53f adfe 	bmi.w	4052ca <_svfprintf_r+0x9d2>
  4056ce:	3701      	adds	r7, #1
  4056d0:	3401      	adds	r4, #1
  4056d2:	2301      	movs	r3, #1
  4056d4:	2f07      	cmp	r7, #7
  4056d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4056d8:	9726      	str	r7, [sp, #152]	; 0x98
  4056da:	f8c8 6000 	str.w	r6, [r8]
  4056de:	f8c8 3004 	str.w	r3, [r8, #4]
  4056e2:	f77f ae25 	ble.w	405330 <_svfprintf_r+0xa38>
  4056e6:	e74a      	b.n	40557e <_svfprintf_r+0xc86>
  4056e8:	aa25      	add	r2, sp, #148	; 0x94
  4056ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4056ec:	980c      	ldr	r0, [sp, #48]	; 0x30
  4056ee:	f002 fa55 	bl	407b9c <__ssprint_r>
  4056f2:	2800      	cmp	r0, #0
  4056f4:	f47f a9d2 	bne.w	404a9c <_svfprintf_r+0x1a4>
  4056f8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4056fa:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4056fc:	46c8      	mov	r8, r9
  4056fe:	e5f2      	b.n	4052e6 <_svfprintf_r+0x9ee>
  405700:	aa25      	add	r2, sp, #148	; 0x94
  405702:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405704:	980c      	ldr	r0, [sp, #48]	; 0x30
  405706:	f002 fa49 	bl	407b9c <__ssprint_r>
  40570a:	2800      	cmp	r0, #0
  40570c:	f47f a9c6 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405710:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405712:	9f26      	ldr	r7, [sp, #152]	; 0x98
  405714:	46c8      	mov	r8, r9
  405716:	e5f5      	b.n	405304 <_svfprintf_r+0xa0c>
  405718:	464e      	mov	r6, r9
  40571a:	f7ff b9fd 	b.w	404b18 <_svfprintf_r+0x220>
  40571e:	aa25      	add	r2, sp, #148	; 0x94
  405720:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405722:	980c      	ldr	r0, [sp, #48]	; 0x30
  405724:	f002 fa3a 	bl	407b9c <__ssprint_r>
  405728:	2800      	cmp	r0, #0
  40572a:	f47f a9b7 	bne.w	404a9c <_svfprintf_r+0x1a4>
  40572e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405730:	46c8      	mov	r8, r9
  405732:	f7ff ba72 	b.w	404c1a <_svfprintf_r+0x322>
  405736:	9c15      	ldr	r4, [sp, #84]	; 0x54
  405738:	4622      	mov	r2, r4
  40573a:	4620      	mov	r0, r4
  40573c:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40573e:	4623      	mov	r3, r4
  405740:	4621      	mov	r1, r4
  405742:	f002 ff27 	bl	408594 <__aeabi_dcmpun>
  405746:	2800      	cmp	r0, #0
  405748:	f040 8286 	bne.w	405c58 <_svfprintf_r+0x1360>
  40574c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40574e:	3301      	adds	r3, #1
  405750:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405752:	f023 0320 	bic.w	r3, r3, #32
  405756:	930e      	str	r3, [sp, #56]	; 0x38
  405758:	f000 81e2 	beq.w	405b20 <_svfprintf_r+0x1228>
  40575c:	2b47      	cmp	r3, #71	; 0x47
  40575e:	f000 811e 	beq.w	40599e <_svfprintf_r+0x10a6>
  405762:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  405766:	9307      	str	r3, [sp, #28]
  405768:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40576a:	1e1f      	subs	r7, r3, #0
  40576c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40576e:	9308      	str	r3, [sp, #32]
  405770:	bfbb      	ittet	lt
  405772:	463b      	movlt	r3, r7
  405774:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  405778:	2300      	movge	r3, #0
  40577a:	232d      	movlt	r3, #45	; 0x2d
  40577c:	9310      	str	r3, [sp, #64]	; 0x40
  40577e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405780:	2b66      	cmp	r3, #102	; 0x66
  405782:	f000 81bb 	beq.w	405afc <_svfprintf_r+0x1204>
  405786:	2b46      	cmp	r3, #70	; 0x46
  405788:	f000 80df 	beq.w	40594a <_svfprintf_r+0x1052>
  40578c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40578e:	9a08      	ldr	r2, [sp, #32]
  405790:	2b45      	cmp	r3, #69	; 0x45
  405792:	bf0c      	ite	eq
  405794:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  405796:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  405798:	a823      	add	r0, sp, #140	; 0x8c
  40579a:	a920      	add	r1, sp, #128	; 0x80
  40579c:	bf08      	it	eq
  40579e:	1c5d      	addeq	r5, r3, #1
  4057a0:	9004      	str	r0, [sp, #16]
  4057a2:	9103      	str	r1, [sp, #12]
  4057a4:	a81f      	add	r0, sp, #124	; 0x7c
  4057a6:	2102      	movs	r1, #2
  4057a8:	463b      	mov	r3, r7
  4057aa:	9002      	str	r0, [sp, #8]
  4057ac:	9501      	str	r5, [sp, #4]
  4057ae:	9100      	str	r1, [sp, #0]
  4057b0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4057b2:	f000 fb75 	bl	405ea0 <_dtoa_r>
  4057b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4057b8:	2b67      	cmp	r3, #103	; 0x67
  4057ba:	4606      	mov	r6, r0
  4057bc:	f040 81e0 	bne.w	405b80 <_svfprintf_r+0x1288>
  4057c0:	f01b 0f01 	tst.w	fp, #1
  4057c4:	f000 8246 	beq.w	405c54 <_svfprintf_r+0x135c>
  4057c8:	1974      	adds	r4, r6, r5
  4057ca:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4057cc:	9808      	ldr	r0, [sp, #32]
  4057ce:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4057d0:	4639      	mov	r1, r7
  4057d2:	f002 fead 	bl	408530 <__aeabi_dcmpeq>
  4057d6:	2800      	cmp	r0, #0
  4057d8:	f040 8165 	bne.w	405aa6 <_svfprintf_r+0x11ae>
  4057dc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4057de:	42a3      	cmp	r3, r4
  4057e0:	d206      	bcs.n	4057f0 <_svfprintf_r+0xef8>
  4057e2:	2130      	movs	r1, #48	; 0x30
  4057e4:	1c5a      	adds	r2, r3, #1
  4057e6:	9223      	str	r2, [sp, #140]	; 0x8c
  4057e8:	7019      	strb	r1, [r3, #0]
  4057ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4057ec:	429c      	cmp	r4, r3
  4057ee:	d8f9      	bhi.n	4057e4 <_svfprintf_r+0xeec>
  4057f0:	1b9b      	subs	r3, r3, r6
  4057f2:	9313      	str	r3, [sp, #76]	; 0x4c
  4057f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4057f6:	2b47      	cmp	r3, #71	; 0x47
  4057f8:	f000 80e9 	beq.w	4059ce <_svfprintf_r+0x10d6>
  4057fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4057fe:	2b65      	cmp	r3, #101	; 0x65
  405800:	f340 81cd 	ble.w	405b9e <_svfprintf_r+0x12a6>
  405804:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405806:	2b66      	cmp	r3, #102	; 0x66
  405808:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40580a:	9312      	str	r3, [sp, #72]	; 0x48
  40580c:	f000 819e 	beq.w	405b4c <_svfprintf_r+0x1254>
  405810:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405812:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405814:	4619      	mov	r1, r3
  405816:	4291      	cmp	r1, r2
  405818:	f300 818a 	bgt.w	405b30 <_svfprintf_r+0x1238>
  40581c:	f01b 0f01 	tst.w	fp, #1
  405820:	f040 8213 	bne.w	405c4a <_svfprintf_r+0x1352>
  405824:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405828:	9308      	str	r3, [sp, #32]
  40582a:	2367      	movs	r3, #103	; 0x67
  40582c:	920e      	str	r2, [sp, #56]	; 0x38
  40582e:	9311      	str	r3, [sp, #68]	; 0x44
  405830:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405832:	2b00      	cmp	r3, #0
  405834:	f040 80c4 	bne.w	4059c0 <_svfprintf_r+0x10c8>
  405838:	930a      	str	r3, [sp, #40]	; 0x28
  40583a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40583e:	f7ff b973 	b.w	404b28 <_svfprintf_r+0x230>
  405842:	4635      	mov	r5, r6
  405844:	460c      	mov	r4, r1
  405846:	4646      	mov	r6, r8
  405848:	4690      	mov	r8, r2
  40584a:	3301      	adds	r3, #1
  40584c:	443c      	add	r4, r7
  40584e:	2b07      	cmp	r3, #7
  405850:	9427      	str	r4, [sp, #156]	; 0x9c
  405852:	9326      	str	r3, [sp, #152]	; 0x98
  405854:	e888 00a0 	stmia.w	r8, {r5, r7}
  405858:	f73f aed1 	bgt.w	4055fe <_svfprintf_r+0xd06>
  40585c:	f108 0808 	add.w	r8, r8, #8
  405860:	e6d7      	b.n	405612 <_svfprintf_r+0xd1a>
  405862:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405864:	6813      	ldr	r3, [r2, #0]
  405866:	3204      	adds	r2, #4
  405868:	920f      	str	r2, [sp, #60]	; 0x3c
  40586a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40586c:	601a      	str	r2, [r3, #0]
  40586e:	f7ff b86a 	b.w	404946 <_svfprintf_r+0x4e>
  405872:	aa25      	add	r2, sp, #148	; 0x94
  405874:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405876:	980c      	ldr	r0, [sp, #48]	; 0x30
  405878:	f002 f990 	bl	407b9c <__ssprint_r>
  40587c:	2800      	cmp	r0, #0
  40587e:	f47f a90d 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405882:	46c8      	mov	r8, r9
  405884:	e48d      	b.n	4051a2 <_svfprintf_r+0x8aa>
  405886:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405888:	4a27      	ldr	r2, [pc, #156]	; (405928 <_svfprintf_r+0x1030>)
  40588a:	f8c8 2000 	str.w	r2, [r8]
  40588e:	3301      	adds	r3, #1
  405890:	3401      	adds	r4, #1
  405892:	2201      	movs	r2, #1
  405894:	2b07      	cmp	r3, #7
  405896:	9427      	str	r4, [sp, #156]	; 0x9c
  405898:	9326      	str	r3, [sp, #152]	; 0x98
  40589a:	f8c8 2004 	str.w	r2, [r8, #4]
  40589e:	dc72      	bgt.n	405986 <_svfprintf_r+0x108e>
  4058a0:	f108 0808 	add.w	r8, r8, #8
  4058a4:	b929      	cbnz	r1, 4058b2 <_svfprintf_r+0xfba>
  4058a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4058a8:	b91b      	cbnz	r3, 4058b2 <_svfprintf_r+0xfba>
  4058aa:	9b07      	ldr	r3, [sp, #28]
  4058ac:	07d8      	lsls	r0, r3, #31
  4058ae:	f57f aa03 	bpl.w	404cb8 <_svfprintf_r+0x3c0>
  4058b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4058b4:	9819      	ldr	r0, [sp, #100]	; 0x64
  4058b6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4058b8:	f8c8 2000 	str.w	r2, [r8]
  4058bc:	3301      	adds	r3, #1
  4058be:	4602      	mov	r2, r0
  4058c0:	4422      	add	r2, r4
  4058c2:	2b07      	cmp	r3, #7
  4058c4:	9227      	str	r2, [sp, #156]	; 0x9c
  4058c6:	f8c8 0004 	str.w	r0, [r8, #4]
  4058ca:	9326      	str	r3, [sp, #152]	; 0x98
  4058cc:	f300 818d 	bgt.w	405bea <_svfprintf_r+0x12f2>
  4058d0:	f108 0808 	add.w	r8, r8, #8
  4058d4:	2900      	cmp	r1, #0
  4058d6:	f2c0 8165 	blt.w	405ba4 <_svfprintf_r+0x12ac>
  4058da:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4058dc:	f8c8 6000 	str.w	r6, [r8]
  4058e0:	3301      	adds	r3, #1
  4058e2:	188c      	adds	r4, r1, r2
  4058e4:	2b07      	cmp	r3, #7
  4058e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4058e8:	9326      	str	r3, [sp, #152]	; 0x98
  4058ea:	f8c8 1004 	str.w	r1, [r8, #4]
  4058ee:	f77f a9e1 	ble.w	404cb4 <_svfprintf_r+0x3bc>
  4058f2:	e52c      	b.n	40534e <_svfprintf_r+0xa56>
  4058f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4058f6:	9909      	ldr	r1, [sp, #36]	; 0x24
  4058f8:	6813      	ldr	r3, [r2, #0]
  4058fa:	17cd      	asrs	r5, r1, #31
  4058fc:	4608      	mov	r0, r1
  4058fe:	3204      	adds	r2, #4
  405900:	4629      	mov	r1, r5
  405902:	920f      	str	r2, [sp, #60]	; 0x3c
  405904:	e9c3 0100 	strd	r0, r1, [r3]
  405908:	f7ff b81d 	b.w	404946 <_svfprintf_r+0x4e>
  40590c:	aa25      	add	r2, sp, #148	; 0x94
  40590e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405910:	980c      	ldr	r0, [sp, #48]	; 0x30
  405912:	f002 f943 	bl	407b9c <__ssprint_r>
  405916:	2800      	cmp	r0, #0
  405918:	f47f a8c0 	bne.w	404a9c <_svfprintf_r+0x1a4>
  40591c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40591e:	46c8      	mov	r8, r9
  405920:	e458      	b.n	4051d4 <_svfprintf_r+0x8dc>
  405922:	bf00      	nop
  405924:	004090c4 	.word	0x004090c4
  405928:	004090b0 	.word	0x004090b0
  40592c:	2140      	movs	r1, #64	; 0x40
  40592e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405930:	f001 fa0c 	bl	406d4c <_malloc_r>
  405934:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405936:	6010      	str	r0, [r2, #0]
  405938:	6110      	str	r0, [r2, #16]
  40593a:	2800      	cmp	r0, #0
  40593c:	f000 81f2 	beq.w	405d24 <_svfprintf_r+0x142c>
  405940:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405942:	2340      	movs	r3, #64	; 0x40
  405944:	6153      	str	r3, [r2, #20]
  405946:	f7fe bfee 	b.w	404926 <_svfprintf_r+0x2e>
  40594a:	a823      	add	r0, sp, #140	; 0x8c
  40594c:	a920      	add	r1, sp, #128	; 0x80
  40594e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405950:	9004      	str	r0, [sp, #16]
  405952:	9103      	str	r1, [sp, #12]
  405954:	a81f      	add	r0, sp, #124	; 0x7c
  405956:	2103      	movs	r1, #3
  405958:	9002      	str	r0, [sp, #8]
  40595a:	9a08      	ldr	r2, [sp, #32]
  40595c:	9401      	str	r4, [sp, #4]
  40595e:	463b      	mov	r3, r7
  405960:	9100      	str	r1, [sp, #0]
  405962:	980c      	ldr	r0, [sp, #48]	; 0x30
  405964:	f000 fa9c 	bl	405ea0 <_dtoa_r>
  405968:	4625      	mov	r5, r4
  40596a:	4606      	mov	r6, r0
  40596c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40596e:	2b46      	cmp	r3, #70	; 0x46
  405970:	eb06 0405 	add.w	r4, r6, r5
  405974:	f47f af29 	bne.w	4057ca <_svfprintf_r+0xed2>
  405978:	7833      	ldrb	r3, [r6, #0]
  40597a:	2b30      	cmp	r3, #48	; 0x30
  40597c:	f000 8178 	beq.w	405c70 <_svfprintf_r+0x1378>
  405980:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  405982:	442c      	add	r4, r5
  405984:	e721      	b.n	4057ca <_svfprintf_r+0xed2>
  405986:	aa25      	add	r2, sp, #148	; 0x94
  405988:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40598a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40598c:	f002 f906 	bl	407b9c <__ssprint_r>
  405990:	2800      	cmp	r0, #0
  405992:	f47f a883 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405996:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405998:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40599a:	46c8      	mov	r8, r9
  40599c:	e782      	b.n	4058a4 <_svfprintf_r+0xfac>
  40599e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059a0:	2b00      	cmp	r3, #0
  4059a2:	bf08      	it	eq
  4059a4:	2301      	moveq	r3, #1
  4059a6:	930a      	str	r3, [sp, #40]	; 0x28
  4059a8:	e6db      	b.n	405762 <_svfprintf_r+0xe6a>
  4059aa:	4630      	mov	r0, r6
  4059ac:	940a      	str	r4, [sp, #40]	; 0x28
  4059ae:	f002 f887 	bl	407ac0 <strlen>
  4059b2:	950f      	str	r5, [sp, #60]	; 0x3c
  4059b4:	900e      	str	r0, [sp, #56]	; 0x38
  4059b6:	f8cd b01c 	str.w	fp, [sp, #28]
  4059ba:	4603      	mov	r3, r0
  4059bc:	f7ff b9f9 	b.w	404db2 <_svfprintf_r+0x4ba>
  4059c0:	272d      	movs	r7, #45	; 0x2d
  4059c2:	2300      	movs	r3, #0
  4059c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4059c8:	930a      	str	r3, [sp, #40]	; 0x28
  4059ca:	f7ff b8ae 	b.w	404b2a <_svfprintf_r+0x232>
  4059ce:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4059d0:	9312      	str	r3, [sp, #72]	; 0x48
  4059d2:	461a      	mov	r2, r3
  4059d4:	3303      	adds	r3, #3
  4059d6:	db04      	blt.n	4059e2 <_svfprintf_r+0x10ea>
  4059d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059da:	4619      	mov	r1, r3
  4059dc:	4291      	cmp	r1, r2
  4059de:	f6bf af17 	bge.w	405810 <_svfprintf_r+0xf18>
  4059e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4059e4:	3b02      	subs	r3, #2
  4059e6:	9311      	str	r3, [sp, #68]	; 0x44
  4059e8:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4059ec:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4059f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4059f2:	3b01      	subs	r3, #1
  4059f4:	2b00      	cmp	r3, #0
  4059f6:	931f      	str	r3, [sp, #124]	; 0x7c
  4059f8:	bfbd      	ittte	lt
  4059fa:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4059fc:	f1c3 0301 	rsblt	r3, r3, #1
  405a00:	222d      	movlt	r2, #45	; 0x2d
  405a02:	222b      	movge	r2, #43	; 0x2b
  405a04:	2b09      	cmp	r3, #9
  405a06:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  405a0a:	f340 8116 	ble.w	405c3a <_svfprintf_r+0x1342>
  405a0e:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  405a12:	4620      	mov	r0, r4
  405a14:	4dab      	ldr	r5, [pc, #684]	; (405cc4 <_svfprintf_r+0x13cc>)
  405a16:	e000      	b.n	405a1a <_svfprintf_r+0x1122>
  405a18:	4610      	mov	r0, r2
  405a1a:	fb85 1203 	smull	r1, r2, r5, r3
  405a1e:	17d9      	asrs	r1, r3, #31
  405a20:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  405a24:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  405a28:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  405a2c:	3230      	adds	r2, #48	; 0x30
  405a2e:	2909      	cmp	r1, #9
  405a30:	f800 2c01 	strb.w	r2, [r0, #-1]
  405a34:	460b      	mov	r3, r1
  405a36:	f100 32ff 	add.w	r2, r0, #4294967295
  405a3a:	dced      	bgt.n	405a18 <_svfprintf_r+0x1120>
  405a3c:	3330      	adds	r3, #48	; 0x30
  405a3e:	3802      	subs	r0, #2
  405a40:	b2d9      	uxtb	r1, r3
  405a42:	4284      	cmp	r4, r0
  405a44:	f802 1c01 	strb.w	r1, [r2, #-1]
  405a48:	f240 8165 	bls.w	405d16 <_svfprintf_r+0x141e>
  405a4c:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  405a50:	4613      	mov	r3, r2
  405a52:	e001      	b.n	405a58 <_svfprintf_r+0x1160>
  405a54:	f813 1b01 	ldrb.w	r1, [r3], #1
  405a58:	f800 1b01 	strb.w	r1, [r0], #1
  405a5c:	42a3      	cmp	r3, r4
  405a5e:	d1f9      	bne.n	405a54 <_svfprintf_r+0x115c>
  405a60:	3301      	adds	r3, #1
  405a62:	1a9b      	subs	r3, r3, r2
  405a64:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  405a68:	4413      	add	r3, r2
  405a6a:	aa21      	add	r2, sp, #132	; 0x84
  405a6c:	1a9b      	subs	r3, r3, r2
  405a6e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405a70:	931b      	str	r3, [sp, #108]	; 0x6c
  405a72:	2a01      	cmp	r2, #1
  405a74:	4413      	add	r3, r2
  405a76:	930e      	str	r3, [sp, #56]	; 0x38
  405a78:	f340 8119 	ble.w	405cae <_svfprintf_r+0x13b6>
  405a7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a7e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405a80:	4413      	add	r3, r2
  405a82:	930e      	str	r3, [sp, #56]	; 0x38
  405a84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405a88:	9308      	str	r3, [sp, #32]
  405a8a:	2300      	movs	r3, #0
  405a8c:	9312      	str	r3, [sp, #72]	; 0x48
  405a8e:	e6cf      	b.n	405830 <_svfprintf_r+0xf38>
  405a90:	aa25      	add	r2, sp, #148	; 0x94
  405a92:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405a94:	980c      	ldr	r0, [sp, #48]	; 0x30
  405a96:	f002 f881 	bl	407b9c <__ssprint_r>
  405a9a:	2800      	cmp	r0, #0
  405a9c:	f47e affe 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405aa0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405aa2:	46c8      	mov	r8, r9
  405aa4:	e4d7      	b.n	405456 <_svfprintf_r+0xb5e>
  405aa6:	4623      	mov	r3, r4
  405aa8:	e6a2      	b.n	4057f0 <_svfprintf_r+0xef8>
  405aaa:	aa25      	add	r2, sp, #148	; 0x94
  405aac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405aae:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ab0:	f002 f874 	bl	407b9c <__ssprint_r>
  405ab4:	2800      	cmp	r0, #0
  405ab6:	f47e aff1 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405aba:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405abc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405abe:	46c8      	mov	r8, r9
  405ac0:	e5ae      	b.n	405620 <_svfprintf_r+0xd28>
  405ac2:	aa25      	add	r2, sp, #148	; 0x94
  405ac4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405ac6:	980c      	ldr	r0, [sp, #48]	; 0x30
  405ac8:	f002 f868 	bl	407b9c <__ssprint_r>
  405acc:	2800      	cmp	r0, #0
  405ace:	f47e afe5 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405ad2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405ad4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405ad6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405ad8:	1a9a      	subs	r2, r3, r2
  405ada:	46c8      	mov	r8, r9
  405adc:	e5b8      	b.n	405650 <_svfprintf_r+0xd58>
  405ade:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ae0:	9612      	str	r6, [sp, #72]	; 0x48
  405ae2:	2b06      	cmp	r3, #6
  405ae4:	bf28      	it	cs
  405ae6:	2306      	movcs	r3, #6
  405ae8:	960a      	str	r6, [sp, #40]	; 0x28
  405aea:	4637      	mov	r7, r6
  405aec:	9308      	str	r3, [sp, #32]
  405aee:	950f      	str	r5, [sp, #60]	; 0x3c
  405af0:	f8cd b01c 	str.w	fp, [sp, #28]
  405af4:	930e      	str	r3, [sp, #56]	; 0x38
  405af6:	4e74      	ldr	r6, [pc, #464]	; (405cc8 <_svfprintf_r+0x13d0>)
  405af8:	f7ff b816 	b.w	404b28 <_svfprintf_r+0x230>
  405afc:	a823      	add	r0, sp, #140	; 0x8c
  405afe:	a920      	add	r1, sp, #128	; 0x80
  405b00:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405b02:	9004      	str	r0, [sp, #16]
  405b04:	9103      	str	r1, [sp, #12]
  405b06:	a81f      	add	r0, sp, #124	; 0x7c
  405b08:	2103      	movs	r1, #3
  405b0a:	9002      	str	r0, [sp, #8]
  405b0c:	9a08      	ldr	r2, [sp, #32]
  405b0e:	9501      	str	r5, [sp, #4]
  405b10:	463b      	mov	r3, r7
  405b12:	9100      	str	r1, [sp, #0]
  405b14:	980c      	ldr	r0, [sp, #48]	; 0x30
  405b16:	f000 f9c3 	bl	405ea0 <_dtoa_r>
  405b1a:	4606      	mov	r6, r0
  405b1c:	1944      	adds	r4, r0, r5
  405b1e:	e72b      	b.n	405978 <_svfprintf_r+0x1080>
  405b20:	2306      	movs	r3, #6
  405b22:	930a      	str	r3, [sp, #40]	; 0x28
  405b24:	e61d      	b.n	405762 <_svfprintf_r+0xe6a>
  405b26:	272d      	movs	r7, #45	; 0x2d
  405b28:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405b2c:	f7ff bacd 	b.w	4050ca <_svfprintf_r+0x7d2>
  405b30:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405b32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405b34:	4413      	add	r3, r2
  405b36:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405b38:	930e      	str	r3, [sp, #56]	; 0x38
  405b3a:	2a00      	cmp	r2, #0
  405b3c:	f340 80b0 	ble.w	405ca0 <_svfprintf_r+0x13a8>
  405b40:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405b44:	9308      	str	r3, [sp, #32]
  405b46:	2367      	movs	r3, #103	; 0x67
  405b48:	9311      	str	r3, [sp, #68]	; 0x44
  405b4a:	e671      	b.n	405830 <_svfprintf_r+0xf38>
  405b4c:	2b00      	cmp	r3, #0
  405b4e:	f340 80c3 	ble.w	405cd8 <_svfprintf_r+0x13e0>
  405b52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405b54:	2a00      	cmp	r2, #0
  405b56:	f040 8099 	bne.w	405c8c <_svfprintf_r+0x1394>
  405b5a:	f01b 0f01 	tst.w	fp, #1
  405b5e:	f040 8095 	bne.w	405c8c <_svfprintf_r+0x1394>
  405b62:	9308      	str	r3, [sp, #32]
  405b64:	930e      	str	r3, [sp, #56]	; 0x38
  405b66:	e663      	b.n	405830 <_svfprintf_r+0xf38>
  405b68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405b6a:	9308      	str	r3, [sp, #32]
  405b6c:	930e      	str	r3, [sp, #56]	; 0x38
  405b6e:	900a      	str	r0, [sp, #40]	; 0x28
  405b70:	950f      	str	r5, [sp, #60]	; 0x3c
  405b72:	f8cd b01c 	str.w	fp, [sp, #28]
  405b76:	9012      	str	r0, [sp, #72]	; 0x48
  405b78:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  405b7c:	f7fe bfd4 	b.w	404b28 <_svfprintf_r+0x230>
  405b80:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405b82:	2b47      	cmp	r3, #71	; 0x47
  405b84:	f47f ae20 	bne.w	4057c8 <_svfprintf_r+0xed0>
  405b88:	f01b 0f01 	tst.w	fp, #1
  405b8c:	f47f aeee 	bne.w	40596c <_svfprintf_r+0x1074>
  405b90:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405b92:	1b9b      	subs	r3, r3, r6
  405b94:	9313      	str	r3, [sp, #76]	; 0x4c
  405b96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405b98:	2b47      	cmp	r3, #71	; 0x47
  405b9a:	f43f af18 	beq.w	4059ce <_svfprintf_r+0x10d6>
  405b9e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405ba0:	9312      	str	r3, [sp, #72]	; 0x48
  405ba2:	e721      	b.n	4059e8 <_svfprintf_r+0x10f0>
  405ba4:	424f      	negs	r7, r1
  405ba6:	3110      	adds	r1, #16
  405ba8:	4d48      	ldr	r5, [pc, #288]	; (405ccc <_svfprintf_r+0x13d4>)
  405baa:	da2f      	bge.n	405c0c <_svfprintf_r+0x1314>
  405bac:	2410      	movs	r4, #16
  405bae:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405bb2:	e004      	b.n	405bbe <_svfprintf_r+0x12c6>
  405bb4:	f108 0808 	add.w	r8, r8, #8
  405bb8:	3f10      	subs	r7, #16
  405bba:	2f10      	cmp	r7, #16
  405bbc:	dd26      	ble.n	405c0c <_svfprintf_r+0x1314>
  405bbe:	3301      	adds	r3, #1
  405bc0:	3210      	adds	r2, #16
  405bc2:	2b07      	cmp	r3, #7
  405bc4:	9227      	str	r2, [sp, #156]	; 0x9c
  405bc6:	9326      	str	r3, [sp, #152]	; 0x98
  405bc8:	f8c8 5000 	str.w	r5, [r8]
  405bcc:	f8c8 4004 	str.w	r4, [r8, #4]
  405bd0:	ddf0      	ble.n	405bb4 <_svfprintf_r+0x12bc>
  405bd2:	aa25      	add	r2, sp, #148	; 0x94
  405bd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405bd6:	4658      	mov	r0, fp
  405bd8:	f001 ffe0 	bl	407b9c <__ssprint_r>
  405bdc:	2800      	cmp	r0, #0
  405bde:	f47e af5d 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405be2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405be4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405be6:	46c8      	mov	r8, r9
  405be8:	e7e6      	b.n	405bb8 <_svfprintf_r+0x12c0>
  405bea:	aa25      	add	r2, sp, #148	; 0x94
  405bec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405bee:	980c      	ldr	r0, [sp, #48]	; 0x30
  405bf0:	f001 ffd4 	bl	407b9c <__ssprint_r>
  405bf4:	2800      	cmp	r0, #0
  405bf6:	f47e af51 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405bfa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405bfc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405bfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405c00:	46c8      	mov	r8, r9
  405c02:	e667      	b.n	4058d4 <_svfprintf_r+0xfdc>
  405c04:	2000      	movs	r0, #0
  405c06:	900a      	str	r0, [sp, #40]	; 0x28
  405c08:	f7fe bed0 	b.w	4049ac <_svfprintf_r+0xb4>
  405c0c:	3301      	adds	r3, #1
  405c0e:	443a      	add	r2, r7
  405c10:	2b07      	cmp	r3, #7
  405c12:	e888 00a0 	stmia.w	r8, {r5, r7}
  405c16:	9227      	str	r2, [sp, #156]	; 0x9c
  405c18:	9326      	str	r3, [sp, #152]	; 0x98
  405c1a:	f108 0808 	add.w	r8, r8, #8
  405c1e:	f77f ae5c 	ble.w	4058da <_svfprintf_r+0xfe2>
  405c22:	aa25      	add	r2, sp, #148	; 0x94
  405c24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405c26:	980c      	ldr	r0, [sp, #48]	; 0x30
  405c28:	f001 ffb8 	bl	407b9c <__ssprint_r>
  405c2c:	2800      	cmp	r0, #0
  405c2e:	f47e af35 	bne.w	404a9c <_svfprintf_r+0x1a4>
  405c32:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405c34:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405c36:	46c8      	mov	r8, r9
  405c38:	e64f      	b.n	4058da <_svfprintf_r+0xfe2>
  405c3a:	3330      	adds	r3, #48	; 0x30
  405c3c:	2230      	movs	r2, #48	; 0x30
  405c3e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  405c42:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  405c46:	ab22      	add	r3, sp, #136	; 0x88
  405c48:	e70f      	b.n	405a6a <_svfprintf_r+0x1172>
  405c4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c4c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405c4e:	4413      	add	r3, r2
  405c50:	930e      	str	r3, [sp, #56]	; 0x38
  405c52:	e775      	b.n	405b40 <_svfprintf_r+0x1248>
  405c54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405c56:	e5cb      	b.n	4057f0 <_svfprintf_r+0xef8>
  405c58:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405c5a:	4e1d      	ldr	r6, [pc, #116]	; (405cd0 <_svfprintf_r+0x13d8>)
  405c5c:	2b00      	cmp	r3, #0
  405c5e:	bfb6      	itet	lt
  405c60:	272d      	movlt	r7, #45	; 0x2d
  405c62:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  405c66:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  405c6a:	4b1a      	ldr	r3, [pc, #104]	; (405cd4 <_svfprintf_r+0x13dc>)
  405c6c:	f7ff ba2f 	b.w	4050ce <_svfprintf_r+0x7d6>
  405c70:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405c72:	9808      	ldr	r0, [sp, #32]
  405c74:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405c76:	4639      	mov	r1, r7
  405c78:	f002 fc5a 	bl	408530 <__aeabi_dcmpeq>
  405c7c:	2800      	cmp	r0, #0
  405c7e:	f47f ae7f 	bne.w	405980 <_svfprintf_r+0x1088>
  405c82:	f1c5 0501 	rsb	r5, r5, #1
  405c86:	951f      	str	r5, [sp, #124]	; 0x7c
  405c88:	442c      	add	r4, r5
  405c8a:	e59e      	b.n	4057ca <_svfprintf_r+0xed2>
  405c8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c8e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405c90:	4413      	add	r3, r2
  405c92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405c94:	441a      	add	r2, r3
  405c96:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405c9a:	920e      	str	r2, [sp, #56]	; 0x38
  405c9c:	9308      	str	r3, [sp, #32]
  405c9e:	e5c7      	b.n	405830 <_svfprintf_r+0xf38>
  405ca0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ca2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405ca4:	f1c3 0301 	rsb	r3, r3, #1
  405ca8:	441a      	add	r2, r3
  405caa:	4613      	mov	r3, r2
  405cac:	e7d0      	b.n	405c50 <_svfprintf_r+0x1358>
  405cae:	f01b 0301 	ands.w	r3, fp, #1
  405cb2:	9312      	str	r3, [sp, #72]	; 0x48
  405cb4:	f47f aee2 	bne.w	405a7c <_svfprintf_r+0x1184>
  405cb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405cba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405cbe:	9308      	str	r3, [sp, #32]
  405cc0:	e5b6      	b.n	405830 <_svfprintf_r+0xf38>
  405cc2:	bf00      	nop
  405cc4:	66666667 	.word	0x66666667
  405cc8:	004090a8 	.word	0x004090a8
  405ccc:	004090c4 	.word	0x004090c4
  405cd0:	0040907c 	.word	0x0040907c
  405cd4:	00409078 	.word	0x00409078
  405cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405cda:	b913      	cbnz	r3, 405ce2 <_svfprintf_r+0x13ea>
  405cdc:	f01b 0f01 	tst.w	fp, #1
  405ce0:	d002      	beq.n	405ce8 <_svfprintf_r+0x13f0>
  405ce2:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405ce4:	3301      	adds	r3, #1
  405ce6:	e7d4      	b.n	405c92 <_svfprintf_r+0x139a>
  405ce8:	2301      	movs	r3, #1
  405cea:	e73a      	b.n	405b62 <_svfprintf_r+0x126a>
  405cec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405cee:	f89a 3001 	ldrb.w	r3, [sl, #1]
  405cf2:	6828      	ldr	r0, [r5, #0]
  405cf4:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405cf8:	900a      	str	r0, [sp, #40]	; 0x28
  405cfa:	4628      	mov	r0, r5
  405cfc:	3004      	adds	r0, #4
  405cfe:	46a2      	mov	sl, r4
  405d00:	900f      	str	r0, [sp, #60]	; 0x3c
  405d02:	f7fe be51 	b.w	4049a8 <_svfprintf_r+0xb0>
  405d06:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405d0a:	f7ff b867 	b.w	404ddc <_svfprintf_r+0x4e4>
  405d0e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405d12:	f7ff ba15 	b.w	405140 <_svfprintf_r+0x848>
  405d16:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  405d1a:	e6a6      	b.n	405a6a <_svfprintf_r+0x1172>
  405d1c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405d20:	f7ff b8eb 	b.w	404efa <_svfprintf_r+0x602>
  405d24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405d26:	230c      	movs	r3, #12
  405d28:	6013      	str	r3, [r2, #0]
  405d2a:	f04f 33ff 	mov.w	r3, #4294967295
  405d2e:	9309      	str	r3, [sp, #36]	; 0x24
  405d30:	f7fe bebd 	b.w	404aae <_svfprintf_r+0x1b6>
  405d34:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405d38:	f7ff b99a 	b.w	405070 <_svfprintf_r+0x778>
  405d3c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405d40:	f7ff b976 	b.w	405030 <_svfprintf_r+0x738>
  405d44:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405d48:	f7ff b959 	b.w	404ffe <_svfprintf_r+0x706>
  405d4c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405d50:	f7ff b912 	b.w	404f78 <_svfprintf_r+0x680>

00405d54 <register_fini>:
  405d54:	4b02      	ldr	r3, [pc, #8]	; (405d60 <register_fini+0xc>)
  405d56:	b113      	cbz	r3, 405d5e <register_fini+0xa>
  405d58:	4802      	ldr	r0, [pc, #8]	; (405d64 <register_fini+0x10>)
  405d5a:	f000 b805 	b.w	405d68 <atexit>
  405d5e:	4770      	bx	lr
  405d60:	00000000 	.word	0x00000000
  405d64:	00406cf5 	.word	0x00406cf5

00405d68 <atexit>:
  405d68:	2300      	movs	r3, #0
  405d6a:	4601      	mov	r1, r0
  405d6c:	461a      	mov	r2, r3
  405d6e:	4618      	mov	r0, r3
  405d70:	f001 bf92 	b.w	407c98 <__register_exitproc>

00405d74 <quorem>:
  405d74:	6902      	ldr	r2, [r0, #16]
  405d76:	690b      	ldr	r3, [r1, #16]
  405d78:	4293      	cmp	r3, r2
  405d7a:	f300 808d 	bgt.w	405e98 <quorem+0x124>
  405d7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d82:	f103 38ff 	add.w	r8, r3, #4294967295
  405d86:	f101 0714 	add.w	r7, r1, #20
  405d8a:	f100 0b14 	add.w	fp, r0, #20
  405d8e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405d92:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405d96:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405d9a:	b083      	sub	sp, #12
  405d9c:	3201      	adds	r2, #1
  405d9e:	fbb3 f9f2 	udiv	r9, r3, r2
  405da2:	eb0b 0304 	add.w	r3, fp, r4
  405da6:	9400      	str	r4, [sp, #0]
  405da8:	eb07 0a04 	add.w	sl, r7, r4
  405dac:	9301      	str	r3, [sp, #4]
  405dae:	f1b9 0f00 	cmp.w	r9, #0
  405db2:	d039      	beq.n	405e28 <quorem+0xb4>
  405db4:	2500      	movs	r5, #0
  405db6:	462e      	mov	r6, r5
  405db8:	46bc      	mov	ip, r7
  405dba:	46de      	mov	lr, fp
  405dbc:	f85c 4b04 	ldr.w	r4, [ip], #4
  405dc0:	f8de 3000 	ldr.w	r3, [lr]
  405dc4:	b2a2      	uxth	r2, r4
  405dc6:	fb09 5502 	mla	r5, r9, r2, r5
  405dca:	0c22      	lsrs	r2, r4, #16
  405dcc:	0c2c      	lsrs	r4, r5, #16
  405dce:	fb09 4202 	mla	r2, r9, r2, r4
  405dd2:	b2ad      	uxth	r5, r5
  405dd4:	1b75      	subs	r5, r6, r5
  405dd6:	b296      	uxth	r6, r2
  405dd8:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405ddc:	fa15 f383 	uxtah	r3, r5, r3
  405de0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405de4:	b29b      	uxth	r3, r3
  405de6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405dea:	45e2      	cmp	sl, ip
  405dec:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405df0:	f84e 3b04 	str.w	r3, [lr], #4
  405df4:	ea4f 4626 	mov.w	r6, r6, asr #16
  405df8:	d2e0      	bcs.n	405dbc <quorem+0x48>
  405dfa:	9b00      	ldr	r3, [sp, #0]
  405dfc:	f85b 3003 	ldr.w	r3, [fp, r3]
  405e00:	b993      	cbnz	r3, 405e28 <quorem+0xb4>
  405e02:	9c01      	ldr	r4, [sp, #4]
  405e04:	1f23      	subs	r3, r4, #4
  405e06:	459b      	cmp	fp, r3
  405e08:	d20c      	bcs.n	405e24 <quorem+0xb0>
  405e0a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405e0e:	b94b      	cbnz	r3, 405e24 <quorem+0xb0>
  405e10:	f1a4 0308 	sub.w	r3, r4, #8
  405e14:	e002      	b.n	405e1c <quorem+0xa8>
  405e16:	681a      	ldr	r2, [r3, #0]
  405e18:	3b04      	subs	r3, #4
  405e1a:	b91a      	cbnz	r2, 405e24 <quorem+0xb0>
  405e1c:	459b      	cmp	fp, r3
  405e1e:	f108 38ff 	add.w	r8, r8, #4294967295
  405e22:	d3f8      	bcc.n	405e16 <quorem+0xa2>
  405e24:	f8c0 8010 	str.w	r8, [r0, #16]
  405e28:	4604      	mov	r4, r0
  405e2a:	f001 fd35 	bl	407898 <__mcmp>
  405e2e:	2800      	cmp	r0, #0
  405e30:	db2e      	blt.n	405e90 <quorem+0x11c>
  405e32:	f109 0901 	add.w	r9, r9, #1
  405e36:	465d      	mov	r5, fp
  405e38:	2300      	movs	r3, #0
  405e3a:	f857 1b04 	ldr.w	r1, [r7], #4
  405e3e:	6828      	ldr	r0, [r5, #0]
  405e40:	b28a      	uxth	r2, r1
  405e42:	1a9a      	subs	r2, r3, r2
  405e44:	0c0b      	lsrs	r3, r1, #16
  405e46:	fa12 f280 	uxtah	r2, r2, r0
  405e4a:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405e4e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405e52:	b292      	uxth	r2, r2
  405e54:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405e58:	45ba      	cmp	sl, r7
  405e5a:	f845 2b04 	str.w	r2, [r5], #4
  405e5e:	ea4f 4323 	mov.w	r3, r3, asr #16
  405e62:	d2ea      	bcs.n	405e3a <quorem+0xc6>
  405e64:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  405e68:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  405e6c:	b982      	cbnz	r2, 405e90 <quorem+0x11c>
  405e6e:	1f1a      	subs	r2, r3, #4
  405e70:	4593      	cmp	fp, r2
  405e72:	d20b      	bcs.n	405e8c <quorem+0x118>
  405e74:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405e78:	b942      	cbnz	r2, 405e8c <quorem+0x118>
  405e7a:	3b08      	subs	r3, #8
  405e7c:	e002      	b.n	405e84 <quorem+0x110>
  405e7e:	681a      	ldr	r2, [r3, #0]
  405e80:	3b04      	subs	r3, #4
  405e82:	b91a      	cbnz	r2, 405e8c <quorem+0x118>
  405e84:	459b      	cmp	fp, r3
  405e86:	f108 38ff 	add.w	r8, r8, #4294967295
  405e8a:	d3f8      	bcc.n	405e7e <quorem+0x10a>
  405e8c:	f8c4 8010 	str.w	r8, [r4, #16]
  405e90:	4648      	mov	r0, r9
  405e92:	b003      	add	sp, #12
  405e94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405e98:	2000      	movs	r0, #0
  405e9a:	4770      	bx	lr
  405e9c:	0000      	movs	r0, r0
	...

00405ea0 <_dtoa_r>:
  405ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ea4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405ea6:	b09b      	sub	sp, #108	; 0x6c
  405ea8:	4604      	mov	r4, r0
  405eaa:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405eac:	4692      	mov	sl, r2
  405eae:	469b      	mov	fp, r3
  405eb0:	b141      	cbz	r1, 405ec4 <_dtoa_r+0x24>
  405eb2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405eb4:	604a      	str	r2, [r1, #4]
  405eb6:	2301      	movs	r3, #1
  405eb8:	4093      	lsls	r3, r2
  405eba:	608b      	str	r3, [r1, #8]
  405ebc:	f001 fb14 	bl	4074e8 <_Bfree>
  405ec0:	2300      	movs	r3, #0
  405ec2:	6423      	str	r3, [r4, #64]	; 0x40
  405ec4:	f1bb 0f00 	cmp.w	fp, #0
  405ec8:	465d      	mov	r5, fp
  405eca:	db35      	blt.n	405f38 <_dtoa_r+0x98>
  405ecc:	2300      	movs	r3, #0
  405ece:	6033      	str	r3, [r6, #0]
  405ed0:	4b9d      	ldr	r3, [pc, #628]	; (406148 <_dtoa_r+0x2a8>)
  405ed2:	43ab      	bics	r3, r5
  405ed4:	d015      	beq.n	405f02 <_dtoa_r+0x62>
  405ed6:	4650      	mov	r0, sl
  405ed8:	4659      	mov	r1, fp
  405eda:	2200      	movs	r2, #0
  405edc:	2300      	movs	r3, #0
  405ede:	f002 fb27 	bl	408530 <__aeabi_dcmpeq>
  405ee2:	4680      	mov	r8, r0
  405ee4:	2800      	cmp	r0, #0
  405ee6:	d02d      	beq.n	405f44 <_dtoa_r+0xa4>
  405ee8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405eea:	2301      	movs	r3, #1
  405eec:	6013      	str	r3, [r2, #0]
  405eee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405ef0:	2b00      	cmp	r3, #0
  405ef2:	f000 80bd 	beq.w	406070 <_dtoa_r+0x1d0>
  405ef6:	4895      	ldr	r0, [pc, #596]	; (40614c <_dtoa_r+0x2ac>)
  405ef8:	6018      	str	r0, [r3, #0]
  405efa:	3801      	subs	r0, #1
  405efc:	b01b      	add	sp, #108	; 0x6c
  405efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f02:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405f04:	f242 730f 	movw	r3, #9999	; 0x270f
  405f08:	6013      	str	r3, [r2, #0]
  405f0a:	f1ba 0f00 	cmp.w	sl, #0
  405f0e:	d10d      	bne.n	405f2c <_dtoa_r+0x8c>
  405f10:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405f14:	b955      	cbnz	r5, 405f2c <_dtoa_r+0x8c>
  405f16:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405f18:	488d      	ldr	r0, [pc, #564]	; (406150 <_dtoa_r+0x2b0>)
  405f1a:	2b00      	cmp	r3, #0
  405f1c:	d0ee      	beq.n	405efc <_dtoa_r+0x5c>
  405f1e:	f100 0308 	add.w	r3, r0, #8
  405f22:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  405f24:	6013      	str	r3, [r2, #0]
  405f26:	b01b      	add	sp, #108	; 0x6c
  405f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405f2e:	4889      	ldr	r0, [pc, #548]	; (406154 <_dtoa_r+0x2b4>)
  405f30:	2b00      	cmp	r3, #0
  405f32:	d0e3      	beq.n	405efc <_dtoa_r+0x5c>
  405f34:	1cc3      	adds	r3, r0, #3
  405f36:	e7f4      	b.n	405f22 <_dtoa_r+0x82>
  405f38:	2301      	movs	r3, #1
  405f3a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405f3e:	6033      	str	r3, [r6, #0]
  405f40:	46ab      	mov	fp, r5
  405f42:	e7c5      	b.n	405ed0 <_dtoa_r+0x30>
  405f44:	aa18      	add	r2, sp, #96	; 0x60
  405f46:	ab19      	add	r3, sp, #100	; 0x64
  405f48:	9201      	str	r2, [sp, #4]
  405f4a:	9300      	str	r3, [sp, #0]
  405f4c:	4652      	mov	r2, sl
  405f4e:	465b      	mov	r3, fp
  405f50:	4620      	mov	r0, r4
  405f52:	f001 fd41 	bl	4079d8 <__d2b>
  405f56:	0d2b      	lsrs	r3, r5, #20
  405f58:	4681      	mov	r9, r0
  405f5a:	d071      	beq.n	406040 <_dtoa_r+0x1a0>
  405f5c:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405f60:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  405f64:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405f66:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  405f6a:	4650      	mov	r0, sl
  405f6c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405f70:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405f74:	2200      	movs	r2, #0
  405f76:	4b78      	ldr	r3, [pc, #480]	; (406158 <_dtoa_r+0x2b8>)
  405f78:	f7fd fe84 	bl	403c84 <__aeabi_dsub>
  405f7c:	a36c      	add	r3, pc, #432	; (adr r3, 406130 <_dtoa_r+0x290>)
  405f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f82:	f7fe f833 	bl	403fec <__aeabi_dmul>
  405f86:	a36c      	add	r3, pc, #432	; (adr r3, 406138 <_dtoa_r+0x298>)
  405f88:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f8c:	f7fd fe7c 	bl	403c88 <__adddf3>
  405f90:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405f94:	4630      	mov	r0, r6
  405f96:	f7fd ffc3 	bl	403f20 <__aeabi_i2d>
  405f9a:	a369      	add	r3, pc, #420	; (adr r3, 406140 <_dtoa_r+0x2a0>)
  405f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405fa0:	f7fe f824 	bl	403fec <__aeabi_dmul>
  405fa4:	4602      	mov	r2, r0
  405fa6:	460b      	mov	r3, r1
  405fa8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405fac:	f7fd fe6c 	bl	403c88 <__adddf3>
  405fb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405fb4:	f002 fb04 	bl	4085c0 <__aeabi_d2iz>
  405fb8:	2200      	movs	r2, #0
  405fba:	9002      	str	r0, [sp, #8]
  405fbc:	2300      	movs	r3, #0
  405fbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405fc2:	f002 fabf 	bl	408544 <__aeabi_dcmplt>
  405fc6:	2800      	cmp	r0, #0
  405fc8:	f040 8173 	bne.w	4062b2 <_dtoa_r+0x412>
  405fcc:	9d02      	ldr	r5, [sp, #8]
  405fce:	2d16      	cmp	r5, #22
  405fd0:	f200 815d 	bhi.w	40628e <_dtoa_r+0x3ee>
  405fd4:	4b61      	ldr	r3, [pc, #388]	; (40615c <_dtoa_r+0x2bc>)
  405fd6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405fda:	e9d3 0100 	ldrd	r0, r1, [r3]
  405fde:	4652      	mov	r2, sl
  405fe0:	465b      	mov	r3, fp
  405fe2:	f002 facd 	bl	408580 <__aeabi_dcmpgt>
  405fe6:	2800      	cmp	r0, #0
  405fe8:	f000 81c5 	beq.w	406376 <_dtoa_r+0x4d6>
  405fec:	1e6b      	subs	r3, r5, #1
  405fee:	9302      	str	r3, [sp, #8]
  405ff0:	2300      	movs	r3, #0
  405ff2:	930e      	str	r3, [sp, #56]	; 0x38
  405ff4:	1bbf      	subs	r7, r7, r6
  405ff6:	1e7b      	subs	r3, r7, #1
  405ff8:	9306      	str	r3, [sp, #24]
  405ffa:	f100 8154 	bmi.w	4062a6 <_dtoa_r+0x406>
  405ffe:	2300      	movs	r3, #0
  406000:	9308      	str	r3, [sp, #32]
  406002:	9b02      	ldr	r3, [sp, #8]
  406004:	2b00      	cmp	r3, #0
  406006:	f2c0 8145 	blt.w	406294 <_dtoa_r+0x3f4>
  40600a:	9a06      	ldr	r2, [sp, #24]
  40600c:	930d      	str	r3, [sp, #52]	; 0x34
  40600e:	4611      	mov	r1, r2
  406010:	4419      	add	r1, r3
  406012:	2300      	movs	r3, #0
  406014:	9106      	str	r1, [sp, #24]
  406016:	930c      	str	r3, [sp, #48]	; 0x30
  406018:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40601a:	2b09      	cmp	r3, #9
  40601c:	d82a      	bhi.n	406074 <_dtoa_r+0x1d4>
  40601e:	2b05      	cmp	r3, #5
  406020:	f340 865b 	ble.w	406cda <_dtoa_r+0xe3a>
  406024:	3b04      	subs	r3, #4
  406026:	9324      	str	r3, [sp, #144]	; 0x90
  406028:	2500      	movs	r5, #0
  40602a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40602c:	3b02      	subs	r3, #2
  40602e:	2b03      	cmp	r3, #3
  406030:	f200 8642 	bhi.w	406cb8 <_dtoa_r+0xe18>
  406034:	e8df f013 	tbh	[pc, r3, lsl #1]
  406038:	02c903d4 	.word	0x02c903d4
  40603c:	046103df 	.word	0x046103df
  406040:	9f18      	ldr	r7, [sp, #96]	; 0x60
  406042:	9e19      	ldr	r6, [sp, #100]	; 0x64
  406044:	443e      	add	r6, r7
  406046:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40604a:	2b20      	cmp	r3, #32
  40604c:	f340 818e 	ble.w	40636c <_dtoa_r+0x4cc>
  406050:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  406054:	f206 4012 	addw	r0, r6, #1042	; 0x412
  406058:	409d      	lsls	r5, r3
  40605a:	fa2a f000 	lsr.w	r0, sl, r0
  40605e:	4328      	orrs	r0, r5
  406060:	f7fd ff4e 	bl	403f00 <__aeabi_ui2d>
  406064:	2301      	movs	r3, #1
  406066:	3e01      	subs	r6, #1
  406068:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40606c:	9314      	str	r3, [sp, #80]	; 0x50
  40606e:	e781      	b.n	405f74 <_dtoa_r+0xd4>
  406070:	483b      	ldr	r0, [pc, #236]	; (406160 <_dtoa_r+0x2c0>)
  406072:	e743      	b.n	405efc <_dtoa_r+0x5c>
  406074:	2100      	movs	r1, #0
  406076:	6461      	str	r1, [r4, #68]	; 0x44
  406078:	4620      	mov	r0, r4
  40607a:	9125      	str	r1, [sp, #148]	; 0x94
  40607c:	f001 fa0e 	bl	40749c <_Balloc>
  406080:	f04f 33ff 	mov.w	r3, #4294967295
  406084:	930a      	str	r3, [sp, #40]	; 0x28
  406086:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406088:	930f      	str	r3, [sp, #60]	; 0x3c
  40608a:	2301      	movs	r3, #1
  40608c:	9004      	str	r0, [sp, #16]
  40608e:	6420      	str	r0, [r4, #64]	; 0x40
  406090:	9224      	str	r2, [sp, #144]	; 0x90
  406092:	930b      	str	r3, [sp, #44]	; 0x2c
  406094:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406096:	2b00      	cmp	r3, #0
  406098:	f2c0 80d9 	blt.w	40624e <_dtoa_r+0x3ae>
  40609c:	9a02      	ldr	r2, [sp, #8]
  40609e:	2a0e      	cmp	r2, #14
  4060a0:	f300 80d5 	bgt.w	40624e <_dtoa_r+0x3ae>
  4060a4:	4b2d      	ldr	r3, [pc, #180]	; (40615c <_dtoa_r+0x2bc>)
  4060a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4060aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4060ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4060b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4060b4:	2b00      	cmp	r3, #0
  4060b6:	f2c0 83ba 	blt.w	40682e <_dtoa_r+0x98e>
  4060ba:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4060be:	4650      	mov	r0, sl
  4060c0:	462a      	mov	r2, r5
  4060c2:	4633      	mov	r3, r6
  4060c4:	4659      	mov	r1, fp
  4060c6:	f7fe f8bb 	bl	404240 <__aeabi_ddiv>
  4060ca:	f002 fa79 	bl	4085c0 <__aeabi_d2iz>
  4060ce:	4680      	mov	r8, r0
  4060d0:	f7fd ff26 	bl	403f20 <__aeabi_i2d>
  4060d4:	462a      	mov	r2, r5
  4060d6:	4633      	mov	r3, r6
  4060d8:	f7fd ff88 	bl	403fec <__aeabi_dmul>
  4060dc:	460b      	mov	r3, r1
  4060de:	4602      	mov	r2, r0
  4060e0:	4659      	mov	r1, fp
  4060e2:	4650      	mov	r0, sl
  4060e4:	f7fd fdce 	bl	403c84 <__aeabi_dsub>
  4060e8:	9d04      	ldr	r5, [sp, #16]
  4060ea:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4060ee:	702b      	strb	r3, [r5, #0]
  4060f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4060f2:	2b01      	cmp	r3, #1
  4060f4:	4606      	mov	r6, r0
  4060f6:	460f      	mov	r7, r1
  4060f8:	f105 0501 	add.w	r5, r5, #1
  4060fc:	d068      	beq.n	4061d0 <_dtoa_r+0x330>
  4060fe:	2200      	movs	r2, #0
  406100:	4b18      	ldr	r3, [pc, #96]	; (406164 <_dtoa_r+0x2c4>)
  406102:	f7fd ff73 	bl	403fec <__aeabi_dmul>
  406106:	2200      	movs	r2, #0
  406108:	2300      	movs	r3, #0
  40610a:	4606      	mov	r6, r0
  40610c:	460f      	mov	r7, r1
  40610e:	f002 fa0f 	bl	408530 <__aeabi_dcmpeq>
  406112:	2800      	cmp	r0, #0
  406114:	f040 8088 	bne.w	406228 <_dtoa_r+0x388>
  406118:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40611c:	f04f 0a00 	mov.w	sl, #0
  406120:	f8df b040 	ldr.w	fp, [pc, #64]	; 406164 <_dtoa_r+0x2c4>
  406124:	940c      	str	r4, [sp, #48]	; 0x30
  406126:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40612a:	e028      	b.n	40617e <_dtoa_r+0x2de>
  40612c:	f3af 8000 	nop.w
  406130:	636f4361 	.word	0x636f4361
  406134:	3fd287a7 	.word	0x3fd287a7
  406138:	8b60c8b3 	.word	0x8b60c8b3
  40613c:	3fc68a28 	.word	0x3fc68a28
  406140:	509f79fb 	.word	0x509f79fb
  406144:	3fd34413 	.word	0x3fd34413
  406148:	7ff00000 	.word	0x7ff00000
  40614c:	004090b1 	.word	0x004090b1
  406150:	004090d4 	.word	0x004090d4
  406154:	004090e0 	.word	0x004090e0
  406158:	3ff80000 	.word	0x3ff80000
  40615c:	00409110 	.word	0x00409110
  406160:	004090b0 	.word	0x004090b0
  406164:	40240000 	.word	0x40240000
  406168:	f7fd ff40 	bl	403fec <__aeabi_dmul>
  40616c:	2200      	movs	r2, #0
  40616e:	2300      	movs	r3, #0
  406170:	4606      	mov	r6, r0
  406172:	460f      	mov	r7, r1
  406174:	f002 f9dc 	bl	408530 <__aeabi_dcmpeq>
  406178:	2800      	cmp	r0, #0
  40617a:	f040 83c1 	bne.w	406900 <_dtoa_r+0xa60>
  40617e:	4642      	mov	r2, r8
  406180:	464b      	mov	r3, r9
  406182:	4630      	mov	r0, r6
  406184:	4639      	mov	r1, r7
  406186:	f7fe f85b 	bl	404240 <__aeabi_ddiv>
  40618a:	f002 fa19 	bl	4085c0 <__aeabi_d2iz>
  40618e:	4604      	mov	r4, r0
  406190:	f7fd fec6 	bl	403f20 <__aeabi_i2d>
  406194:	4642      	mov	r2, r8
  406196:	464b      	mov	r3, r9
  406198:	f7fd ff28 	bl	403fec <__aeabi_dmul>
  40619c:	4602      	mov	r2, r0
  40619e:	460b      	mov	r3, r1
  4061a0:	4630      	mov	r0, r6
  4061a2:	4639      	mov	r1, r7
  4061a4:	f7fd fd6e 	bl	403c84 <__aeabi_dsub>
  4061a8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4061ac:	9e04      	ldr	r6, [sp, #16]
  4061ae:	f805 eb01 	strb.w	lr, [r5], #1
  4061b2:	eba5 0e06 	sub.w	lr, r5, r6
  4061b6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4061b8:	45b6      	cmp	lr, r6
  4061ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4061be:	4652      	mov	r2, sl
  4061c0:	465b      	mov	r3, fp
  4061c2:	d1d1      	bne.n	406168 <_dtoa_r+0x2c8>
  4061c4:	46a0      	mov	r8, r4
  4061c6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4061ca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4061cc:	4606      	mov	r6, r0
  4061ce:	460f      	mov	r7, r1
  4061d0:	4632      	mov	r2, r6
  4061d2:	463b      	mov	r3, r7
  4061d4:	4630      	mov	r0, r6
  4061d6:	4639      	mov	r1, r7
  4061d8:	f7fd fd56 	bl	403c88 <__adddf3>
  4061dc:	4606      	mov	r6, r0
  4061de:	460f      	mov	r7, r1
  4061e0:	4602      	mov	r2, r0
  4061e2:	460b      	mov	r3, r1
  4061e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4061e8:	f002 f9ac 	bl	408544 <__aeabi_dcmplt>
  4061ec:	b948      	cbnz	r0, 406202 <_dtoa_r+0x362>
  4061ee:	4632      	mov	r2, r6
  4061f0:	463b      	mov	r3, r7
  4061f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4061f6:	f002 f99b 	bl	408530 <__aeabi_dcmpeq>
  4061fa:	b1a8      	cbz	r0, 406228 <_dtoa_r+0x388>
  4061fc:	f018 0f01 	tst.w	r8, #1
  406200:	d012      	beq.n	406228 <_dtoa_r+0x388>
  406202:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406206:	9a04      	ldr	r2, [sp, #16]
  406208:	1e6b      	subs	r3, r5, #1
  40620a:	e004      	b.n	406216 <_dtoa_r+0x376>
  40620c:	429a      	cmp	r2, r3
  40620e:	f000 8401 	beq.w	406a14 <_dtoa_r+0xb74>
  406212:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  406216:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40621a:	f103 0501 	add.w	r5, r3, #1
  40621e:	d0f5      	beq.n	40620c <_dtoa_r+0x36c>
  406220:	f108 0801 	add.w	r8, r8, #1
  406224:	f883 8000 	strb.w	r8, [r3]
  406228:	4649      	mov	r1, r9
  40622a:	4620      	mov	r0, r4
  40622c:	f001 f95c 	bl	4074e8 <_Bfree>
  406230:	2200      	movs	r2, #0
  406232:	9b02      	ldr	r3, [sp, #8]
  406234:	702a      	strb	r2, [r5, #0]
  406236:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406238:	3301      	adds	r3, #1
  40623a:	6013      	str	r3, [r2, #0]
  40623c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40623e:	2b00      	cmp	r3, #0
  406240:	f000 839e 	beq.w	406980 <_dtoa_r+0xae0>
  406244:	9804      	ldr	r0, [sp, #16]
  406246:	601d      	str	r5, [r3, #0]
  406248:	b01b      	add	sp, #108	; 0x6c
  40624a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40624e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406250:	2a00      	cmp	r2, #0
  406252:	d03e      	beq.n	4062d2 <_dtoa_r+0x432>
  406254:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406256:	2a01      	cmp	r2, #1
  406258:	f340 8311 	ble.w	40687e <_dtoa_r+0x9de>
  40625c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40625e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406260:	1e5f      	subs	r7, r3, #1
  406262:	42ba      	cmp	r2, r7
  406264:	f2c0 838f 	blt.w	406986 <_dtoa_r+0xae6>
  406268:	1bd7      	subs	r7, r2, r7
  40626a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40626c:	2b00      	cmp	r3, #0
  40626e:	f2c0 848b 	blt.w	406b88 <_dtoa_r+0xce8>
  406272:	9d08      	ldr	r5, [sp, #32]
  406274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406276:	9a08      	ldr	r2, [sp, #32]
  406278:	441a      	add	r2, r3
  40627a:	9208      	str	r2, [sp, #32]
  40627c:	9a06      	ldr	r2, [sp, #24]
  40627e:	2101      	movs	r1, #1
  406280:	441a      	add	r2, r3
  406282:	4620      	mov	r0, r4
  406284:	9206      	str	r2, [sp, #24]
  406286:	f001 f9c9 	bl	40761c <__i2b>
  40628a:	4606      	mov	r6, r0
  40628c:	e024      	b.n	4062d8 <_dtoa_r+0x438>
  40628e:	2301      	movs	r3, #1
  406290:	930e      	str	r3, [sp, #56]	; 0x38
  406292:	e6af      	b.n	405ff4 <_dtoa_r+0x154>
  406294:	9a08      	ldr	r2, [sp, #32]
  406296:	9b02      	ldr	r3, [sp, #8]
  406298:	1ad2      	subs	r2, r2, r3
  40629a:	425b      	negs	r3, r3
  40629c:	930c      	str	r3, [sp, #48]	; 0x30
  40629e:	2300      	movs	r3, #0
  4062a0:	9208      	str	r2, [sp, #32]
  4062a2:	930d      	str	r3, [sp, #52]	; 0x34
  4062a4:	e6b8      	b.n	406018 <_dtoa_r+0x178>
  4062a6:	f1c7 0301 	rsb	r3, r7, #1
  4062aa:	9308      	str	r3, [sp, #32]
  4062ac:	2300      	movs	r3, #0
  4062ae:	9306      	str	r3, [sp, #24]
  4062b0:	e6a7      	b.n	406002 <_dtoa_r+0x162>
  4062b2:	9d02      	ldr	r5, [sp, #8]
  4062b4:	4628      	mov	r0, r5
  4062b6:	f7fd fe33 	bl	403f20 <__aeabi_i2d>
  4062ba:	4602      	mov	r2, r0
  4062bc:	460b      	mov	r3, r1
  4062be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4062c2:	f002 f935 	bl	408530 <__aeabi_dcmpeq>
  4062c6:	2800      	cmp	r0, #0
  4062c8:	f47f ae80 	bne.w	405fcc <_dtoa_r+0x12c>
  4062cc:	1e6b      	subs	r3, r5, #1
  4062ce:	9302      	str	r3, [sp, #8]
  4062d0:	e67c      	b.n	405fcc <_dtoa_r+0x12c>
  4062d2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4062d4:	9d08      	ldr	r5, [sp, #32]
  4062d6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4062d8:	2d00      	cmp	r5, #0
  4062da:	dd0c      	ble.n	4062f6 <_dtoa_r+0x456>
  4062dc:	9906      	ldr	r1, [sp, #24]
  4062de:	2900      	cmp	r1, #0
  4062e0:	460b      	mov	r3, r1
  4062e2:	dd08      	ble.n	4062f6 <_dtoa_r+0x456>
  4062e4:	42a9      	cmp	r1, r5
  4062e6:	9a08      	ldr	r2, [sp, #32]
  4062e8:	bfa8      	it	ge
  4062ea:	462b      	movge	r3, r5
  4062ec:	1ad2      	subs	r2, r2, r3
  4062ee:	1aed      	subs	r5, r5, r3
  4062f0:	1acb      	subs	r3, r1, r3
  4062f2:	9208      	str	r2, [sp, #32]
  4062f4:	9306      	str	r3, [sp, #24]
  4062f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4062f8:	b1d3      	cbz	r3, 406330 <_dtoa_r+0x490>
  4062fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4062fc:	2b00      	cmp	r3, #0
  4062fe:	f000 82b7 	beq.w	406870 <_dtoa_r+0x9d0>
  406302:	2f00      	cmp	r7, #0
  406304:	dd10      	ble.n	406328 <_dtoa_r+0x488>
  406306:	4631      	mov	r1, r6
  406308:	463a      	mov	r2, r7
  40630a:	4620      	mov	r0, r4
  40630c:	f001 fa22 	bl	407754 <__pow5mult>
  406310:	464a      	mov	r2, r9
  406312:	4601      	mov	r1, r0
  406314:	4606      	mov	r6, r0
  406316:	4620      	mov	r0, r4
  406318:	f001 f98a 	bl	407630 <__multiply>
  40631c:	4649      	mov	r1, r9
  40631e:	4680      	mov	r8, r0
  406320:	4620      	mov	r0, r4
  406322:	f001 f8e1 	bl	4074e8 <_Bfree>
  406326:	46c1      	mov	r9, r8
  406328:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40632a:	1bda      	subs	r2, r3, r7
  40632c:	f040 82a1 	bne.w	406872 <_dtoa_r+0x9d2>
  406330:	2101      	movs	r1, #1
  406332:	4620      	mov	r0, r4
  406334:	f001 f972 	bl	40761c <__i2b>
  406338:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40633a:	2b00      	cmp	r3, #0
  40633c:	4680      	mov	r8, r0
  40633e:	dd1c      	ble.n	40637a <_dtoa_r+0x4da>
  406340:	4601      	mov	r1, r0
  406342:	461a      	mov	r2, r3
  406344:	4620      	mov	r0, r4
  406346:	f001 fa05 	bl	407754 <__pow5mult>
  40634a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40634c:	2b01      	cmp	r3, #1
  40634e:	4680      	mov	r8, r0
  406350:	f340 8254 	ble.w	4067fc <_dtoa_r+0x95c>
  406354:	2300      	movs	r3, #0
  406356:	930c      	str	r3, [sp, #48]	; 0x30
  406358:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40635c:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406360:	6918      	ldr	r0, [r3, #16]
  406362:	f001 f90b 	bl	40757c <__hi0bits>
  406366:	f1c0 0020 	rsb	r0, r0, #32
  40636a:	e010      	b.n	40638e <_dtoa_r+0x4ee>
  40636c:	f1c3 0520 	rsb	r5, r3, #32
  406370:	fa0a f005 	lsl.w	r0, sl, r5
  406374:	e674      	b.n	406060 <_dtoa_r+0x1c0>
  406376:	900e      	str	r0, [sp, #56]	; 0x38
  406378:	e63c      	b.n	405ff4 <_dtoa_r+0x154>
  40637a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40637c:	2b01      	cmp	r3, #1
  40637e:	f340 8287 	ble.w	406890 <_dtoa_r+0x9f0>
  406382:	2300      	movs	r3, #0
  406384:	930c      	str	r3, [sp, #48]	; 0x30
  406386:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406388:	2001      	movs	r0, #1
  40638a:	2b00      	cmp	r3, #0
  40638c:	d1e4      	bne.n	406358 <_dtoa_r+0x4b8>
  40638e:	9a06      	ldr	r2, [sp, #24]
  406390:	4410      	add	r0, r2
  406392:	f010 001f 	ands.w	r0, r0, #31
  406396:	f000 80a1 	beq.w	4064dc <_dtoa_r+0x63c>
  40639a:	f1c0 0320 	rsb	r3, r0, #32
  40639e:	2b04      	cmp	r3, #4
  4063a0:	f340 849e 	ble.w	406ce0 <_dtoa_r+0xe40>
  4063a4:	9b08      	ldr	r3, [sp, #32]
  4063a6:	f1c0 001c 	rsb	r0, r0, #28
  4063aa:	4403      	add	r3, r0
  4063ac:	9308      	str	r3, [sp, #32]
  4063ae:	4613      	mov	r3, r2
  4063b0:	4403      	add	r3, r0
  4063b2:	4405      	add	r5, r0
  4063b4:	9306      	str	r3, [sp, #24]
  4063b6:	9b08      	ldr	r3, [sp, #32]
  4063b8:	2b00      	cmp	r3, #0
  4063ba:	dd05      	ble.n	4063c8 <_dtoa_r+0x528>
  4063bc:	4649      	mov	r1, r9
  4063be:	461a      	mov	r2, r3
  4063c0:	4620      	mov	r0, r4
  4063c2:	f001 fa17 	bl	4077f4 <__lshift>
  4063c6:	4681      	mov	r9, r0
  4063c8:	9b06      	ldr	r3, [sp, #24]
  4063ca:	2b00      	cmp	r3, #0
  4063cc:	dd05      	ble.n	4063da <_dtoa_r+0x53a>
  4063ce:	4641      	mov	r1, r8
  4063d0:	461a      	mov	r2, r3
  4063d2:	4620      	mov	r0, r4
  4063d4:	f001 fa0e 	bl	4077f4 <__lshift>
  4063d8:	4680      	mov	r8, r0
  4063da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4063dc:	2b00      	cmp	r3, #0
  4063de:	f040 8086 	bne.w	4064ee <_dtoa_r+0x64e>
  4063e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4063e4:	2b00      	cmp	r3, #0
  4063e6:	f340 8266 	ble.w	4068b6 <_dtoa_r+0xa16>
  4063ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4063ec:	2b00      	cmp	r3, #0
  4063ee:	f000 8098 	beq.w	406522 <_dtoa_r+0x682>
  4063f2:	2d00      	cmp	r5, #0
  4063f4:	dd05      	ble.n	406402 <_dtoa_r+0x562>
  4063f6:	4631      	mov	r1, r6
  4063f8:	462a      	mov	r2, r5
  4063fa:	4620      	mov	r0, r4
  4063fc:	f001 f9fa 	bl	4077f4 <__lshift>
  406400:	4606      	mov	r6, r0
  406402:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406404:	2b00      	cmp	r3, #0
  406406:	f040 8337 	bne.w	406a78 <_dtoa_r+0xbd8>
  40640a:	9606      	str	r6, [sp, #24]
  40640c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40640e:	9a04      	ldr	r2, [sp, #16]
  406410:	f8dd b018 	ldr.w	fp, [sp, #24]
  406414:	3b01      	subs	r3, #1
  406416:	18d3      	adds	r3, r2, r3
  406418:	930b      	str	r3, [sp, #44]	; 0x2c
  40641a:	f00a 0301 	and.w	r3, sl, #1
  40641e:	930c      	str	r3, [sp, #48]	; 0x30
  406420:	4617      	mov	r7, r2
  406422:	46c2      	mov	sl, r8
  406424:	4651      	mov	r1, sl
  406426:	4648      	mov	r0, r9
  406428:	f7ff fca4 	bl	405d74 <quorem>
  40642c:	4631      	mov	r1, r6
  40642e:	4605      	mov	r5, r0
  406430:	4648      	mov	r0, r9
  406432:	f001 fa31 	bl	407898 <__mcmp>
  406436:	465a      	mov	r2, fp
  406438:	900a      	str	r0, [sp, #40]	; 0x28
  40643a:	4651      	mov	r1, sl
  40643c:	4620      	mov	r0, r4
  40643e:	f001 fa47 	bl	4078d0 <__mdiff>
  406442:	68c2      	ldr	r2, [r0, #12]
  406444:	4680      	mov	r8, r0
  406446:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40644a:	2a00      	cmp	r2, #0
  40644c:	f040 822b 	bne.w	4068a6 <_dtoa_r+0xa06>
  406450:	4601      	mov	r1, r0
  406452:	4648      	mov	r0, r9
  406454:	9308      	str	r3, [sp, #32]
  406456:	f001 fa1f 	bl	407898 <__mcmp>
  40645a:	4641      	mov	r1, r8
  40645c:	9006      	str	r0, [sp, #24]
  40645e:	4620      	mov	r0, r4
  406460:	f001 f842 	bl	4074e8 <_Bfree>
  406464:	9a06      	ldr	r2, [sp, #24]
  406466:	9b08      	ldr	r3, [sp, #32]
  406468:	b932      	cbnz	r2, 406478 <_dtoa_r+0x5d8>
  40646a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40646c:	b921      	cbnz	r1, 406478 <_dtoa_r+0x5d8>
  40646e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406470:	2a00      	cmp	r2, #0
  406472:	f000 83ef 	beq.w	406c54 <_dtoa_r+0xdb4>
  406476:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406478:	990a      	ldr	r1, [sp, #40]	; 0x28
  40647a:	2900      	cmp	r1, #0
  40647c:	f2c0 829f 	blt.w	4069be <_dtoa_r+0xb1e>
  406480:	d105      	bne.n	40648e <_dtoa_r+0x5ee>
  406482:	9924      	ldr	r1, [sp, #144]	; 0x90
  406484:	b919      	cbnz	r1, 40648e <_dtoa_r+0x5ee>
  406486:	990c      	ldr	r1, [sp, #48]	; 0x30
  406488:	2900      	cmp	r1, #0
  40648a:	f000 8298 	beq.w	4069be <_dtoa_r+0xb1e>
  40648e:	2a00      	cmp	r2, #0
  406490:	f300 8306 	bgt.w	406aa0 <_dtoa_r+0xc00>
  406494:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406496:	703b      	strb	r3, [r7, #0]
  406498:	f107 0801 	add.w	r8, r7, #1
  40649c:	4297      	cmp	r7, r2
  40649e:	4645      	mov	r5, r8
  4064a0:	f000 830c 	beq.w	406abc <_dtoa_r+0xc1c>
  4064a4:	4649      	mov	r1, r9
  4064a6:	2300      	movs	r3, #0
  4064a8:	220a      	movs	r2, #10
  4064aa:	4620      	mov	r0, r4
  4064ac:	f001 f826 	bl	4074fc <__multadd>
  4064b0:	455e      	cmp	r6, fp
  4064b2:	4681      	mov	r9, r0
  4064b4:	4631      	mov	r1, r6
  4064b6:	f04f 0300 	mov.w	r3, #0
  4064ba:	f04f 020a 	mov.w	r2, #10
  4064be:	4620      	mov	r0, r4
  4064c0:	f000 81eb 	beq.w	40689a <_dtoa_r+0x9fa>
  4064c4:	f001 f81a 	bl	4074fc <__multadd>
  4064c8:	4659      	mov	r1, fp
  4064ca:	4606      	mov	r6, r0
  4064cc:	2300      	movs	r3, #0
  4064ce:	220a      	movs	r2, #10
  4064d0:	4620      	mov	r0, r4
  4064d2:	f001 f813 	bl	4074fc <__multadd>
  4064d6:	4647      	mov	r7, r8
  4064d8:	4683      	mov	fp, r0
  4064da:	e7a3      	b.n	406424 <_dtoa_r+0x584>
  4064dc:	201c      	movs	r0, #28
  4064de:	9b08      	ldr	r3, [sp, #32]
  4064e0:	4403      	add	r3, r0
  4064e2:	9308      	str	r3, [sp, #32]
  4064e4:	9b06      	ldr	r3, [sp, #24]
  4064e6:	4403      	add	r3, r0
  4064e8:	4405      	add	r5, r0
  4064ea:	9306      	str	r3, [sp, #24]
  4064ec:	e763      	b.n	4063b6 <_dtoa_r+0x516>
  4064ee:	4641      	mov	r1, r8
  4064f0:	4648      	mov	r0, r9
  4064f2:	f001 f9d1 	bl	407898 <__mcmp>
  4064f6:	2800      	cmp	r0, #0
  4064f8:	f6bf af73 	bge.w	4063e2 <_dtoa_r+0x542>
  4064fc:	9f02      	ldr	r7, [sp, #8]
  4064fe:	4649      	mov	r1, r9
  406500:	2300      	movs	r3, #0
  406502:	220a      	movs	r2, #10
  406504:	4620      	mov	r0, r4
  406506:	3f01      	subs	r7, #1
  406508:	9702      	str	r7, [sp, #8]
  40650a:	f000 fff7 	bl	4074fc <__multadd>
  40650e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406510:	4681      	mov	r9, r0
  406512:	2b00      	cmp	r3, #0
  406514:	f040 83b6 	bne.w	406c84 <_dtoa_r+0xde4>
  406518:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40651a:	2b00      	cmp	r3, #0
  40651c:	f340 83bf 	ble.w	406c9e <_dtoa_r+0xdfe>
  406520:	930a      	str	r3, [sp, #40]	; 0x28
  406522:	f8dd b010 	ldr.w	fp, [sp, #16]
  406526:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406528:	465d      	mov	r5, fp
  40652a:	e002      	b.n	406532 <_dtoa_r+0x692>
  40652c:	f000 ffe6 	bl	4074fc <__multadd>
  406530:	4681      	mov	r9, r0
  406532:	4641      	mov	r1, r8
  406534:	4648      	mov	r0, r9
  406536:	f7ff fc1d 	bl	405d74 <quorem>
  40653a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40653e:	f805 ab01 	strb.w	sl, [r5], #1
  406542:	eba5 030b 	sub.w	r3, r5, fp
  406546:	42bb      	cmp	r3, r7
  406548:	f04f 020a 	mov.w	r2, #10
  40654c:	f04f 0300 	mov.w	r3, #0
  406550:	4649      	mov	r1, r9
  406552:	4620      	mov	r0, r4
  406554:	dbea      	blt.n	40652c <_dtoa_r+0x68c>
  406556:	9b04      	ldr	r3, [sp, #16]
  406558:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40655a:	2a01      	cmp	r2, #1
  40655c:	bfac      	ite	ge
  40655e:	189b      	addge	r3, r3, r2
  406560:	3301      	addlt	r3, #1
  406562:	461d      	mov	r5, r3
  406564:	f04f 0b00 	mov.w	fp, #0
  406568:	4649      	mov	r1, r9
  40656a:	2201      	movs	r2, #1
  40656c:	4620      	mov	r0, r4
  40656e:	f001 f941 	bl	4077f4 <__lshift>
  406572:	4641      	mov	r1, r8
  406574:	4681      	mov	r9, r0
  406576:	f001 f98f 	bl	407898 <__mcmp>
  40657a:	2800      	cmp	r0, #0
  40657c:	f340 823d 	ble.w	4069fa <_dtoa_r+0xb5a>
  406580:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406584:	9904      	ldr	r1, [sp, #16]
  406586:	1e6b      	subs	r3, r5, #1
  406588:	e004      	b.n	406594 <_dtoa_r+0x6f4>
  40658a:	428b      	cmp	r3, r1
  40658c:	f000 81ae 	beq.w	4068ec <_dtoa_r+0xa4c>
  406590:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  406594:	2a39      	cmp	r2, #57	; 0x39
  406596:	f103 0501 	add.w	r5, r3, #1
  40659a:	d0f6      	beq.n	40658a <_dtoa_r+0x6ea>
  40659c:	3201      	adds	r2, #1
  40659e:	701a      	strb	r2, [r3, #0]
  4065a0:	4641      	mov	r1, r8
  4065a2:	4620      	mov	r0, r4
  4065a4:	f000 ffa0 	bl	4074e8 <_Bfree>
  4065a8:	2e00      	cmp	r6, #0
  4065aa:	f43f ae3d 	beq.w	406228 <_dtoa_r+0x388>
  4065ae:	f1bb 0f00 	cmp.w	fp, #0
  4065b2:	d005      	beq.n	4065c0 <_dtoa_r+0x720>
  4065b4:	45b3      	cmp	fp, r6
  4065b6:	d003      	beq.n	4065c0 <_dtoa_r+0x720>
  4065b8:	4659      	mov	r1, fp
  4065ba:	4620      	mov	r0, r4
  4065bc:	f000 ff94 	bl	4074e8 <_Bfree>
  4065c0:	4631      	mov	r1, r6
  4065c2:	4620      	mov	r0, r4
  4065c4:	f000 ff90 	bl	4074e8 <_Bfree>
  4065c8:	e62e      	b.n	406228 <_dtoa_r+0x388>
  4065ca:	2300      	movs	r3, #0
  4065cc:	930b      	str	r3, [sp, #44]	; 0x2c
  4065ce:	9b02      	ldr	r3, [sp, #8]
  4065d0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4065d2:	4413      	add	r3, r2
  4065d4:	930f      	str	r3, [sp, #60]	; 0x3c
  4065d6:	3301      	adds	r3, #1
  4065d8:	2b01      	cmp	r3, #1
  4065da:	461f      	mov	r7, r3
  4065dc:	461e      	mov	r6, r3
  4065de:	930a      	str	r3, [sp, #40]	; 0x28
  4065e0:	bfb8      	it	lt
  4065e2:	2701      	movlt	r7, #1
  4065e4:	2100      	movs	r1, #0
  4065e6:	2f17      	cmp	r7, #23
  4065e8:	6461      	str	r1, [r4, #68]	; 0x44
  4065ea:	d90a      	bls.n	406602 <_dtoa_r+0x762>
  4065ec:	2201      	movs	r2, #1
  4065ee:	2304      	movs	r3, #4
  4065f0:	005b      	lsls	r3, r3, #1
  4065f2:	f103 0014 	add.w	r0, r3, #20
  4065f6:	4287      	cmp	r7, r0
  4065f8:	4611      	mov	r1, r2
  4065fa:	f102 0201 	add.w	r2, r2, #1
  4065fe:	d2f7      	bcs.n	4065f0 <_dtoa_r+0x750>
  406600:	6461      	str	r1, [r4, #68]	; 0x44
  406602:	4620      	mov	r0, r4
  406604:	f000 ff4a 	bl	40749c <_Balloc>
  406608:	2e0e      	cmp	r6, #14
  40660a:	9004      	str	r0, [sp, #16]
  40660c:	6420      	str	r0, [r4, #64]	; 0x40
  40660e:	f63f ad41 	bhi.w	406094 <_dtoa_r+0x1f4>
  406612:	2d00      	cmp	r5, #0
  406614:	f43f ad3e 	beq.w	406094 <_dtoa_r+0x1f4>
  406618:	9902      	ldr	r1, [sp, #8]
  40661a:	2900      	cmp	r1, #0
  40661c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  406620:	f340 8202 	ble.w	406a28 <_dtoa_r+0xb88>
  406624:	4bb8      	ldr	r3, [pc, #736]	; (406908 <_dtoa_r+0xa68>)
  406626:	f001 020f 	and.w	r2, r1, #15
  40662a:	110d      	asrs	r5, r1, #4
  40662c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406630:	06e9      	lsls	r1, r5, #27
  406632:	e9d3 6700 	ldrd	r6, r7, [r3]
  406636:	f140 81ae 	bpl.w	406996 <_dtoa_r+0xaf6>
  40663a:	4bb4      	ldr	r3, [pc, #720]	; (40690c <_dtoa_r+0xa6c>)
  40663c:	4650      	mov	r0, sl
  40663e:	4659      	mov	r1, fp
  406640:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  406644:	f7fd fdfc 	bl	404240 <__aeabi_ddiv>
  406648:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40664c:	f005 050f 	and.w	r5, r5, #15
  406650:	f04f 0a03 	mov.w	sl, #3
  406654:	b18d      	cbz	r5, 40667a <_dtoa_r+0x7da>
  406656:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40690c <_dtoa_r+0xa6c>
  40665a:	07ea      	lsls	r2, r5, #31
  40665c:	d509      	bpl.n	406672 <_dtoa_r+0x7d2>
  40665e:	4630      	mov	r0, r6
  406660:	4639      	mov	r1, r7
  406662:	e9d8 2300 	ldrd	r2, r3, [r8]
  406666:	f7fd fcc1 	bl	403fec <__aeabi_dmul>
  40666a:	f10a 0a01 	add.w	sl, sl, #1
  40666e:	4606      	mov	r6, r0
  406670:	460f      	mov	r7, r1
  406672:	106d      	asrs	r5, r5, #1
  406674:	f108 0808 	add.w	r8, r8, #8
  406678:	d1ef      	bne.n	40665a <_dtoa_r+0x7ba>
  40667a:	463b      	mov	r3, r7
  40667c:	4632      	mov	r2, r6
  40667e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  406682:	f7fd fddd 	bl	404240 <__aeabi_ddiv>
  406686:	4607      	mov	r7, r0
  406688:	4688      	mov	r8, r1
  40668a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40668c:	b143      	cbz	r3, 4066a0 <_dtoa_r+0x800>
  40668e:	2200      	movs	r2, #0
  406690:	4b9f      	ldr	r3, [pc, #636]	; (406910 <_dtoa_r+0xa70>)
  406692:	4638      	mov	r0, r7
  406694:	4641      	mov	r1, r8
  406696:	f001 ff55 	bl	408544 <__aeabi_dcmplt>
  40669a:	2800      	cmp	r0, #0
  40669c:	f040 8286 	bne.w	406bac <_dtoa_r+0xd0c>
  4066a0:	4650      	mov	r0, sl
  4066a2:	f7fd fc3d 	bl	403f20 <__aeabi_i2d>
  4066a6:	463a      	mov	r2, r7
  4066a8:	4643      	mov	r3, r8
  4066aa:	f7fd fc9f 	bl	403fec <__aeabi_dmul>
  4066ae:	4b99      	ldr	r3, [pc, #612]	; (406914 <_dtoa_r+0xa74>)
  4066b0:	2200      	movs	r2, #0
  4066b2:	f7fd fae9 	bl	403c88 <__adddf3>
  4066b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066b8:	4605      	mov	r5, r0
  4066ba:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4066be:	2b00      	cmp	r3, #0
  4066c0:	f000 813e 	beq.w	406940 <_dtoa_r+0xaa0>
  4066c4:	9b02      	ldr	r3, [sp, #8]
  4066c6:	9315      	str	r3, [sp, #84]	; 0x54
  4066c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066ca:	9312      	str	r3, [sp, #72]	; 0x48
  4066cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4066ce:	2b00      	cmp	r3, #0
  4066d0:	f000 81fa 	beq.w	406ac8 <_dtoa_r+0xc28>
  4066d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4066d6:	4b8c      	ldr	r3, [pc, #560]	; (406908 <_dtoa_r+0xa68>)
  4066d8:	498f      	ldr	r1, [pc, #572]	; (406918 <_dtoa_r+0xa78>)
  4066da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4066de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4066e2:	2000      	movs	r0, #0
  4066e4:	f7fd fdac 	bl	404240 <__aeabi_ddiv>
  4066e8:	462a      	mov	r2, r5
  4066ea:	4633      	mov	r3, r6
  4066ec:	f7fd faca 	bl	403c84 <__aeabi_dsub>
  4066f0:	4682      	mov	sl, r0
  4066f2:	468b      	mov	fp, r1
  4066f4:	4638      	mov	r0, r7
  4066f6:	4641      	mov	r1, r8
  4066f8:	f001 ff62 	bl	4085c0 <__aeabi_d2iz>
  4066fc:	4605      	mov	r5, r0
  4066fe:	f7fd fc0f 	bl	403f20 <__aeabi_i2d>
  406702:	4602      	mov	r2, r0
  406704:	460b      	mov	r3, r1
  406706:	4638      	mov	r0, r7
  406708:	4641      	mov	r1, r8
  40670a:	f7fd fabb 	bl	403c84 <__aeabi_dsub>
  40670e:	3530      	adds	r5, #48	; 0x30
  406710:	fa5f f885 	uxtb.w	r8, r5
  406714:	9d04      	ldr	r5, [sp, #16]
  406716:	4606      	mov	r6, r0
  406718:	460f      	mov	r7, r1
  40671a:	f885 8000 	strb.w	r8, [r5]
  40671e:	4602      	mov	r2, r0
  406720:	460b      	mov	r3, r1
  406722:	4650      	mov	r0, sl
  406724:	4659      	mov	r1, fp
  406726:	3501      	adds	r5, #1
  406728:	f001 ff2a 	bl	408580 <__aeabi_dcmpgt>
  40672c:	2800      	cmp	r0, #0
  40672e:	d154      	bne.n	4067da <_dtoa_r+0x93a>
  406730:	4632      	mov	r2, r6
  406732:	463b      	mov	r3, r7
  406734:	2000      	movs	r0, #0
  406736:	4976      	ldr	r1, [pc, #472]	; (406910 <_dtoa_r+0xa70>)
  406738:	f7fd faa4 	bl	403c84 <__aeabi_dsub>
  40673c:	4602      	mov	r2, r0
  40673e:	460b      	mov	r3, r1
  406740:	4650      	mov	r0, sl
  406742:	4659      	mov	r1, fp
  406744:	f001 ff1c 	bl	408580 <__aeabi_dcmpgt>
  406748:	2800      	cmp	r0, #0
  40674a:	f040 8270 	bne.w	406c2e <_dtoa_r+0xd8e>
  40674e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406750:	2a01      	cmp	r2, #1
  406752:	f000 8111 	beq.w	406978 <_dtoa_r+0xad8>
  406756:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406758:	9a04      	ldr	r2, [sp, #16]
  40675a:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40675e:	4413      	add	r3, r2
  406760:	4699      	mov	r9, r3
  406762:	e00d      	b.n	406780 <_dtoa_r+0x8e0>
  406764:	2000      	movs	r0, #0
  406766:	496a      	ldr	r1, [pc, #424]	; (406910 <_dtoa_r+0xa70>)
  406768:	f7fd fa8c 	bl	403c84 <__aeabi_dsub>
  40676c:	4652      	mov	r2, sl
  40676e:	465b      	mov	r3, fp
  406770:	f001 fee8 	bl	408544 <__aeabi_dcmplt>
  406774:	2800      	cmp	r0, #0
  406776:	f040 8258 	bne.w	406c2a <_dtoa_r+0xd8a>
  40677a:	454d      	cmp	r5, r9
  40677c:	f000 80fa 	beq.w	406974 <_dtoa_r+0xad4>
  406780:	4650      	mov	r0, sl
  406782:	4659      	mov	r1, fp
  406784:	2200      	movs	r2, #0
  406786:	4b65      	ldr	r3, [pc, #404]	; (40691c <_dtoa_r+0xa7c>)
  406788:	f7fd fc30 	bl	403fec <__aeabi_dmul>
  40678c:	2200      	movs	r2, #0
  40678e:	4b63      	ldr	r3, [pc, #396]	; (40691c <_dtoa_r+0xa7c>)
  406790:	4682      	mov	sl, r0
  406792:	468b      	mov	fp, r1
  406794:	4630      	mov	r0, r6
  406796:	4639      	mov	r1, r7
  406798:	f7fd fc28 	bl	403fec <__aeabi_dmul>
  40679c:	460f      	mov	r7, r1
  40679e:	4606      	mov	r6, r0
  4067a0:	f001 ff0e 	bl	4085c0 <__aeabi_d2iz>
  4067a4:	4680      	mov	r8, r0
  4067a6:	f7fd fbbb 	bl	403f20 <__aeabi_i2d>
  4067aa:	4602      	mov	r2, r0
  4067ac:	460b      	mov	r3, r1
  4067ae:	4630      	mov	r0, r6
  4067b0:	4639      	mov	r1, r7
  4067b2:	f7fd fa67 	bl	403c84 <__aeabi_dsub>
  4067b6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4067ba:	fa5f f888 	uxtb.w	r8, r8
  4067be:	4652      	mov	r2, sl
  4067c0:	465b      	mov	r3, fp
  4067c2:	f805 8b01 	strb.w	r8, [r5], #1
  4067c6:	4606      	mov	r6, r0
  4067c8:	460f      	mov	r7, r1
  4067ca:	f001 febb 	bl	408544 <__aeabi_dcmplt>
  4067ce:	4632      	mov	r2, r6
  4067d0:	463b      	mov	r3, r7
  4067d2:	2800      	cmp	r0, #0
  4067d4:	d0c6      	beq.n	406764 <_dtoa_r+0x8c4>
  4067d6:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4067da:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4067dc:	9302      	str	r3, [sp, #8]
  4067de:	e523      	b.n	406228 <_dtoa_r+0x388>
  4067e0:	2300      	movs	r3, #0
  4067e2:	930b      	str	r3, [sp, #44]	; 0x2c
  4067e4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4067e6:	2b00      	cmp	r3, #0
  4067e8:	f340 80dc 	ble.w	4069a4 <_dtoa_r+0xb04>
  4067ec:	461f      	mov	r7, r3
  4067ee:	461e      	mov	r6, r3
  4067f0:	930f      	str	r3, [sp, #60]	; 0x3c
  4067f2:	930a      	str	r3, [sp, #40]	; 0x28
  4067f4:	e6f6      	b.n	4065e4 <_dtoa_r+0x744>
  4067f6:	2301      	movs	r3, #1
  4067f8:	930b      	str	r3, [sp, #44]	; 0x2c
  4067fa:	e7f3      	b.n	4067e4 <_dtoa_r+0x944>
  4067fc:	f1ba 0f00 	cmp.w	sl, #0
  406800:	f47f ada8 	bne.w	406354 <_dtoa_r+0x4b4>
  406804:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406808:	2b00      	cmp	r3, #0
  40680a:	f47f adba 	bne.w	406382 <_dtoa_r+0x4e2>
  40680e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406812:	0d3f      	lsrs	r7, r7, #20
  406814:	053f      	lsls	r7, r7, #20
  406816:	2f00      	cmp	r7, #0
  406818:	f000 820d 	beq.w	406c36 <_dtoa_r+0xd96>
  40681c:	9b08      	ldr	r3, [sp, #32]
  40681e:	3301      	adds	r3, #1
  406820:	9308      	str	r3, [sp, #32]
  406822:	9b06      	ldr	r3, [sp, #24]
  406824:	3301      	adds	r3, #1
  406826:	9306      	str	r3, [sp, #24]
  406828:	2301      	movs	r3, #1
  40682a:	930c      	str	r3, [sp, #48]	; 0x30
  40682c:	e5ab      	b.n	406386 <_dtoa_r+0x4e6>
  40682e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406830:	2b00      	cmp	r3, #0
  406832:	f73f ac42 	bgt.w	4060ba <_dtoa_r+0x21a>
  406836:	f040 8221 	bne.w	406c7c <_dtoa_r+0xddc>
  40683a:	2200      	movs	r2, #0
  40683c:	4b38      	ldr	r3, [pc, #224]	; (406920 <_dtoa_r+0xa80>)
  40683e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406842:	f7fd fbd3 	bl	403fec <__aeabi_dmul>
  406846:	4652      	mov	r2, sl
  406848:	465b      	mov	r3, fp
  40684a:	f001 fe8f 	bl	40856c <__aeabi_dcmpge>
  40684e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  406852:	4646      	mov	r6, r8
  406854:	2800      	cmp	r0, #0
  406856:	d041      	beq.n	4068dc <_dtoa_r+0xa3c>
  406858:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40685a:	9d04      	ldr	r5, [sp, #16]
  40685c:	43db      	mvns	r3, r3
  40685e:	9302      	str	r3, [sp, #8]
  406860:	4641      	mov	r1, r8
  406862:	4620      	mov	r0, r4
  406864:	f000 fe40 	bl	4074e8 <_Bfree>
  406868:	2e00      	cmp	r6, #0
  40686a:	f43f acdd 	beq.w	406228 <_dtoa_r+0x388>
  40686e:	e6a7      	b.n	4065c0 <_dtoa_r+0x720>
  406870:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406872:	4649      	mov	r1, r9
  406874:	4620      	mov	r0, r4
  406876:	f000 ff6d 	bl	407754 <__pow5mult>
  40687a:	4681      	mov	r9, r0
  40687c:	e558      	b.n	406330 <_dtoa_r+0x490>
  40687e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406880:	2a00      	cmp	r2, #0
  406882:	f000 8187 	beq.w	406b94 <_dtoa_r+0xcf4>
  406886:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40688a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40688c:	9d08      	ldr	r5, [sp, #32]
  40688e:	e4f2      	b.n	406276 <_dtoa_r+0x3d6>
  406890:	f1ba 0f00 	cmp.w	sl, #0
  406894:	f47f ad75 	bne.w	406382 <_dtoa_r+0x4e2>
  406898:	e7b4      	b.n	406804 <_dtoa_r+0x964>
  40689a:	f000 fe2f 	bl	4074fc <__multadd>
  40689e:	4647      	mov	r7, r8
  4068a0:	4606      	mov	r6, r0
  4068a2:	4683      	mov	fp, r0
  4068a4:	e5be      	b.n	406424 <_dtoa_r+0x584>
  4068a6:	4601      	mov	r1, r0
  4068a8:	4620      	mov	r0, r4
  4068aa:	9306      	str	r3, [sp, #24]
  4068ac:	f000 fe1c 	bl	4074e8 <_Bfree>
  4068b0:	2201      	movs	r2, #1
  4068b2:	9b06      	ldr	r3, [sp, #24]
  4068b4:	e5e0      	b.n	406478 <_dtoa_r+0x5d8>
  4068b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4068b8:	2b02      	cmp	r3, #2
  4068ba:	f77f ad96 	ble.w	4063ea <_dtoa_r+0x54a>
  4068be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4068c0:	2b00      	cmp	r3, #0
  4068c2:	d1c9      	bne.n	406858 <_dtoa_r+0x9b8>
  4068c4:	4641      	mov	r1, r8
  4068c6:	2205      	movs	r2, #5
  4068c8:	4620      	mov	r0, r4
  4068ca:	f000 fe17 	bl	4074fc <__multadd>
  4068ce:	4601      	mov	r1, r0
  4068d0:	4680      	mov	r8, r0
  4068d2:	4648      	mov	r0, r9
  4068d4:	f000 ffe0 	bl	407898 <__mcmp>
  4068d8:	2800      	cmp	r0, #0
  4068da:	ddbd      	ble.n	406858 <_dtoa_r+0x9b8>
  4068dc:	9a02      	ldr	r2, [sp, #8]
  4068de:	9904      	ldr	r1, [sp, #16]
  4068e0:	2331      	movs	r3, #49	; 0x31
  4068e2:	3201      	adds	r2, #1
  4068e4:	9202      	str	r2, [sp, #8]
  4068e6:	700b      	strb	r3, [r1, #0]
  4068e8:	1c4d      	adds	r5, r1, #1
  4068ea:	e7b9      	b.n	406860 <_dtoa_r+0x9c0>
  4068ec:	9a02      	ldr	r2, [sp, #8]
  4068ee:	3201      	adds	r2, #1
  4068f0:	9202      	str	r2, [sp, #8]
  4068f2:	9a04      	ldr	r2, [sp, #16]
  4068f4:	2331      	movs	r3, #49	; 0x31
  4068f6:	7013      	strb	r3, [r2, #0]
  4068f8:	e652      	b.n	4065a0 <_dtoa_r+0x700>
  4068fa:	2301      	movs	r3, #1
  4068fc:	930b      	str	r3, [sp, #44]	; 0x2c
  4068fe:	e666      	b.n	4065ce <_dtoa_r+0x72e>
  406900:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406904:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406906:	e48f      	b.n	406228 <_dtoa_r+0x388>
  406908:	00409110 	.word	0x00409110
  40690c:	004090e8 	.word	0x004090e8
  406910:	3ff00000 	.word	0x3ff00000
  406914:	401c0000 	.word	0x401c0000
  406918:	3fe00000 	.word	0x3fe00000
  40691c:	40240000 	.word	0x40240000
  406920:	40140000 	.word	0x40140000
  406924:	4650      	mov	r0, sl
  406926:	f7fd fafb 	bl	403f20 <__aeabi_i2d>
  40692a:	463a      	mov	r2, r7
  40692c:	4643      	mov	r3, r8
  40692e:	f7fd fb5d 	bl	403fec <__aeabi_dmul>
  406932:	2200      	movs	r2, #0
  406934:	4bc1      	ldr	r3, [pc, #772]	; (406c3c <_dtoa_r+0xd9c>)
  406936:	f7fd f9a7 	bl	403c88 <__adddf3>
  40693a:	4605      	mov	r5, r0
  40693c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406940:	4641      	mov	r1, r8
  406942:	2200      	movs	r2, #0
  406944:	4bbe      	ldr	r3, [pc, #760]	; (406c40 <_dtoa_r+0xda0>)
  406946:	4638      	mov	r0, r7
  406948:	f7fd f99c 	bl	403c84 <__aeabi_dsub>
  40694c:	462a      	mov	r2, r5
  40694e:	4633      	mov	r3, r6
  406950:	4682      	mov	sl, r0
  406952:	468b      	mov	fp, r1
  406954:	f001 fe14 	bl	408580 <__aeabi_dcmpgt>
  406958:	4680      	mov	r8, r0
  40695a:	2800      	cmp	r0, #0
  40695c:	f040 8110 	bne.w	406b80 <_dtoa_r+0xce0>
  406960:	462a      	mov	r2, r5
  406962:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  406966:	4650      	mov	r0, sl
  406968:	4659      	mov	r1, fp
  40696a:	f001 fdeb 	bl	408544 <__aeabi_dcmplt>
  40696e:	b118      	cbz	r0, 406978 <_dtoa_r+0xad8>
  406970:	4646      	mov	r6, r8
  406972:	e771      	b.n	406858 <_dtoa_r+0x9b8>
  406974:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406978:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40697c:	f7ff bb8a 	b.w	406094 <_dtoa_r+0x1f4>
  406980:	9804      	ldr	r0, [sp, #16]
  406982:	f7ff babb 	b.w	405efc <_dtoa_r+0x5c>
  406986:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406988:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40698a:	970c      	str	r7, [sp, #48]	; 0x30
  40698c:	1afb      	subs	r3, r7, r3
  40698e:	441a      	add	r2, r3
  406990:	920d      	str	r2, [sp, #52]	; 0x34
  406992:	2700      	movs	r7, #0
  406994:	e469      	b.n	40626a <_dtoa_r+0x3ca>
  406996:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40699a:	f04f 0a02 	mov.w	sl, #2
  40699e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4069a2:	e657      	b.n	406654 <_dtoa_r+0x7b4>
  4069a4:	2100      	movs	r1, #0
  4069a6:	2301      	movs	r3, #1
  4069a8:	6461      	str	r1, [r4, #68]	; 0x44
  4069aa:	4620      	mov	r0, r4
  4069ac:	9325      	str	r3, [sp, #148]	; 0x94
  4069ae:	f000 fd75 	bl	40749c <_Balloc>
  4069b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4069b4:	9004      	str	r0, [sp, #16]
  4069b6:	6420      	str	r0, [r4, #64]	; 0x40
  4069b8:	930a      	str	r3, [sp, #40]	; 0x28
  4069ba:	930f      	str	r3, [sp, #60]	; 0x3c
  4069bc:	e629      	b.n	406612 <_dtoa_r+0x772>
  4069be:	2a00      	cmp	r2, #0
  4069c0:	46d0      	mov	r8, sl
  4069c2:	f8cd b018 	str.w	fp, [sp, #24]
  4069c6:	469a      	mov	sl, r3
  4069c8:	dd11      	ble.n	4069ee <_dtoa_r+0xb4e>
  4069ca:	4649      	mov	r1, r9
  4069cc:	2201      	movs	r2, #1
  4069ce:	4620      	mov	r0, r4
  4069d0:	f000 ff10 	bl	4077f4 <__lshift>
  4069d4:	4641      	mov	r1, r8
  4069d6:	4681      	mov	r9, r0
  4069d8:	f000 ff5e 	bl	407898 <__mcmp>
  4069dc:	2800      	cmp	r0, #0
  4069de:	f340 8146 	ble.w	406c6e <_dtoa_r+0xdce>
  4069e2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4069e6:	f000 8106 	beq.w	406bf6 <_dtoa_r+0xd56>
  4069ea:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4069ee:	46b3      	mov	fp, r6
  4069f0:	f887 a000 	strb.w	sl, [r7]
  4069f4:	1c7d      	adds	r5, r7, #1
  4069f6:	9e06      	ldr	r6, [sp, #24]
  4069f8:	e5d2      	b.n	4065a0 <_dtoa_r+0x700>
  4069fa:	d104      	bne.n	406a06 <_dtoa_r+0xb66>
  4069fc:	f01a 0f01 	tst.w	sl, #1
  406a00:	d001      	beq.n	406a06 <_dtoa_r+0xb66>
  406a02:	e5bd      	b.n	406580 <_dtoa_r+0x6e0>
  406a04:	4615      	mov	r5, r2
  406a06:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406a0a:	2b30      	cmp	r3, #48	; 0x30
  406a0c:	f105 32ff 	add.w	r2, r5, #4294967295
  406a10:	d0f8      	beq.n	406a04 <_dtoa_r+0xb64>
  406a12:	e5c5      	b.n	4065a0 <_dtoa_r+0x700>
  406a14:	9904      	ldr	r1, [sp, #16]
  406a16:	2230      	movs	r2, #48	; 0x30
  406a18:	700a      	strb	r2, [r1, #0]
  406a1a:	9a02      	ldr	r2, [sp, #8]
  406a1c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406a20:	3201      	adds	r2, #1
  406a22:	9202      	str	r2, [sp, #8]
  406a24:	f7ff bbfc 	b.w	406220 <_dtoa_r+0x380>
  406a28:	f000 80bb 	beq.w	406ba2 <_dtoa_r+0xd02>
  406a2c:	9b02      	ldr	r3, [sp, #8]
  406a2e:	425d      	negs	r5, r3
  406a30:	4b84      	ldr	r3, [pc, #528]	; (406c44 <_dtoa_r+0xda4>)
  406a32:	f005 020f 	and.w	r2, r5, #15
  406a36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  406a3e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406a42:	f7fd fad3 	bl	403fec <__aeabi_dmul>
  406a46:	112d      	asrs	r5, r5, #4
  406a48:	4607      	mov	r7, r0
  406a4a:	4688      	mov	r8, r1
  406a4c:	f000 812c 	beq.w	406ca8 <_dtoa_r+0xe08>
  406a50:	4e7d      	ldr	r6, [pc, #500]	; (406c48 <_dtoa_r+0xda8>)
  406a52:	f04f 0a02 	mov.w	sl, #2
  406a56:	07eb      	lsls	r3, r5, #31
  406a58:	d509      	bpl.n	406a6e <_dtoa_r+0xbce>
  406a5a:	4638      	mov	r0, r7
  406a5c:	4641      	mov	r1, r8
  406a5e:	e9d6 2300 	ldrd	r2, r3, [r6]
  406a62:	f7fd fac3 	bl	403fec <__aeabi_dmul>
  406a66:	f10a 0a01 	add.w	sl, sl, #1
  406a6a:	4607      	mov	r7, r0
  406a6c:	4688      	mov	r8, r1
  406a6e:	106d      	asrs	r5, r5, #1
  406a70:	f106 0608 	add.w	r6, r6, #8
  406a74:	d1ef      	bne.n	406a56 <_dtoa_r+0xbb6>
  406a76:	e608      	b.n	40668a <_dtoa_r+0x7ea>
  406a78:	6871      	ldr	r1, [r6, #4]
  406a7a:	4620      	mov	r0, r4
  406a7c:	f000 fd0e 	bl	40749c <_Balloc>
  406a80:	6933      	ldr	r3, [r6, #16]
  406a82:	3302      	adds	r3, #2
  406a84:	009a      	lsls	r2, r3, #2
  406a86:	4605      	mov	r5, r0
  406a88:	f106 010c 	add.w	r1, r6, #12
  406a8c:	300c      	adds	r0, #12
  406a8e:	f000 fc5f 	bl	407350 <memcpy>
  406a92:	4629      	mov	r1, r5
  406a94:	2201      	movs	r2, #1
  406a96:	4620      	mov	r0, r4
  406a98:	f000 feac 	bl	4077f4 <__lshift>
  406a9c:	9006      	str	r0, [sp, #24]
  406a9e:	e4b5      	b.n	40640c <_dtoa_r+0x56c>
  406aa0:	2b39      	cmp	r3, #57	; 0x39
  406aa2:	f8cd b018 	str.w	fp, [sp, #24]
  406aa6:	46d0      	mov	r8, sl
  406aa8:	f000 80a5 	beq.w	406bf6 <_dtoa_r+0xd56>
  406aac:	f103 0a01 	add.w	sl, r3, #1
  406ab0:	46b3      	mov	fp, r6
  406ab2:	f887 a000 	strb.w	sl, [r7]
  406ab6:	1c7d      	adds	r5, r7, #1
  406ab8:	9e06      	ldr	r6, [sp, #24]
  406aba:	e571      	b.n	4065a0 <_dtoa_r+0x700>
  406abc:	465a      	mov	r2, fp
  406abe:	46d0      	mov	r8, sl
  406ac0:	46b3      	mov	fp, r6
  406ac2:	469a      	mov	sl, r3
  406ac4:	4616      	mov	r6, r2
  406ac6:	e54f      	b.n	406568 <_dtoa_r+0x6c8>
  406ac8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406aca:	495e      	ldr	r1, [pc, #376]	; (406c44 <_dtoa_r+0xda4>)
  406acc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406ad0:	462a      	mov	r2, r5
  406ad2:	4633      	mov	r3, r6
  406ad4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406ad8:	f7fd fa88 	bl	403fec <__aeabi_dmul>
  406adc:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406ae0:	4638      	mov	r0, r7
  406ae2:	4641      	mov	r1, r8
  406ae4:	f001 fd6c 	bl	4085c0 <__aeabi_d2iz>
  406ae8:	4605      	mov	r5, r0
  406aea:	f7fd fa19 	bl	403f20 <__aeabi_i2d>
  406aee:	460b      	mov	r3, r1
  406af0:	4602      	mov	r2, r0
  406af2:	4641      	mov	r1, r8
  406af4:	4638      	mov	r0, r7
  406af6:	f7fd f8c5 	bl	403c84 <__aeabi_dsub>
  406afa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406afc:	460f      	mov	r7, r1
  406afe:	9904      	ldr	r1, [sp, #16]
  406b00:	3530      	adds	r5, #48	; 0x30
  406b02:	2b01      	cmp	r3, #1
  406b04:	700d      	strb	r5, [r1, #0]
  406b06:	4606      	mov	r6, r0
  406b08:	f101 0501 	add.w	r5, r1, #1
  406b0c:	d026      	beq.n	406b5c <_dtoa_r+0xcbc>
  406b0e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406b10:	9a04      	ldr	r2, [sp, #16]
  406b12:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406c50 <_dtoa_r+0xdb0>
  406b16:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406b1a:	4413      	add	r3, r2
  406b1c:	f04f 0a00 	mov.w	sl, #0
  406b20:	4699      	mov	r9, r3
  406b22:	4652      	mov	r2, sl
  406b24:	465b      	mov	r3, fp
  406b26:	4630      	mov	r0, r6
  406b28:	4639      	mov	r1, r7
  406b2a:	f7fd fa5f 	bl	403fec <__aeabi_dmul>
  406b2e:	460f      	mov	r7, r1
  406b30:	4606      	mov	r6, r0
  406b32:	f001 fd45 	bl	4085c0 <__aeabi_d2iz>
  406b36:	4680      	mov	r8, r0
  406b38:	f7fd f9f2 	bl	403f20 <__aeabi_i2d>
  406b3c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406b40:	4602      	mov	r2, r0
  406b42:	460b      	mov	r3, r1
  406b44:	4630      	mov	r0, r6
  406b46:	4639      	mov	r1, r7
  406b48:	f7fd f89c 	bl	403c84 <__aeabi_dsub>
  406b4c:	f805 8b01 	strb.w	r8, [r5], #1
  406b50:	454d      	cmp	r5, r9
  406b52:	4606      	mov	r6, r0
  406b54:	460f      	mov	r7, r1
  406b56:	d1e4      	bne.n	406b22 <_dtoa_r+0xc82>
  406b58:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406b5c:	4b3b      	ldr	r3, [pc, #236]	; (406c4c <_dtoa_r+0xdac>)
  406b5e:	2200      	movs	r2, #0
  406b60:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406b64:	f7fd f890 	bl	403c88 <__adddf3>
  406b68:	4632      	mov	r2, r6
  406b6a:	463b      	mov	r3, r7
  406b6c:	f001 fcea 	bl	408544 <__aeabi_dcmplt>
  406b70:	2800      	cmp	r0, #0
  406b72:	d046      	beq.n	406c02 <_dtoa_r+0xd62>
  406b74:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406b76:	9302      	str	r3, [sp, #8]
  406b78:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406b7c:	f7ff bb43 	b.w	406206 <_dtoa_r+0x366>
  406b80:	f04f 0800 	mov.w	r8, #0
  406b84:	4646      	mov	r6, r8
  406b86:	e6a9      	b.n	4068dc <_dtoa_r+0xa3c>
  406b88:	9b08      	ldr	r3, [sp, #32]
  406b8a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406b8c:	1a9d      	subs	r5, r3, r2
  406b8e:	2300      	movs	r3, #0
  406b90:	f7ff bb71 	b.w	406276 <_dtoa_r+0x3d6>
  406b94:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406b96:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406b98:	9d08      	ldr	r5, [sp, #32]
  406b9a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406b9e:	f7ff bb6a 	b.w	406276 <_dtoa_r+0x3d6>
  406ba2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406ba6:	f04f 0a02 	mov.w	sl, #2
  406baa:	e56e      	b.n	40668a <_dtoa_r+0x7ea>
  406bac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406bae:	2b00      	cmp	r3, #0
  406bb0:	f43f aeb8 	beq.w	406924 <_dtoa_r+0xa84>
  406bb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406bb6:	2b00      	cmp	r3, #0
  406bb8:	f77f aede 	ble.w	406978 <_dtoa_r+0xad8>
  406bbc:	2200      	movs	r2, #0
  406bbe:	4b24      	ldr	r3, [pc, #144]	; (406c50 <_dtoa_r+0xdb0>)
  406bc0:	4638      	mov	r0, r7
  406bc2:	4641      	mov	r1, r8
  406bc4:	f7fd fa12 	bl	403fec <__aeabi_dmul>
  406bc8:	4607      	mov	r7, r0
  406bca:	4688      	mov	r8, r1
  406bcc:	f10a 0001 	add.w	r0, sl, #1
  406bd0:	f7fd f9a6 	bl	403f20 <__aeabi_i2d>
  406bd4:	463a      	mov	r2, r7
  406bd6:	4643      	mov	r3, r8
  406bd8:	f7fd fa08 	bl	403fec <__aeabi_dmul>
  406bdc:	2200      	movs	r2, #0
  406bde:	4b17      	ldr	r3, [pc, #92]	; (406c3c <_dtoa_r+0xd9c>)
  406be0:	f7fd f852 	bl	403c88 <__adddf3>
  406be4:	9a02      	ldr	r2, [sp, #8]
  406be6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406be8:	9312      	str	r3, [sp, #72]	; 0x48
  406bea:	3a01      	subs	r2, #1
  406bec:	4605      	mov	r5, r0
  406bee:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406bf2:	9215      	str	r2, [sp, #84]	; 0x54
  406bf4:	e56a      	b.n	4066cc <_dtoa_r+0x82c>
  406bf6:	2239      	movs	r2, #57	; 0x39
  406bf8:	46b3      	mov	fp, r6
  406bfa:	703a      	strb	r2, [r7, #0]
  406bfc:	9e06      	ldr	r6, [sp, #24]
  406bfe:	1c7d      	adds	r5, r7, #1
  406c00:	e4c0      	b.n	406584 <_dtoa_r+0x6e4>
  406c02:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406c06:	2000      	movs	r0, #0
  406c08:	4910      	ldr	r1, [pc, #64]	; (406c4c <_dtoa_r+0xdac>)
  406c0a:	f7fd f83b 	bl	403c84 <__aeabi_dsub>
  406c0e:	4632      	mov	r2, r6
  406c10:	463b      	mov	r3, r7
  406c12:	f001 fcb5 	bl	408580 <__aeabi_dcmpgt>
  406c16:	b908      	cbnz	r0, 406c1c <_dtoa_r+0xd7c>
  406c18:	e6ae      	b.n	406978 <_dtoa_r+0xad8>
  406c1a:	4615      	mov	r5, r2
  406c1c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406c20:	2b30      	cmp	r3, #48	; 0x30
  406c22:	f105 32ff 	add.w	r2, r5, #4294967295
  406c26:	d0f8      	beq.n	406c1a <_dtoa_r+0xd7a>
  406c28:	e5d7      	b.n	4067da <_dtoa_r+0x93a>
  406c2a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406c2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406c30:	9302      	str	r3, [sp, #8]
  406c32:	f7ff bae8 	b.w	406206 <_dtoa_r+0x366>
  406c36:	970c      	str	r7, [sp, #48]	; 0x30
  406c38:	f7ff bba5 	b.w	406386 <_dtoa_r+0x4e6>
  406c3c:	401c0000 	.word	0x401c0000
  406c40:	40140000 	.word	0x40140000
  406c44:	00409110 	.word	0x00409110
  406c48:	004090e8 	.word	0x004090e8
  406c4c:	3fe00000 	.word	0x3fe00000
  406c50:	40240000 	.word	0x40240000
  406c54:	2b39      	cmp	r3, #57	; 0x39
  406c56:	f8cd b018 	str.w	fp, [sp, #24]
  406c5a:	46d0      	mov	r8, sl
  406c5c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406c60:	469a      	mov	sl, r3
  406c62:	d0c8      	beq.n	406bf6 <_dtoa_r+0xd56>
  406c64:	f1bb 0f00 	cmp.w	fp, #0
  406c68:	f73f aebf 	bgt.w	4069ea <_dtoa_r+0xb4a>
  406c6c:	e6bf      	b.n	4069ee <_dtoa_r+0xb4e>
  406c6e:	f47f aebe 	bne.w	4069ee <_dtoa_r+0xb4e>
  406c72:	f01a 0f01 	tst.w	sl, #1
  406c76:	f43f aeba 	beq.w	4069ee <_dtoa_r+0xb4e>
  406c7a:	e6b2      	b.n	4069e2 <_dtoa_r+0xb42>
  406c7c:	f04f 0800 	mov.w	r8, #0
  406c80:	4646      	mov	r6, r8
  406c82:	e5e9      	b.n	406858 <_dtoa_r+0x9b8>
  406c84:	4631      	mov	r1, r6
  406c86:	2300      	movs	r3, #0
  406c88:	220a      	movs	r2, #10
  406c8a:	4620      	mov	r0, r4
  406c8c:	f000 fc36 	bl	4074fc <__multadd>
  406c90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406c92:	2b00      	cmp	r3, #0
  406c94:	4606      	mov	r6, r0
  406c96:	dd0a      	ble.n	406cae <_dtoa_r+0xe0e>
  406c98:	930a      	str	r3, [sp, #40]	; 0x28
  406c9a:	f7ff bbaa 	b.w	4063f2 <_dtoa_r+0x552>
  406c9e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406ca0:	2b02      	cmp	r3, #2
  406ca2:	dc23      	bgt.n	406cec <_dtoa_r+0xe4c>
  406ca4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406ca6:	e43b      	b.n	406520 <_dtoa_r+0x680>
  406ca8:	f04f 0a02 	mov.w	sl, #2
  406cac:	e4ed      	b.n	40668a <_dtoa_r+0x7ea>
  406cae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406cb0:	2b02      	cmp	r3, #2
  406cb2:	dc1b      	bgt.n	406cec <_dtoa_r+0xe4c>
  406cb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406cb6:	e7ef      	b.n	406c98 <_dtoa_r+0xdf8>
  406cb8:	2500      	movs	r5, #0
  406cba:	6465      	str	r5, [r4, #68]	; 0x44
  406cbc:	4629      	mov	r1, r5
  406cbe:	4620      	mov	r0, r4
  406cc0:	f000 fbec 	bl	40749c <_Balloc>
  406cc4:	f04f 33ff 	mov.w	r3, #4294967295
  406cc8:	930a      	str	r3, [sp, #40]	; 0x28
  406cca:	930f      	str	r3, [sp, #60]	; 0x3c
  406ccc:	2301      	movs	r3, #1
  406cce:	9004      	str	r0, [sp, #16]
  406cd0:	9525      	str	r5, [sp, #148]	; 0x94
  406cd2:	6420      	str	r0, [r4, #64]	; 0x40
  406cd4:	930b      	str	r3, [sp, #44]	; 0x2c
  406cd6:	f7ff b9dd 	b.w	406094 <_dtoa_r+0x1f4>
  406cda:	2501      	movs	r5, #1
  406cdc:	f7ff b9a5 	b.w	40602a <_dtoa_r+0x18a>
  406ce0:	f43f ab69 	beq.w	4063b6 <_dtoa_r+0x516>
  406ce4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406ce8:	f7ff bbf9 	b.w	4064de <_dtoa_r+0x63e>
  406cec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406cee:	930a      	str	r3, [sp, #40]	; 0x28
  406cf0:	e5e5      	b.n	4068be <_dtoa_r+0xa1e>
  406cf2:	bf00      	nop

00406cf4 <__libc_fini_array>:
  406cf4:	b538      	push	{r3, r4, r5, lr}
  406cf6:	4c0a      	ldr	r4, [pc, #40]	; (406d20 <__libc_fini_array+0x2c>)
  406cf8:	4d0a      	ldr	r5, [pc, #40]	; (406d24 <__libc_fini_array+0x30>)
  406cfa:	1b64      	subs	r4, r4, r5
  406cfc:	10a4      	asrs	r4, r4, #2
  406cfe:	d00a      	beq.n	406d16 <__libc_fini_array+0x22>
  406d00:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406d04:	3b01      	subs	r3, #1
  406d06:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406d0a:	3c01      	subs	r4, #1
  406d0c:	f855 3904 	ldr.w	r3, [r5], #-4
  406d10:	4798      	blx	r3
  406d12:	2c00      	cmp	r4, #0
  406d14:	d1f9      	bne.n	406d0a <__libc_fini_array+0x16>
  406d16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406d1a:	f002 baf7 	b.w	40930c <_fini>
  406d1e:	bf00      	nop
  406d20:	0040931c 	.word	0x0040931c
  406d24:	00409318 	.word	0x00409318

00406d28 <_localeconv_r>:
  406d28:	4a04      	ldr	r2, [pc, #16]	; (406d3c <_localeconv_r+0x14>)
  406d2a:	4b05      	ldr	r3, [pc, #20]	; (406d40 <_localeconv_r+0x18>)
  406d2c:	6812      	ldr	r2, [r2, #0]
  406d2e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406d30:	2800      	cmp	r0, #0
  406d32:	bf08      	it	eq
  406d34:	4618      	moveq	r0, r3
  406d36:	30f0      	adds	r0, #240	; 0xf0
  406d38:	4770      	bx	lr
  406d3a:	bf00      	nop
  406d3c:	2040002c 	.word	0x2040002c
  406d40:	2040086c 	.word	0x2040086c

00406d44 <__retarget_lock_acquire_recursive>:
  406d44:	4770      	bx	lr
  406d46:	bf00      	nop

00406d48 <__retarget_lock_release_recursive>:
  406d48:	4770      	bx	lr
  406d4a:	bf00      	nop

00406d4c <_malloc_r>:
  406d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406d50:	f101 060b 	add.w	r6, r1, #11
  406d54:	2e16      	cmp	r6, #22
  406d56:	b083      	sub	sp, #12
  406d58:	4605      	mov	r5, r0
  406d5a:	f240 809e 	bls.w	406e9a <_malloc_r+0x14e>
  406d5e:	f036 0607 	bics.w	r6, r6, #7
  406d62:	f100 80bd 	bmi.w	406ee0 <_malloc_r+0x194>
  406d66:	42b1      	cmp	r1, r6
  406d68:	f200 80ba 	bhi.w	406ee0 <_malloc_r+0x194>
  406d6c:	f000 fb8a 	bl	407484 <__malloc_lock>
  406d70:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406d74:	f0c0 8293 	bcc.w	40729e <_malloc_r+0x552>
  406d78:	0a73      	lsrs	r3, r6, #9
  406d7a:	f000 80b8 	beq.w	406eee <_malloc_r+0x1a2>
  406d7e:	2b04      	cmp	r3, #4
  406d80:	f200 8179 	bhi.w	407076 <_malloc_r+0x32a>
  406d84:	09b3      	lsrs	r3, r6, #6
  406d86:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406d8a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406d8e:	00c3      	lsls	r3, r0, #3
  406d90:	4fbf      	ldr	r7, [pc, #764]	; (407090 <_malloc_r+0x344>)
  406d92:	443b      	add	r3, r7
  406d94:	f1a3 0108 	sub.w	r1, r3, #8
  406d98:	685c      	ldr	r4, [r3, #4]
  406d9a:	42a1      	cmp	r1, r4
  406d9c:	d106      	bne.n	406dac <_malloc_r+0x60>
  406d9e:	e00c      	b.n	406dba <_malloc_r+0x6e>
  406da0:	2a00      	cmp	r2, #0
  406da2:	f280 80aa 	bge.w	406efa <_malloc_r+0x1ae>
  406da6:	68e4      	ldr	r4, [r4, #12]
  406da8:	42a1      	cmp	r1, r4
  406daa:	d006      	beq.n	406dba <_malloc_r+0x6e>
  406dac:	6863      	ldr	r3, [r4, #4]
  406dae:	f023 0303 	bic.w	r3, r3, #3
  406db2:	1b9a      	subs	r2, r3, r6
  406db4:	2a0f      	cmp	r2, #15
  406db6:	ddf3      	ble.n	406da0 <_malloc_r+0x54>
  406db8:	4670      	mov	r0, lr
  406dba:	693c      	ldr	r4, [r7, #16]
  406dbc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4070a4 <_malloc_r+0x358>
  406dc0:	4574      	cmp	r4, lr
  406dc2:	f000 81ab 	beq.w	40711c <_malloc_r+0x3d0>
  406dc6:	6863      	ldr	r3, [r4, #4]
  406dc8:	f023 0303 	bic.w	r3, r3, #3
  406dcc:	1b9a      	subs	r2, r3, r6
  406dce:	2a0f      	cmp	r2, #15
  406dd0:	f300 8190 	bgt.w	4070f4 <_malloc_r+0x3a8>
  406dd4:	2a00      	cmp	r2, #0
  406dd6:	f8c7 e014 	str.w	lr, [r7, #20]
  406dda:	f8c7 e010 	str.w	lr, [r7, #16]
  406dde:	f280 809d 	bge.w	406f1c <_malloc_r+0x1d0>
  406de2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406de6:	f080 8161 	bcs.w	4070ac <_malloc_r+0x360>
  406dea:	08db      	lsrs	r3, r3, #3
  406dec:	f103 0c01 	add.w	ip, r3, #1
  406df0:	1099      	asrs	r1, r3, #2
  406df2:	687a      	ldr	r2, [r7, #4]
  406df4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406df8:	f8c4 8008 	str.w	r8, [r4, #8]
  406dfc:	2301      	movs	r3, #1
  406dfe:	408b      	lsls	r3, r1
  406e00:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406e04:	4313      	orrs	r3, r2
  406e06:	3908      	subs	r1, #8
  406e08:	60e1      	str	r1, [r4, #12]
  406e0a:	607b      	str	r3, [r7, #4]
  406e0c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406e10:	f8c8 400c 	str.w	r4, [r8, #12]
  406e14:	1082      	asrs	r2, r0, #2
  406e16:	2401      	movs	r4, #1
  406e18:	4094      	lsls	r4, r2
  406e1a:	429c      	cmp	r4, r3
  406e1c:	f200 808b 	bhi.w	406f36 <_malloc_r+0x1ea>
  406e20:	421c      	tst	r4, r3
  406e22:	d106      	bne.n	406e32 <_malloc_r+0xe6>
  406e24:	f020 0003 	bic.w	r0, r0, #3
  406e28:	0064      	lsls	r4, r4, #1
  406e2a:	421c      	tst	r4, r3
  406e2c:	f100 0004 	add.w	r0, r0, #4
  406e30:	d0fa      	beq.n	406e28 <_malloc_r+0xdc>
  406e32:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406e36:	46cc      	mov	ip, r9
  406e38:	4680      	mov	r8, r0
  406e3a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406e3e:	459c      	cmp	ip, r3
  406e40:	d107      	bne.n	406e52 <_malloc_r+0x106>
  406e42:	e16d      	b.n	407120 <_malloc_r+0x3d4>
  406e44:	2a00      	cmp	r2, #0
  406e46:	f280 817b 	bge.w	407140 <_malloc_r+0x3f4>
  406e4a:	68db      	ldr	r3, [r3, #12]
  406e4c:	459c      	cmp	ip, r3
  406e4e:	f000 8167 	beq.w	407120 <_malloc_r+0x3d4>
  406e52:	6859      	ldr	r1, [r3, #4]
  406e54:	f021 0103 	bic.w	r1, r1, #3
  406e58:	1b8a      	subs	r2, r1, r6
  406e5a:	2a0f      	cmp	r2, #15
  406e5c:	ddf2      	ble.n	406e44 <_malloc_r+0xf8>
  406e5e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406e62:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406e66:	9300      	str	r3, [sp, #0]
  406e68:	199c      	adds	r4, r3, r6
  406e6a:	4628      	mov	r0, r5
  406e6c:	f046 0601 	orr.w	r6, r6, #1
  406e70:	f042 0501 	orr.w	r5, r2, #1
  406e74:	605e      	str	r6, [r3, #4]
  406e76:	f8c8 c00c 	str.w	ip, [r8, #12]
  406e7a:	f8cc 8008 	str.w	r8, [ip, #8]
  406e7e:	617c      	str	r4, [r7, #20]
  406e80:	613c      	str	r4, [r7, #16]
  406e82:	f8c4 e00c 	str.w	lr, [r4, #12]
  406e86:	f8c4 e008 	str.w	lr, [r4, #8]
  406e8a:	6065      	str	r5, [r4, #4]
  406e8c:	505a      	str	r2, [r3, r1]
  406e8e:	f000 faff 	bl	407490 <__malloc_unlock>
  406e92:	9b00      	ldr	r3, [sp, #0]
  406e94:	f103 0408 	add.w	r4, r3, #8
  406e98:	e01e      	b.n	406ed8 <_malloc_r+0x18c>
  406e9a:	2910      	cmp	r1, #16
  406e9c:	d820      	bhi.n	406ee0 <_malloc_r+0x194>
  406e9e:	f000 faf1 	bl	407484 <__malloc_lock>
  406ea2:	2610      	movs	r6, #16
  406ea4:	2318      	movs	r3, #24
  406ea6:	2002      	movs	r0, #2
  406ea8:	4f79      	ldr	r7, [pc, #484]	; (407090 <_malloc_r+0x344>)
  406eaa:	443b      	add	r3, r7
  406eac:	f1a3 0208 	sub.w	r2, r3, #8
  406eb0:	685c      	ldr	r4, [r3, #4]
  406eb2:	4294      	cmp	r4, r2
  406eb4:	f000 813d 	beq.w	407132 <_malloc_r+0x3e6>
  406eb8:	6863      	ldr	r3, [r4, #4]
  406eba:	68e1      	ldr	r1, [r4, #12]
  406ebc:	68a6      	ldr	r6, [r4, #8]
  406ebe:	f023 0303 	bic.w	r3, r3, #3
  406ec2:	4423      	add	r3, r4
  406ec4:	4628      	mov	r0, r5
  406ec6:	685a      	ldr	r2, [r3, #4]
  406ec8:	60f1      	str	r1, [r6, #12]
  406eca:	f042 0201 	orr.w	r2, r2, #1
  406ece:	608e      	str	r6, [r1, #8]
  406ed0:	605a      	str	r2, [r3, #4]
  406ed2:	f000 fadd 	bl	407490 <__malloc_unlock>
  406ed6:	3408      	adds	r4, #8
  406ed8:	4620      	mov	r0, r4
  406eda:	b003      	add	sp, #12
  406edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ee0:	2400      	movs	r4, #0
  406ee2:	230c      	movs	r3, #12
  406ee4:	4620      	mov	r0, r4
  406ee6:	602b      	str	r3, [r5, #0]
  406ee8:	b003      	add	sp, #12
  406eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406eee:	2040      	movs	r0, #64	; 0x40
  406ef0:	f44f 7300 	mov.w	r3, #512	; 0x200
  406ef4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406ef8:	e74a      	b.n	406d90 <_malloc_r+0x44>
  406efa:	4423      	add	r3, r4
  406efc:	68e1      	ldr	r1, [r4, #12]
  406efe:	685a      	ldr	r2, [r3, #4]
  406f00:	68a6      	ldr	r6, [r4, #8]
  406f02:	f042 0201 	orr.w	r2, r2, #1
  406f06:	60f1      	str	r1, [r6, #12]
  406f08:	4628      	mov	r0, r5
  406f0a:	608e      	str	r6, [r1, #8]
  406f0c:	605a      	str	r2, [r3, #4]
  406f0e:	f000 fabf 	bl	407490 <__malloc_unlock>
  406f12:	3408      	adds	r4, #8
  406f14:	4620      	mov	r0, r4
  406f16:	b003      	add	sp, #12
  406f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f1c:	4423      	add	r3, r4
  406f1e:	4628      	mov	r0, r5
  406f20:	685a      	ldr	r2, [r3, #4]
  406f22:	f042 0201 	orr.w	r2, r2, #1
  406f26:	605a      	str	r2, [r3, #4]
  406f28:	f000 fab2 	bl	407490 <__malloc_unlock>
  406f2c:	3408      	adds	r4, #8
  406f2e:	4620      	mov	r0, r4
  406f30:	b003      	add	sp, #12
  406f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f36:	68bc      	ldr	r4, [r7, #8]
  406f38:	6863      	ldr	r3, [r4, #4]
  406f3a:	f023 0803 	bic.w	r8, r3, #3
  406f3e:	45b0      	cmp	r8, r6
  406f40:	d304      	bcc.n	406f4c <_malloc_r+0x200>
  406f42:	eba8 0306 	sub.w	r3, r8, r6
  406f46:	2b0f      	cmp	r3, #15
  406f48:	f300 8085 	bgt.w	407056 <_malloc_r+0x30a>
  406f4c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4070a8 <_malloc_r+0x35c>
  406f50:	4b50      	ldr	r3, [pc, #320]	; (407094 <_malloc_r+0x348>)
  406f52:	f8d9 2000 	ldr.w	r2, [r9]
  406f56:	681b      	ldr	r3, [r3, #0]
  406f58:	3201      	adds	r2, #1
  406f5a:	4433      	add	r3, r6
  406f5c:	eb04 0a08 	add.w	sl, r4, r8
  406f60:	f000 8155 	beq.w	40720e <_malloc_r+0x4c2>
  406f64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406f68:	330f      	adds	r3, #15
  406f6a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406f6e:	f02b 0b0f 	bic.w	fp, fp, #15
  406f72:	4659      	mov	r1, fp
  406f74:	4628      	mov	r0, r5
  406f76:	f000 fd8b 	bl	407a90 <_sbrk_r>
  406f7a:	1c41      	adds	r1, r0, #1
  406f7c:	4602      	mov	r2, r0
  406f7e:	f000 80fc 	beq.w	40717a <_malloc_r+0x42e>
  406f82:	4582      	cmp	sl, r0
  406f84:	f200 80f7 	bhi.w	407176 <_malloc_r+0x42a>
  406f88:	4b43      	ldr	r3, [pc, #268]	; (407098 <_malloc_r+0x34c>)
  406f8a:	6819      	ldr	r1, [r3, #0]
  406f8c:	4459      	add	r1, fp
  406f8e:	6019      	str	r1, [r3, #0]
  406f90:	f000 814d 	beq.w	40722e <_malloc_r+0x4e2>
  406f94:	f8d9 0000 	ldr.w	r0, [r9]
  406f98:	3001      	adds	r0, #1
  406f9a:	bf1b      	ittet	ne
  406f9c:	eba2 0a0a 	subne.w	sl, r2, sl
  406fa0:	4451      	addne	r1, sl
  406fa2:	f8c9 2000 	streq.w	r2, [r9]
  406fa6:	6019      	strne	r1, [r3, #0]
  406fa8:	f012 0107 	ands.w	r1, r2, #7
  406fac:	f000 8115 	beq.w	4071da <_malloc_r+0x48e>
  406fb0:	f1c1 0008 	rsb	r0, r1, #8
  406fb4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406fb8:	4402      	add	r2, r0
  406fba:	3108      	adds	r1, #8
  406fbc:	eb02 090b 	add.w	r9, r2, fp
  406fc0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406fc4:	eba1 0909 	sub.w	r9, r1, r9
  406fc8:	4649      	mov	r1, r9
  406fca:	4628      	mov	r0, r5
  406fcc:	9301      	str	r3, [sp, #4]
  406fce:	9200      	str	r2, [sp, #0]
  406fd0:	f000 fd5e 	bl	407a90 <_sbrk_r>
  406fd4:	1c43      	adds	r3, r0, #1
  406fd6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406fda:	f000 8143 	beq.w	407264 <_malloc_r+0x518>
  406fde:	1a80      	subs	r0, r0, r2
  406fe0:	4448      	add	r0, r9
  406fe2:	f040 0001 	orr.w	r0, r0, #1
  406fe6:	6819      	ldr	r1, [r3, #0]
  406fe8:	60ba      	str	r2, [r7, #8]
  406fea:	4449      	add	r1, r9
  406fec:	42bc      	cmp	r4, r7
  406fee:	6050      	str	r0, [r2, #4]
  406ff0:	6019      	str	r1, [r3, #0]
  406ff2:	d017      	beq.n	407024 <_malloc_r+0x2d8>
  406ff4:	f1b8 0f0f 	cmp.w	r8, #15
  406ff8:	f240 80fb 	bls.w	4071f2 <_malloc_r+0x4a6>
  406ffc:	6860      	ldr	r0, [r4, #4]
  406ffe:	f1a8 020c 	sub.w	r2, r8, #12
  407002:	f022 0207 	bic.w	r2, r2, #7
  407006:	eb04 0e02 	add.w	lr, r4, r2
  40700a:	f000 0001 	and.w	r0, r0, #1
  40700e:	f04f 0c05 	mov.w	ip, #5
  407012:	4310      	orrs	r0, r2
  407014:	2a0f      	cmp	r2, #15
  407016:	6060      	str	r0, [r4, #4]
  407018:	f8ce c004 	str.w	ip, [lr, #4]
  40701c:	f8ce c008 	str.w	ip, [lr, #8]
  407020:	f200 8117 	bhi.w	407252 <_malloc_r+0x506>
  407024:	4b1d      	ldr	r3, [pc, #116]	; (40709c <_malloc_r+0x350>)
  407026:	68bc      	ldr	r4, [r7, #8]
  407028:	681a      	ldr	r2, [r3, #0]
  40702a:	4291      	cmp	r1, r2
  40702c:	bf88      	it	hi
  40702e:	6019      	strhi	r1, [r3, #0]
  407030:	4b1b      	ldr	r3, [pc, #108]	; (4070a0 <_malloc_r+0x354>)
  407032:	681a      	ldr	r2, [r3, #0]
  407034:	4291      	cmp	r1, r2
  407036:	6862      	ldr	r2, [r4, #4]
  407038:	bf88      	it	hi
  40703a:	6019      	strhi	r1, [r3, #0]
  40703c:	f022 0203 	bic.w	r2, r2, #3
  407040:	4296      	cmp	r6, r2
  407042:	eba2 0306 	sub.w	r3, r2, r6
  407046:	d801      	bhi.n	40704c <_malloc_r+0x300>
  407048:	2b0f      	cmp	r3, #15
  40704a:	dc04      	bgt.n	407056 <_malloc_r+0x30a>
  40704c:	4628      	mov	r0, r5
  40704e:	f000 fa1f 	bl	407490 <__malloc_unlock>
  407052:	2400      	movs	r4, #0
  407054:	e740      	b.n	406ed8 <_malloc_r+0x18c>
  407056:	19a2      	adds	r2, r4, r6
  407058:	f043 0301 	orr.w	r3, r3, #1
  40705c:	f046 0601 	orr.w	r6, r6, #1
  407060:	6066      	str	r6, [r4, #4]
  407062:	4628      	mov	r0, r5
  407064:	60ba      	str	r2, [r7, #8]
  407066:	6053      	str	r3, [r2, #4]
  407068:	f000 fa12 	bl	407490 <__malloc_unlock>
  40706c:	3408      	adds	r4, #8
  40706e:	4620      	mov	r0, r4
  407070:	b003      	add	sp, #12
  407072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407076:	2b14      	cmp	r3, #20
  407078:	d971      	bls.n	40715e <_malloc_r+0x412>
  40707a:	2b54      	cmp	r3, #84	; 0x54
  40707c:	f200 80a3 	bhi.w	4071c6 <_malloc_r+0x47a>
  407080:	0b33      	lsrs	r3, r6, #12
  407082:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407086:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40708a:	00c3      	lsls	r3, r0, #3
  40708c:	e680      	b.n	406d90 <_malloc_r+0x44>
  40708e:	bf00      	nop
  407090:	2040045c 	.word	0x2040045c
  407094:	20400cc0 	.word	0x20400cc0
  407098:	20400c90 	.word	0x20400c90
  40709c:	20400cb8 	.word	0x20400cb8
  4070a0:	20400cbc 	.word	0x20400cbc
  4070a4:	20400464 	.word	0x20400464
  4070a8:	20400864 	.word	0x20400864
  4070ac:	0a5a      	lsrs	r2, r3, #9
  4070ae:	2a04      	cmp	r2, #4
  4070b0:	d95b      	bls.n	40716a <_malloc_r+0x41e>
  4070b2:	2a14      	cmp	r2, #20
  4070b4:	f200 80ae 	bhi.w	407214 <_malloc_r+0x4c8>
  4070b8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4070bc:	00c9      	lsls	r1, r1, #3
  4070be:	325b      	adds	r2, #91	; 0x5b
  4070c0:	eb07 0c01 	add.w	ip, r7, r1
  4070c4:	5879      	ldr	r1, [r7, r1]
  4070c6:	f1ac 0c08 	sub.w	ip, ip, #8
  4070ca:	458c      	cmp	ip, r1
  4070cc:	f000 8088 	beq.w	4071e0 <_malloc_r+0x494>
  4070d0:	684a      	ldr	r2, [r1, #4]
  4070d2:	f022 0203 	bic.w	r2, r2, #3
  4070d6:	4293      	cmp	r3, r2
  4070d8:	d273      	bcs.n	4071c2 <_malloc_r+0x476>
  4070da:	6889      	ldr	r1, [r1, #8]
  4070dc:	458c      	cmp	ip, r1
  4070de:	d1f7      	bne.n	4070d0 <_malloc_r+0x384>
  4070e0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4070e4:	687b      	ldr	r3, [r7, #4]
  4070e6:	60e2      	str	r2, [r4, #12]
  4070e8:	f8c4 c008 	str.w	ip, [r4, #8]
  4070ec:	6094      	str	r4, [r2, #8]
  4070ee:	f8cc 400c 	str.w	r4, [ip, #12]
  4070f2:	e68f      	b.n	406e14 <_malloc_r+0xc8>
  4070f4:	19a1      	adds	r1, r4, r6
  4070f6:	f046 0c01 	orr.w	ip, r6, #1
  4070fa:	f042 0601 	orr.w	r6, r2, #1
  4070fe:	f8c4 c004 	str.w	ip, [r4, #4]
  407102:	4628      	mov	r0, r5
  407104:	6179      	str	r1, [r7, #20]
  407106:	6139      	str	r1, [r7, #16]
  407108:	f8c1 e00c 	str.w	lr, [r1, #12]
  40710c:	f8c1 e008 	str.w	lr, [r1, #8]
  407110:	604e      	str	r6, [r1, #4]
  407112:	50e2      	str	r2, [r4, r3]
  407114:	f000 f9bc 	bl	407490 <__malloc_unlock>
  407118:	3408      	adds	r4, #8
  40711a:	e6dd      	b.n	406ed8 <_malloc_r+0x18c>
  40711c:	687b      	ldr	r3, [r7, #4]
  40711e:	e679      	b.n	406e14 <_malloc_r+0xc8>
  407120:	f108 0801 	add.w	r8, r8, #1
  407124:	f018 0f03 	tst.w	r8, #3
  407128:	f10c 0c08 	add.w	ip, ip, #8
  40712c:	f47f ae85 	bne.w	406e3a <_malloc_r+0xee>
  407130:	e02d      	b.n	40718e <_malloc_r+0x442>
  407132:	68dc      	ldr	r4, [r3, #12]
  407134:	42a3      	cmp	r3, r4
  407136:	bf08      	it	eq
  407138:	3002      	addeq	r0, #2
  40713a:	f43f ae3e 	beq.w	406dba <_malloc_r+0x6e>
  40713e:	e6bb      	b.n	406eb8 <_malloc_r+0x16c>
  407140:	4419      	add	r1, r3
  407142:	461c      	mov	r4, r3
  407144:	684a      	ldr	r2, [r1, #4]
  407146:	68db      	ldr	r3, [r3, #12]
  407148:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40714c:	f042 0201 	orr.w	r2, r2, #1
  407150:	604a      	str	r2, [r1, #4]
  407152:	4628      	mov	r0, r5
  407154:	60f3      	str	r3, [r6, #12]
  407156:	609e      	str	r6, [r3, #8]
  407158:	f000 f99a 	bl	407490 <__malloc_unlock>
  40715c:	e6bc      	b.n	406ed8 <_malloc_r+0x18c>
  40715e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  407162:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407166:	00c3      	lsls	r3, r0, #3
  407168:	e612      	b.n	406d90 <_malloc_r+0x44>
  40716a:	099a      	lsrs	r2, r3, #6
  40716c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  407170:	00c9      	lsls	r1, r1, #3
  407172:	3238      	adds	r2, #56	; 0x38
  407174:	e7a4      	b.n	4070c0 <_malloc_r+0x374>
  407176:	42bc      	cmp	r4, r7
  407178:	d054      	beq.n	407224 <_malloc_r+0x4d8>
  40717a:	68bc      	ldr	r4, [r7, #8]
  40717c:	6862      	ldr	r2, [r4, #4]
  40717e:	f022 0203 	bic.w	r2, r2, #3
  407182:	e75d      	b.n	407040 <_malloc_r+0x2f4>
  407184:	f859 3908 	ldr.w	r3, [r9], #-8
  407188:	4599      	cmp	r9, r3
  40718a:	f040 8086 	bne.w	40729a <_malloc_r+0x54e>
  40718e:	f010 0f03 	tst.w	r0, #3
  407192:	f100 30ff 	add.w	r0, r0, #4294967295
  407196:	d1f5      	bne.n	407184 <_malloc_r+0x438>
  407198:	687b      	ldr	r3, [r7, #4]
  40719a:	ea23 0304 	bic.w	r3, r3, r4
  40719e:	607b      	str	r3, [r7, #4]
  4071a0:	0064      	lsls	r4, r4, #1
  4071a2:	429c      	cmp	r4, r3
  4071a4:	f63f aec7 	bhi.w	406f36 <_malloc_r+0x1ea>
  4071a8:	2c00      	cmp	r4, #0
  4071aa:	f43f aec4 	beq.w	406f36 <_malloc_r+0x1ea>
  4071ae:	421c      	tst	r4, r3
  4071b0:	4640      	mov	r0, r8
  4071b2:	f47f ae3e 	bne.w	406e32 <_malloc_r+0xe6>
  4071b6:	0064      	lsls	r4, r4, #1
  4071b8:	421c      	tst	r4, r3
  4071ba:	f100 0004 	add.w	r0, r0, #4
  4071be:	d0fa      	beq.n	4071b6 <_malloc_r+0x46a>
  4071c0:	e637      	b.n	406e32 <_malloc_r+0xe6>
  4071c2:	468c      	mov	ip, r1
  4071c4:	e78c      	b.n	4070e0 <_malloc_r+0x394>
  4071c6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4071ca:	d815      	bhi.n	4071f8 <_malloc_r+0x4ac>
  4071cc:	0bf3      	lsrs	r3, r6, #15
  4071ce:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4071d2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4071d6:	00c3      	lsls	r3, r0, #3
  4071d8:	e5da      	b.n	406d90 <_malloc_r+0x44>
  4071da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4071de:	e6ed      	b.n	406fbc <_malloc_r+0x270>
  4071e0:	687b      	ldr	r3, [r7, #4]
  4071e2:	1092      	asrs	r2, r2, #2
  4071e4:	2101      	movs	r1, #1
  4071e6:	fa01 f202 	lsl.w	r2, r1, r2
  4071ea:	4313      	orrs	r3, r2
  4071ec:	607b      	str	r3, [r7, #4]
  4071ee:	4662      	mov	r2, ip
  4071f0:	e779      	b.n	4070e6 <_malloc_r+0x39a>
  4071f2:	2301      	movs	r3, #1
  4071f4:	6053      	str	r3, [r2, #4]
  4071f6:	e729      	b.n	40704c <_malloc_r+0x300>
  4071f8:	f240 5254 	movw	r2, #1364	; 0x554
  4071fc:	4293      	cmp	r3, r2
  4071fe:	d822      	bhi.n	407246 <_malloc_r+0x4fa>
  407200:	0cb3      	lsrs	r3, r6, #18
  407202:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407206:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40720a:	00c3      	lsls	r3, r0, #3
  40720c:	e5c0      	b.n	406d90 <_malloc_r+0x44>
  40720e:	f103 0b10 	add.w	fp, r3, #16
  407212:	e6ae      	b.n	406f72 <_malloc_r+0x226>
  407214:	2a54      	cmp	r2, #84	; 0x54
  407216:	d829      	bhi.n	40726c <_malloc_r+0x520>
  407218:	0b1a      	lsrs	r2, r3, #12
  40721a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40721e:	00c9      	lsls	r1, r1, #3
  407220:	326e      	adds	r2, #110	; 0x6e
  407222:	e74d      	b.n	4070c0 <_malloc_r+0x374>
  407224:	4b20      	ldr	r3, [pc, #128]	; (4072a8 <_malloc_r+0x55c>)
  407226:	6819      	ldr	r1, [r3, #0]
  407228:	4459      	add	r1, fp
  40722a:	6019      	str	r1, [r3, #0]
  40722c:	e6b2      	b.n	406f94 <_malloc_r+0x248>
  40722e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  407232:	2800      	cmp	r0, #0
  407234:	f47f aeae 	bne.w	406f94 <_malloc_r+0x248>
  407238:	eb08 030b 	add.w	r3, r8, fp
  40723c:	68ba      	ldr	r2, [r7, #8]
  40723e:	f043 0301 	orr.w	r3, r3, #1
  407242:	6053      	str	r3, [r2, #4]
  407244:	e6ee      	b.n	407024 <_malloc_r+0x2d8>
  407246:	207f      	movs	r0, #127	; 0x7f
  407248:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40724c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  407250:	e59e      	b.n	406d90 <_malloc_r+0x44>
  407252:	f104 0108 	add.w	r1, r4, #8
  407256:	4628      	mov	r0, r5
  407258:	9300      	str	r3, [sp, #0]
  40725a:	f000 fdff 	bl	407e5c <_free_r>
  40725e:	9b00      	ldr	r3, [sp, #0]
  407260:	6819      	ldr	r1, [r3, #0]
  407262:	e6df      	b.n	407024 <_malloc_r+0x2d8>
  407264:	2001      	movs	r0, #1
  407266:	f04f 0900 	mov.w	r9, #0
  40726a:	e6bc      	b.n	406fe6 <_malloc_r+0x29a>
  40726c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407270:	d805      	bhi.n	40727e <_malloc_r+0x532>
  407272:	0bda      	lsrs	r2, r3, #15
  407274:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407278:	00c9      	lsls	r1, r1, #3
  40727a:	3277      	adds	r2, #119	; 0x77
  40727c:	e720      	b.n	4070c0 <_malloc_r+0x374>
  40727e:	f240 5154 	movw	r1, #1364	; 0x554
  407282:	428a      	cmp	r2, r1
  407284:	d805      	bhi.n	407292 <_malloc_r+0x546>
  407286:	0c9a      	lsrs	r2, r3, #18
  407288:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40728c:	00c9      	lsls	r1, r1, #3
  40728e:	327c      	adds	r2, #124	; 0x7c
  407290:	e716      	b.n	4070c0 <_malloc_r+0x374>
  407292:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407296:	227e      	movs	r2, #126	; 0x7e
  407298:	e712      	b.n	4070c0 <_malloc_r+0x374>
  40729a:	687b      	ldr	r3, [r7, #4]
  40729c:	e780      	b.n	4071a0 <_malloc_r+0x454>
  40729e:	08f0      	lsrs	r0, r6, #3
  4072a0:	f106 0308 	add.w	r3, r6, #8
  4072a4:	e600      	b.n	406ea8 <_malloc_r+0x15c>
  4072a6:	bf00      	nop
  4072a8:	20400c90 	.word	0x20400c90
  4072ac:	00000000 	.word	0x00000000

004072b0 <memchr>:
  4072b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4072b4:	2a10      	cmp	r2, #16
  4072b6:	db2b      	blt.n	407310 <memchr+0x60>
  4072b8:	f010 0f07 	tst.w	r0, #7
  4072bc:	d008      	beq.n	4072d0 <memchr+0x20>
  4072be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4072c2:	3a01      	subs	r2, #1
  4072c4:	428b      	cmp	r3, r1
  4072c6:	d02d      	beq.n	407324 <memchr+0x74>
  4072c8:	f010 0f07 	tst.w	r0, #7
  4072cc:	b342      	cbz	r2, 407320 <memchr+0x70>
  4072ce:	d1f6      	bne.n	4072be <memchr+0xe>
  4072d0:	b4f0      	push	{r4, r5, r6, r7}
  4072d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4072d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4072da:	f022 0407 	bic.w	r4, r2, #7
  4072de:	f07f 0700 	mvns.w	r7, #0
  4072e2:	2300      	movs	r3, #0
  4072e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4072e8:	3c08      	subs	r4, #8
  4072ea:	ea85 0501 	eor.w	r5, r5, r1
  4072ee:	ea86 0601 	eor.w	r6, r6, r1
  4072f2:	fa85 f547 	uadd8	r5, r5, r7
  4072f6:	faa3 f587 	sel	r5, r3, r7
  4072fa:	fa86 f647 	uadd8	r6, r6, r7
  4072fe:	faa5 f687 	sel	r6, r5, r7
  407302:	b98e      	cbnz	r6, 407328 <memchr+0x78>
  407304:	d1ee      	bne.n	4072e4 <memchr+0x34>
  407306:	bcf0      	pop	{r4, r5, r6, r7}
  407308:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40730c:	f002 0207 	and.w	r2, r2, #7
  407310:	b132      	cbz	r2, 407320 <memchr+0x70>
  407312:	f810 3b01 	ldrb.w	r3, [r0], #1
  407316:	3a01      	subs	r2, #1
  407318:	ea83 0301 	eor.w	r3, r3, r1
  40731c:	b113      	cbz	r3, 407324 <memchr+0x74>
  40731e:	d1f8      	bne.n	407312 <memchr+0x62>
  407320:	2000      	movs	r0, #0
  407322:	4770      	bx	lr
  407324:	3801      	subs	r0, #1
  407326:	4770      	bx	lr
  407328:	2d00      	cmp	r5, #0
  40732a:	bf06      	itte	eq
  40732c:	4635      	moveq	r5, r6
  40732e:	3803      	subeq	r0, #3
  407330:	3807      	subne	r0, #7
  407332:	f015 0f01 	tst.w	r5, #1
  407336:	d107      	bne.n	407348 <memchr+0x98>
  407338:	3001      	adds	r0, #1
  40733a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40733e:	bf02      	ittt	eq
  407340:	3001      	addeq	r0, #1
  407342:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407346:	3001      	addeq	r0, #1
  407348:	bcf0      	pop	{r4, r5, r6, r7}
  40734a:	3801      	subs	r0, #1
  40734c:	4770      	bx	lr
  40734e:	bf00      	nop

00407350 <memcpy>:
  407350:	4684      	mov	ip, r0
  407352:	ea41 0300 	orr.w	r3, r1, r0
  407356:	f013 0303 	ands.w	r3, r3, #3
  40735a:	d16d      	bne.n	407438 <memcpy+0xe8>
  40735c:	3a40      	subs	r2, #64	; 0x40
  40735e:	d341      	bcc.n	4073e4 <memcpy+0x94>
  407360:	f851 3b04 	ldr.w	r3, [r1], #4
  407364:	f840 3b04 	str.w	r3, [r0], #4
  407368:	f851 3b04 	ldr.w	r3, [r1], #4
  40736c:	f840 3b04 	str.w	r3, [r0], #4
  407370:	f851 3b04 	ldr.w	r3, [r1], #4
  407374:	f840 3b04 	str.w	r3, [r0], #4
  407378:	f851 3b04 	ldr.w	r3, [r1], #4
  40737c:	f840 3b04 	str.w	r3, [r0], #4
  407380:	f851 3b04 	ldr.w	r3, [r1], #4
  407384:	f840 3b04 	str.w	r3, [r0], #4
  407388:	f851 3b04 	ldr.w	r3, [r1], #4
  40738c:	f840 3b04 	str.w	r3, [r0], #4
  407390:	f851 3b04 	ldr.w	r3, [r1], #4
  407394:	f840 3b04 	str.w	r3, [r0], #4
  407398:	f851 3b04 	ldr.w	r3, [r1], #4
  40739c:	f840 3b04 	str.w	r3, [r0], #4
  4073a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4073a4:	f840 3b04 	str.w	r3, [r0], #4
  4073a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4073ac:	f840 3b04 	str.w	r3, [r0], #4
  4073b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4073b4:	f840 3b04 	str.w	r3, [r0], #4
  4073b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4073bc:	f840 3b04 	str.w	r3, [r0], #4
  4073c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4073c4:	f840 3b04 	str.w	r3, [r0], #4
  4073c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4073cc:	f840 3b04 	str.w	r3, [r0], #4
  4073d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4073d4:	f840 3b04 	str.w	r3, [r0], #4
  4073d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4073dc:	f840 3b04 	str.w	r3, [r0], #4
  4073e0:	3a40      	subs	r2, #64	; 0x40
  4073e2:	d2bd      	bcs.n	407360 <memcpy+0x10>
  4073e4:	3230      	adds	r2, #48	; 0x30
  4073e6:	d311      	bcc.n	40740c <memcpy+0xbc>
  4073e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4073ec:	f840 3b04 	str.w	r3, [r0], #4
  4073f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4073f4:	f840 3b04 	str.w	r3, [r0], #4
  4073f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4073fc:	f840 3b04 	str.w	r3, [r0], #4
  407400:	f851 3b04 	ldr.w	r3, [r1], #4
  407404:	f840 3b04 	str.w	r3, [r0], #4
  407408:	3a10      	subs	r2, #16
  40740a:	d2ed      	bcs.n	4073e8 <memcpy+0x98>
  40740c:	320c      	adds	r2, #12
  40740e:	d305      	bcc.n	40741c <memcpy+0xcc>
  407410:	f851 3b04 	ldr.w	r3, [r1], #4
  407414:	f840 3b04 	str.w	r3, [r0], #4
  407418:	3a04      	subs	r2, #4
  40741a:	d2f9      	bcs.n	407410 <memcpy+0xc0>
  40741c:	3204      	adds	r2, #4
  40741e:	d008      	beq.n	407432 <memcpy+0xe2>
  407420:	07d2      	lsls	r2, r2, #31
  407422:	bf1c      	itt	ne
  407424:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407428:	f800 3b01 	strbne.w	r3, [r0], #1
  40742c:	d301      	bcc.n	407432 <memcpy+0xe2>
  40742e:	880b      	ldrh	r3, [r1, #0]
  407430:	8003      	strh	r3, [r0, #0]
  407432:	4660      	mov	r0, ip
  407434:	4770      	bx	lr
  407436:	bf00      	nop
  407438:	2a08      	cmp	r2, #8
  40743a:	d313      	bcc.n	407464 <memcpy+0x114>
  40743c:	078b      	lsls	r3, r1, #30
  40743e:	d08d      	beq.n	40735c <memcpy+0xc>
  407440:	f010 0303 	ands.w	r3, r0, #3
  407444:	d08a      	beq.n	40735c <memcpy+0xc>
  407446:	f1c3 0304 	rsb	r3, r3, #4
  40744a:	1ad2      	subs	r2, r2, r3
  40744c:	07db      	lsls	r3, r3, #31
  40744e:	bf1c      	itt	ne
  407450:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407454:	f800 3b01 	strbne.w	r3, [r0], #1
  407458:	d380      	bcc.n	40735c <memcpy+0xc>
  40745a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40745e:	f820 3b02 	strh.w	r3, [r0], #2
  407462:	e77b      	b.n	40735c <memcpy+0xc>
  407464:	3a04      	subs	r2, #4
  407466:	d3d9      	bcc.n	40741c <memcpy+0xcc>
  407468:	3a01      	subs	r2, #1
  40746a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40746e:	f800 3b01 	strb.w	r3, [r0], #1
  407472:	d2f9      	bcs.n	407468 <memcpy+0x118>
  407474:	780b      	ldrb	r3, [r1, #0]
  407476:	7003      	strb	r3, [r0, #0]
  407478:	784b      	ldrb	r3, [r1, #1]
  40747a:	7043      	strb	r3, [r0, #1]
  40747c:	788b      	ldrb	r3, [r1, #2]
  40747e:	7083      	strb	r3, [r0, #2]
  407480:	4660      	mov	r0, ip
  407482:	4770      	bx	lr

00407484 <__malloc_lock>:
  407484:	4801      	ldr	r0, [pc, #4]	; (40748c <__malloc_lock+0x8>)
  407486:	f7ff bc5d 	b.w	406d44 <__retarget_lock_acquire_recursive>
  40748a:	bf00      	nop
  40748c:	20400cd4 	.word	0x20400cd4

00407490 <__malloc_unlock>:
  407490:	4801      	ldr	r0, [pc, #4]	; (407498 <__malloc_unlock+0x8>)
  407492:	f7ff bc59 	b.w	406d48 <__retarget_lock_release_recursive>
  407496:	bf00      	nop
  407498:	20400cd4 	.word	0x20400cd4

0040749c <_Balloc>:
  40749c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40749e:	b570      	push	{r4, r5, r6, lr}
  4074a0:	4605      	mov	r5, r0
  4074a2:	460c      	mov	r4, r1
  4074a4:	b14b      	cbz	r3, 4074ba <_Balloc+0x1e>
  4074a6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4074aa:	b180      	cbz	r0, 4074ce <_Balloc+0x32>
  4074ac:	6802      	ldr	r2, [r0, #0]
  4074ae:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4074b2:	2300      	movs	r3, #0
  4074b4:	6103      	str	r3, [r0, #16]
  4074b6:	60c3      	str	r3, [r0, #12]
  4074b8:	bd70      	pop	{r4, r5, r6, pc}
  4074ba:	2221      	movs	r2, #33	; 0x21
  4074bc:	2104      	movs	r1, #4
  4074be:	f000 fc4d 	bl	407d5c <_calloc_r>
  4074c2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4074c4:	4603      	mov	r3, r0
  4074c6:	2800      	cmp	r0, #0
  4074c8:	d1ed      	bne.n	4074a6 <_Balloc+0xa>
  4074ca:	2000      	movs	r0, #0
  4074cc:	bd70      	pop	{r4, r5, r6, pc}
  4074ce:	2101      	movs	r1, #1
  4074d0:	fa01 f604 	lsl.w	r6, r1, r4
  4074d4:	1d72      	adds	r2, r6, #5
  4074d6:	4628      	mov	r0, r5
  4074d8:	0092      	lsls	r2, r2, #2
  4074da:	f000 fc3f 	bl	407d5c <_calloc_r>
  4074de:	2800      	cmp	r0, #0
  4074e0:	d0f3      	beq.n	4074ca <_Balloc+0x2e>
  4074e2:	6044      	str	r4, [r0, #4]
  4074e4:	6086      	str	r6, [r0, #8]
  4074e6:	e7e4      	b.n	4074b2 <_Balloc+0x16>

004074e8 <_Bfree>:
  4074e8:	b131      	cbz	r1, 4074f8 <_Bfree+0x10>
  4074ea:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4074ec:	684a      	ldr	r2, [r1, #4]
  4074ee:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4074f2:	6008      	str	r0, [r1, #0]
  4074f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4074f8:	4770      	bx	lr
  4074fa:	bf00      	nop

004074fc <__multadd>:
  4074fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4074fe:	690c      	ldr	r4, [r1, #16]
  407500:	b083      	sub	sp, #12
  407502:	460d      	mov	r5, r1
  407504:	4606      	mov	r6, r0
  407506:	f101 0e14 	add.w	lr, r1, #20
  40750a:	2700      	movs	r7, #0
  40750c:	f8de 0000 	ldr.w	r0, [lr]
  407510:	b281      	uxth	r1, r0
  407512:	fb02 3301 	mla	r3, r2, r1, r3
  407516:	0c01      	lsrs	r1, r0, #16
  407518:	0c18      	lsrs	r0, r3, #16
  40751a:	fb02 0101 	mla	r1, r2, r1, r0
  40751e:	b29b      	uxth	r3, r3
  407520:	3701      	adds	r7, #1
  407522:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  407526:	42bc      	cmp	r4, r7
  407528:	f84e 3b04 	str.w	r3, [lr], #4
  40752c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  407530:	dcec      	bgt.n	40750c <__multadd+0x10>
  407532:	b13b      	cbz	r3, 407544 <__multadd+0x48>
  407534:	68aa      	ldr	r2, [r5, #8]
  407536:	4294      	cmp	r4, r2
  407538:	da07      	bge.n	40754a <__multadd+0x4e>
  40753a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40753e:	3401      	adds	r4, #1
  407540:	6153      	str	r3, [r2, #20]
  407542:	612c      	str	r4, [r5, #16]
  407544:	4628      	mov	r0, r5
  407546:	b003      	add	sp, #12
  407548:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40754a:	6869      	ldr	r1, [r5, #4]
  40754c:	9301      	str	r3, [sp, #4]
  40754e:	3101      	adds	r1, #1
  407550:	4630      	mov	r0, r6
  407552:	f7ff ffa3 	bl	40749c <_Balloc>
  407556:	692a      	ldr	r2, [r5, #16]
  407558:	3202      	adds	r2, #2
  40755a:	f105 010c 	add.w	r1, r5, #12
  40755e:	4607      	mov	r7, r0
  407560:	0092      	lsls	r2, r2, #2
  407562:	300c      	adds	r0, #12
  407564:	f7ff fef4 	bl	407350 <memcpy>
  407568:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40756a:	6869      	ldr	r1, [r5, #4]
  40756c:	9b01      	ldr	r3, [sp, #4]
  40756e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407572:	6028      	str	r0, [r5, #0]
  407574:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407578:	463d      	mov	r5, r7
  40757a:	e7de      	b.n	40753a <__multadd+0x3e>

0040757c <__hi0bits>:
  40757c:	0c02      	lsrs	r2, r0, #16
  40757e:	0412      	lsls	r2, r2, #16
  407580:	4603      	mov	r3, r0
  407582:	b9b2      	cbnz	r2, 4075b2 <__hi0bits+0x36>
  407584:	0403      	lsls	r3, r0, #16
  407586:	2010      	movs	r0, #16
  407588:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40758c:	bf04      	itt	eq
  40758e:	021b      	lsleq	r3, r3, #8
  407590:	3008      	addeq	r0, #8
  407592:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  407596:	bf04      	itt	eq
  407598:	011b      	lsleq	r3, r3, #4
  40759a:	3004      	addeq	r0, #4
  40759c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4075a0:	bf04      	itt	eq
  4075a2:	009b      	lsleq	r3, r3, #2
  4075a4:	3002      	addeq	r0, #2
  4075a6:	2b00      	cmp	r3, #0
  4075a8:	db02      	blt.n	4075b0 <__hi0bits+0x34>
  4075aa:	005b      	lsls	r3, r3, #1
  4075ac:	d403      	bmi.n	4075b6 <__hi0bits+0x3a>
  4075ae:	2020      	movs	r0, #32
  4075b0:	4770      	bx	lr
  4075b2:	2000      	movs	r0, #0
  4075b4:	e7e8      	b.n	407588 <__hi0bits+0xc>
  4075b6:	3001      	adds	r0, #1
  4075b8:	4770      	bx	lr
  4075ba:	bf00      	nop

004075bc <__lo0bits>:
  4075bc:	6803      	ldr	r3, [r0, #0]
  4075be:	f013 0207 	ands.w	r2, r3, #7
  4075c2:	4601      	mov	r1, r0
  4075c4:	d007      	beq.n	4075d6 <__lo0bits+0x1a>
  4075c6:	07da      	lsls	r2, r3, #31
  4075c8:	d421      	bmi.n	40760e <__lo0bits+0x52>
  4075ca:	0798      	lsls	r0, r3, #30
  4075cc:	d421      	bmi.n	407612 <__lo0bits+0x56>
  4075ce:	089b      	lsrs	r3, r3, #2
  4075d0:	600b      	str	r3, [r1, #0]
  4075d2:	2002      	movs	r0, #2
  4075d4:	4770      	bx	lr
  4075d6:	b298      	uxth	r0, r3
  4075d8:	b198      	cbz	r0, 407602 <__lo0bits+0x46>
  4075da:	4610      	mov	r0, r2
  4075dc:	f013 0fff 	tst.w	r3, #255	; 0xff
  4075e0:	bf04      	itt	eq
  4075e2:	0a1b      	lsreq	r3, r3, #8
  4075e4:	3008      	addeq	r0, #8
  4075e6:	071a      	lsls	r2, r3, #28
  4075e8:	bf04      	itt	eq
  4075ea:	091b      	lsreq	r3, r3, #4
  4075ec:	3004      	addeq	r0, #4
  4075ee:	079a      	lsls	r2, r3, #30
  4075f0:	bf04      	itt	eq
  4075f2:	089b      	lsreq	r3, r3, #2
  4075f4:	3002      	addeq	r0, #2
  4075f6:	07da      	lsls	r2, r3, #31
  4075f8:	d407      	bmi.n	40760a <__lo0bits+0x4e>
  4075fa:	085b      	lsrs	r3, r3, #1
  4075fc:	d104      	bne.n	407608 <__lo0bits+0x4c>
  4075fe:	2020      	movs	r0, #32
  407600:	4770      	bx	lr
  407602:	0c1b      	lsrs	r3, r3, #16
  407604:	2010      	movs	r0, #16
  407606:	e7e9      	b.n	4075dc <__lo0bits+0x20>
  407608:	3001      	adds	r0, #1
  40760a:	600b      	str	r3, [r1, #0]
  40760c:	4770      	bx	lr
  40760e:	2000      	movs	r0, #0
  407610:	4770      	bx	lr
  407612:	085b      	lsrs	r3, r3, #1
  407614:	600b      	str	r3, [r1, #0]
  407616:	2001      	movs	r0, #1
  407618:	4770      	bx	lr
  40761a:	bf00      	nop

0040761c <__i2b>:
  40761c:	b510      	push	{r4, lr}
  40761e:	460c      	mov	r4, r1
  407620:	2101      	movs	r1, #1
  407622:	f7ff ff3b 	bl	40749c <_Balloc>
  407626:	2201      	movs	r2, #1
  407628:	6144      	str	r4, [r0, #20]
  40762a:	6102      	str	r2, [r0, #16]
  40762c:	bd10      	pop	{r4, pc}
  40762e:	bf00      	nop

00407630 <__multiply>:
  407630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407634:	690c      	ldr	r4, [r1, #16]
  407636:	6915      	ldr	r5, [r2, #16]
  407638:	42ac      	cmp	r4, r5
  40763a:	b083      	sub	sp, #12
  40763c:	468b      	mov	fp, r1
  40763e:	4616      	mov	r6, r2
  407640:	da04      	bge.n	40764c <__multiply+0x1c>
  407642:	4622      	mov	r2, r4
  407644:	46b3      	mov	fp, r6
  407646:	462c      	mov	r4, r5
  407648:	460e      	mov	r6, r1
  40764a:	4615      	mov	r5, r2
  40764c:	f8db 3008 	ldr.w	r3, [fp, #8]
  407650:	f8db 1004 	ldr.w	r1, [fp, #4]
  407654:	eb04 0805 	add.w	r8, r4, r5
  407658:	4598      	cmp	r8, r3
  40765a:	bfc8      	it	gt
  40765c:	3101      	addgt	r1, #1
  40765e:	f7ff ff1d 	bl	40749c <_Balloc>
  407662:	f100 0914 	add.w	r9, r0, #20
  407666:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40766a:	45d1      	cmp	r9, sl
  40766c:	9000      	str	r0, [sp, #0]
  40766e:	d205      	bcs.n	40767c <__multiply+0x4c>
  407670:	464b      	mov	r3, r9
  407672:	2100      	movs	r1, #0
  407674:	f843 1b04 	str.w	r1, [r3], #4
  407678:	459a      	cmp	sl, r3
  40767a:	d8fb      	bhi.n	407674 <__multiply+0x44>
  40767c:	f106 0c14 	add.w	ip, r6, #20
  407680:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  407684:	f10b 0b14 	add.w	fp, fp, #20
  407688:	459c      	cmp	ip, r3
  40768a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40768e:	d24c      	bcs.n	40772a <__multiply+0xfa>
  407690:	f8cd a004 	str.w	sl, [sp, #4]
  407694:	469a      	mov	sl, r3
  407696:	f8dc 5000 	ldr.w	r5, [ip]
  40769a:	b2af      	uxth	r7, r5
  40769c:	b1ef      	cbz	r7, 4076da <__multiply+0xaa>
  40769e:	2100      	movs	r1, #0
  4076a0:	464d      	mov	r5, r9
  4076a2:	465e      	mov	r6, fp
  4076a4:	460c      	mov	r4, r1
  4076a6:	f856 2b04 	ldr.w	r2, [r6], #4
  4076aa:	6828      	ldr	r0, [r5, #0]
  4076ac:	b293      	uxth	r3, r2
  4076ae:	b281      	uxth	r1, r0
  4076b0:	fb07 1303 	mla	r3, r7, r3, r1
  4076b4:	0c12      	lsrs	r2, r2, #16
  4076b6:	0c01      	lsrs	r1, r0, #16
  4076b8:	4423      	add	r3, r4
  4076ba:	fb07 1102 	mla	r1, r7, r2, r1
  4076be:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4076c2:	b29b      	uxth	r3, r3
  4076c4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4076c8:	45b6      	cmp	lr, r6
  4076ca:	f845 3b04 	str.w	r3, [r5], #4
  4076ce:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4076d2:	d8e8      	bhi.n	4076a6 <__multiply+0x76>
  4076d4:	602c      	str	r4, [r5, #0]
  4076d6:	f8dc 5000 	ldr.w	r5, [ip]
  4076da:	0c2d      	lsrs	r5, r5, #16
  4076dc:	d01d      	beq.n	40771a <__multiply+0xea>
  4076de:	f8d9 3000 	ldr.w	r3, [r9]
  4076e2:	4648      	mov	r0, r9
  4076e4:	461c      	mov	r4, r3
  4076e6:	4659      	mov	r1, fp
  4076e8:	2200      	movs	r2, #0
  4076ea:	880e      	ldrh	r6, [r1, #0]
  4076ec:	0c24      	lsrs	r4, r4, #16
  4076ee:	fb05 4406 	mla	r4, r5, r6, r4
  4076f2:	4422      	add	r2, r4
  4076f4:	b29b      	uxth	r3, r3
  4076f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4076fa:	f840 3b04 	str.w	r3, [r0], #4
  4076fe:	f851 3b04 	ldr.w	r3, [r1], #4
  407702:	6804      	ldr	r4, [r0, #0]
  407704:	0c1b      	lsrs	r3, r3, #16
  407706:	b2a6      	uxth	r6, r4
  407708:	fb05 6303 	mla	r3, r5, r3, r6
  40770c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407710:	458e      	cmp	lr, r1
  407712:	ea4f 4213 	mov.w	r2, r3, lsr #16
  407716:	d8e8      	bhi.n	4076ea <__multiply+0xba>
  407718:	6003      	str	r3, [r0, #0]
  40771a:	f10c 0c04 	add.w	ip, ip, #4
  40771e:	45e2      	cmp	sl, ip
  407720:	f109 0904 	add.w	r9, r9, #4
  407724:	d8b7      	bhi.n	407696 <__multiply+0x66>
  407726:	f8dd a004 	ldr.w	sl, [sp, #4]
  40772a:	f1b8 0f00 	cmp.w	r8, #0
  40772e:	dd0b      	ble.n	407748 <__multiply+0x118>
  407730:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  407734:	f1aa 0a04 	sub.w	sl, sl, #4
  407738:	b11b      	cbz	r3, 407742 <__multiply+0x112>
  40773a:	e005      	b.n	407748 <__multiply+0x118>
  40773c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  407740:	b913      	cbnz	r3, 407748 <__multiply+0x118>
  407742:	f1b8 0801 	subs.w	r8, r8, #1
  407746:	d1f9      	bne.n	40773c <__multiply+0x10c>
  407748:	9800      	ldr	r0, [sp, #0]
  40774a:	f8c0 8010 	str.w	r8, [r0, #16]
  40774e:	b003      	add	sp, #12
  407750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407754 <__pow5mult>:
  407754:	f012 0303 	ands.w	r3, r2, #3
  407758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40775c:	4614      	mov	r4, r2
  40775e:	4607      	mov	r7, r0
  407760:	d12e      	bne.n	4077c0 <__pow5mult+0x6c>
  407762:	460d      	mov	r5, r1
  407764:	10a4      	asrs	r4, r4, #2
  407766:	d01c      	beq.n	4077a2 <__pow5mult+0x4e>
  407768:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40776a:	b396      	cbz	r6, 4077d2 <__pow5mult+0x7e>
  40776c:	07e3      	lsls	r3, r4, #31
  40776e:	f04f 0800 	mov.w	r8, #0
  407772:	d406      	bmi.n	407782 <__pow5mult+0x2e>
  407774:	1064      	asrs	r4, r4, #1
  407776:	d014      	beq.n	4077a2 <__pow5mult+0x4e>
  407778:	6830      	ldr	r0, [r6, #0]
  40777a:	b1a8      	cbz	r0, 4077a8 <__pow5mult+0x54>
  40777c:	4606      	mov	r6, r0
  40777e:	07e3      	lsls	r3, r4, #31
  407780:	d5f8      	bpl.n	407774 <__pow5mult+0x20>
  407782:	4632      	mov	r2, r6
  407784:	4629      	mov	r1, r5
  407786:	4638      	mov	r0, r7
  407788:	f7ff ff52 	bl	407630 <__multiply>
  40778c:	b1b5      	cbz	r5, 4077bc <__pow5mult+0x68>
  40778e:	686a      	ldr	r2, [r5, #4]
  407790:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407792:	1064      	asrs	r4, r4, #1
  407794:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407798:	6029      	str	r1, [r5, #0]
  40779a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40779e:	4605      	mov	r5, r0
  4077a0:	d1ea      	bne.n	407778 <__pow5mult+0x24>
  4077a2:	4628      	mov	r0, r5
  4077a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4077a8:	4632      	mov	r2, r6
  4077aa:	4631      	mov	r1, r6
  4077ac:	4638      	mov	r0, r7
  4077ae:	f7ff ff3f 	bl	407630 <__multiply>
  4077b2:	6030      	str	r0, [r6, #0]
  4077b4:	f8c0 8000 	str.w	r8, [r0]
  4077b8:	4606      	mov	r6, r0
  4077ba:	e7e0      	b.n	40777e <__pow5mult+0x2a>
  4077bc:	4605      	mov	r5, r0
  4077be:	e7d9      	b.n	407774 <__pow5mult+0x20>
  4077c0:	1e5a      	subs	r2, r3, #1
  4077c2:	4d0b      	ldr	r5, [pc, #44]	; (4077f0 <__pow5mult+0x9c>)
  4077c4:	2300      	movs	r3, #0
  4077c6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4077ca:	f7ff fe97 	bl	4074fc <__multadd>
  4077ce:	4605      	mov	r5, r0
  4077d0:	e7c8      	b.n	407764 <__pow5mult+0x10>
  4077d2:	2101      	movs	r1, #1
  4077d4:	4638      	mov	r0, r7
  4077d6:	f7ff fe61 	bl	40749c <_Balloc>
  4077da:	f240 2171 	movw	r1, #625	; 0x271
  4077de:	2201      	movs	r2, #1
  4077e0:	2300      	movs	r3, #0
  4077e2:	6141      	str	r1, [r0, #20]
  4077e4:	6102      	str	r2, [r0, #16]
  4077e6:	4606      	mov	r6, r0
  4077e8:	64b8      	str	r0, [r7, #72]	; 0x48
  4077ea:	6003      	str	r3, [r0, #0]
  4077ec:	e7be      	b.n	40776c <__pow5mult+0x18>
  4077ee:	bf00      	nop
  4077f0:	004091d8 	.word	0x004091d8

004077f4 <__lshift>:
  4077f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4077f8:	4691      	mov	r9, r2
  4077fa:	690a      	ldr	r2, [r1, #16]
  4077fc:	688b      	ldr	r3, [r1, #8]
  4077fe:	ea4f 1469 	mov.w	r4, r9, asr #5
  407802:	eb04 0802 	add.w	r8, r4, r2
  407806:	f108 0501 	add.w	r5, r8, #1
  40780a:	429d      	cmp	r5, r3
  40780c:	460e      	mov	r6, r1
  40780e:	4607      	mov	r7, r0
  407810:	6849      	ldr	r1, [r1, #4]
  407812:	dd04      	ble.n	40781e <__lshift+0x2a>
  407814:	005b      	lsls	r3, r3, #1
  407816:	429d      	cmp	r5, r3
  407818:	f101 0101 	add.w	r1, r1, #1
  40781c:	dcfa      	bgt.n	407814 <__lshift+0x20>
  40781e:	4638      	mov	r0, r7
  407820:	f7ff fe3c 	bl	40749c <_Balloc>
  407824:	2c00      	cmp	r4, #0
  407826:	f100 0314 	add.w	r3, r0, #20
  40782a:	dd06      	ble.n	40783a <__lshift+0x46>
  40782c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407830:	2100      	movs	r1, #0
  407832:	f843 1b04 	str.w	r1, [r3], #4
  407836:	429a      	cmp	r2, r3
  407838:	d1fb      	bne.n	407832 <__lshift+0x3e>
  40783a:	6934      	ldr	r4, [r6, #16]
  40783c:	f106 0114 	add.w	r1, r6, #20
  407840:	f019 091f 	ands.w	r9, r9, #31
  407844:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407848:	d01d      	beq.n	407886 <__lshift+0x92>
  40784a:	f1c9 0c20 	rsb	ip, r9, #32
  40784e:	2200      	movs	r2, #0
  407850:	680c      	ldr	r4, [r1, #0]
  407852:	fa04 f409 	lsl.w	r4, r4, r9
  407856:	4314      	orrs	r4, r2
  407858:	f843 4b04 	str.w	r4, [r3], #4
  40785c:	f851 2b04 	ldr.w	r2, [r1], #4
  407860:	458e      	cmp	lr, r1
  407862:	fa22 f20c 	lsr.w	r2, r2, ip
  407866:	d8f3      	bhi.n	407850 <__lshift+0x5c>
  407868:	601a      	str	r2, [r3, #0]
  40786a:	b10a      	cbz	r2, 407870 <__lshift+0x7c>
  40786c:	f108 0502 	add.w	r5, r8, #2
  407870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407872:	6872      	ldr	r2, [r6, #4]
  407874:	3d01      	subs	r5, #1
  407876:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40787a:	6105      	str	r5, [r0, #16]
  40787c:	6031      	str	r1, [r6, #0]
  40787e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407882:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407886:	3b04      	subs	r3, #4
  407888:	f851 2b04 	ldr.w	r2, [r1], #4
  40788c:	f843 2f04 	str.w	r2, [r3, #4]!
  407890:	458e      	cmp	lr, r1
  407892:	d8f9      	bhi.n	407888 <__lshift+0x94>
  407894:	e7ec      	b.n	407870 <__lshift+0x7c>
  407896:	bf00      	nop

00407898 <__mcmp>:
  407898:	b430      	push	{r4, r5}
  40789a:	690b      	ldr	r3, [r1, #16]
  40789c:	4605      	mov	r5, r0
  40789e:	6900      	ldr	r0, [r0, #16]
  4078a0:	1ac0      	subs	r0, r0, r3
  4078a2:	d10f      	bne.n	4078c4 <__mcmp+0x2c>
  4078a4:	009b      	lsls	r3, r3, #2
  4078a6:	3514      	adds	r5, #20
  4078a8:	3114      	adds	r1, #20
  4078aa:	4419      	add	r1, r3
  4078ac:	442b      	add	r3, r5
  4078ae:	e001      	b.n	4078b4 <__mcmp+0x1c>
  4078b0:	429d      	cmp	r5, r3
  4078b2:	d207      	bcs.n	4078c4 <__mcmp+0x2c>
  4078b4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4078b8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4078bc:	4294      	cmp	r4, r2
  4078be:	d0f7      	beq.n	4078b0 <__mcmp+0x18>
  4078c0:	d302      	bcc.n	4078c8 <__mcmp+0x30>
  4078c2:	2001      	movs	r0, #1
  4078c4:	bc30      	pop	{r4, r5}
  4078c6:	4770      	bx	lr
  4078c8:	f04f 30ff 	mov.w	r0, #4294967295
  4078cc:	e7fa      	b.n	4078c4 <__mcmp+0x2c>
  4078ce:	bf00      	nop

004078d0 <__mdiff>:
  4078d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4078d4:	690f      	ldr	r7, [r1, #16]
  4078d6:	460e      	mov	r6, r1
  4078d8:	6911      	ldr	r1, [r2, #16]
  4078da:	1a7f      	subs	r7, r7, r1
  4078dc:	2f00      	cmp	r7, #0
  4078de:	4690      	mov	r8, r2
  4078e0:	d117      	bne.n	407912 <__mdiff+0x42>
  4078e2:	0089      	lsls	r1, r1, #2
  4078e4:	f106 0514 	add.w	r5, r6, #20
  4078e8:	f102 0e14 	add.w	lr, r2, #20
  4078ec:	186b      	adds	r3, r5, r1
  4078ee:	4471      	add	r1, lr
  4078f0:	e001      	b.n	4078f6 <__mdiff+0x26>
  4078f2:	429d      	cmp	r5, r3
  4078f4:	d25c      	bcs.n	4079b0 <__mdiff+0xe0>
  4078f6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4078fa:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4078fe:	42a2      	cmp	r2, r4
  407900:	d0f7      	beq.n	4078f2 <__mdiff+0x22>
  407902:	d25e      	bcs.n	4079c2 <__mdiff+0xf2>
  407904:	4633      	mov	r3, r6
  407906:	462c      	mov	r4, r5
  407908:	4646      	mov	r6, r8
  40790a:	4675      	mov	r5, lr
  40790c:	4698      	mov	r8, r3
  40790e:	2701      	movs	r7, #1
  407910:	e005      	b.n	40791e <__mdiff+0x4e>
  407912:	db58      	blt.n	4079c6 <__mdiff+0xf6>
  407914:	f106 0514 	add.w	r5, r6, #20
  407918:	f108 0414 	add.w	r4, r8, #20
  40791c:	2700      	movs	r7, #0
  40791e:	6871      	ldr	r1, [r6, #4]
  407920:	f7ff fdbc 	bl	40749c <_Balloc>
  407924:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407928:	6936      	ldr	r6, [r6, #16]
  40792a:	60c7      	str	r7, [r0, #12]
  40792c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407930:	46a6      	mov	lr, r4
  407932:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407936:	f100 0414 	add.w	r4, r0, #20
  40793a:	2300      	movs	r3, #0
  40793c:	f85e 1b04 	ldr.w	r1, [lr], #4
  407940:	f855 8b04 	ldr.w	r8, [r5], #4
  407944:	b28a      	uxth	r2, r1
  407946:	fa13 f388 	uxtah	r3, r3, r8
  40794a:	0c09      	lsrs	r1, r1, #16
  40794c:	1a9a      	subs	r2, r3, r2
  40794e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407952:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407956:	b292      	uxth	r2, r2
  407958:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40795c:	45f4      	cmp	ip, lr
  40795e:	f844 2b04 	str.w	r2, [r4], #4
  407962:	ea4f 4323 	mov.w	r3, r3, asr #16
  407966:	d8e9      	bhi.n	40793c <__mdiff+0x6c>
  407968:	42af      	cmp	r7, r5
  40796a:	d917      	bls.n	40799c <__mdiff+0xcc>
  40796c:	46a4      	mov	ip, r4
  40796e:	46ae      	mov	lr, r5
  407970:	f85e 2b04 	ldr.w	r2, [lr], #4
  407974:	fa13 f382 	uxtah	r3, r3, r2
  407978:	1419      	asrs	r1, r3, #16
  40797a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40797e:	b29b      	uxth	r3, r3
  407980:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407984:	4577      	cmp	r7, lr
  407986:	f84c 2b04 	str.w	r2, [ip], #4
  40798a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40798e:	d8ef      	bhi.n	407970 <__mdiff+0xa0>
  407990:	43ed      	mvns	r5, r5
  407992:	442f      	add	r7, r5
  407994:	f027 0703 	bic.w	r7, r7, #3
  407998:	3704      	adds	r7, #4
  40799a:	443c      	add	r4, r7
  40799c:	3c04      	subs	r4, #4
  40799e:	b922      	cbnz	r2, 4079aa <__mdiff+0xda>
  4079a0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  4079a4:	3e01      	subs	r6, #1
  4079a6:	2b00      	cmp	r3, #0
  4079a8:	d0fa      	beq.n	4079a0 <__mdiff+0xd0>
  4079aa:	6106      	str	r6, [r0, #16]
  4079ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079b0:	2100      	movs	r1, #0
  4079b2:	f7ff fd73 	bl	40749c <_Balloc>
  4079b6:	2201      	movs	r2, #1
  4079b8:	2300      	movs	r3, #0
  4079ba:	6102      	str	r2, [r0, #16]
  4079bc:	6143      	str	r3, [r0, #20]
  4079be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4079c2:	4674      	mov	r4, lr
  4079c4:	e7ab      	b.n	40791e <__mdiff+0x4e>
  4079c6:	4633      	mov	r3, r6
  4079c8:	f106 0414 	add.w	r4, r6, #20
  4079cc:	f102 0514 	add.w	r5, r2, #20
  4079d0:	4616      	mov	r6, r2
  4079d2:	2701      	movs	r7, #1
  4079d4:	4698      	mov	r8, r3
  4079d6:	e7a2      	b.n	40791e <__mdiff+0x4e>

004079d8 <__d2b>:
  4079d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4079dc:	b082      	sub	sp, #8
  4079de:	2101      	movs	r1, #1
  4079e0:	461c      	mov	r4, r3
  4079e2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4079e6:	4615      	mov	r5, r2
  4079e8:	9e08      	ldr	r6, [sp, #32]
  4079ea:	f7ff fd57 	bl	40749c <_Balloc>
  4079ee:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4079f2:	4680      	mov	r8, r0
  4079f4:	b10f      	cbz	r7, 4079fa <__d2b+0x22>
  4079f6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4079fa:	9401      	str	r4, [sp, #4]
  4079fc:	b31d      	cbz	r5, 407a46 <__d2b+0x6e>
  4079fe:	a802      	add	r0, sp, #8
  407a00:	f840 5d08 	str.w	r5, [r0, #-8]!
  407a04:	f7ff fdda 	bl	4075bc <__lo0bits>
  407a08:	2800      	cmp	r0, #0
  407a0a:	d134      	bne.n	407a76 <__d2b+0x9e>
  407a0c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407a10:	f8c8 2014 	str.w	r2, [r8, #20]
  407a14:	2b00      	cmp	r3, #0
  407a16:	bf0c      	ite	eq
  407a18:	2101      	moveq	r1, #1
  407a1a:	2102      	movne	r1, #2
  407a1c:	f8c8 3018 	str.w	r3, [r8, #24]
  407a20:	f8c8 1010 	str.w	r1, [r8, #16]
  407a24:	b9df      	cbnz	r7, 407a5e <__d2b+0x86>
  407a26:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407a2a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407a2e:	6030      	str	r0, [r6, #0]
  407a30:	6918      	ldr	r0, [r3, #16]
  407a32:	f7ff fda3 	bl	40757c <__hi0bits>
  407a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407a38:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407a3c:	6018      	str	r0, [r3, #0]
  407a3e:	4640      	mov	r0, r8
  407a40:	b002      	add	sp, #8
  407a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a46:	a801      	add	r0, sp, #4
  407a48:	f7ff fdb8 	bl	4075bc <__lo0bits>
  407a4c:	9b01      	ldr	r3, [sp, #4]
  407a4e:	f8c8 3014 	str.w	r3, [r8, #20]
  407a52:	2101      	movs	r1, #1
  407a54:	3020      	adds	r0, #32
  407a56:	f8c8 1010 	str.w	r1, [r8, #16]
  407a5a:	2f00      	cmp	r7, #0
  407a5c:	d0e3      	beq.n	407a26 <__d2b+0x4e>
  407a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407a60:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407a64:	4407      	add	r7, r0
  407a66:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407a6a:	6037      	str	r7, [r6, #0]
  407a6c:	6018      	str	r0, [r3, #0]
  407a6e:	4640      	mov	r0, r8
  407a70:	b002      	add	sp, #8
  407a72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407a76:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407a7a:	f1c0 0220 	rsb	r2, r0, #32
  407a7e:	fa03 f202 	lsl.w	r2, r3, r2
  407a82:	430a      	orrs	r2, r1
  407a84:	40c3      	lsrs	r3, r0
  407a86:	9301      	str	r3, [sp, #4]
  407a88:	f8c8 2014 	str.w	r2, [r8, #20]
  407a8c:	e7c2      	b.n	407a14 <__d2b+0x3c>
  407a8e:	bf00      	nop

00407a90 <_sbrk_r>:
  407a90:	b538      	push	{r3, r4, r5, lr}
  407a92:	4c07      	ldr	r4, [pc, #28]	; (407ab0 <_sbrk_r+0x20>)
  407a94:	2300      	movs	r3, #0
  407a96:	4605      	mov	r5, r0
  407a98:	4608      	mov	r0, r1
  407a9a:	6023      	str	r3, [r4, #0]
  407a9c:	f7fb fc0a 	bl	4032b4 <_sbrk>
  407aa0:	1c43      	adds	r3, r0, #1
  407aa2:	d000      	beq.n	407aa6 <_sbrk_r+0x16>
  407aa4:	bd38      	pop	{r3, r4, r5, pc}
  407aa6:	6823      	ldr	r3, [r4, #0]
  407aa8:	2b00      	cmp	r3, #0
  407aaa:	d0fb      	beq.n	407aa4 <_sbrk_r+0x14>
  407aac:	602b      	str	r3, [r5, #0]
  407aae:	bd38      	pop	{r3, r4, r5, pc}
  407ab0:	20400ce8 	.word	0x20400ce8
	...

00407ac0 <strlen>:
  407ac0:	f890 f000 	pld	[r0]
  407ac4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407ac8:	f020 0107 	bic.w	r1, r0, #7
  407acc:	f06f 0c00 	mvn.w	ip, #0
  407ad0:	f010 0407 	ands.w	r4, r0, #7
  407ad4:	f891 f020 	pld	[r1, #32]
  407ad8:	f040 8049 	bne.w	407b6e <strlen+0xae>
  407adc:	f04f 0400 	mov.w	r4, #0
  407ae0:	f06f 0007 	mvn.w	r0, #7
  407ae4:	e9d1 2300 	ldrd	r2, r3, [r1]
  407ae8:	f891 f040 	pld	[r1, #64]	; 0x40
  407aec:	f100 0008 	add.w	r0, r0, #8
  407af0:	fa82 f24c 	uadd8	r2, r2, ip
  407af4:	faa4 f28c 	sel	r2, r4, ip
  407af8:	fa83 f34c 	uadd8	r3, r3, ip
  407afc:	faa2 f38c 	sel	r3, r2, ip
  407b00:	bb4b      	cbnz	r3, 407b56 <strlen+0x96>
  407b02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407b06:	fa82 f24c 	uadd8	r2, r2, ip
  407b0a:	f100 0008 	add.w	r0, r0, #8
  407b0e:	faa4 f28c 	sel	r2, r4, ip
  407b12:	fa83 f34c 	uadd8	r3, r3, ip
  407b16:	faa2 f38c 	sel	r3, r2, ip
  407b1a:	b9e3      	cbnz	r3, 407b56 <strlen+0x96>
  407b1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407b20:	fa82 f24c 	uadd8	r2, r2, ip
  407b24:	f100 0008 	add.w	r0, r0, #8
  407b28:	faa4 f28c 	sel	r2, r4, ip
  407b2c:	fa83 f34c 	uadd8	r3, r3, ip
  407b30:	faa2 f38c 	sel	r3, r2, ip
  407b34:	b97b      	cbnz	r3, 407b56 <strlen+0x96>
  407b36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  407b3a:	f101 0120 	add.w	r1, r1, #32
  407b3e:	fa82 f24c 	uadd8	r2, r2, ip
  407b42:	f100 0008 	add.w	r0, r0, #8
  407b46:	faa4 f28c 	sel	r2, r4, ip
  407b4a:	fa83 f34c 	uadd8	r3, r3, ip
  407b4e:	faa2 f38c 	sel	r3, r2, ip
  407b52:	2b00      	cmp	r3, #0
  407b54:	d0c6      	beq.n	407ae4 <strlen+0x24>
  407b56:	2a00      	cmp	r2, #0
  407b58:	bf04      	itt	eq
  407b5a:	3004      	addeq	r0, #4
  407b5c:	461a      	moveq	r2, r3
  407b5e:	ba12      	rev	r2, r2
  407b60:	fab2 f282 	clz	r2, r2
  407b64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407b68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  407b6c:	4770      	bx	lr
  407b6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407b72:	f004 0503 	and.w	r5, r4, #3
  407b76:	f1c4 0000 	rsb	r0, r4, #0
  407b7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  407b7e:	f014 0f04 	tst.w	r4, #4
  407b82:	f891 f040 	pld	[r1, #64]	; 0x40
  407b86:	fa0c f505 	lsl.w	r5, ip, r5
  407b8a:	ea62 0205 	orn	r2, r2, r5
  407b8e:	bf1c      	itt	ne
  407b90:	ea63 0305 	ornne	r3, r3, r5
  407b94:	4662      	movne	r2, ip
  407b96:	f04f 0400 	mov.w	r4, #0
  407b9a:	e7a9      	b.n	407af0 <strlen+0x30>

00407b9c <__ssprint_r>:
  407b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407ba0:	6893      	ldr	r3, [r2, #8]
  407ba2:	b083      	sub	sp, #12
  407ba4:	4690      	mov	r8, r2
  407ba6:	2b00      	cmp	r3, #0
  407ba8:	d070      	beq.n	407c8c <__ssprint_r+0xf0>
  407baa:	4682      	mov	sl, r0
  407bac:	460c      	mov	r4, r1
  407bae:	6817      	ldr	r7, [r2, #0]
  407bb0:	688d      	ldr	r5, [r1, #8]
  407bb2:	6808      	ldr	r0, [r1, #0]
  407bb4:	e042      	b.n	407c3c <__ssprint_r+0xa0>
  407bb6:	89a3      	ldrh	r3, [r4, #12]
  407bb8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407bbc:	d02e      	beq.n	407c1c <__ssprint_r+0x80>
  407bbe:	6965      	ldr	r5, [r4, #20]
  407bc0:	6921      	ldr	r1, [r4, #16]
  407bc2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407bc6:	eba0 0b01 	sub.w	fp, r0, r1
  407bca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  407bce:	f10b 0001 	add.w	r0, fp, #1
  407bd2:	106d      	asrs	r5, r5, #1
  407bd4:	4430      	add	r0, r6
  407bd6:	42a8      	cmp	r0, r5
  407bd8:	462a      	mov	r2, r5
  407bda:	bf84      	itt	hi
  407bdc:	4605      	movhi	r5, r0
  407bde:	462a      	movhi	r2, r5
  407be0:	055b      	lsls	r3, r3, #21
  407be2:	d538      	bpl.n	407c56 <__ssprint_r+0xba>
  407be4:	4611      	mov	r1, r2
  407be6:	4650      	mov	r0, sl
  407be8:	f7ff f8b0 	bl	406d4c <_malloc_r>
  407bec:	2800      	cmp	r0, #0
  407bee:	d03c      	beq.n	407c6a <__ssprint_r+0xce>
  407bf0:	465a      	mov	r2, fp
  407bf2:	6921      	ldr	r1, [r4, #16]
  407bf4:	9001      	str	r0, [sp, #4]
  407bf6:	f7ff fbab 	bl	407350 <memcpy>
  407bfa:	89a2      	ldrh	r2, [r4, #12]
  407bfc:	9b01      	ldr	r3, [sp, #4]
  407bfe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407c02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407c06:	81a2      	strh	r2, [r4, #12]
  407c08:	eba5 020b 	sub.w	r2, r5, fp
  407c0c:	eb03 000b 	add.w	r0, r3, fp
  407c10:	6165      	str	r5, [r4, #20]
  407c12:	6123      	str	r3, [r4, #16]
  407c14:	6020      	str	r0, [r4, #0]
  407c16:	60a2      	str	r2, [r4, #8]
  407c18:	4635      	mov	r5, r6
  407c1a:	46b3      	mov	fp, r6
  407c1c:	465a      	mov	r2, fp
  407c1e:	4649      	mov	r1, r9
  407c20:	f000 fa18 	bl	408054 <memmove>
  407c24:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407c28:	68a2      	ldr	r2, [r4, #8]
  407c2a:	6820      	ldr	r0, [r4, #0]
  407c2c:	1b55      	subs	r5, r2, r5
  407c2e:	4458      	add	r0, fp
  407c30:	1b9e      	subs	r6, r3, r6
  407c32:	60a5      	str	r5, [r4, #8]
  407c34:	6020      	str	r0, [r4, #0]
  407c36:	f8c8 6008 	str.w	r6, [r8, #8]
  407c3a:	b33e      	cbz	r6, 407c8c <__ssprint_r+0xf0>
  407c3c:	687e      	ldr	r6, [r7, #4]
  407c3e:	463b      	mov	r3, r7
  407c40:	3708      	adds	r7, #8
  407c42:	2e00      	cmp	r6, #0
  407c44:	d0fa      	beq.n	407c3c <__ssprint_r+0xa0>
  407c46:	42ae      	cmp	r6, r5
  407c48:	f8d3 9000 	ldr.w	r9, [r3]
  407c4c:	46ab      	mov	fp, r5
  407c4e:	d2b2      	bcs.n	407bb6 <__ssprint_r+0x1a>
  407c50:	4635      	mov	r5, r6
  407c52:	46b3      	mov	fp, r6
  407c54:	e7e2      	b.n	407c1c <__ssprint_r+0x80>
  407c56:	4650      	mov	r0, sl
  407c58:	f000 fa60 	bl	40811c <_realloc_r>
  407c5c:	4603      	mov	r3, r0
  407c5e:	2800      	cmp	r0, #0
  407c60:	d1d2      	bne.n	407c08 <__ssprint_r+0x6c>
  407c62:	6921      	ldr	r1, [r4, #16]
  407c64:	4650      	mov	r0, sl
  407c66:	f000 f8f9 	bl	407e5c <_free_r>
  407c6a:	230c      	movs	r3, #12
  407c6c:	f8ca 3000 	str.w	r3, [sl]
  407c70:	89a3      	ldrh	r3, [r4, #12]
  407c72:	2200      	movs	r2, #0
  407c74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407c78:	f04f 30ff 	mov.w	r0, #4294967295
  407c7c:	81a3      	strh	r3, [r4, #12]
  407c7e:	f8c8 2008 	str.w	r2, [r8, #8]
  407c82:	f8c8 2004 	str.w	r2, [r8, #4]
  407c86:	b003      	add	sp, #12
  407c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c8c:	2000      	movs	r0, #0
  407c8e:	f8c8 0004 	str.w	r0, [r8, #4]
  407c92:	b003      	add	sp, #12
  407c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407c98 <__register_exitproc>:
  407c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407c9c:	4d2c      	ldr	r5, [pc, #176]	; (407d50 <__register_exitproc+0xb8>)
  407c9e:	4606      	mov	r6, r0
  407ca0:	6828      	ldr	r0, [r5, #0]
  407ca2:	4698      	mov	r8, r3
  407ca4:	460f      	mov	r7, r1
  407ca6:	4691      	mov	r9, r2
  407ca8:	f7ff f84c 	bl	406d44 <__retarget_lock_acquire_recursive>
  407cac:	4b29      	ldr	r3, [pc, #164]	; (407d54 <__register_exitproc+0xbc>)
  407cae:	681c      	ldr	r4, [r3, #0]
  407cb0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407cb4:	2b00      	cmp	r3, #0
  407cb6:	d03e      	beq.n	407d36 <__register_exitproc+0x9e>
  407cb8:	685a      	ldr	r2, [r3, #4]
  407cba:	2a1f      	cmp	r2, #31
  407cbc:	dc1c      	bgt.n	407cf8 <__register_exitproc+0x60>
  407cbe:	f102 0e01 	add.w	lr, r2, #1
  407cc2:	b176      	cbz	r6, 407ce2 <__register_exitproc+0x4a>
  407cc4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407cc8:	2401      	movs	r4, #1
  407cca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  407cce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407cd2:	4094      	lsls	r4, r2
  407cd4:	4320      	orrs	r0, r4
  407cd6:	2e02      	cmp	r6, #2
  407cd8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  407cdc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407ce0:	d023      	beq.n	407d2a <__register_exitproc+0x92>
  407ce2:	3202      	adds	r2, #2
  407ce4:	f8c3 e004 	str.w	lr, [r3, #4]
  407ce8:	6828      	ldr	r0, [r5, #0]
  407cea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407cee:	f7ff f82b 	bl	406d48 <__retarget_lock_release_recursive>
  407cf2:	2000      	movs	r0, #0
  407cf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407cf8:	4b17      	ldr	r3, [pc, #92]	; (407d58 <__register_exitproc+0xc0>)
  407cfa:	b30b      	cbz	r3, 407d40 <__register_exitproc+0xa8>
  407cfc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407d00:	f3af 8000 	nop.w
  407d04:	4603      	mov	r3, r0
  407d06:	b1d8      	cbz	r0, 407d40 <__register_exitproc+0xa8>
  407d08:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407d0c:	6002      	str	r2, [r0, #0]
  407d0e:	2100      	movs	r1, #0
  407d10:	6041      	str	r1, [r0, #4]
  407d12:	460a      	mov	r2, r1
  407d14:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407d18:	f04f 0e01 	mov.w	lr, #1
  407d1c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407d20:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407d24:	2e00      	cmp	r6, #0
  407d26:	d0dc      	beq.n	407ce2 <__register_exitproc+0x4a>
  407d28:	e7cc      	b.n	407cc4 <__register_exitproc+0x2c>
  407d2a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407d2e:	430c      	orrs	r4, r1
  407d30:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407d34:	e7d5      	b.n	407ce2 <__register_exitproc+0x4a>
  407d36:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407d3a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407d3e:	e7bb      	b.n	407cb8 <__register_exitproc+0x20>
  407d40:	6828      	ldr	r0, [r5, #0]
  407d42:	f7ff f801 	bl	406d48 <__retarget_lock_release_recursive>
  407d46:	f04f 30ff 	mov.w	r0, #4294967295
  407d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407d4e:	bf00      	nop
  407d50:	20400458 	.word	0x20400458
  407d54:	0040906c 	.word	0x0040906c
  407d58:	00000000 	.word	0x00000000

00407d5c <_calloc_r>:
  407d5c:	b510      	push	{r4, lr}
  407d5e:	fb02 f101 	mul.w	r1, r2, r1
  407d62:	f7fe fff3 	bl	406d4c <_malloc_r>
  407d66:	4604      	mov	r4, r0
  407d68:	b1d8      	cbz	r0, 407da2 <_calloc_r+0x46>
  407d6a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407d6e:	f022 0203 	bic.w	r2, r2, #3
  407d72:	3a04      	subs	r2, #4
  407d74:	2a24      	cmp	r2, #36	; 0x24
  407d76:	d818      	bhi.n	407daa <_calloc_r+0x4e>
  407d78:	2a13      	cmp	r2, #19
  407d7a:	d914      	bls.n	407da6 <_calloc_r+0x4a>
  407d7c:	2300      	movs	r3, #0
  407d7e:	2a1b      	cmp	r2, #27
  407d80:	6003      	str	r3, [r0, #0]
  407d82:	6043      	str	r3, [r0, #4]
  407d84:	d916      	bls.n	407db4 <_calloc_r+0x58>
  407d86:	2a24      	cmp	r2, #36	; 0x24
  407d88:	6083      	str	r3, [r0, #8]
  407d8a:	60c3      	str	r3, [r0, #12]
  407d8c:	bf11      	iteee	ne
  407d8e:	f100 0210 	addne.w	r2, r0, #16
  407d92:	6103      	streq	r3, [r0, #16]
  407d94:	6143      	streq	r3, [r0, #20]
  407d96:	f100 0218 	addeq.w	r2, r0, #24
  407d9a:	2300      	movs	r3, #0
  407d9c:	6013      	str	r3, [r2, #0]
  407d9e:	6053      	str	r3, [r2, #4]
  407da0:	6093      	str	r3, [r2, #8]
  407da2:	4620      	mov	r0, r4
  407da4:	bd10      	pop	{r4, pc}
  407da6:	4602      	mov	r2, r0
  407da8:	e7f7      	b.n	407d9a <_calloc_r+0x3e>
  407daa:	2100      	movs	r1, #0
  407dac:	f7fc fd30 	bl	404810 <memset>
  407db0:	4620      	mov	r0, r4
  407db2:	bd10      	pop	{r4, pc}
  407db4:	f100 0208 	add.w	r2, r0, #8
  407db8:	e7ef      	b.n	407d9a <_calloc_r+0x3e>
  407dba:	bf00      	nop

00407dbc <_malloc_trim_r>:
  407dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407dbe:	4f24      	ldr	r7, [pc, #144]	; (407e50 <_malloc_trim_r+0x94>)
  407dc0:	460c      	mov	r4, r1
  407dc2:	4606      	mov	r6, r0
  407dc4:	f7ff fb5e 	bl	407484 <__malloc_lock>
  407dc8:	68bb      	ldr	r3, [r7, #8]
  407dca:	685d      	ldr	r5, [r3, #4]
  407dcc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407dd0:	310f      	adds	r1, #15
  407dd2:	f025 0503 	bic.w	r5, r5, #3
  407dd6:	4429      	add	r1, r5
  407dd8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407ddc:	f021 010f 	bic.w	r1, r1, #15
  407de0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407de4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407de8:	db07      	blt.n	407dfa <_malloc_trim_r+0x3e>
  407dea:	2100      	movs	r1, #0
  407dec:	4630      	mov	r0, r6
  407dee:	f7ff fe4f 	bl	407a90 <_sbrk_r>
  407df2:	68bb      	ldr	r3, [r7, #8]
  407df4:	442b      	add	r3, r5
  407df6:	4298      	cmp	r0, r3
  407df8:	d004      	beq.n	407e04 <_malloc_trim_r+0x48>
  407dfa:	4630      	mov	r0, r6
  407dfc:	f7ff fb48 	bl	407490 <__malloc_unlock>
  407e00:	2000      	movs	r0, #0
  407e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407e04:	4261      	negs	r1, r4
  407e06:	4630      	mov	r0, r6
  407e08:	f7ff fe42 	bl	407a90 <_sbrk_r>
  407e0c:	3001      	adds	r0, #1
  407e0e:	d00d      	beq.n	407e2c <_malloc_trim_r+0x70>
  407e10:	4b10      	ldr	r3, [pc, #64]	; (407e54 <_malloc_trim_r+0x98>)
  407e12:	68ba      	ldr	r2, [r7, #8]
  407e14:	6819      	ldr	r1, [r3, #0]
  407e16:	1b2d      	subs	r5, r5, r4
  407e18:	f045 0501 	orr.w	r5, r5, #1
  407e1c:	4630      	mov	r0, r6
  407e1e:	1b09      	subs	r1, r1, r4
  407e20:	6055      	str	r5, [r2, #4]
  407e22:	6019      	str	r1, [r3, #0]
  407e24:	f7ff fb34 	bl	407490 <__malloc_unlock>
  407e28:	2001      	movs	r0, #1
  407e2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407e2c:	2100      	movs	r1, #0
  407e2e:	4630      	mov	r0, r6
  407e30:	f7ff fe2e 	bl	407a90 <_sbrk_r>
  407e34:	68ba      	ldr	r2, [r7, #8]
  407e36:	1a83      	subs	r3, r0, r2
  407e38:	2b0f      	cmp	r3, #15
  407e3a:	ddde      	ble.n	407dfa <_malloc_trim_r+0x3e>
  407e3c:	4c06      	ldr	r4, [pc, #24]	; (407e58 <_malloc_trim_r+0x9c>)
  407e3e:	4905      	ldr	r1, [pc, #20]	; (407e54 <_malloc_trim_r+0x98>)
  407e40:	6824      	ldr	r4, [r4, #0]
  407e42:	f043 0301 	orr.w	r3, r3, #1
  407e46:	1b00      	subs	r0, r0, r4
  407e48:	6053      	str	r3, [r2, #4]
  407e4a:	6008      	str	r0, [r1, #0]
  407e4c:	e7d5      	b.n	407dfa <_malloc_trim_r+0x3e>
  407e4e:	bf00      	nop
  407e50:	2040045c 	.word	0x2040045c
  407e54:	20400c90 	.word	0x20400c90
  407e58:	20400864 	.word	0x20400864

00407e5c <_free_r>:
  407e5c:	2900      	cmp	r1, #0
  407e5e:	d044      	beq.n	407eea <_free_r+0x8e>
  407e60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e64:	460d      	mov	r5, r1
  407e66:	4680      	mov	r8, r0
  407e68:	f7ff fb0c 	bl	407484 <__malloc_lock>
  407e6c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407e70:	4969      	ldr	r1, [pc, #420]	; (408018 <_free_r+0x1bc>)
  407e72:	f027 0301 	bic.w	r3, r7, #1
  407e76:	f1a5 0408 	sub.w	r4, r5, #8
  407e7a:	18e2      	adds	r2, r4, r3
  407e7c:	688e      	ldr	r6, [r1, #8]
  407e7e:	6850      	ldr	r0, [r2, #4]
  407e80:	42b2      	cmp	r2, r6
  407e82:	f020 0003 	bic.w	r0, r0, #3
  407e86:	d05e      	beq.n	407f46 <_free_r+0xea>
  407e88:	07fe      	lsls	r6, r7, #31
  407e8a:	6050      	str	r0, [r2, #4]
  407e8c:	d40b      	bmi.n	407ea6 <_free_r+0x4a>
  407e8e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407e92:	1be4      	subs	r4, r4, r7
  407e94:	f101 0e08 	add.w	lr, r1, #8
  407e98:	68a5      	ldr	r5, [r4, #8]
  407e9a:	4575      	cmp	r5, lr
  407e9c:	443b      	add	r3, r7
  407e9e:	d06d      	beq.n	407f7c <_free_r+0x120>
  407ea0:	68e7      	ldr	r7, [r4, #12]
  407ea2:	60ef      	str	r7, [r5, #12]
  407ea4:	60bd      	str	r5, [r7, #8]
  407ea6:	1815      	adds	r5, r2, r0
  407ea8:	686d      	ldr	r5, [r5, #4]
  407eaa:	07ed      	lsls	r5, r5, #31
  407eac:	d53e      	bpl.n	407f2c <_free_r+0xd0>
  407eae:	f043 0201 	orr.w	r2, r3, #1
  407eb2:	6062      	str	r2, [r4, #4]
  407eb4:	50e3      	str	r3, [r4, r3]
  407eb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407eba:	d217      	bcs.n	407eec <_free_r+0x90>
  407ebc:	08db      	lsrs	r3, r3, #3
  407ebe:	1c58      	adds	r0, r3, #1
  407ec0:	109a      	asrs	r2, r3, #2
  407ec2:	684d      	ldr	r5, [r1, #4]
  407ec4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  407ec8:	60a7      	str	r7, [r4, #8]
  407eca:	2301      	movs	r3, #1
  407ecc:	4093      	lsls	r3, r2
  407ece:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407ed2:	432b      	orrs	r3, r5
  407ed4:	3a08      	subs	r2, #8
  407ed6:	60e2      	str	r2, [r4, #12]
  407ed8:	604b      	str	r3, [r1, #4]
  407eda:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  407ede:	60fc      	str	r4, [r7, #12]
  407ee0:	4640      	mov	r0, r8
  407ee2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407ee6:	f7ff bad3 	b.w	407490 <__malloc_unlock>
  407eea:	4770      	bx	lr
  407eec:	0a5a      	lsrs	r2, r3, #9
  407eee:	2a04      	cmp	r2, #4
  407ef0:	d852      	bhi.n	407f98 <_free_r+0x13c>
  407ef2:	099a      	lsrs	r2, r3, #6
  407ef4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407ef8:	00ff      	lsls	r7, r7, #3
  407efa:	f102 0538 	add.w	r5, r2, #56	; 0x38
  407efe:	19c8      	adds	r0, r1, r7
  407f00:	59ca      	ldr	r2, [r1, r7]
  407f02:	3808      	subs	r0, #8
  407f04:	4290      	cmp	r0, r2
  407f06:	d04f      	beq.n	407fa8 <_free_r+0x14c>
  407f08:	6851      	ldr	r1, [r2, #4]
  407f0a:	f021 0103 	bic.w	r1, r1, #3
  407f0e:	428b      	cmp	r3, r1
  407f10:	d232      	bcs.n	407f78 <_free_r+0x11c>
  407f12:	6892      	ldr	r2, [r2, #8]
  407f14:	4290      	cmp	r0, r2
  407f16:	d1f7      	bne.n	407f08 <_free_r+0xac>
  407f18:	68c3      	ldr	r3, [r0, #12]
  407f1a:	60a0      	str	r0, [r4, #8]
  407f1c:	60e3      	str	r3, [r4, #12]
  407f1e:	609c      	str	r4, [r3, #8]
  407f20:	60c4      	str	r4, [r0, #12]
  407f22:	4640      	mov	r0, r8
  407f24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407f28:	f7ff bab2 	b.w	407490 <__malloc_unlock>
  407f2c:	6895      	ldr	r5, [r2, #8]
  407f2e:	4f3b      	ldr	r7, [pc, #236]	; (40801c <_free_r+0x1c0>)
  407f30:	42bd      	cmp	r5, r7
  407f32:	4403      	add	r3, r0
  407f34:	d040      	beq.n	407fb8 <_free_r+0x15c>
  407f36:	68d0      	ldr	r0, [r2, #12]
  407f38:	60e8      	str	r0, [r5, #12]
  407f3a:	f043 0201 	orr.w	r2, r3, #1
  407f3e:	6085      	str	r5, [r0, #8]
  407f40:	6062      	str	r2, [r4, #4]
  407f42:	50e3      	str	r3, [r4, r3]
  407f44:	e7b7      	b.n	407eb6 <_free_r+0x5a>
  407f46:	07ff      	lsls	r7, r7, #31
  407f48:	4403      	add	r3, r0
  407f4a:	d407      	bmi.n	407f5c <_free_r+0x100>
  407f4c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407f50:	1aa4      	subs	r4, r4, r2
  407f52:	4413      	add	r3, r2
  407f54:	68a0      	ldr	r0, [r4, #8]
  407f56:	68e2      	ldr	r2, [r4, #12]
  407f58:	60c2      	str	r2, [r0, #12]
  407f5a:	6090      	str	r0, [r2, #8]
  407f5c:	4a30      	ldr	r2, [pc, #192]	; (408020 <_free_r+0x1c4>)
  407f5e:	6812      	ldr	r2, [r2, #0]
  407f60:	f043 0001 	orr.w	r0, r3, #1
  407f64:	4293      	cmp	r3, r2
  407f66:	6060      	str	r0, [r4, #4]
  407f68:	608c      	str	r4, [r1, #8]
  407f6a:	d3b9      	bcc.n	407ee0 <_free_r+0x84>
  407f6c:	4b2d      	ldr	r3, [pc, #180]	; (408024 <_free_r+0x1c8>)
  407f6e:	4640      	mov	r0, r8
  407f70:	6819      	ldr	r1, [r3, #0]
  407f72:	f7ff ff23 	bl	407dbc <_malloc_trim_r>
  407f76:	e7b3      	b.n	407ee0 <_free_r+0x84>
  407f78:	4610      	mov	r0, r2
  407f7a:	e7cd      	b.n	407f18 <_free_r+0xbc>
  407f7c:	1811      	adds	r1, r2, r0
  407f7e:	6849      	ldr	r1, [r1, #4]
  407f80:	07c9      	lsls	r1, r1, #31
  407f82:	d444      	bmi.n	40800e <_free_r+0x1b2>
  407f84:	6891      	ldr	r1, [r2, #8]
  407f86:	68d2      	ldr	r2, [r2, #12]
  407f88:	60ca      	str	r2, [r1, #12]
  407f8a:	4403      	add	r3, r0
  407f8c:	f043 0001 	orr.w	r0, r3, #1
  407f90:	6091      	str	r1, [r2, #8]
  407f92:	6060      	str	r0, [r4, #4]
  407f94:	50e3      	str	r3, [r4, r3]
  407f96:	e7a3      	b.n	407ee0 <_free_r+0x84>
  407f98:	2a14      	cmp	r2, #20
  407f9a:	d816      	bhi.n	407fca <_free_r+0x16e>
  407f9c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407fa0:	00ff      	lsls	r7, r7, #3
  407fa2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407fa6:	e7aa      	b.n	407efe <_free_r+0xa2>
  407fa8:	10aa      	asrs	r2, r5, #2
  407faa:	2301      	movs	r3, #1
  407fac:	684d      	ldr	r5, [r1, #4]
  407fae:	4093      	lsls	r3, r2
  407fb0:	432b      	orrs	r3, r5
  407fb2:	604b      	str	r3, [r1, #4]
  407fb4:	4603      	mov	r3, r0
  407fb6:	e7b0      	b.n	407f1a <_free_r+0xbe>
  407fb8:	f043 0201 	orr.w	r2, r3, #1
  407fbc:	614c      	str	r4, [r1, #20]
  407fbe:	610c      	str	r4, [r1, #16]
  407fc0:	60e5      	str	r5, [r4, #12]
  407fc2:	60a5      	str	r5, [r4, #8]
  407fc4:	6062      	str	r2, [r4, #4]
  407fc6:	50e3      	str	r3, [r4, r3]
  407fc8:	e78a      	b.n	407ee0 <_free_r+0x84>
  407fca:	2a54      	cmp	r2, #84	; 0x54
  407fcc:	d806      	bhi.n	407fdc <_free_r+0x180>
  407fce:	0b1a      	lsrs	r2, r3, #12
  407fd0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407fd4:	00ff      	lsls	r7, r7, #3
  407fd6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  407fda:	e790      	b.n	407efe <_free_r+0xa2>
  407fdc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407fe0:	d806      	bhi.n	407ff0 <_free_r+0x194>
  407fe2:	0bda      	lsrs	r2, r3, #15
  407fe4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407fe8:	00ff      	lsls	r7, r7, #3
  407fea:	f102 0577 	add.w	r5, r2, #119	; 0x77
  407fee:	e786      	b.n	407efe <_free_r+0xa2>
  407ff0:	f240 5054 	movw	r0, #1364	; 0x554
  407ff4:	4282      	cmp	r2, r0
  407ff6:	d806      	bhi.n	408006 <_free_r+0x1aa>
  407ff8:	0c9a      	lsrs	r2, r3, #18
  407ffa:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  407ffe:	00ff      	lsls	r7, r7, #3
  408000:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  408004:	e77b      	b.n	407efe <_free_r+0xa2>
  408006:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40800a:	257e      	movs	r5, #126	; 0x7e
  40800c:	e777      	b.n	407efe <_free_r+0xa2>
  40800e:	f043 0101 	orr.w	r1, r3, #1
  408012:	6061      	str	r1, [r4, #4]
  408014:	6013      	str	r3, [r2, #0]
  408016:	e763      	b.n	407ee0 <_free_r+0x84>
  408018:	2040045c 	.word	0x2040045c
  40801c:	20400464 	.word	0x20400464
  408020:	20400868 	.word	0x20400868
  408024:	20400cc0 	.word	0x20400cc0

00408028 <__ascii_mbtowc>:
  408028:	b082      	sub	sp, #8
  40802a:	b149      	cbz	r1, 408040 <__ascii_mbtowc+0x18>
  40802c:	b15a      	cbz	r2, 408046 <__ascii_mbtowc+0x1e>
  40802e:	b16b      	cbz	r3, 40804c <__ascii_mbtowc+0x24>
  408030:	7813      	ldrb	r3, [r2, #0]
  408032:	600b      	str	r3, [r1, #0]
  408034:	7812      	ldrb	r2, [r2, #0]
  408036:	1c10      	adds	r0, r2, #0
  408038:	bf18      	it	ne
  40803a:	2001      	movne	r0, #1
  40803c:	b002      	add	sp, #8
  40803e:	4770      	bx	lr
  408040:	a901      	add	r1, sp, #4
  408042:	2a00      	cmp	r2, #0
  408044:	d1f3      	bne.n	40802e <__ascii_mbtowc+0x6>
  408046:	4610      	mov	r0, r2
  408048:	b002      	add	sp, #8
  40804a:	4770      	bx	lr
  40804c:	f06f 0001 	mvn.w	r0, #1
  408050:	e7f4      	b.n	40803c <__ascii_mbtowc+0x14>
  408052:	bf00      	nop

00408054 <memmove>:
  408054:	4288      	cmp	r0, r1
  408056:	b5f0      	push	{r4, r5, r6, r7, lr}
  408058:	d90d      	bls.n	408076 <memmove+0x22>
  40805a:	188b      	adds	r3, r1, r2
  40805c:	4298      	cmp	r0, r3
  40805e:	d20a      	bcs.n	408076 <memmove+0x22>
  408060:	1884      	adds	r4, r0, r2
  408062:	2a00      	cmp	r2, #0
  408064:	d051      	beq.n	40810a <memmove+0xb6>
  408066:	4622      	mov	r2, r4
  408068:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40806c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  408070:	4299      	cmp	r1, r3
  408072:	d1f9      	bne.n	408068 <memmove+0x14>
  408074:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408076:	2a0f      	cmp	r2, #15
  408078:	d948      	bls.n	40810c <memmove+0xb8>
  40807a:	ea41 0300 	orr.w	r3, r1, r0
  40807e:	079b      	lsls	r3, r3, #30
  408080:	d146      	bne.n	408110 <memmove+0xbc>
  408082:	f100 0410 	add.w	r4, r0, #16
  408086:	f101 0310 	add.w	r3, r1, #16
  40808a:	4615      	mov	r5, r2
  40808c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  408090:	f844 6c10 	str.w	r6, [r4, #-16]
  408094:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  408098:	f844 6c0c 	str.w	r6, [r4, #-12]
  40809c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4080a0:	f844 6c08 	str.w	r6, [r4, #-8]
  4080a4:	3d10      	subs	r5, #16
  4080a6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4080aa:	f844 6c04 	str.w	r6, [r4, #-4]
  4080ae:	2d0f      	cmp	r5, #15
  4080b0:	f103 0310 	add.w	r3, r3, #16
  4080b4:	f104 0410 	add.w	r4, r4, #16
  4080b8:	d8e8      	bhi.n	40808c <memmove+0x38>
  4080ba:	f1a2 0310 	sub.w	r3, r2, #16
  4080be:	f023 030f 	bic.w	r3, r3, #15
  4080c2:	f002 0e0f 	and.w	lr, r2, #15
  4080c6:	3310      	adds	r3, #16
  4080c8:	f1be 0f03 	cmp.w	lr, #3
  4080cc:	4419      	add	r1, r3
  4080ce:	4403      	add	r3, r0
  4080d0:	d921      	bls.n	408116 <memmove+0xc2>
  4080d2:	1f1e      	subs	r6, r3, #4
  4080d4:	460d      	mov	r5, r1
  4080d6:	4674      	mov	r4, lr
  4080d8:	3c04      	subs	r4, #4
  4080da:	f855 7b04 	ldr.w	r7, [r5], #4
  4080de:	f846 7f04 	str.w	r7, [r6, #4]!
  4080e2:	2c03      	cmp	r4, #3
  4080e4:	d8f8      	bhi.n	4080d8 <memmove+0x84>
  4080e6:	f1ae 0404 	sub.w	r4, lr, #4
  4080ea:	f024 0403 	bic.w	r4, r4, #3
  4080ee:	3404      	adds	r4, #4
  4080f0:	4421      	add	r1, r4
  4080f2:	4423      	add	r3, r4
  4080f4:	f002 0203 	and.w	r2, r2, #3
  4080f8:	b162      	cbz	r2, 408114 <memmove+0xc0>
  4080fa:	3b01      	subs	r3, #1
  4080fc:	440a      	add	r2, r1
  4080fe:	f811 4b01 	ldrb.w	r4, [r1], #1
  408102:	f803 4f01 	strb.w	r4, [r3, #1]!
  408106:	428a      	cmp	r2, r1
  408108:	d1f9      	bne.n	4080fe <memmove+0xaa>
  40810a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40810c:	4603      	mov	r3, r0
  40810e:	e7f3      	b.n	4080f8 <memmove+0xa4>
  408110:	4603      	mov	r3, r0
  408112:	e7f2      	b.n	4080fa <memmove+0xa6>
  408114:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408116:	4672      	mov	r2, lr
  408118:	e7ee      	b.n	4080f8 <memmove+0xa4>
  40811a:	bf00      	nop

0040811c <_realloc_r>:
  40811c:	2900      	cmp	r1, #0
  40811e:	f000 8095 	beq.w	40824c <_realloc_r+0x130>
  408122:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408126:	460d      	mov	r5, r1
  408128:	4616      	mov	r6, r2
  40812a:	b083      	sub	sp, #12
  40812c:	4680      	mov	r8, r0
  40812e:	f106 070b 	add.w	r7, r6, #11
  408132:	f7ff f9a7 	bl	407484 <__malloc_lock>
  408136:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40813a:	2f16      	cmp	r7, #22
  40813c:	f02e 0403 	bic.w	r4, lr, #3
  408140:	f1a5 0908 	sub.w	r9, r5, #8
  408144:	d83c      	bhi.n	4081c0 <_realloc_r+0xa4>
  408146:	2210      	movs	r2, #16
  408148:	4617      	mov	r7, r2
  40814a:	42be      	cmp	r6, r7
  40814c:	d83d      	bhi.n	4081ca <_realloc_r+0xae>
  40814e:	4294      	cmp	r4, r2
  408150:	da43      	bge.n	4081da <_realloc_r+0xbe>
  408152:	4bc4      	ldr	r3, [pc, #784]	; (408464 <_realloc_r+0x348>)
  408154:	6899      	ldr	r1, [r3, #8]
  408156:	eb09 0004 	add.w	r0, r9, r4
  40815a:	4288      	cmp	r0, r1
  40815c:	f000 80b4 	beq.w	4082c8 <_realloc_r+0x1ac>
  408160:	6843      	ldr	r3, [r0, #4]
  408162:	f023 0101 	bic.w	r1, r3, #1
  408166:	4401      	add	r1, r0
  408168:	6849      	ldr	r1, [r1, #4]
  40816a:	07c9      	lsls	r1, r1, #31
  40816c:	d54c      	bpl.n	408208 <_realloc_r+0xec>
  40816e:	f01e 0f01 	tst.w	lr, #1
  408172:	f000 809b 	beq.w	4082ac <_realloc_r+0x190>
  408176:	4631      	mov	r1, r6
  408178:	4640      	mov	r0, r8
  40817a:	f7fe fde7 	bl	406d4c <_malloc_r>
  40817e:	4606      	mov	r6, r0
  408180:	2800      	cmp	r0, #0
  408182:	d03a      	beq.n	4081fa <_realloc_r+0xde>
  408184:	f855 3c04 	ldr.w	r3, [r5, #-4]
  408188:	f023 0301 	bic.w	r3, r3, #1
  40818c:	444b      	add	r3, r9
  40818e:	f1a0 0208 	sub.w	r2, r0, #8
  408192:	429a      	cmp	r2, r3
  408194:	f000 8121 	beq.w	4083da <_realloc_r+0x2be>
  408198:	1f22      	subs	r2, r4, #4
  40819a:	2a24      	cmp	r2, #36	; 0x24
  40819c:	f200 8107 	bhi.w	4083ae <_realloc_r+0x292>
  4081a0:	2a13      	cmp	r2, #19
  4081a2:	f200 80db 	bhi.w	40835c <_realloc_r+0x240>
  4081a6:	4603      	mov	r3, r0
  4081a8:	462a      	mov	r2, r5
  4081aa:	6811      	ldr	r1, [r2, #0]
  4081ac:	6019      	str	r1, [r3, #0]
  4081ae:	6851      	ldr	r1, [r2, #4]
  4081b0:	6059      	str	r1, [r3, #4]
  4081b2:	6892      	ldr	r2, [r2, #8]
  4081b4:	609a      	str	r2, [r3, #8]
  4081b6:	4629      	mov	r1, r5
  4081b8:	4640      	mov	r0, r8
  4081ba:	f7ff fe4f 	bl	407e5c <_free_r>
  4081be:	e01c      	b.n	4081fa <_realloc_r+0xde>
  4081c0:	f027 0707 	bic.w	r7, r7, #7
  4081c4:	2f00      	cmp	r7, #0
  4081c6:	463a      	mov	r2, r7
  4081c8:	dabf      	bge.n	40814a <_realloc_r+0x2e>
  4081ca:	2600      	movs	r6, #0
  4081cc:	230c      	movs	r3, #12
  4081ce:	4630      	mov	r0, r6
  4081d0:	f8c8 3000 	str.w	r3, [r8]
  4081d4:	b003      	add	sp, #12
  4081d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4081da:	462e      	mov	r6, r5
  4081dc:	1be3      	subs	r3, r4, r7
  4081de:	2b0f      	cmp	r3, #15
  4081e0:	d81e      	bhi.n	408220 <_realloc_r+0x104>
  4081e2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4081e6:	f003 0301 	and.w	r3, r3, #1
  4081ea:	4323      	orrs	r3, r4
  4081ec:	444c      	add	r4, r9
  4081ee:	f8c9 3004 	str.w	r3, [r9, #4]
  4081f2:	6863      	ldr	r3, [r4, #4]
  4081f4:	f043 0301 	orr.w	r3, r3, #1
  4081f8:	6063      	str	r3, [r4, #4]
  4081fa:	4640      	mov	r0, r8
  4081fc:	f7ff f948 	bl	407490 <__malloc_unlock>
  408200:	4630      	mov	r0, r6
  408202:	b003      	add	sp, #12
  408204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408208:	f023 0303 	bic.w	r3, r3, #3
  40820c:	18e1      	adds	r1, r4, r3
  40820e:	4291      	cmp	r1, r2
  408210:	db1f      	blt.n	408252 <_realloc_r+0x136>
  408212:	68c3      	ldr	r3, [r0, #12]
  408214:	6882      	ldr	r2, [r0, #8]
  408216:	462e      	mov	r6, r5
  408218:	60d3      	str	r3, [r2, #12]
  40821a:	460c      	mov	r4, r1
  40821c:	609a      	str	r2, [r3, #8]
  40821e:	e7dd      	b.n	4081dc <_realloc_r+0xc0>
  408220:	f8d9 2004 	ldr.w	r2, [r9, #4]
  408224:	eb09 0107 	add.w	r1, r9, r7
  408228:	f002 0201 	and.w	r2, r2, #1
  40822c:	444c      	add	r4, r9
  40822e:	f043 0301 	orr.w	r3, r3, #1
  408232:	4317      	orrs	r7, r2
  408234:	f8c9 7004 	str.w	r7, [r9, #4]
  408238:	604b      	str	r3, [r1, #4]
  40823a:	6863      	ldr	r3, [r4, #4]
  40823c:	f043 0301 	orr.w	r3, r3, #1
  408240:	3108      	adds	r1, #8
  408242:	6063      	str	r3, [r4, #4]
  408244:	4640      	mov	r0, r8
  408246:	f7ff fe09 	bl	407e5c <_free_r>
  40824a:	e7d6      	b.n	4081fa <_realloc_r+0xde>
  40824c:	4611      	mov	r1, r2
  40824e:	f7fe bd7d 	b.w	406d4c <_malloc_r>
  408252:	f01e 0f01 	tst.w	lr, #1
  408256:	d18e      	bne.n	408176 <_realloc_r+0x5a>
  408258:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40825c:	eba9 0a01 	sub.w	sl, r9, r1
  408260:	f8da 1004 	ldr.w	r1, [sl, #4]
  408264:	f021 0103 	bic.w	r1, r1, #3
  408268:	440b      	add	r3, r1
  40826a:	4423      	add	r3, r4
  40826c:	4293      	cmp	r3, r2
  40826e:	db25      	blt.n	4082bc <_realloc_r+0x1a0>
  408270:	68c2      	ldr	r2, [r0, #12]
  408272:	6881      	ldr	r1, [r0, #8]
  408274:	4656      	mov	r6, sl
  408276:	60ca      	str	r2, [r1, #12]
  408278:	6091      	str	r1, [r2, #8]
  40827a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40827e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  408282:	1f22      	subs	r2, r4, #4
  408284:	2a24      	cmp	r2, #36	; 0x24
  408286:	60c1      	str	r1, [r0, #12]
  408288:	6088      	str	r0, [r1, #8]
  40828a:	f200 8094 	bhi.w	4083b6 <_realloc_r+0x29a>
  40828e:	2a13      	cmp	r2, #19
  408290:	d96f      	bls.n	408372 <_realloc_r+0x256>
  408292:	6829      	ldr	r1, [r5, #0]
  408294:	f8ca 1008 	str.w	r1, [sl, #8]
  408298:	6869      	ldr	r1, [r5, #4]
  40829a:	f8ca 100c 	str.w	r1, [sl, #12]
  40829e:	2a1b      	cmp	r2, #27
  4082a0:	f200 80a2 	bhi.w	4083e8 <_realloc_r+0x2cc>
  4082a4:	3508      	adds	r5, #8
  4082a6:	f10a 0210 	add.w	r2, sl, #16
  4082aa:	e063      	b.n	408374 <_realloc_r+0x258>
  4082ac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4082b0:	eba9 0a03 	sub.w	sl, r9, r3
  4082b4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4082b8:	f021 0103 	bic.w	r1, r1, #3
  4082bc:	1863      	adds	r3, r4, r1
  4082be:	4293      	cmp	r3, r2
  4082c0:	f6ff af59 	blt.w	408176 <_realloc_r+0x5a>
  4082c4:	4656      	mov	r6, sl
  4082c6:	e7d8      	b.n	40827a <_realloc_r+0x15e>
  4082c8:	6841      	ldr	r1, [r0, #4]
  4082ca:	f021 0b03 	bic.w	fp, r1, #3
  4082ce:	44a3      	add	fp, r4
  4082d0:	f107 0010 	add.w	r0, r7, #16
  4082d4:	4583      	cmp	fp, r0
  4082d6:	da56      	bge.n	408386 <_realloc_r+0x26a>
  4082d8:	f01e 0f01 	tst.w	lr, #1
  4082dc:	f47f af4b 	bne.w	408176 <_realloc_r+0x5a>
  4082e0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4082e4:	eba9 0a01 	sub.w	sl, r9, r1
  4082e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4082ec:	f021 0103 	bic.w	r1, r1, #3
  4082f0:	448b      	add	fp, r1
  4082f2:	4558      	cmp	r0, fp
  4082f4:	dce2      	bgt.n	4082bc <_realloc_r+0x1a0>
  4082f6:	4656      	mov	r6, sl
  4082f8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4082fc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  408300:	1f22      	subs	r2, r4, #4
  408302:	2a24      	cmp	r2, #36	; 0x24
  408304:	60c1      	str	r1, [r0, #12]
  408306:	6088      	str	r0, [r1, #8]
  408308:	f200 808f 	bhi.w	40842a <_realloc_r+0x30e>
  40830c:	2a13      	cmp	r2, #19
  40830e:	f240 808a 	bls.w	408426 <_realloc_r+0x30a>
  408312:	6829      	ldr	r1, [r5, #0]
  408314:	f8ca 1008 	str.w	r1, [sl, #8]
  408318:	6869      	ldr	r1, [r5, #4]
  40831a:	f8ca 100c 	str.w	r1, [sl, #12]
  40831e:	2a1b      	cmp	r2, #27
  408320:	f200 808a 	bhi.w	408438 <_realloc_r+0x31c>
  408324:	3508      	adds	r5, #8
  408326:	f10a 0210 	add.w	r2, sl, #16
  40832a:	6829      	ldr	r1, [r5, #0]
  40832c:	6011      	str	r1, [r2, #0]
  40832e:	6869      	ldr	r1, [r5, #4]
  408330:	6051      	str	r1, [r2, #4]
  408332:	68a9      	ldr	r1, [r5, #8]
  408334:	6091      	str	r1, [r2, #8]
  408336:	eb0a 0107 	add.w	r1, sl, r7
  40833a:	ebab 0207 	sub.w	r2, fp, r7
  40833e:	f042 0201 	orr.w	r2, r2, #1
  408342:	6099      	str	r1, [r3, #8]
  408344:	604a      	str	r2, [r1, #4]
  408346:	f8da 3004 	ldr.w	r3, [sl, #4]
  40834a:	f003 0301 	and.w	r3, r3, #1
  40834e:	431f      	orrs	r7, r3
  408350:	4640      	mov	r0, r8
  408352:	f8ca 7004 	str.w	r7, [sl, #4]
  408356:	f7ff f89b 	bl	407490 <__malloc_unlock>
  40835a:	e751      	b.n	408200 <_realloc_r+0xe4>
  40835c:	682b      	ldr	r3, [r5, #0]
  40835e:	6003      	str	r3, [r0, #0]
  408360:	686b      	ldr	r3, [r5, #4]
  408362:	6043      	str	r3, [r0, #4]
  408364:	2a1b      	cmp	r2, #27
  408366:	d82d      	bhi.n	4083c4 <_realloc_r+0x2a8>
  408368:	f100 0308 	add.w	r3, r0, #8
  40836c:	f105 0208 	add.w	r2, r5, #8
  408370:	e71b      	b.n	4081aa <_realloc_r+0x8e>
  408372:	4632      	mov	r2, r6
  408374:	6829      	ldr	r1, [r5, #0]
  408376:	6011      	str	r1, [r2, #0]
  408378:	6869      	ldr	r1, [r5, #4]
  40837a:	6051      	str	r1, [r2, #4]
  40837c:	68a9      	ldr	r1, [r5, #8]
  40837e:	6091      	str	r1, [r2, #8]
  408380:	461c      	mov	r4, r3
  408382:	46d1      	mov	r9, sl
  408384:	e72a      	b.n	4081dc <_realloc_r+0xc0>
  408386:	eb09 0107 	add.w	r1, r9, r7
  40838a:	ebab 0b07 	sub.w	fp, fp, r7
  40838e:	f04b 0201 	orr.w	r2, fp, #1
  408392:	6099      	str	r1, [r3, #8]
  408394:	604a      	str	r2, [r1, #4]
  408396:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40839a:	f003 0301 	and.w	r3, r3, #1
  40839e:	431f      	orrs	r7, r3
  4083a0:	4640      	mov	r0, r8
  4083a2:	f845 7c04 	str.w	r7, [r5, #-4]
  4083a6:	f7ff f873 	bl	407490 <__malloc_unlock>
  4083aa:	462e      	mov	r6, r5
  4083ac:	e728      	b.n	408200 <_realloc_r+0xe4>
  4083ae:	4629      	mov	r1, r5
  4083b0:	f7ff fe50 	bl	408054 <memmove>
  4083b4:	e6ff      	b.n	4081b6 <_realloc_r+0x9a>
  4083b6:	4629      	mov	r1, r5
  4083b8:	4630      	mov	r0, r6
  4083ba:	461c      	mov	r4, r3
  4083bc:	46d1      	mov	r9, sl
  4083be:	f7ff fe49 	bl	408054 <memmove>
  4083c2:	e70b      	b.n	4081dc <_realloc_r+0xc0>
  4083c4:	68ab      	ldr	r3, [r5, #8]
  4083c6:	6083      	str	r3, [r0, #8]
  4083c8:	68eb      	ldr	r3, [r5, #12]
  4083ca:	60c3      	str	r3, [r0, #12]
  4083cc:	2a24      	cmp	r2, #36	; 0x24
  4083ce:	d017      	beq.n	408400 <_realloc_r+0x2e4>
  4083d0:	f100 0310 	add.w	r3, r0, #16
  4083d4:	f105 0210 	add.w	r2, r5, #16
  4083d8:	e6e7      	b.n	4081aa <_realloc_r+0x8e>
  4083da:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4083de:	f023 0303 	bic.w	r3, r3, #3
  4083e2:	441c      	add	r4, r3
  4083e4:	462e      	mov	r6, r5
  4083e6:	e6f9      	b.n	4081dc <_realloc_r+0xc0>
  4083e8:	68a9      	ldr	r1, [r5, #8]
  4083ea:	f8ca 1010 	str.w	r1, [sl, #16]
  4083ee:	68e9      	ldr	r1, [r5, #12]
  4083f0:	f8ca 1014 	str.w	r1, [sl, #20]
  4083f4:	2a24      	cmp	r2, #36	; 0x24
  4083f6:	d00c      	beq.n	408412 <_realloc_r+0x2f6>
  4083f8:	3510      	adds	r5, #16
  4083fa:	f10a 0218 	add.w	r2, sl, #24
  4083fe:	e7b9      	b.n	408374 <_realloc_r+0x258>
  408400:	692b      	ldr	r3, [r5, #16]
  408402:	6103      	str	r3, [r0, #16]
  408404:	696b      	ldr	r3, [r5, #20]
  408406:	6143      	str	r3, [r0, #20]
  408408:	f105 0218 	add.w	r2, r5, #24
  40840c:	f100 0318 	add.w	r3, r0, #24
  408410:	e6cb      	b.n	4081aa <_realloc_r+0x8e>
  408412:	692a      	ldr	r2, [r5, #16]
  408414:	f8ca 2018 	str.w	r2, [sl, #24]
  408418:	696a      	ldr	r2, [r5, #20]
  40841a:	f8ca 201c 	str.w	r2, [sl, #28]
  40841e:	3518      	adds	r5, #24
  408420:	f10a 0220 	add.w	r2, sl, #32
  408424:	e7a6      	b.n	408374 <_realloc_r+0x258>
  408426:	4632      	mov	r2, r6
  408428:	e77f      	b.n	40832a <_realloc_r+0x20e>
  40842a:	4629      	mov	r1, r5
  40842c:	4630      	mov	r0, r6
  40842e:	9301      	str	r3, [sp, #4]
  408430:	f7ff fe10 	bl	408054 <memmove>
  408434:	9b01      	ldr	r3, [sp, #4]
  408436:	e77e      	b.n	408336 <_realloc_r+0x21a>
  408438:	68a9      	ldr	r1, [r5, #8]
  40843a:	f8ca 1010 	str.w	r1, [sl, #16]
  40843e:	68e9      	ldr	r1, [r5, #12]
  408440:	f8ca 1014 	str.w	r1, [sl, #20]
  408444:	2a24      	cmp	r2, #36	; 0x24
  408446:	d003      	beq.n	408450 <_realloc_r+0x334>
  408448:	3510      	adds	r5, #16
  40844a:	f10a 0218 	add.w	r2, sl, #24
  40844e:	e76c      	b.n	40832a <_realloc_r+0x20e>
  408450:	692a      	ldr	r2, [r5, #16]
  408452:	f8ca 2018 	str.w	r2, [sl, #24]
  408456:	696a      	ldr	r2, [r5, #20]
  408458:	f8ca 201c 	str.w	r2, [sl, #28]
  40845c:	3518      	adds	r5, #24
  40845e:	f10a 0220 	add.w	r2, sl, #32
  408462:	e762      	b.n	40832a <_realloc_r+0x20e>
  408464:	2040045c 	.word	0x2040045c

00408468 <__ascii_wctomb>:
  408468:	b121      	cbz	r1, 408474 <__ascii_wctomb+0xc>
  40846a:	2aff      	cmp	r2, #255	; 0xff
  40846c:	d804      	bhi.n	408478 <__ascii_wctomb+0x10>
  40846e:	700a      	strb	r2, [r1, #0]
  408470:	2001      	movs	r0, #1
  408472:	4770      	bx	lr
  408474:	4608      	mov	r0, r1
  408476:	4770      	bx	lr
  408478:	238a      	movs	r3, #138	; 0x8a
  40847a:	6003      	str	r3, [r0, #0]
  40847c:	f04f 30ff 	mov.w	r0, #4294967295
  408480:	4770      	bx	lr
  408482:	bf00      	nop

00408484 <__gedf2>:
  408484:	f04f 3cff 	mov.w	ip, #4294967295
  408488:	e006      	b.n	408498 <__cmpdf2+0x4>
  40848a:	bf00      	nop

0040848c <__ledf2>:
  40848c:	f04f 0c01 	mov.w	ip, #1
  408490:	e002      	b.n	408498 <__cmpdf2+0x4>
  408492:	bf00      	nop

00408494 <__cmpdf2>:
  408494:	f04f 0c01 	mov.w	ip, #1
  408498:	f84d cd04 	str.w	ip, [sp, #-4]!
  40849c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4084a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4084a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4084a8:	bf18      	it	ne
  4084aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4084ae:	d01b      	beq.n	4084e8 <__cmpdf2+0x54>
  4084b0:	b001      	add	sp, #4
  4084b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4084b6:	bf0c      	ite	eq
  4084b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4084bc:	ea91 0f03 	teqne	r1, r3
  4084c0:	bf02      	ittt	eq
  4084c2:	ea90 0f02 	teqeq	r0, r2
  4084c6:	2000      	moveq	r0, #0
  4084c8:	4770      	bxeq	lr
  4084ca:	f110 0f00 	cmn.w	r0, #0
  4084ce:	ea91 0f03 	teq	r1, r3
  4084d2:	bf58      	it	pl
  4084d4:	4299      	cmppl	r1, r3
  4084d6:	bf08      	it	eq
  4084d8:	4290      	cmpeq	r0, r2
  4084da:	bf2c      	ite	cs
  4084dc:	17d8      	asrcs	r0, r3, #31
  4084de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4084e2:	f040 0001 	orr.w	r0, r0, #1
  4084e6:	4770      	bx	lr
  4084e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4084ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4084f0:	d102      	bne.n	4084f8 <__cmpdf2+0x64>
  4084f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4084f6:	d107      	bne.n	408508 <__cmpdf2+0x74>
  4084f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4084fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408500:	d1d6      	bne.n	4084b0 <__cmpdf2+0x1c>
  408502:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408506:	d0d3      	beq.n	4084b0 <__cmpdf2+0x1c>
  408508:	f85d 0b04 	ldr.w	r0, [sp], #4
  40850c:	4770      	bx	lr
  40850e:	bf00      	nop

00408510 <__aeabi_cdrcmple>:
  408510:	4684      	mov	ip, r0
  408512:	4610      	mov	r0, r2
  408514:	4662      	mov	r2, ip
  408516:	468c      	mov	ip, r1
  408518:	4619      	mov	r1, r3
  40851a:	4663      	mov	r3, ip
  40851c:	e000      	b.n	408520 <__aeabi_cdcmpeq>
  40851e:	bf00      	nop

00408520 <__aeabi_cdcmpeq>:
  408520:	b501      	push	{r0, lr}
  408522:	f7ff ffb7 	bl	408494 <__cmpdf2>
  408526:	2800      	cmp	r0, #0
  408528:	bf48      	it	mi
  40852a:	f110 0f00 	cmnmi.w	r0, #0
  40852e:	bd01      	pop	{r0, pc}

00408530 <__aeabi_dcmpeq>:
  408530:	f84d ed08 	str.w	lr, [sp, #-8]!
  408534:	f7ff fff4 	bl	408520 <__aeabi_cdcmpeq>
  408538:	bf0c      	ite	eq
  40853a:	2001      	moveq	r0, #1
  40853c:	2000      	movne	r0, #0
  40853e:	f85d fb08 	ldr.w	pc, [sp], #8
  408542:	bf00      	nop

00408544 <__aeabi_dcmplt>:
  408544:	f84d ed08 	str.w	lr, [sp, #-8]!
  408548:	f7ff ffea 	bl	408520 <__aeabi_cdcmpeq>
  40854c:	bf34      	ite	cc
  40854e:	2001      	movcc	r0, #1
  408550:	2000      	movcs	r0, #0
  408552:	f85d fb08 	ldr.w	pc, [sp], #8
  408556:	bf00      	nop

00408558 <__aeabi_dcmple>:
  408558:	f84d ed08 	str.w	lr, [sp, #-8]!
  40855c:	f7ff ffe0 	bl	408520 <__aeabi_cdcmpeq>
  408560:	bf94      	ite	ls
  408562:	2001      	movls	r0, #1
  408564:	2000      	movhi	r0, #0
  408566:	f85d fb08 	ldr.w	pc, [sp], #8
  40856a:	bf00      	nop

0040856c <__aeabi_dcmpge>:
  40856c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408570:	f7ff ffce 	bl	408510 <__aeabi_cdrcmple>
  408574:	bf94      	ite	ls
  408576:	2001      	movls	r0, #1
  408578:	2000      	movhi	r0, #0
  40857a:	f85d fb08 	ldr.w	pc, [sp], #8
  40857e:	bf00      	nop

00408580 <__aeabi_dcmpgt>:
  408580:	f84d ed08 	str.w	lr, [sp, #-8]!
  408584:	f7ff ffc4 	bl	408510 <__aeabi_cdrcmple>
  408588:	bf34      	ite	cc
  40858a:	2001      	movcc	r0, #1
  40858c:	2000      	movcs	r0, #0
  40858e:	f85d fb08 	ldr.w	pc, [sp], #8
  408592:	bf00      	nop

00408594 <__aeabi_dcmpun>:
  408594:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408598:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40859c:	d102      	bne.n	4085a4 <__aeabi_dcmpun+0x10>
  40859e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4085a2:	d10a      	bne.n	4085ba <__aeabi_dcmpun+0x26>
  4085a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4085a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085ac:	d102      	bne.n	4085b4 <__aeabi_dcmpun+0x20>
  4085ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4085b2:	d102      	bne.n	4085ba <__aeabi_dcmpun+0x26>
  4085b4:	f04f 0000 	mov.w	r0, #0
  4085b8:	4770      	bx	lr
  4085ba:	f04f 0001 	mov.w	r0, #1
  4085be:	4770      	bx	lr

004085c0 <__aeabi_d2iz>:
  4085c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4085c4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4085c8:	d215      	bcs.n	4085f6 <__aeabi_d2iz+0x36>
  4085ca:	d511      	bpl.n	4085f0 <__aeabi_d2iz+0x30>
  4085cc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4085d0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4085d4:	d912      	bls.n	4085fc <__aeabi_d2iz+0x3c>
  4085d6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4085da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4085de:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4085e2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4085e6:	fa23 f002 	lsr.w	r0, r3, r2
  4085ea:	bf18      	it	ne
  4085ec:	4240      	negne	r0, r0
  4085ee:	4770      	bx	lr
  4085f0:	f04f 0000 	mov.w	r0, #0
  4085f4:	4770      	bx	lr
  4085f6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4085fa:	d105      	bne.n	408608 <__aeabi_d2iz+0x48>
  4085fc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408600:	bf08      	it	eq
  408602:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408606:	4770      	bx	lr
  408608:	f04f 0000 	mov.w	r0, #0
  40860c:	4770      	bx	lr
  40860e:	bf00      	nop

00408610 <sysfont_glyphs>:
	...
  408630:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  408640:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  408650:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  408668:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  408678:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  408688:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4086a0:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  4086b0:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  4086c0:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  4086d8:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  4086f4:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  408704:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  408714:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  408724:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  40874c:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  408774:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  408784:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  4087a8:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  4087b8:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  4087c8:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  4087d8:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  4087f0:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  408800:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  408810:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  408828:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  408838:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  408848:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  408860:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  408870:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  408880:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  408898:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  4088a8:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  4088b8:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4088d0:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4088e0:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  4088f0:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  40890c:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  40891c:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  40892c:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  408948:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  408960:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  408978:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  408988:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  408998:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  4089b0:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  4089c0:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4089d0:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4089e8:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  4089f8:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  408a08:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  408a20:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  408a30:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408a40:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  408a58:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  408a68:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  408a78:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  408a90:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  408aa0:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408ab0:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  408ac8:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  408ad8:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  408ae8:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  408b00:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  408b10:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  408b20:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  408b38:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  408b48:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  408b58:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  408b70:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  408b80:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  408b90:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  408ba8:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  408bb8:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408bc8:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  408be0:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  408bf0:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  408c00:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  408c18:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  408c28:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  408c38:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  408c50:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  408c60:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  408c70:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  408c88:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  408c98:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  408ca8:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  408cc0:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  408cd0:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  408ce0:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  408d08:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  408d18:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  408d34:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  408d4c:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  408d5c:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  408d6c:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  408d84:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  408d94:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  408da4:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  408dbc:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  408dcc:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  408ddc:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  408dec:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  408dfc:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  408e0c:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  408e1c:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  408e2c:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  408e3c:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  408e4c:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  408e64:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  408e74:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  408e84:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  408ea0:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  408ebc:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  408ed8:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  408ee8:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  408ef8:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  408f10:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  408f2c:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  408f48:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  408f64:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  408f80:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  408f9c:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  408fb8:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  408fd4:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  408fe4:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  408ff4:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  409004:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  409014:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  409024:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  409034:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  409044:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  409054:	0000 0000 7245 6f72 0021 0000 3225 312e     ....Erro!...%2.1
  409064:	0066 0000 6d63 0000                         f...cm..

0040906c <_global_impure_ptr>:
  40906c:	0030 2040 4e49 0046 6e69 0066 414e 004e     0.@ INF.inf.NAN.
  40907c:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  40908c:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  40909c:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  4090ac:	296c 0000 0030 0000                         l)..0...

004090b4 <blanks.7223>:
  4090b4:	2020 2020 2020 2020 2020 2020 2020 2020                     

004090c4 <zeroes.7224>:
  4090c4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4090d4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  4090e4:	0000 0000                                   ....

004090e8 <__mprec_bigtens>:
  4090e8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4090f8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409108:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409110 <__mprec_tens>:
  409110:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409120:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409130:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409140:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409150:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409160:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409170:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409180:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409190:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4091a0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4091b0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4091c0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4091d0:	9db4 79d9 7843 44ea                         ...yCx.D

004091d8 <p05.6055>:
  4091d8:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4091e8:	4f50 4953 0058 0000 002e 0000               POSIX.......

004091f4 <_ctype_>:
  4091f4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  409204:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409214:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  409224:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  409234:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  409244:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  409254:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  409264:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  409274:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004092f8 <_init>:
  4092f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4092fa:	bf00      	nop
  4092fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4092fe:	bc08      	pop	{r3}
  409300:	469e      	mov	lr, r3
  409302:	4770      	bx	lr

00409304 <__init_array_start>:
  409304:	00405d55 	.word	0x00405d55

00409308 <__frame_dummy_init_array_entry>:
  409308:	00400165                                e.@.

0040930c <_fini>:
  40930c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40930e:	bf00      	nop
  409310:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409312:	bc08      	pop	{r3}
  409314:	469e      	mov	lr, r3
  409316:	4770      	bx	lr

00409318 <__fini_array_start>:
  409318:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 8610 0040 0e0a 7d20               ......@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <ul_flash_in_wait_mode>:
2040001c:	0000 0020                                   .. .

20400020 <SystemCoreClock>:
20400020:	0900 003d                                   ..=.

20400024 <freq>:
20400024:	b2c2 4606                                   ...F

20400028 <j>:
20400028:	001a 0000                                   ....

2040002c <_impure_ptr>:
2040002c:	0030 2040                                   0.@ 

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__atexit_recursive_mutex>:
20400458:	0cc4 2040                                   ..@ 

2040045c <__malloc_av_>:
	...
20400464:	045c 2040 045c 2040 0464 2040 0464 2040     \.@ \.@ d.@ d.@ 
20400474:	046c 2040 046c 2040 0474 2040 0474 2040     l.@ l.@ t.@ t.@ 
20400484:	047c 2040 047c 2040 0484 2040 0484 2040     |.@ |.@ ..@ ..@ 
20400494:	048c 2040 048c 2040 0494 2040 0494 2040     ..@ ..@ ..@ ..@ 
204004a4:	049c 2040 049c 2040 04a4 2040 04a4 2040     ..@ ..@ ..@ ..@ 
204004b4:	04ac 2040 04ac 2040 04b4 2040 04b4 2040     ..@ ..@ ..@ ..@ 
204004c4:	04bc 2040 04bc 2040 04c4 2040 04c4 2040     ..@ ..@ ..@ ..@ 
204004d4:	04cc 2040 04cc 2040 04d4 2040 04d4 2040     ..@ ..@ ..@ ..@ 
204004e4:	04dc 2040 04dc 2040 04e4 2040 04e4 2040     ..@ ..@ ..@ ..@ 
204004f4:	04ec 2040 04ec 2040 04f4 2040 04f4 2040     ..@ ..@ ..@ ..@ 
20400504:	04fc 2040 04fc 2040 0504 2040 0504 2040     ..@ ..@ ..@ ..@ 
20400514:	050c 2040 050c 2040 0514 2040 0514 2040     ..@ ..@ ..@ ..@ 
20400524:	051c 2040 051c 2040 0524 2040 0524 2040     ..@ ..@ $.@ $.@ 
20400534:	052c 2040 052c 2040 0534 2040 0534 2040     ,.@ ,.@ 4.@ 4.@ 
20400544:	053c 2040 053c 2040 0544 2040 0544 2040     <.@ <.@ D.@ D.@ 
20400554:	054c 2040 054c 2040 0554 2040 0554 2040     L.@ L.@ T.@ T.@ 
20400564:	055c 2040 055c 2040 0564 2040 0564 2040     \.@ \.@ d.@ d.@ 
20400574:	056c 2040 056c 2040 0574 2040 0574 2040     l.@ l.@ t.@ t.@ 
20400584:	057c 2040 057c 2040 0584 2040 0584 2040     |.@ |.@ ..@ ..@ 
20400594:	058c 2040 058c 2040 0594 2040 0594 2040     ..@ ..@ ..@ ..@ 
204005a4:	059c 2040 059c 2040 05a4 2040 05a4 2040     ..@ ..@ ..@ ..@ 
204005b4:	05ac 2040 05ac 2040 05b4 2040 05b4 2040     ..@ ..@ ..@ ..@ 
204005c4:	05bc 2040 05bc 2040 05c4 2040 05c4 2040     ..@ ..@ ..@ ..@ 
204005d4:	05cc 2040 05cc 2040 05d4 2040 05d4 2040     ..@ ..@ ..@ ..@ 
204005e4:	05dc 2040 05dc 2040 05e4 2040 05e4 2040     ..@ ..@ ..@ ..@ 
204005f4:	05ec 2040 05ec 2040 05f4 2040 05f4 2040     ..@ ..@ ..@ ..@ 
20400604:	05fc 2040 05fc 2040 0604 2040 0604 2040     ..@ ..@ ..@ ..@ 
20400614:	060c 2040 060c 2040 0614 2040 0614 2040     ..@ ..@ ..@ ..@ 
20400624:	061c 2040 061c 2040 0624 2040 0624 2040     ..@ ..@ $.@ $.@ 
20400634:	062c 2040 062c 2040 0634 2040 0634 2040     ,.@ ,.@ 4.@ 4.@ 
20400644:	063c 2040 063c 2040 0644 2040 0644 2040     <.@ <.@ D.@ D.@ 
20400654:	064c 2040 064c 2040 0654 2040 0654 2040     L.@ L.@ T.@ T.@ 
20400664:	065c 2040 065c 2040 0664 2040 0664 2040     \.@ \.@ d.@ d.@ 
20400674:	066c 2040 066c 2040 0674 2040 0674 2040     l.@ l.@ t.@ t.@ 
20400684:	067c 2040 067c 2040 0684 2040 0684 2040     |.@ |.@ ..@ ..@ 
20400694:	068c 2040 068c 2040 0694 2040 0694 2040     ..@ ..@ ..@ ..@ 
204006a4:	069c 2040 069c 2040 06a4 2040 06a4 2040     ..@ ..@ ..@ ..@ 
204006b4:	06ac 2040 06ac 2040 06b4 2040 06b4 2040     ..@ ..@ ..@ ..@ 
204006c4:	06bc 2040 06bc 2040 06c4 2040 06c4 2040     ..@ ..@ ..@ ..@ 
204006d4:	06cc 2040 06cc 2040 06d4 2040 06d4 2040     ..@ ..@ ..@ ..@ 
204006e4:	06dc 2040 06dc 2040 06e4 2040 06e4 2040     ..@ ..@ ..@ ..@ 
204006f4:	06ec 2040 06ec 2040 06f4 2040 06f4 2040     ..@ ..@ ..@ ..@ 
20400704:	06fc 2040 06fc 2040 0704 2040 0704 2040     ..@ ..@ ..@ ..@ 
20400714:	070c 2040 070c 2040 0714 2040 0714 2040     ..@ ..@ ..@ ..@ 
20400724:	071c 2040 071c 2040 0724 2040 0724 2040     ..@ ..@ $.@ $.@ 
20400734:	072c 2040 072c 2040 0734 2040 0734 2040     ,.@ ,.@ 4.@ 4.@ 
20400744:	073c 2040 073c 2040 0744 2040 0744 2040     <.@ <.@ D.@ D.@ 
20400754:	074c 2040 074c 2040 0754 2040 0754 2040     L.@ L.@ T.@ T.@ 
20400764:	075c 2040 075c 2040 0764 2040 0764 2040     \.@ \.@ d.@ d.@ 
20400774:	076c 2040 076c 2040 0774 2040 0774 2040     l.@ l.@ t.@ t.@ 
20400784:	077c 2040 077c 2040 0784 2040 0784 2040     |.@ |.@ ..@ ..@ 
20400794:	078c 2040 078c 2040 0794 2040 0794 2040     ..@ ..@ ..@ ..@ 
204007a4:	079c 2040 079c 2040 07a4 2040 07a4 2040     ..@ ..@ ..@ ..@ 
204007b4:	07ac 2040 07ac 2040 07b4 2040 07b4 2040     ..@ ..@ ..@ ..@ 
204007c4:	07bc 2040 07bc 2040 07c4 2040 07c4 2040     ..@ ..@ ..@ ..@ 
204007d4:	07cc 2040 07cc 2040 07d4 2040 07d4 2040     ..@ ..@ ..@ ..@ 
204007e4:	07dc 2040 07dc 2040 07e4 2040 07e4 2040     ..@ ..@ ..@ ..@ 
204007f4:	07ec 2040 07ec 2040 07f4 2040 07f4 2040     ..@ ..@ ..@ ..@ 
20400804:	07fc 2040 07fc 2040 0804 2040 0804 2040     ..@ ..@ ..@ ..@ 
20400814:	080c 2040 080c 2040 0814 2040 0814 2040     ..@ ..@ ..@ ..@ 
20400824:	081c 2040 081c 2040 0824 2040 0824 2040     ..@ ..@ $.@ $.@ 
20400834:	082c 2040 082c 2040 0834 2040 0834 2040     ,.@ ,.@ 4.@ 4.@ 
20400844:	083c 2040 083c 2040 0844 2040 0844 2040     <.@ <.@ D.@ D.@ 
20400854:	084c 2040 084c 2040 0854 2040 0854 2040     L.@ L.@ T.@ T.@ 

20400864 <__malloc_sbrk_base>:
20400864:	ffff ffff                                   ....

20400868 <__malloc_trim_threshold>:
20400868:	0000 0002                                   ....

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	8469 0040 8029 0040 0000 0000 91f4 0040     i.@.).@.......@.
2040095c:	91f0 0040 9090 0040 9090 0040 9090 0040     ..@...@...@...@.
2040096c:	9090 0040 9090 0040 9090 0040 9090 0040     ..@...@...@...@.
2040097c:	9090 0040 9090 0040 ffff ffff ffff ffff     ..@...@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
