#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Dec  8 14:18:33 2022
# Process ID: 1812
# Current directory: E:/FPGA/zhuanyeke/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5468 E:\FPGA\zhuanyeke\VGA\VGA.xpr
# Log file: E:/FPGA/zhuanyeke/VGA/vivado.log
# Journal file: E:/FPGA/zhuanyeke/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/zhuanyeke/VGA/VGA.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/VGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 821.492 ; gain = 203.672
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec  8 16:24:56 2022...
