# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name link_in_0_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_0_V \
    op interface \
    ports { link_in_0_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name link_in_1_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_1_V \
    op interface \
    ports { link_in_1_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name link_in_2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_2_V \
    op interface \
    ports { link_in_2_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name link_in_3_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_3_V \
    op interface \
    ports { link_in_3_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name link_in_4_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_4_V \
    op interface \
    ports { link_in_4_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name link_in_5_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_5_V \
    op interface \
    ports { link_in_5_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name link_in_6_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_6_V \
    op interface \
    ports { link_in_6_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name link_in_7_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_7_V \
    op interface \
    ports { link_in_7_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name link_in_8_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_8_V \
    op interface \
    ports { link_in_8_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name link_in_9_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_9_V \
    op interface \
    ports { link_in_9_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name link_in_10_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_10_V \
    op interface \
    ports { link_in_10_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name link_in_11_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_11_V \
    op interface \
    ports { link_in_11_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name link_in_12_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_12_V \
    op interface \
    ports { link_in_12_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name link_in_13_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_13_V \
    op interface \
    ports { link_in_13_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name link_in_14_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_14_V \
    op interface \
    ports { link_in_14_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name link_in_15_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_15_V \
    op interface \
    ports { link_in_15_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name link_in_16_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_16_V \
    op interface \
    ports { link_in_16_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name link_in_17_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_17_V \
    op interface \
    ports { link_in_17_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name link_in_18_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_18_V \
    op interface \
    ports { link_in_18_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name link_in_19_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_19_V \
    op interface \
    ports { link_in_19_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name link_in_20_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_20_V \
    op interface \
    ports { link_in_20_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name link_in_21_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_21_V \
    op interface \
    ports { link_in_21_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name link_in_22_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_22_V \
    op interface \
    ports { link_in_22_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name link_in_23_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_23_V \
    op interface \
    ports { link_in_23_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name link_in_24_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_24_V \
    op interface \
    ports { link_in_24_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name link_in_25_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_25_V \
    op interface \
    ports { link_in_25_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name link_in_26_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_26_V \
    op interface \
    ports { link_in_26_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name link_in_27_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_27_V \
    op interface \
    ports { link_in_27_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name link_in_28_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_28_V \
    op interface \
    ports { link_in_28_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name link_in_29_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_29_V \
    op interface \
    ports { link_in_29_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name link_in_30_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_30_V \
    op interface \
    ports { link_in_30_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name link_in_31_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_31_V \
    op interface \
    ports { link_in_31_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name link_in_32_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_32_V \
    op interface \
    ports { link_in_32_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name link_in_33_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_33_V \
    op interface \
    ports { link_in_33_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name link_in_34_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_34_V \
    op interface \
    ports { link_in_34_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name link_in_35_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_35_V \
    op interface \
    ports { link_in_35_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name link_in_36_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_36_V \
    op interface \
    ports { link_in_36_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name link_in_37_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_37_V \
    op interface \
    ports { link_in_37_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name link_in_38_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_38_V \
    op interface \
    ports { link_in_38_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name link_in_39_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_39_V \
    op interface \
    ports { link_in_39_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name link_in_40_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_40_V \
    op interface \
    ports { link_in_40_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name link_in_41_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_41_V \
    op interface \
    ports { link_in_41_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name link_in_42_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_42_V \
    op interface \
    ports { link_in_42_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name link_in_43_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_43_V \
    op interface \
    ports { link_in_43_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name link_in_44_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_44_V \
    op interface \
    ports { link_in_44_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name link_in_45_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_45_V \
    op interface \
    ports { link_in_45_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name link_in_46_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_46_V \
    op interface \
    ports { link_in_46_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name link_in_47_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_link_in_47_V \
    op interface \
    ports { link_in_47_V { I 192 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name link_out_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_0_V \
    op interface \
    ports { link_out_0_V_i { I 192 vector } link_out_0_V_o { O 192 vector } link_out_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name link_out_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_1_V \
    op interface \
    ports { link_out_1_V_i { I 192 vector } link_out_1_V_o { O 192 vector } link_out_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name link_out_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_2_V \
    op interface \
    ports { link_out_2_V_i { I 192 vector } link_out_2_V_o { O 192 vector } link_out_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name link_out_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_3_V \
    op interface \
    ports { link_out_3_V_i { I 192 vector } link_out_3_V_o { O 192 vector } link_out_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name link_out_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_4_V \
    op interface \
    ports { link_out_4_V_i { I 192 vector } link_out_4_V_o { O 192 vector } link_out_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name link_out_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_5_V \
    op interface \
    ports { link_out_5_V_i { I 192 vector } link_out_5_V_o { O 192 vector } link_out_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name link_out_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_6_V \
    op interface \
    ports { link_out_6_V_i { I 192 vector } link_out_6_V_o { O 192 vector } link_out_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name link_out_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_7_V \
    op interface \
    ports { link_out_7_V_i { I 192 vector } link_out_7_V_o { O 192 vector } link_out_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name link_out_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_8_V \
    op interface \
    ports { link_out_8_V_i { I 192 vector } link_out_8_V_o { O 192 vector } link_out_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name link_out_9_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_9_V \
    op interface \
    ports { link_out_9_V_i { I 192 vector } link_out_9_V_o { O 192 vector } link_out_9_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name link_out_10_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_10_V \
    op interface \
    ports { link_out_10_V_i { I 192 vector } link_out_10_V_o { O 192 vector } link_out_10_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name link_out_11_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_11_V \
    op interface \
    ports { link_out_11_V_i { I 192 vector } link_out_11_V_o { O 192 vector } link_out_11_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name link_out_12_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_12_V \
    op interface \
    ports { link_out_12_V_i { I 192 vector } link_out_12_V_o { O 192 vector } link_out_12_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name link_out_13_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_13_V \
    op interface \
    ports { link_out_13_V_i { I 192 vector } link_out_13_V_o { O 192 vector } link_out_13_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name link_out_14_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_14_V \
    op interface \
    ports { link_out_14_V_i { I 192 vector } link_out_14_V_o { O 192 vector } link_out_14_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name link_out_15_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_15_V \
    op interface \
    ports { link_out_15_V_i { I 192 vector } link_out_15_V_o { O 192 vector } link_out_15_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name link_out_16_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_16_V \
    op interface \
    ports { link_out_16_V_i { I 192 vector } link_out_16_V_o { O 192 vector } link_out_16_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name link_out_17_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_17_V \
    op interface \
    ports { link_out_17_V_i { I 192 vector } link_out_17_V_o { O 192 vector } link_out_17_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name link_out_18_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_18_V \
    op interface \
    ports { link_out_18_V_i { I 192 vector } link_out_18_V_o { O 192 vector } link_out_18_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name link_out_19_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_19_V \
    op interface \
    ports { link_out_19_V_i { I 192 vector } link_out_19_V_o { O 192 vector } link_out_19_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name link_out_20_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_20_V \
    op interface \
    ports { link_out_20_V_i { I 192 vector } link_out_20_V_o { O 192 vector } link_out_20_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name link_out_21_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_21_V \
    op interface \
    ports { link_out_21_V_i { I 192 vector } link_out_21_V_o { O 192 vector } link_out_21_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name link_out_22_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_22_V \
    op interface \
    ports { link_out_22_V_i { I 192 vector } link_out_22_V_o { O 192 vector } link_out_22_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name link_out_23_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_23_V \
    op interface \
    ports { link_out_23_V_i { I 192 vector } link_out_23_V_o { O 192 vector } link_out_23_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name link_out_24_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_24_V \
    op interface \
    ports { link_out_24_V_i { I 192 vector } link_out_24_V_o { O 192 vector } link_out_24_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name link_out_25_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_25_V \
    op interface \
    ports { link_out_25_V_i { I 192 vector } link_out_25_V_o { O 192 vector } link_out_25_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name link_out_26_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_26_V \
    op interface \
    ports { link_out_26_V_i { I 192 vector } link_out_26_V_o { O 192 vector } link_out_26_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name link_out_27_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_27_V \
    op interface \
    ports { link_out_27_V_i { I 192 vector } link_out_27_V_o { O 192 vector } link_out_27_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name link_out_28_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_28_V \
    op interface \
    ports { link_out_28_V_i { I 192 vector } link_out_28_V_o { O 192 vector } link_out_28_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name link_out_29_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_29_V \
    op interface \
    ports { link_out_29_V_i { I 192 vector } link_out_29_V_o { O 192 vector } link_out_29_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name link_out_30_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_30_V \
    op interface \
    ports { link_out_30_V_i { I 192 vector } link_out_30_V_o { O 192 vector } link_out_30_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name link_out_31_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_31_V \
    op interface \
    ports { link_out_31_V_i { I 192 vector } link_out_31_V_o { O 192 vector } link_out_31_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name link_out_32_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_32_V \
    op interface \
    ports { link_out_32_V_i { I 192 vector } link_out_32_V_o { O 192 vector } link_out_32_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name link_out_33_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_33_V \
    op interface \
    ports { link_out_33_V_i { I 192 vector } link_out_33_V_o { O 192 vector } link_out_33_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name link_out_34_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_34_V \
    op interface \
    ports { link_out_34_V_i { I 192 vector } link_out_34_V_o { O 192 vector } link_out_34_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name link_out_35_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_35_V \
    op interface \
    ports { link_out_35_V_i { I 192 vector } link_out_35_V_o { O 192 vector } link_out_35_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name link_out_36_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_36_V \
    op interface \
    ports { link_out_36_V_i { I 192 vector } link_out_36_V_o { O 192 vector } link_out_36_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name link_out_37_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_37_V \
    op interface \
    ports { link_out_37_V_i { I 192 vector } link_out_37_V_o { O 192 vector } link_out_37_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name link_out_38_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_38_V \
    op interface \
    ports { link_out_38_V_i { I 192 vector } link_out_38_V_o { O 192 vector } link_out_38_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name link_out_39_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_39_V \
    op interface \
    ports { link_out_39_V_i { I 192 vector } link_out_39_V_o { O 192 vector } link_out_39_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name link_out_40_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_40_V \
    op interface \
    ports { link_out_40_V_i { I 192 vector } link_out_40_V_o { O 192 vector } link_out_40_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name link_out_41_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_41_V \
    op interface \
    ports { link_out_41_V_i { I 192 vector } link_out_41_V_o { O 192 vector } link_out_41_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name link_out_42_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_42_V \
    op interface \
    ports { link_out_42_V_i { I 192 vector } link_out_42_V_o { O 192 vector } link_out_42_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name link_out_43_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_43_V \
    op interface \
    ports { link_out_43_V_i { I 192 vector } link_out_43_V_o { O 192 vector } link_out_43_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name link_out_44_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_44_V \
    op interface \
    ports { link_out_44_V_i { I 192 vector } link_out_44_V_o { O 192 vector } link_out_44_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name link_out_45_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_45_V \
    op interface \
    ports { link_out_45_V_i { I 192 vector } link_out_45_V_o { O 192 vector } link_out_45_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name link_out_46_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_46_V \
    op interface \
    ports { link_out_46_V_i { I 192 vector } link_out_46_V_o { O 192 vector } link_out_46_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name link_out_47_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_link_out_47_V \
    op interface \
    ports { link_out_47_V_i { I 192 vector } link_out_47_V_o { O 192 vector } link_out_47_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


