#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May  7 14:13:32 2020
# Process ID: 305452
# Current directory: D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent301108 D:\guow_test\verilog-pcie-demo\example\ExaNIC_X10\fpga_axi\fpga\fpga.xpr
# Log file: D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/vivado.log
# Journal file: D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/SDx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 867.559 ; gain = 208.746
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [Device 21-403] Loading part xcku035-fbva676-2-e
xit::create_sub_core: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1407.363 ; gain = 505.004
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie3_ultrascale_0'...
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.priority_encoder' [D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:0] -->> '.xil_defaultlib.priority_encoder' [D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/lib/pcie/rtl/priority_encoder.v:32]
[Thu May  7 14:16:23 2020] Launched pcie3_ultrascale_0_synth_1...
Run output will be captured here: D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/pcie3_ultrascale_0_synth_1/runme.log
[Thu May  7 14:16:23 2020] Launched synth_1...
Run output will be captured here: D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1435.988 ; gain = 533.629
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 24 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 24 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 24 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 24 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 24 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 24 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [xilinx.com:ip:pcie3_ultrascale:4.4-2148] pcie3_ultrascale_0: 11 - false 
INFO: [Common 17-14] Message 'xilinx.com:ip:pcie3_ultrascale:4.4 2148' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
generate_target all [get_files  D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie3_ultrascale_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie3_ultrascale_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie3_ultrascale_0'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1495.879 ; gain = 5.945
catch { config_ip_cache -export [get_ips -all pcie3_ultrascale_0] }
export_ip_user_files -of_objects [get_files D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci] -no_script -sync -force -quiet
reset_run pcie3_ultrascale_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/pcie3_ultrascale_0_synth_1

launch_runs -jobs 4 pcie3_ultrascale_0_synth_1
ERROR: [Project 1-202] Error writing the XML file 'D:/guow_test/verilog-pcie-demo/example/ExaNIC_X10/fpga_axi/fpga/fpga.runs/pcie3_ultrascale_0_synth_1/gen_run.xml'
close_project
dir
WARNING: [Common 17-259] Unknown Tcl command 'dir' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
 驱动器 D 中的卷是 Data
 卷的序列号是 26AA-0CE0

 d:\guow_test\verilog-pcie-demo\example\ExaNIC_X10\fpga_axi\fpga 的目录

2020/05/07  14:16    <DIR>          .
2020/05/07  14:16    <DIR>          ..
2020/05/07  14:13    <DIR>          .Xil
2020/05/07  14:04             1,474 create_project.tcl
2020/05/07  14:04                 0 defines.v
2020/05/07  14:16    <DIR>          fpga.cache
2020/05/07  14:13    <DIR>          fpga.hw
2020/05/07  14:24    <DIR>          fpga.ip_user_files
2020/05/07  14:16    <DIR>          fpga.runs
2020/05/07  14:13    <DIR>          fpga.sim
2020/05/07  14:13    <DIR>          fpga.srcs
2020/05/07  14:24            19,260 fpga.xpr
2020/03/03  13:16             3,847 Makefile
2020/05/07  14:13               826 vivado.jou
2020/05/07  14:14             1,178 vivado.log
2020/05/07  14:14             3,961 vivado_pid305452.str
               7 个文件         30,546 字节
               9 个目录 149,956,141,056 可用字节
exit
INFO: [Common 17-206] Exiting Vivado at Thu May  7 14:30:01 2020...
