-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.1
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity a0_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wt_i_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    wt_i_V_empty_n : IN STD_LOGIC;
    wt_i_V_read : OUT STD_LOGIC;
    kh_i_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    kh_i_V_empty_n : IN STD_LOGIC;
    kh_i_V_read : OUT STD_LOGIC;
    dmem_i_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_i_V_empty_n : IN STD_LOGIC;
    dmem_i_V_read : OUT STD_LOGIC;
    dmem_o_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    dmem_o_V_full_n : IN STD_LOGIC;
    dmem_o_V_write : OUT STD_LOGIC;
    n_inputs_V : IN STD_LOGIC_VECTOR (15 downto 0);
    n_outputs_V : IN STD_LOGIC_VECTOR (15 downto 0);
    input_words_V : IN STD_LOGIC_VECTOR (15 downto 0);
    output_words_V : IN STD_LOGIC_VECTOR (15 downto 0);
    layer_mode_V : IN STD_LOGIC_VECTOR (2 downto 0);
    dmem_mode_V : IN STD_LOGIC_VECTOR (0 downto 0);
    width_mode_V : IN STD_LOGIC_VECTOR (1 downto 0);
    norm_mode_V : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of a0_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "a0_top,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.634000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=114,HLS_SYN_DSP=4,HLS_SYN_FF=39965,HLS_SYN_LUT=91263}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv13_124A : STD_LOGIC_VECTOR (12 downto 0) := "1001001001010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal kh_index_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal o_index_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal kh_mem_V_ce0 : STD_LOGIC;
    signal kh_mem_V_we0 : STD_LOGIC;
    signal kh_mem_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal wt_mem_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal wt_mem_V_0_ce0 : STD_LOGIC;
    signal wt_mem_V_0_we0 : STD_LOGIC;
    signal wt_mem_V_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal wt_mem_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal wt_mem_V_1_ce0 : STD_LOGIC;
    signal wt_mem_V_1_we0 : STD_LOGIC;
    signal wt_mem_V_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_V_0_0_ce0 : STD_LOGIC;
    signal dmem_V_0_0_we0 : STD_LOGIC;
    signal dmem_V_0_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_0_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_0_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_V_0_1_ce0 : STD_LOGIC;
    signal dmem_V_0_1_we0 : STD_LOGIC;
    signal dmem_V_0_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_0_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_V_1_0_ce0 : STD_LOGIC;
    signal dmem_V_1_0_we0 : STD_LOGIC;
    signal dmem_V_1_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_1_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_V_1_1_ce0 : STD_LOGIC;
    signal dmem_V_1_1_we0 : STD_LOGIC;
    signal dmem_V_1_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_1_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal wt_i_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal kh_i_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal tmp_7_reg_1554 : STD_LOGIC_VECTOR (0 downto 0);
    signal dmem_i_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_1_reg_1477 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_reg_1486 : STD_LOGIC_VECTOR (0 downto 0);
    signal dmem_o_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal brmerge1_reg_1599 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_reg_499 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_2_reg_510 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_4_reg_521 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_reg_532 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_6_reg_543 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_0590_2_reg_566 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0586_2_reg_577 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_8_reg_588 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_699 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal dmem_mode_V_read_read_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal layer_type_V_fu_705_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer_type_V_reg_1449 : STD_LOGIC_VECTOR (1 downto 0);
    signal d_o_idx_V_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_o_idx_V_reg_1457 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_cast1_fu_760_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_cast1_reg_1466 : STD_LOGIC_VECTOR (15 downto 0);
    signal words_per_image_V_fu_768_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal words_per_image_V_reg_1471 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_cast_fu_780_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_2_cast_reg_1481 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op114_read_state3 : BOOLEAN;
    signal ap_predicate_op129_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_V_2_fu_795_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal r_V_10_fu_801_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_10_reg_1499 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_6_reg_1504 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_32_fu_815_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_reg_1509 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_1513 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_3_fu_854_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_reg_1517 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_860_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_1522 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_885_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_s_45_fu_893_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_5_fu_922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal i_V_fu_928_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal r_V_reg_1545 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_fu_944_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_reg_1550 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal i_V_1_fu_959_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_V_1_reg_1558 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal tmp_16_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_bin_dense_fu_653_ap_done : STD_LOGIC;
    signal ap_predicate_op202_call_state11 : BOOLEAN;
    signal grp_fp_conv_fu_629_ap_done : STD_LOGIC;
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal i_V_3_fu_979_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_3_reg_1567 : STD_LOGIC_VECTOR (9 downto 0);
    signal off_V_fu_1000_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal off_V_reg_1577 : STD_LOGIC_VECTOR (1 downto 0);
    signal this_assign_1_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal this_assign_1_reg_1584 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_1_cast_fu_1046_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_cast_reg_1589 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_31_cast_fu_1050_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_31_cast_reg_1594 : STD_LOGIC_VECTOR (10 downto 0);
    signal brmerge1_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nc_V_fu_1185_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal nc_V_reg_1603 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal exitcond1_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state15_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal i_V_4_fu_1222_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal tmp_37_fu_1253_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_1622 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1275_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1649 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0590_2_49_fu_1300_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_3_fu_1308_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal newSel8_fu_1346_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel8_reg_1686 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel5_fu_1383_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel5_reg_1691 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state5 : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state8 : STD_LOGIC;
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state15 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal grp_bin_conv_fu_599_ap_start : STD_LOGIC;
    signal grp_bin_conv_fu_599_ap_done : STD_LOGIC;
    signal grp_bin_conv_fu_599_ap_idle : STD_LOGIC;
    signal grp_bin_conv_fu_599_ap_ready : STD_LOGIC;
    signal grp_bin_conv_fu_599_wt_mem_0_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_fu_599_wt_mem_0_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_wt_mem_1_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_fu_599_wt_mem_1_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_dmem_0_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_conv_fu_599_dmem_0_0_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_dmem_0_0_V_we0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_dmem_0_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_conv_fu_599_dmem_0_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_conv_fu_599_dmem_0_1_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_dmem_0_1_V_we0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_dmem_0_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_conv_fu_599_dmem_1_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_conv_fu_599_dmem_1_0_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_dmem_1_0_V_we0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_dmem_1_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_conv_fu_599_dmem_1_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_conv_fu_599_dmem_1_1_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_dmem_1_1_V_we0 : STD_LOGIC;
    signal grp_bin_conv_fu_599_dmem_1_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_fu_629_ap_start : STD_LOGIC;
    signal grp_fp_conv_fu_629_ap_idle : STD_LOGIC;
    signal grp_fp_conv_fu_629_ap_ready : STD_LOGIC;
    signal grp_fp_conv_fu_629_wt_mem_0_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fp_conv_fu_629_wt_mem_0_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_wt_mem_1_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fp_conv_fu_629_wt_mem_1_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp_conv_fu_629_kh_mem_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_dmem_0_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fp_conv_fu_629_dmem_0_0_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_dmem_0_0_V_we0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_dmem_0_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_fu_629_dmem_0_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fp_conv_fu_629_dmem_0_1_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_dmem_0_1_V_we0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_dmem_0_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_fu_629_dmem_1_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fp_conv_fu_629_dmem_1_0_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_dmem_1_0_V_we0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_dmem_1_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_fu_629_dmem_1_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fp_conv_fu_629_dmem_1_1_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_dmem_1_1_V_we0 : STD_LOGIC;
    signal grp_fp_conv_fu_629_dmem_1_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_653_ap_start : STD_LOGIC;
    signal grp_bin_dense_fu_653_ap_idle : STD_LOGIC;
    signal grp_bin_dense_fu_653_ap_ready : STD_LOGIC;
    signal grp_bin_dense_fu_653_wt_mem_0_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_dense_fu_653_wt_mem_0_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_wt_mem_1_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_dense_fu_653_wt_mem_1_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_bin_dense_fu_653_kh_mem_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_dmem_0_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_dense_fu_653_dmem_0_0_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_dmem_0_0_V_we0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_dmem_0_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_653_dmem_0_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_dense_fu_653_dmem_0_1_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_dmem_0_1_V_we0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_dmem_0_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_653_dmem_1_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_dense_fu_653_dmem_1_0_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_dmem_1_0_V_we0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_dmem_1_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_653_dmem_1_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_dense_fu_653_dmem_1_1_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_dmem_1_1_V_we0 : STD_LOGIC;
    signal grp_bin_dense_fu_653_dmem_1_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_27_fu_719_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_9_reg_488 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_715_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_6_phi_fu_547_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_7_reg_555 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_reg_grp_bin_conv_fu_599_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_fp_conv_fu_629_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_bin_dense_fu_653_ap_start : STD_LOGIC := '0';
    signal tmp_10_fu_901_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_908_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_915_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_948_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_fu_965_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_fu_995_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_1246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1267_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal p_Result_s_fu_724_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_1010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_fu_1193_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_688_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_1205_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_752_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_cast_fu_764_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_s_fu_827_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_11_fu_837_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_fu_841_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_fu_850_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_fu_846_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal img_off_V_fu_864_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_cast_fu_870_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_20_fu_874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_idx_V_fu_879_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_cast_fu_970_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_fu_985_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sf_fu_1026_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1035_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal words_per_out_V_fu_1039_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_62_not_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_1059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1065_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_i_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_i_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_2_fu_1113_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_1_fu_1098_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp2_fu_1139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_fu_1089_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_3_fu_1123_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_1163_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal newSel1_fu_1177_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1228_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1390_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_7_fu_1257_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_off_V_1_fu_1279_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_37_cast_fu_1285_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_25_fu_1289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_idx_V_1_fu_1294_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp4_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1321_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel6_fu_1330_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel7_fu_1338_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal sel_tmp9_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel3_fu_1367_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel4_fu_1375_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1390_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1390_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1390_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal grp_fu_1390_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1390_p20 : STD_LOGIC_VECTOR (19 downto 0);

    component a0_bin_conv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wt_mem_0_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_0_V_ce0 : OUT STD_LOGIC;
        wt_mem_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_mem_1_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_1_V_ce0 : OUT STD_LOGIC;
        wt_mem_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        nc_V : IN STD_LOGIC_VECTOR (15 downto 0);
        dmem_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_0_V_ce0 : OUT STD_LOGIC;
        dmem_0_0_V_we0 : OUT STD_LOGIC;
        dmem_0_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_1_V_ce0 : OUT STD_LOGIC;
        dmem_0_1_V_we0 : OUT STD_LOGIC;
        dmem_0_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_0_V_ce0 : OUT STD_LOGIC;
        dmem_1_0_V_we0 : OUT STD_LOGIC;
        dmem_1_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_1_V_ce0 : OUT STD_LOGIC;
        dmem_1_1_V_we0 : OUT STD_LOGIC;
        dmem_1_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_i_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        d_o_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        n_inputs : IN STD_LOGIC_VECTOR (15 downto 0);
        o_index_V : IN STD_LOGIC_VECTOR (15 downto 0);
        new_batch_V : IN STD_LOGIC_VECTOR (0 downto 0);
        width_mode_V : IN STD_LOGIC_VECTOR (1 downto 0);
        norm_mode_V : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component a0_fp_conv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wt_mem_0_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_0_V_ce0 : OUT STD_LOGIC;
        wt_mem_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_mem_1_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_1_V_ce0 : OUT STD_LOGIC;
        wt_mem_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kh_mem_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        kh_mem_V_ce0 : OUT STD_LOGIC;
        kh_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_0_V_ce0 : OUT STD_LOGIC;
        dmem_0_0_V_we0 : OUT STD_LOGIC;
        dmem_0_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_1_V_ce0 : OUT STD_LOGIC;
        dmem_0_1_V_we0 : OUT STD_LOGIC;
        dmem_0_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_0_V_ce0 : OUT STD_LOGIC;
        dmem_1_0_V_we0 : OUT STD_LOGIC;
        dmem_1_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_1_V_ce0 : OUT STD_LOGIC;
        dmem_1_1_V_we0 : OUT STD_LOGIC;
        dmem_1_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_i_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        d_o_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        kh_index_V : IN STD_LOGIC_VECTOR (0 downto 0);
        o_index_V : IN STD_LOGIC_VECTOR (15 downto 0);
        N : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component a0_bin_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wt_mem_0_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_0_V_ce0 : OUT STD_LOGIC;
        wt_mem_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_mem_1_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_1_V_ce0 : OUT STD_LOGIC;
        wt_mem_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kh_mem_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        kh_mem_V_ce0 : OUT STD_LOGIC;
        kh_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_0_V_ce0 : OUT STD_LOGIC;
        dmem_0_0_V_we0 : OUT STD_LOGIC;
        dmem_0_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_1_V_ce0 : OUT STD_LOGIC;
        dmem_0_1_V_we0 : OUT STD_LOGIC;
        dmem_0_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_0_V_ce0 : OUT STD_LOGIC;
        dmem_1_0_V_we0 : OUT STD_LOGIC;
        dmem_1_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_1_V_ce0 : OUT STD_LOGIC;
        dmem_1_1_V_we0 : OUT STD_LOGIC;
        dmem_1_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        layer_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
        d_i_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        d_o_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        o_index_V : IN STD_LOGIC_VECTOR (15 downto 0);
        n_inputs : IN STD_LOGIC_VECTOR (15 downto 0);
        n_outputs : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component a0_top_mac_muladd_15bgk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component a0_top_kh_mem_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component a0_top_wt_mem_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component a0_top_dmem_V_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    kh_mem_V_U : component a0_top_kh_mem_V
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => kh_mem_V_address0,
        ce0 => kh_mem_V_ce0,
        we0 => kh_mem_V_we0,
        d0 => kh_i_V_dout,
        q0 => kh_mem_V_q0);

    wt_mem_V_0_U : component a0_top_wt_mem_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 2341,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => wt_mem_V_0_address0,
        ce0 => wt_mem_V_0_ce0,
        we0 => wt_mem_V_0_we0,
        d0 => wt_i_V_dout,
        q0 => wt_mem_V_0_q0);

    wt_mem_V_1_U : component a0_top_wt_mem_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 2341,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => wt_mem_V_1_address0,
        ce0 => wt_mem_V_1_ce0,
        we0 => wt_mem_V_1_we0,
        d0 => wt_i_V_dout,
        q0 => wt_mem_V_1_q0);

    dmem_V_0_0_U : component a0_top_dmem_V_0_0
    generic map (
        DataWidth => 64,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dmem_V_0_0_address0,
        ce0 => dmem_V_0_0_ce0,
        we0 => dmem_V_0_0_we0,
        d0 => dmem_V_0_0_d0,
        q0 => dmem_V_0_0_q0);

    dmem_V_0_1_U : component a0_top_dmem_V_0_0
    generic map (
        DataWidth => 64,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dmem_V_0_1_address0,
        ce0 => dmem_V_0_1_ce0,
        we0 => dmem_V_0_1_we0,
        d0 => dmem_V_0_1_d0,
        q0 => dmem_V_0_1_q0);

    dmem_V_1_0_U : component a0_top_dmem_V_0_0
    generic map (
        DataWidth => 64,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dmem_V_1_0_address0,
        ce0 => dmem_V_1_0_ce0,
        we0 => dmem_V_1_0_we0,
        d0 => dmem_V_1_0_d0,
        q0 => dmem_V_1_0_q0);

    dmem_V_1_1_U : component a0_top_dmem_V_0_0
    generic map (
        DataWidth => 64,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dmem_V_1_1_address0,
        ce0 => dmem_V_1_1_ce0,
        we0 => dmem_V_1_1_we0,
        d0 => dmem_V_1_1_d0,
        q0 => dmem_V_1_1_q0);

    grp_bin_conv_fu_599 : component a0_bin_conv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_bin_conv_fu_599_ap_start,
        ap_done => grp_bin_conv_fu_599_ap_done,
        ap_idle => grp_bin_conv_fu_599_ap_idle,
        ap_ready => grp_bin_conv_fu_599_ap_ready,
        wt_mem_0_V_address0 => grp_bin_conv_fu_599_wt_mem_0_V_address0,
        wt_mem_0_V_ce0 => grp_bin_conv_fu_599_wt_mem_0_V_ce0,
        wt_mem_0_V_q0 => wt_mem_V_0_q0,
        wt_mem_1_V_address0 => grp_bin_conv_fu_599_wt_mem_1_V_address0,
        wt_mem_1_V_ce0 => grp_bin_conv_fu_599_wt_mem_1_V_ce0,
        wt_mem_1_V_q0 => wt_mem_V_1_q0,
        nc_V => nc_V_reg_1603,
        dmem_0_0_V_address0 => grp_bin_conv_fu_599_dmem_0_0_V_address0,
        dmem_0_0_V_ce0 => grp_bin_conv_fu_599_dmem_0_0_V_ce0,
        dmem_0_0_V_we0 => grp_bin_conv_fu_599_dmem_0_0_V_we0,
        dmem_0_0_V_d0 => grp_bin_conv_fu_599_dmem_0_0_V_d0,
        dmem_0_0_V_q0 => dmem_V_0_0_q0,
        dmem_0_1_V_address0 => grp_bin_conv_fu_599_dmem_0_1_V_address0,
        dmem_0_1_V_ce0 => grp_bin_conv_fu_599_dmem_0_1_V_ce0,
        dmem_0_1_V_we0 => grp_bin_conv_fu_599_dmem_0_1_V_we0,
        dmem_0_1_V_d0 => grp_bin_conv_fu_599_dmem_0_1_V_d0,
        dmem_0_1_V_q0 => dmem_V_0_1_q0,
        dmem_1_0_V_address0 => grp_bin_conv_fu_599_dmem_1_0_V_address0,
        dmem_1_0_V_ce0 => grp_bin_conv_fu_599_dmem_1_0_V_ce0,
        dmem_1_0_V_we0 => grp_bin_conv_fu_599_dmem_1_0_V_we0,
        dmem_1_0_V_d0 => grp_bin_conv_fu_599_dmem_1_0_V_d0,
        dmem_1_0_V_q0 => dmem_V_1_0_q0,
        dmem_1_1_V_address0 => grp_bin_conv_fu_599_dmem_1_1_V_address0,
        dmem_1_1_V_ce0 => grp_bin_conv_fu_599_dmem_1_1_V_ce0,
        dmem_1_1_V_we0 => grp_bin_conv_fu_599_dmem_1_1_V_we0,
        dmem_1_1_V_d0 => grp_bin_conv_fu_599_dmem_1_1_V_d0,
        dmem_1_1_V_q0 => dmem_V_1_1_q0,
        d_i_idx_V => dmem_mode_V,
        d_o_idx_V => d_o_idx_V_reg_1457,
        n_inputs => n_inputs_V,
        o_index_V => o_index_V,
        new_batch_V => this_assign_1_reg_1584,
        width_mode_V => width_mode_V,
        norm_mode_V => norm_mode_V);

    grp_fp_conv_fu_629 : component a0_fp_conv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_fp_conv_fu_629_ap_start,
        ap_done => grp_fp_conv_fu_629_ap_done,
        ap_idle => grp_fp_conv_fu_629_ap_idle,
        ap_ready => grp_fp_conv_fu_629_ap_ready,
        wt_mem_0_V_address0 => grp_fp_conv_fu_629_wt_mem_0_V_address0,
        wt_mem_0_V_ce0 => grp_fp_conv_fu_629_wt_mem_0_V_ce0,
        wt_mem_0_V_q0 => wt_mem_V_0_q0,
        wt_mem_1_V_address0 => grp_fp_conv_fu_629_wt_mem_1_V_address0,
        wt_mem_1_V_ce0 => grp_fp_conv_fu_629_wt_mem_1_V_ce0,
        wt_mem_1_V_q0 => wt_mem_V_1_q0,
        kh_mem_V_address0 => grp_fp_conv_fu_629_kh_mem_V_address0,
        kh_mem_V_ce0 => grp_fp_conv_fu_629_kh_mem_V_ce0,
        kh_mem_V_q0 => kh_mem_V_q0,
        dmem_0_0_V_address0 => grp_fp_conv_fu_629_dmem_0_0_V_address0,
        dmem_0_0_V_ce0 => grp_fp_conv_fu_629_dmem_0_0_V_ce0,
        dmem_0_0_V_we0 => grp_fp_conv_fu_629_dmem_0_0_V_we0,
        dmem_0_0_V_d0 => grp_fp_conv_fu_629_dmem_0_0_V_d0,
        dmem_0_0_V_q0 => dmem_V_0_0_q0,
        dmem_0_1_V_address0 => grp_fp_conv_fu_629_dmem_0_1_V_address0,
        dmem_0_1_V_ce0 => grp_fp_conv_fu_629_dmem_0_1_V_ce0,
        dmem_0_1_V_we0 => grp_fp_conv_fu_629_dmem_0_1_V_we0,
        dmem_0_1_V_d0 => grp_fp_conv_fu_629_dmem_0_1_V_d0,
        dmem_0_1_V_q0 => dmem_V_0_1_q0,
        dmem_1_0_V_address0 => grp_fp_conv_fu_629_dmem_1_0_V_address0,
        dmem_1_0_V_ce0 => grp_fp_conv_fu_629_dmem_1_0_V_ce0,
        dmem_1_0_V_we0 => grp_fp_conv_fu_629_dmem_1_0_V_we0,
        dmem_1_0_V_d0 => grp_fp_conv_fu_629_dmem_1_0_V_d0,
        dmem_1_0_V_q0 => dmem_V_1_0_q0,
        dmem_1_1_V_address0 => grp_fp_conv_fu_629_dmem_1_1_V_address0,
        dmem_1_1_V_ce0 => grp_fp_conv_fu_629_dmem_1_1_V_ce0,
        dmem_1_1_V_we0 => grp_fp_conv_fu_629_dmem_1_1_V_we0,
        dmem_1_1_V_d0 => grp_fp_conv_fu_629_dmem_1_1_V_d0,
        dmem_1_1_V_q0 => dmem_V_1_1_q0,
        d_i_idx_V => dmem_mode_V,
        d_o_idx_V => d_o_idx_V_reg_1457,
        kh_index_V => p_9_reg_488,
        o_index_V => reg_699,
        N => n_outputs_V);

    grp_bin_dense_fu_653 : component a0_bin_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_bin_dense_fu_653_ap_start,
        ap_done => grp_bin_dense_fu_653_ap_done,
        ap_idle => grp_bin_dense_fu_653_ap_idle,
        ap_ready => grp_bin_dense_fu_653_ap_ready,
        wt_mem_0_V_address0 => grp_bin_dense_fu_653_wt_mem_0_V_address0,
        wt_mem_0_V_ce0 => grp_bin_dense_fu_653_wt_mem_0_V_ce0,
        wt_mem_0_V_q0 => wt_mem_V_0_q0,
        wt_mem_1_V_address0 => grp_bin_dense_fu_653_wt_mem_1_V_address0,
        wt_mem_1_V_ce0 => grp_bin_dense_fu_653_wt_mem_1_V_ce0,
        wt_mem_1_V_q0 => wt_mem_V_1_q0,
        kh_mem_V_address0 => grp_bin_dense_fu_653_kh_mem_V_address0,
        kh_mem_V_ce0 => grp_bin_dense_fu_653_kh_mem_V_ce0,
        kh_mem_V_q0 => kh_mem_V_q0,
        dmem_0_0_V_address0 => grp_bin_dense_fu_653_dmem_0_0_V_address0,
        dmem_0_0_V_ce0 => grp_bin_dense_fu_653_dmem_0_0_V_ce0,
        dmem_0_0_V_we0 => grp_bin_dense_fu_653_dmem_0_0_V_we0,
        dmem_0_0_V_d0 => grp_bin_dense_fu_653_dmem_0_0_V_d0,
        dmem_0_0_V_q0 => dmem_V_0_0_q0,
        dmem_0_1_V_address0 => grp_bin_dense_fu_653_dmem_0_1_V_address0,
        dmem_0_1_V_ce0 => grp_bin_dense_fu_653_dmem_0_1_V_ce0,
        dmem_0_1_V_we0 => grp_bin_dense_fu_653_dmem_0_1_V_we0,
        dmem_0_1_V_d0 => grp_bin_dense_fu_653_dmem_0_1_V_d0,
        dmem_0_1_V_q0 => dmem_V_0_1_q0,
        dmem_1_0_V_address0 => grp_bin_dense_fu_653_dmem_1_0_V_address0,
        dmem_1_0_V_ce0 => grp_bin_dense_fu_653_dmem_1_0_V_ce0,
        dmem_1_0_V_we0 => grp_bin_dense_fu_653_dmem_1_0_V_we0,
        dmem_1_0_V_d0 => grp_bin_dense_fu_653_dmem_1_0_V_d0,
        dmem_1_0_V_q0 => dmem_V_1_0_q0,
        dmem_1_1_V_address0 => grp_bin_dense_fu_653_dmem_1_1_V_address0,
        dmem_1_1_V_ce0 => grp_bin_dense_fu_653_dmem_1_1_V_ce0,
        dmem_1_1_V_we0 => grp_bin_dense_fu_653_dmem_1_1_V_we0,
        dmem_1_1_V_d0 => grp_bin_dense_fu_653_dmem_1_1_V_d0,
        dmem_1_1_V_q0 => dmem_V_1_1_q0,
        layer_type_V => layer_type_V_reg_1449,
        d_i_idx_V => dmem_mode_V,
        d_o_idx_V => d_o_idx_V_reg_1457,
        o_index_V => reg_699,
        n_inputs => n_inputs_V,
        n_outputs => n_outputs_V);

    top_mac_muladd_15bgk_U371 : component a0_top_mac_muladd_15bgk
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 5,
        din2_WIDTH => 10,
        dout_WIDTH => 20)
    port map (
        din0 => grp_fu_1390_p0,
        din1 => grp_fu_1390_p1,
        din2 => grp_fu_1390_p2,
        dout => grp_fu_1390_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                elsif ((ap_block_pp0_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state5))) then 
                    ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state5 xor ap_const_logic_1);
                elsif ((ap_block_pp1_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_block_pp2_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state8))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_block_pp2_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state8))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_condition_pp2_exit_iter0_state8 xor ap_const_logic_1);
                elsif ((ap_block_pp2_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_subdone = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state15))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and ((ap_const_lv1_0 = tmp_1_reg_1477) or (ap_const_lv1_1 = tmp_4_reg_1486) or (ap_const_lv1_0 = tmp_16_fu_974_p2)))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp3_stage0_subdone = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state15)) then 
                        ap_enable_reg_pp3_iter1 <= (ap_condition_pp3_exit_iter0_state15 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp3_stage0_subdone = ap_const_boolean_0)) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and ((ap_const_lv1_0 = tmp_1_reg_1477) or (ap_const_lv1_1 = tmp_4_reg_1486) or (ap_const_lv1_0 = tmp_16_fu_974_p2)))) then 
                    ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bin_conv_fu_599_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_grp_bin_conv_fu_599_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_reg_grp_bin_conv_fu_599_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bin_conv_fu_599_ap_ready)) then 
                    ap_reg_grp_bin_conv_fu_599_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bin_dense_fu_653_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_grp_bin_dense_fu_653_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    ap_reg_grp_bin_dense_fu_653_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bin_dense_fu_653_ap_ready)) then 
                    ap_reg_grp_bin_dense_fu_653_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_fp_conv_fu_629_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_grp_fp_conv_fu_629_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                    ap_reg_grp_fp_conv_fu_629_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_fp_conv_fu_629_ap_ready)) then 
                    ap_reg_grp_fp_conv_fu_629_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    kh_index_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_bin_conv_fu_599_ap_done = ap_const_logic_1))) then 
                kh_index_V <= tmp_18_fu_1193_p2;
            elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0))) then 
                kh_index_V <= tmp_13_fu_1010_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_const_lv1_1 = tmp_26_fu_715_p1))) then 
                kh_index_V <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_const_lv1_0 = tmp_26_fu_715_p1))) then 
                kh_index_V <= p_Result_s_fu_724_p1;
            end if; 
        end if;
    end process;

    o_index_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_bin_conv_fu_599_ap_done = ap_const_logic_1))) then 
                o_index_V <= tmp_19_fu_1205_p2;
            elsif ((((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0)))) then 
                o_index_V <= grp_fu_688_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_const_lv1_1 = tmp_26_fu_715_p1))) then 
                o_index_V <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_0586_2_reg_577_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
                p_0586_2_reg_577 <= p_3_fu_1308_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and ((ap_const_lv1_0 = tmp_1_reg_1477) or (ap_const_lv1_1 = tmp_4_reg_1486) or (ap_const_lv1_0 = tmp_16_fu_974_p2)))) then 
                p_0586_2_reg_577 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_0590_2_reg_566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
                p_0590_2_reg_566 <= p_0590_2_49_fu_1300_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and ((ap_const_lv1_0 = tmp_1_reg_1477) or (ap_const_lv1_1 = tmp_4_reg_1486) or (ap_const_lv1_0 = tmp_16_fu_974_p2)))) then 
                p_0590_2_reg_566 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_1_reg_499_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_fu_790_p2))) then 
                p_1_reg_499 <= p_s_fu_885_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_1_reg_499 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_2_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_fu_790_p2))) then 
                p_2_reg_510 <= p_s_45_fu_893_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_2_reg_510 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_4_reg_521_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_fu_790_p2))) then 
                p_4_reg_521 <= i_V_2_fu_795_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_4_reg_521 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_5_reg_532_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                p_5_reg_532 <= ap_const_lv13_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = tmp_5_fu_922_p2))) then 
                p_5_reg_532 <= i_V_fu_928_p2;
            end if; 
        end if;
    end process;

    p_6_reg_543_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_6_reg_543 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (tmp_7_reg_1554 = ap_const_lv1_0) and (ap_block_pp2_stage0_11001 = ap_const_boolean_0))) then 
                p_6_reg_543 <= i_V_1_reg_1558;
            end if; 
        end if;
    end process;

    p_7_reg_555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                p_7_reg_555 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_bin_conv_fu_599_ap_done = ap_const_logic_1))) then 
                p_7_reg_555 <= i_V_3_reg_1567;
            end if; 
        end if;
    end process;

    p_8_reg_588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
                p_8_reg_588 <= i_V_4_fu_1222_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and ((ap_const_lv1_0 = tmp_1_reg_1477) or (ap_const_lv1_1 = tmp_4_reg_1486) or (ap_const_lv1_0 = tmp_16_fu_974_p2)))) then 
                p_8_reg_588 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_9_reg_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                if ((ap_const_lv1_1 = tmp_26_fu_715_p1)) then 
                    p_9_reg_488 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_0 = tmp_26_fu_715_p1)) then 
                    p_9_reg_488 <= tmp_27_fu_719_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and ((ap_const_lv1_0 = tmp_1_reg_1477) or (ap_const_lv1_1 = tmp_4_reg_1486) or (ap_const_lv1_0 = tmp_16_fu_974_p2)))) then
                brmerge1_reg_1599 <= brmerge1_fu_1078_p2;
                    rhs_V_1_cast_reg_1589(4 downto 0) <= rhs_V_1_cast_fu_1046_p1(4 downto 0);
                    tmp_31_cast_reg_1594(4 downto 0) <= tmp_31_cast_fu_1050_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                d_o_idx_V_reg_1457 <= d_o_idx_V_fu_746_p2;
                layer_type_V_reg_1449 <= layer_mode_V(2 downto 1);
                tmp_1_reg_1477 <= tmp_1_fu_774_p2;
                    tmp_2_cast_reg_1481(4 downto 0) <= tmp_2_cast_fu_780_p1(4 downto 0);
                tmp_4_reg_1486 <= tmp_4_fu_784_p2;
                    tmp_cast1_reg_1466(2 downto 1) <= tmp_cast1_fu_760_p1(2 downto 1);
                words_per_image_V_reg_1471 <= words_per_image_V_fu_768_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_block_pp2_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0))) then
                i_V_1_reg_1558 <= i_V_1_fu_959_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0))) then
                i_V_3_reg_1567 <= i_V_3_fu_979_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                nc_V_reg_1603 <= nc_V_fu_1185_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0))) then
                newSel5_reg_1691 <= newSel5_fu_1383_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0))) then
                newSel8_reg_1686 <= newSel8_fu_1346_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_16_fu_974_p2))) then
                off_V_reg_1577 <= off_V_fu_1000_p1;
                this_assign_1_reg_1584 <= this_assign_1_fu_1004_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_fu_790_p2))) then
                r_V_10_reg_1499 <= r_V_10_fu_801_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_fu_790_p2))) then
                r_V_3_reg_1517 <= r_V_3_fu_854_p2;
                tmp_29_reg_1522 <= tmp_29_fu_860_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_fu_790_p2))) then
                r_V_6_reg_1504 <= p_4_reg_521(15 downto 1);
                tmp_32_reg_1509 <= tmp_32_fu_815_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_5_fu_922_p2))) then
                r_V_reg_1545 <= p_5_reg_532(12 downto 1);
                tmp_30_reg_1550 <= tmp_30_fu_944_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state10)))) then
                reg_699 <= o_index_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_fu_790_p2))) then
                tmp_31_reg_1513 <= p_4_reg_521(10 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then
                tmp_36_reg_1649 <= tmp_36_fu_1275_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then
                tmp_37_reg_1622 <= tmp_37_fu_1253_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_block_pp2_stage0_11001 = ap_const_boolean_0))) then
                tmp_7_reg_1554 <= tmp_7_fu_953_p2;
            end if;
        end if;
    end process;
    tmp_cast1_reg_1466(0) <= '0';
    tmp_cast1_reg_1466(15 downto 3) <= "0000000000000";
    tmp_2_cast_reg_1481(10 downto 5) <= "000000";
    rhs_V_1_cast_reg_1589(19 downto 5) <= "000000000000000";
    tmp_31_cast_reg_1594(10 downto 5) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, tmp_1_reg_1477, tmp_4_reg_1486, ap_enable_reg_pp3_iter2, exitcond_fu_790_p2, ap_enable_reg_pp0_iter0, tmp_5_fu_922_p2, ap_enable_reg_pp1_iter0, tmp_7_fu_953_p2, ap_enable_reg_pp2_iter0, tmp_16_fu_974_p2, ap_CS_fsm_state11, ap_block_state11_on_subcall_done, exitcond1_fu_1217_p2, ap_enable_reg_pp3_iter0, ap_block_pp0_stage0_subdone, ap_block_pp1_stage0_subdone, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_enable_reg_pp3_iter1, grp_bin_conv_fu_599_ap_done, ap_CS_fsm_state14)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_fu_790_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_fu_790_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_5_fu_922_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_5_fu_922_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_block_pp2_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_7_fu_953_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_block_pp2_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_7_fu_953_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and ((ap_const_lv1_0 = tmp_1_reg_1477) or (ap_const_lv1_1 = tmp_4_reg_1486) or (ap_const_lv1_0 = tmp_16_fu_974_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_16_fu_974_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (grp_bin_conv_fu_599_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_block_pp3_stage0_subdone = ap_const_boolean_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_block_pp3_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond1_fu_1217_p2) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_block_pp3_stage0_subdone = ap_const_boolean_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_block_pp3_stage0_subdone = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond1_fu_1217_p2) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(6);
    ap_CS_fsm_state11 <= ap_CS_fsm(7);
    ap_CS_fsm_state12 <= ap_CS_fsm(8);
    ap_CS_fsm_state13 <= ap_CS_fsm(9);
    ap_CS_fsm_state14 <= ap_CS_fsm(10);
    ap_CS_fsm_state18 <= ap_CS_fsm(12);
    ap_CS_fsm_state4 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(dmem_i_V_empty_n, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, ap_predicate_op114_read_state3, ap_predicate_op129_read_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (((ap_const_logic_0 = dmem_i_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op114_read_state3)) or ((ap_const_logic_0 = dmem_i_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op129_read_state3)) or ((tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_logic_0 = dmem_i_V_empty_n))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(dmem_i_V_empty_n, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, ap_predicate_op114_read_state3, ap_predicate_op129_read_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (((ap_const_logic_0 = dmem_i_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op114_read_state3)) or ((ap_const_logic_0 = dmem_i_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op129_read_state3)) or ((tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_logic_0 = dmem_i_V_empty_n))));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(wt_i_V_empty_n, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_logic_0 = wt_i_V_empty_n));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(wt_i_V_empty_n, ap_enable_reg_pp1_iter1)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_logic_0 = wt_i_V_empty_n));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(kh_i_V_empty_n, ap_enable_reg_pp2_iter1, tmp_7_reg_1554)
    begin
                ap_block_pp2_stage0_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (tmp_7_reg_1554 = ap_const_lv1_0) and (ap_const_logic_0 = kh_i_V_empty_n));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(kh_i_V_empty_n, ap_enable_reg_pp2_iter1, tmp_7_reg_1554)
    begin
                ap_block_pp2_stage0_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (tmp_7_reg_1554 = ap_const_lv1_0) and (ap_const_logic_0 = kh_i_V_empty_n));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_01001_assign_proc : process(dmem_o_V_full_n, ap_enable_reg_pp3_iter2, brmerge1_reg_1599)
    begin
                ap_block_pp3_stage0_01001 <= ((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_0 = dmem_o_V_full_n)) or ((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_0 = dmem_o_V_full_n))));
    end process;


    ap_block_pp3_stage0_11001_assign_proc : process(dmem_o_V_full_n, ap_enable_reg_pp3_iter2, brmerge1_reg_1599)
    begin
                ap_block_pp3_stage0_11001 <= ((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_0 = dmem_o_V_full_n)) or ((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_0 = dmem_o_V_full_n))));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(dmem_o_V_full_n, ap_enable_reg_pp3_iter2, brmerge1_reg_1599)
    begin
                ap_block_pp3_stage0_subdone <= ((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_0 = dmem_o_V_full_n)) or ((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_0 = dmem_o_V_full_n))));
    end process;


    ap_block_state11_on_subcall_done_assign_proc : process(tmp_4_reg_1486, grp_bin_dense_fu_653_ap_done, ap_predicate_op202_call_state11, grp_fp_conv_fu_629_ap_done)
    begin
                ap_block_state11_on_subcall_done <= (((ap_const_logic_0 = grp_bin_dense_fu_653_ap_done) and (ap_const_boolean_1 = ap_predicate_op202_call_state11)) or ((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_0 = grp_fp_conv_fu_629_ap_done)));
    end process;

        ap_block_state15_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state17_pp3_stage0_iter2_assign_proc : process(dmem_o_V_full_n, brmerge1_reg_1599)
    begin
                ap_block_state17_pp3_stage0_iter2 <= (((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_0 = dmem_o_V_full_n)) or ((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_0 = dmem_o_V_full_n)));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(dmem_i_V_empty_n, tmp_1_reg_1477, ap_predicate_op114_read_state3, ap_predicate_op129_read_state3)
    begin
                ap_block_state3_pp0_stage0_iter1 <= (((ap_const_logic_0 = dmem_i_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op114_read_state3)) or ((ap_const_logic_0 = dmem_i_V_empty_n) and (ap_const_boolean_1 = ap_predicate_op129_read_state3)) or ((tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_logic_0 = dmem_i_V_empty_n)));
    end process;

        ap_block_state5_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp1_stage0_iter1_assign_proc : process(wt_i_V_empty_n)
    begin
                ap_block_state6_pp1_stage0_iter1 <= (ap_const_logic_0 = wt_i_V_empty_n);
    end process;

        ap_block_state8_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp2_stage0_iter1_assign_proc : process(kh_i_V_empty_n, tmp_7_reg_1554)
    begin
                ap_block_state9_pp2_stage0_iter1 <= ((tmp_7_reg_1554 = ap_const_lv1_0) and (ap_const_logic_0 = kh_i_V_empty_n));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_fu_790_p2)
    begin
        if ((ap_const_lv1_1 = exitcond_fu_790_p2)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state5_assign_proc : process(tmp_5_fu_922_p2)
    begin
        if ((ap_const_lv1_1 = tmp_5_fu_922_p2)) then 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state8_assign_proc : process(tmp_7_fu_953_p2)
    begin
        if ((ap_const_lv1_1 = tmp_7_fu_953_p2)) then 
            ap_condition_pp2_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state15_assign_proc : process(exitcond1_fu_1217_p2)
    begin
        if ((ap_const_lv1_1 = exitcond1_fu_1217_p2)) then 
            ap_condition_pp3_exit_iter0_state15 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp2_iter0) and (ap_const_logic_0 = ap_enable_reg_pp2_iter1))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter2, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp3_iter0) and (ap_const_logic_0 = ap_enable_reg_pp3_iter1) and (ap_const_logic_0 = ap_enable_reg_pp3_iter2))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op114_read_state3_assign_proc : process(tmp_1_reg_1477, tmp_4_reg_1486)
    begin
                ap_predicate_op114_read_state3 <= ((ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486));
    end process;


    ap_predicate_op129_read_state3_assign_proc : process(tmp_1_reg_1477, tmp_4_reg_1486)
    begin
                ap_predicate_op129_read_state3 <= ((ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486));
    end process;


    ap_predicate_op202_call_state11_assign_proc : process(tmp_1_reg_1477, tmp_4_reg_1486)
    begin
                ap_predicate_op202_call_state11 <= ((ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    brmerge1_fu_1078_p2 <= (tmp_35_fu_1065_p3 or brmerge_not_fu_1072_p2);
    brmerge_fu_1059_p2 <= (tmp_62_not_fu_1054_p2 or tmp_21_fu_1021_p2);
    brmerge_not_fu_1072_p2 <= (brmerge_fu_1059_p2 xor ap_const_lv1_1);
    d_o_idx_V_fu_746_p2 <= (dmem_mode_V xor ap_const_lv1_1);

    dmem_V_0_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_reg_1477, tmp_4_reg_1486, ap_block_pp3_stage0, brmerge1_reg_1599, dmem_mode_V_read_read_fu_200_p2, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, exitcond1_fu_1217_p2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, grp_bin_conv_fu_599_dmem_0_0_V_address0, grp_fp_conv_fu_629_dmem_0_0_V_address0, grp_bin_dense_fu_653_dmem_0_0_V_address0, ap_CS_fsm_state14, tmp_10_fu_901_p1, tmp_2_fu_908_p1, tmp_3_fu_915_p1, tmp_24_fu_1246_p1, tmp_23_fu_1267_p1)
    begin
        if (((ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
            dmem_V_0_0_address0 <= tmp_23_fu_1267_p1(10 - 1 downto 0);
        elsif (((ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
            dmem_V_0_0_address0 <= tmp_24_fu_1246_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_29_reg_1522))) then 
            dmem_V_0_0_address0 <= tmp_3_fu_915_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_31_reg_1513))) then 
            dmem_V_0_0_address0 <= tmp_2_fu_908_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_32_reg_1509))) then 
            dmem_V_0_0_address0 <= tmp_10_fu_901_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_0_0_address0 <= grp_bin_dense_fu_653_dmem_0_0_V_address0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_address0 <= grp_fp_conv_fu_629_dmem_0_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_0_0_address0 <= grp_bin_conv_fu_599_dmem_0_0_V_address0;
        else 
            dmem_V_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_V_0_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, tmp_4_reg_1486, brmerge1_reg_1599, dmem_mode_V_read_read_fu_200_p2, ap_block_pp0_stage0_11001, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, exitcond1_fu_1217_p2, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, grp_bin_conv_fu_599_dmem_0_0_V_ce0, grp_fp_conv_fu_629_dmem_0_0_V_ce0, grp_bin_dense_fu_653_dmem_0_0_V_ce0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_32_reg_1509)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_31_reg_1513)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_29_reg_1522)) or ((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2)) or ((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2)))) then 
            dmem_V_0_0_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_0_0_ce0 <= grp_bin_dense_fu_653_dmem_0_0_V_ce0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_ce0 <= grp_fp_conv_fu_629_dmem_0_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_0_0_ce0 <= grp_bin_conv_fu_599_dmem_0_0_V_ce0;
        else 
            dmem_V_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_0_0_d0_assign_proc : process(dmem_i_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_reg_1477, tmp_4_reg_1486, dmem_mode_V_read_read_fu_200_p2, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_dmem_0_0_V_d0, grp_fp_conv_fu_629_dmem_0_0_V_d0, grp_bin_dense_fu_653_dmem_0_0_V_d0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_32_reg_1509)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_31_reg_1513)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_29_reg_1522)))) then 
            dmem_V_0_0_d0 <= dmem_i_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_0_0_d0 <= grp_bin_dense_fu_653_dmem_0_0_V_d0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_d0 <= grp_fp_conv_fu_629_dmem_0_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_0_0_d0 <= grp_bin_conv_fu_599_dmem_0_0_V_d0;
        else 
            dmem_V_0_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_0_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, tmp_4_reg_1486, dmem_mode_V_read_read_fu_200_p2, ap_block_pp0_stage0_11001, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_dmem_0_0_V_we0, grp_fp_conv_fu_629_dmem_0_0_V_we0, grp_bin_dense_fu_653_dmem_0_0_V_we0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_32_reg_1509)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_31_reg_1513)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_0 = tmp_29_reg_1522)))) then 
            dmem_V_0_0_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_0_0_we0 <= grp_bin_dense_fu_653_dmem_0_0_V_we0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_we0 <= grp_fp_conv_fu_629_dmem_0_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_0_0_we0 <= grp_bin_conv_fu_599_dmem_0_0_V_we0;
        else 
            dmem_V_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_0_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_reg_1477, tmp_4_reg_1486, ap_block_pp3_stage0, brmerge1_reg_1599, dmem_mode_V_read_read_fu_200_p2, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, exitcond1_fu_1217_p2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, grp_bin_conv_fu_599_dmem_0_1_V_address0, grp_fp_conv_fu_629_dmem_0_1_V_address0, grp_bin_dense_fu_653_dmem_0_1_V_address0, ap_CS_fsm_state14, tmp_10_fu_901_p1, tmp_2_fu_908_p1, tmp_3_fu_915_p1, tmp_24_fu_1246_p1, tmp_23_fu_1267_p1)
    begin
        if (((ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
            dmem_V_0_1_address0 <= tmp_23_fu_1267_p1(10 - 1 downto 0);
        elsif (((ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
            dmem_V_0_1_address0 <= tmp_24_fu_1246_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_29_reg_1522))) then 
            dmem_V_0_1_address0 <= tmp_3_fu_915_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_31_reg_1513))) then 
            dmem_V_0_1_address0 <= tmp_2_fu_908_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_32_reg_1509))) then 
            dmem_V_0_1_address0 <= tmp_10_fu_901_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_0_1_address0 <= grp_bin_dense_fu_653_dmem_0_1_V_address0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_address0 <= grp_fp_conv_fu_629_dmem_0_1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_0_1_address0 <= grp_bin_conv_fu_599_dmem_0_1_V_address0;
        else 
            dmem_V_0_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_V_0_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, tmp_4_reg_1486, brmerge1_reg_1599, dmem_mode_V_read_read_fu_200_p2, ap_block_pp0_stage0_11001, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, exitcond1_fu_1217_p2, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, grp_bin_conv_fu_599_dmem_0_1_V_ce0, grp_fp_conv_fu_629_dmem_0_1_V_ce0, grp_bin_dense_fu_653_dmem_0_1_V_ce0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2)) or ((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_32_reg_1509)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_31_reg_1513)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_29_reg_1522)))) then 
            dmem_V_0_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_0_1_ce0 <= grp_bin_dense_fu_653_dmem_0_1_V_ce0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_ce0 <= grp_fp_conv_fu_629_dmem_0_1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_0_1_ce0 <= grp_bin_conv_fu_599_dmem_0_1_V_ce0;
        else 
            dmem_V_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_0_1_d0_assign_proc : process(dmem_i_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_reg_1477, tmp_4_reg_1486, dmem_mode_V_read_read_fu_200_p2, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_dmem_0_1_V_d0, grp_fp_conv_fu_629_dmem_0_1_V_d0, grp_bin_dense_fu_653_dmem_0_1_V_d0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_32_reg_1509)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_31_reg_1513)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_29_reg_1522)))) then 
            dmem_V_0_1_d0 <= dmem_i_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_0_1_d0 <= grp_bin_dense_fu_653_dmem_0_1_V_d0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_d0 <= grp_fp_conv_fu_629_dmem_0_1_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_0_1_d0 <= grp_bin_conv_fu_599_dmem_0_1_V_d0;
        else 
            dmem_V_0_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_0_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, tmp_4_reg_1486, dmem_mode_V_read_read_fu_200_p2, ap_block_pp0_stage0_11001, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_dmem_0_1_V_we0, grp_fp_conv_fu_629_dmem_0_1_V_we0, grp_bin_dense_fu_653_dmem_0_1_V_we0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_32_reg_1509)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_31_reg_1513)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_200_p2) and (ap_const_lv1_1 = tmp_29_reg_1522)))) then 
            dmem_V_0_1_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_0_1_we0 <= grp_bin_dense_fu_653_dmem_0_1_V_we0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_we0 <= grp_fp_conv_fu_629_dmem_0_1_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_0_1_we0 <= grp_bin_conv_fu_599_dmem_0_1_V_we0;
        else 
            dmem_V_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_1_0_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_reg_1477, tmp_4_reg_1486, ap_block_pp3_stage0, brmerge1_reg_1599, dmem_mode_V_read_read_fu_200_p2, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, exitcond1_fu_1217_p2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, grp_bin_conv_fu_599_dmem_1_0_V_address0, grp_fp_conv_fu_629_dmem_1_0_V_address0, grp_bin_dense_fu_653_dmem_1_0_V_address0, ap_CS_fsm_state14, tmp_10_fu_901_p1, tmp_2_fu_908_p1, tmp_3_fu_915_p1, tmp_24_fu_1246_p1, tmp_23_fu_1267_p1)
    begin
        if (((ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
            dmem_V_1_0_address0 <= tmp_23_fu_1267_p1(10 - 1 downto 0);
        elsif (((ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
            dmem_V_1_0_address0 <= tmp_24_fu_1246_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_29_reg_1522) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2))) then 
            dmem_V_1_0_address0 <= tmp_3_fu_915_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_lv1_0 = tmp_31_reg_1513) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2))) then 
            dmem_V_1_0_address0 <= tmp_2_fu_908_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_lv1_0 = tmp_32_reg_1509) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2))) then 
            dmem_V_1_0_address0 <= tmp_10_fu_901_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_1_0_address0 <= grp_bin_dense_fu_653_dmem_1_0_V_address0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_address0 <= grp_fp_conv_fu_629_dmem_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_1_0_address0 <= grp_bin_conv_fu_599_dmem_1_0_V_address0;
        else 
            dmem_V_1_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_V_1_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, tmp_4_reg_1486, brmerge1_reg_1599, dmem_mode_V_read_read_fu_200_p2, ap_block_pp0_stage0_11001, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, exitcond1_fu_1217_p2, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, grp_bin_conv_fu_599_dmem_1_0_V_ce0, grp_fp_conv_fu_629_dmem_1_0_V_ce0, grp_bin_dense_fu_653_dmem_1_0_V_ce0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2)) or ((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_32_reg_1509) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_31_reg_1513) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_29_reg_1522) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)))) then 
            dmem_V_1_0_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_1_0_ce0 <= grp_bin_dense_fu_653_dmem_1_0_V_ce0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_ce0 <= grp_fp_conv_fu_629_dmem_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_1_0_ce0 <= grp_bin_conv_fu_599_dmem_1_0_V_ce0;
        else 
            dmem_V_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_1_0_d0_assign_proc : process(dmem_i_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_reg_1477, tmp_4_reg_1486, dmem_mode_V_read_read_fu_200_p2, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_dmem_1_0_V_d0, grp_fp_conv_fu_629_dmem_1_0_V_d0, grp_bin_dense_fu_653_dmem_1_0_V_d0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_lv1_0 = tmp_32_reg_1509) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_lv1_0 = tmp_31_reg_1513) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_29_reg_1522) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)))) then 
            dmem_V_1_0_d0 <= dmem_i_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_1_0_d0 <= grp_bin_dense_fu_653_dmem_1_0_V_d0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_d0 <= grp_fp_conv_fu_629_dmem_1_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_1_0_d0 <= grp_bin_conv_fu_599_dmem_1_0_V_d0;
        else 
            dmem_V_1_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_1_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, tmp_4_reg_1486, dmem_mode_V_read_read_fu_200_p2, ap_block_pp0_stage0_11001, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_dmem_1_0_V_we0, grp_fp_conv_fu_629_dmem_1_0_V_we0, grp_bin_dense_fu_653_dmem_1_0_V_we0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_32_reg_1509) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_31_reg_1513) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_29_reg_1522) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)))) then 
            dmem_V_1_0_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_1_0_we0 <= grp_bin_dense_fu_653_dmem_1_0_V_we0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_we0 <= grp_fp_conv_fu_629_dmem_1_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_1_0_we0 <= grp_bin_conv_fu_599_dmem_1_0_V_we0;
        else 
            dmem_V_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_1_1_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_reg_1477, tmp_4_reg_1486, ap_block_pp3_stage0, brmerge1_reg_1599, dmem_mode_V_read_read_fu_200_p2, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, exitcond1_fu_1217_p2, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, grp_bin_conv_fu_599_dmem_1_1_V_address0, grp_fp_conv_fu_629_dmem_1_1_V_address0, grp_bin_dense_fu_653_dmem_1_1_V_address0, ap_CS_fsm_state14, tmp_10_fu_901_p1, tmp_2_fu_908_p1, tmp_3_fu_915_p1, tmp_24_fu_1246_p1, tmp_23_fu_1267_p1)
    begin
        if (((ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
            dmem_V_1_1_address0 <= tmp_23_fu_1267_p1(10 - 1 downto 0);
        elsif (((ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2))) then 
            dmem_V_1_1_address0 <= tmp_24_fu_1246_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_1 = tmp_29_reg_1522) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2))) then 
            dmem_V_1_1_address0 <= tmp_3_fu_915_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_lv1_1 = tmp_31_reg_1513) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2))) then 
            dmem_V_1_1_address0 <= tmp_2_fu_908_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_lv1_1 = tmp_32_reg_1509) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2))) then 
            dmem_V_1_1_address0 <= tmp_10_fu_901_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_1_1_address0 <= grp_bin_dense_fu_653_dmem_1_1_V_address0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_address0 <= grp_fp_conv_fu_629_dmem_1_1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_1_1_address0 <= grp_bin_conv_fu_599_dmem_1_1_V_address0;
        else 
            dmem_V_1_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_V_1_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, tmp_4_reg_1486, brmerge1_reg_1599, dmem_mode_V_read_read_fu_200_p2, ap_block_pp0_stage0_11001, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, exitcond1_fu_1217_p2, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, grp_bin_conv_fu_599_dmem_1_1_V_ce0, grp_fp_conv_fu_629_dmem_1_1_V_ce0, grp_bin_dense_fu_653_dmem_1_1_V_ce0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_lv1_0 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2)) or ((ap_const_lv1_1 = brmerge1_reg_1599) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond1_fu_1217_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_32_reg_1509) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_31_reg_1513) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_29_reg_1522) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)))) then 
            dmem_V_1_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_1_1_ce0 <= grp_bin_dense_fu_653_dmem_1_1_V_ce0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_ce0 <= grp_fp_conv_fu_629_dmem_1_1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_1_1_ce0 <= grp_bin_conv_fu_599_dmem_1_1_V_ce0;
        else 
            dmem_V_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_1_1_d0_assign_proc : process(dmem_i_V_dout, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_reg_1477, tmp_4_reg_1486, dmem_mode_V_read_read_fu_200_p2, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_dmem_1_1_V_d0, grp_fp_conv_fu_629_dmem_1_1_V_d0, grp_bin_dense_fu_653_dmem_1_1_V_d0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_lv1_1 = tmp_32_reg_1509) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_lv1_1 = tmp_31_reg_1513) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_1 = tmp_29_reg_1522) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)))) then 
            dmem_V_1_1_d0 <= dmem_i_V_dout;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_1_1_d0 <= grp_bin_dense_fu_653_dmem_1_1_V_d0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_d0 <= grp_fp_conv_fu_629_dmem_1_1_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_1_1_d0 <= grp_bin_conv_fu_599_dmem_1_1_V_d0;
        else 
            dmem_V_1_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_1_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, tmp_4_reg_1486, dmem_mode_V_read_read_fu_200_p2, ap_block_pp0_stage0_11001, tmp_32_reg_1509, tmp_31_reg_1513, tmp_29_reg_1522, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_dmem_1_1_V_we0, grp_fp_conv_fu_629_dmem_1_1_V_we0, grp_bin_dense_fu_653_dmem_1_1_V_we0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_32_reg_1509) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_31_reg_1513) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_29_reg_1522) and (ap_const_lv1_1 = dmem_mode_V_read_read_fu_200_p2)))) then 
            dmem_V_1_1_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            dmem_V_1_1_we0 <= grp_bin_dense_fu_653_dmem_1_1_V_we0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_we0 <= grp_fp_conv_fu_629_dmem_1_1_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            dmem_V_1_1_we0 <= grp_bin_conv_fu_599_dmem_1_1_V_we0;
        else 
            dmem_V_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_i_V_blk_n_assign_proc : process(dmem_i_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, tmp_1_reg_1477, tmp_4_reg_1486)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (tmp_1_reg_1477 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_1 = tmp_4_reg_1486)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_block_pp0_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_1_reg_1477) and (ap_const_lv1_0 = tmp_4_reg_1486)))) then 
            dmem_i_V_blk_n <= dmem_i_V_empty_n;
        else 
            dmem_i_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dmem_i_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_1_reg_1477, ap_predicate_op114_read_state3, ap_predicate_op129_read_state3, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_predicate_op114_read_state3) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_boolean_1 = ap_predicate_op129_read_state3) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (tmp_1_reg_1477 = ap_const_lv1_1) and (ap_block_pp0_stage0_11001 = ap_const_boolean_0)))) then 
            dmem_i_V_read <= ap_const_logic_1;
        else 
            dmem_i_V_read <= ap_const_logic_0;
        end if; 
    end process;

    dmem_mode_V_read_read_fu_200_p2 <= dmem_mode_V;

    dmem_o_V_blk_n_assign_proc : process(dmem_o_V_full_n, ap_enable_reg_pp3_iter2, ap_block_pp3_stage0, brmerge1_reg_1599)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_0 = brmerge1_reg_1599)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_block_pp3_stage0 = ap_const_boolean_0) and (ap_const_lv1_1 = brmerge1_reg_1599)))) then 
            dmem_o_V_blk_n <= dmem_o_V_full_n;
        else 
            dmem_o_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dmem_o_V_din_assign_proc : process(ap_enable_reg_pp3_iter2, brmerge1_reg_1599, newSel8_reg_1686, newSel5_reg_1691, ap_block_pp3_stage0_01001)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_block_pp3_stage0_01001 = ap_const_boolean_0))) then
            if ((ap_const_lv1_1 = brmerge1_reg_1599)) then 
                dmem_o_V_din <= newSel5_reg_1691;
            elsif ((ap_const_lv1_0 = brmerge1_reg_1599)) then 
                dmem_o_V_din <= newSel8_reg_1686;
            else 
                dmem_o_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            dmem_o_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_o_V_write_assign_proc : process(ap_enable_reg_pp3_iter2, brmerge1_reg_1599, ap_block_pp3_stage0_11001)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = brmerge1_reg_1599) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_1 = brmerge1_reg_1599) and (ap_block_pp3_stage0_11001 = ap_const_boolean_0)))) then 
            dmem_o_V_write <= ap_const_logic_1;
        else 
            dmem_o_V_write <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_1217_p2 <= "1" when (p_8_reg_588 = output_words_V) else "0";
    exitcond_fu_790_p2 <= "1" when (p_4_reg_521 = input_words_V) else "0";
    grp_bin_conv_fu_599_ap_start <= ap_reg_grp_bin_conv_fu_599_ap_start;
    grp_bin_dense_fu_653_ap_start <= ap_reg_grp_bin_dense_fu_653_ap_start;
    grp_fp_conv_fu_629_ap_start <= ap_reg_grp_fp_conv_fu_629_ap_start;
    grp_fu_1390_p0 <= grp_fu_1390_p00(15 - 1 downto 0);
    grp_fu_1390_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_1_fu_1228_p4),20));
    grp_fu_1390_p1 <= rhs_V_1_cast_reg_1589(5 - 1 downto 0);
    grp_fu_1390_p2 <= grp_fu_1390_p20(10 - 1 downto 0);
    grp_fu_1390_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0586_2_reg_577),20));
    grp_fu_688_p2 <= std_logic_vector(unsigned(o_index_V) + unsigned(n_outputs_V));
    i_V_1_fu_959_p2 <= std_logic_vector(unsigned(p_6_phi_fu_547_p4) + unsigned(ap_const_lv7_1));
    i_V_2_fu_795_p2 <= std_logic_vector(unsigned(p_4_reg_521) + unsigned(ap_const_lv16_1));
    i_V_3_fu_979_p2 <= std_logic_vector(unsigned(p_7_reg_555) + unsigned(ap_const_lv10_1));
    i_V_4_fu_1222_p2 <= std_logic_vector(unsigned(p_8_reg_588) + unsigned(ap_const_lv16_1));
    i_V_fu_928_p2 <= std_logic_vector(unsigned(p_5_reg_532) + unsigned(ap_const_lv13_1));
    img_idx_V_1_fu_1294_p2 <= std_logic_vector(unsigned(p_0590_2_reg_566) + unsigned(ap_const_lv16_1));
    img_idx_V_fu_879_p2 <= std_logic_vector(unsigned(p_1_reg_499) + unsigned(ap_const_lv16_1));
    img_off_V_1_fu_1279_p2 <= std_logic_vector(unsigned(p_0586_2_reg_577) + unsigned(ap_const_lv10_1));
    img_off_V_fu_864_p2 <= std_logic_vector(unsigned(p_2_reg_510) + unsigned(ap_const_lv10_1));

    kh_i_V_blk_n_assign_proc : process(kh_i_V_empty_n, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, tmp_7_reg_1554)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_block_pp2_stage0 = ap_const_boolean_0) and (tmp_7_reg_1554 = ap_const_lv1_0))) then 
            kh_i_V_blk_n <= kh_i_V_empty_n;
        else 
            kh_i_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    kh_i_V_read_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_7_reg_1554, ap_block_pp2_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (tmp_7_reg_1554 = ap_const_lv1_0) and (ap_block_pp2_stage0_11001 = ap_const_boolean_0))) then 
            kh_i_V_read <= ap_const_logic_1;
        else 
            kh_i_V_read <= ap_const_logic_0;
        end if; 
    end process;


    kh_mem_V_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, tmp_1_reg_1477, tmp_4_reg_1486, tmp_16_fu_974_p2, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_fp_conv_fu_629_kh_mem_V_address0, grp_bin_dense_fu_653_kh_mem_V_address0, tmp_12_fu_965_p1, tmp_i_fu_995_p1)
    begin
        if (((tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_lv1_1 = tmp_16_fu_974_p2))) then 
            kh_mem_V_address0 <= tmp_i_fu_995_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_block_pp2_stage0 = ap_const_boolean_0))) then 
            kh_mem_V_address0 <= tmp_12_fu_965_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            kh_mem_V_address0 <= grp_bin_dense_fu_653_kh_mem_V_address0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            kh_mem_V_address0 <= grp_fp_conv_fu_629_kh_mem_V_address0;
        else 
            kh_mem_V_address0 <= "XXXXXX";
        end if; 
    end process;


    kh_mem_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_1_reg_1477, tmp_4_reg_1486, ap_block_pp2_stage0_11001, tmp_16_fu_974_p2, ap_CS_fsm_state11, ap_predicate_op202_call_state11, ap_block_state11_on_subcall_done, grp_fp_conv_fu_629_kh_mem_V_ce0, grp_bin_dense_fu_653_kh_mem_V_ce0)
    begin
        if ((((tmp_1_reg_1477 = ap_const_lv1_1) and (ap_const_lv1_0 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11) and (ap_block_state11_on_subcall_done = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_16_fu_974_p2)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_block_pp2_stage0_11001 = ap_const_boolean_0)))) then 
            kh_mem_V_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            kh_mem_V_ce0 <= grp_bin_dense_fu_653_kh_mem_V_ce0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            kh_mem_V_ce0 <= grp_fp_conv_fu_629_kh_mem_V_ce0;
        else 
            kh_mem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kh_mem_V_we0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, tmp_7_reg_1554, ap_block_pp2_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (tmp_7_reg_1554 = ap_const_lv1_0) and (ap_block_pp2_stage0_11001 = ap_const_boolean_0))) then 
            kh_mem_V_we0 <= ap_const_logic_1;
        else 
            kh_mem_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    layer_type_V_fu_705_p4 <= layer_mode_V(2 downto 1);
    lhs_V_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_fu_841_p2),17));
    loc_V_1_fu_1098_p4 <= kh_mem_V_q0(31 downto 16);
    loc_V_2_fu_1113_p4 <= kh_mem_V_q0(47 downto 32);
    loc_V_3_fu_1123_p4 <= kh_mem_V_q0(63 downto 48);
    loc_V_fu_1089_p1 <= kh_mem_V_q0(16 - 1 downto 0);
    nc_V_fu_1185_p3 <= 
        newSel_fu_1163_p3 when (or_cond_fu_1171_p2(0) = '1') else 
        newSel1_fu_1177_p3;
    newSel1_fu_1177_p3 <= 
        loc_V_fu_1089_p1 when (tmp_45_i_fu_1084_p2(0) = '1') else 
        loc_V_3_fu_1123_p4;
    newSel3_fu_1367_p3 <= 
        dmem_V_1_1_q0 when (sel_tmp3_fu_1363_p2(0) = '1') else 
        dmem_V_0_1_q0;
    newSel4_fu_1375_p3 <= 
        dmem_V_0_0_q0 when (sel_tmp_fu_1358_p2(0) = '1') else 
        dmem_V_1_0_q0;
    newSel5_fu_1383_p3 <= 
        newSel3_fu_1367_p3 when (tmp_36_reg_1649(0) = '1') else 
        newSel4_fu_1375_p3;
    newSel6_fu_1330_p3 <= 
        dmem_V_1_1_q0 when (sel_tmp8_fu_1326_p2(0) = '1') else 
        dmem_V_0_1_q0;
    newSel7_fu_1338_p3 <= 
        dmem_V_0_0_q0 when (sel_tmp5_fu_1321_p2(0) = '1') else 
        dmem_V_1_0_q0;
    newSel8_fu_1346_p3 <= 
        newSel6_fu_1330_p3 when (tmp_37_reg_1622(0) = '1') else 
        newSel7_fu_1338_p3;
    newSel_fu_1163_p3 <= 
        loc_V_2_fu_1113_p4 when (sel_tmp7_fu_1157_p2(0) = '1') else 
        loc_V_1_fu_1098_p4;
    off_V_fu_1000_p1 <= kh_index_V(2 - 1 downto 0);
    or_cond_fu_1171_p2 <= (sel_tmp7_fu_1157_p2 or sel_tmp2_fu_1139_p2);
    p_0590_2_49_fu_1300_p3 <= 
        img_idx_V_1_fu_1294_p2 when (tmp_25_fu_1289_p2(0) = '1') else 
        p_0590_2_reg_566;
    p_3_fu_1308_p3 <= 
        ap_const_lv10_0 when (tmp_25_fu_1289_p2(0) = '1') else 
        img_off_V_1_fu_1279_p2;

    p_6_phi_fu_547_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, tmp_7_reg_1554, p_6_reg_543, i_V_1_reg_1558)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_block_pp2_stage0 = ap_const_boolean_0) and (tmp_7_reg_1554 = ap_const_lv1_0))) then 
            p_6_phi_fu_547_p4 <= i_V_1_reg_1558;
        else 
            p_6_phi_fu_547_p4 <= p_6_reg_543;
        end if; 
    end process;

    p_Result_s_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_719_p1),16));
    p_s_45_fu_893_p3 <= 
        ap_const_lv10_0 when (tmp_20_fu_874_p2(0) = '1') else 
        img_off_V_fu_864_p2;
    p_s_fu_885_p3 <= 
        img_idx_V_fu_879_p2 when (tmp_20_fu_874_p2(0) = '1') else 
        p_1_reg_499;
    r_V_10_fu_801_p1 <= p_4_reg_521(10 - 1 downto 0);
    r_V_11_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_s_fu_827_p4),16));
    r_V_1_fu_1228_p4 <= p_0590_2_reg_566(15 downto 1);
    r_V_2_fu_841_p2 <= std_logic_vector(shift_left(unsigned(r_V_11_fu_837_p1),to_integer(unsigned('0' & tmp_cast1_reg_1466(16-1 downto 0)))));
    r_V_3_fu_854_p2 <= std_logic_vector(unsigned(rhs_V_fu_850_p1) + unsigned(lhs_V_fu_846_p1));
    r_V_7_fu_1257_p4 <= p_8_reg_588(15 downto 1);
    r_V_8_fu_985_p4 <= kh_index_V(15 downto 2);
    r_V_s_fu_827_p4 <= p_1_reg_499(15 downto 1);
    rhs_V_1_cast_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(words_per_out_V_fu_1039_p3),20));
    rhs_V_fu_850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_2_reg_510),17));
    sel_tmp1_fu_1133_p2 <= (tmp_45_i_fu_1084_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_1139_p2 <= (tmp_46_i_fu_1093_p2 and sel_tmp1_fu_1133_p2);
    sel_tmp3_fu_1363_p2 <= (tmp_36_reg_1649 and d_o_idx_V_reg_1457);
    sel_tmp4_fu_1316_p2 <= (tmp_37_reg_1622 xor ap_const_lv1_1);
    sel_tmp5_fu_1321_p2 <= (dmem_mode_V and sel_tmp4_fu_1316_p2);
    sel_tmp6_demorgan_fu_1145_p2 <= (tmp_45_i_fu_1084_p2 or tmp_46_i_fu_1093_p2);
    sel_tmp6_fu_1151_p2 <= (sel_tmp6_demorgan_fu_1145_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_1157_p2 <= (tmp_47_i_fu_1108_p2 and sel_tmp6_fu_1151_p2);
    sel_tmp8_fu_1326_p2 <= (tmp_37_reg_1622 and d_o_idx_V_reg_1457);
    sel_tmp9_fu_1353_p2 <= (tmp_36_reg_1649 xor ap_const_lv1_1);
    sel_tmp_fu_1358_p2 <= (dmem_mode_V and sel_tmp9_fu_1353_p2);
    sf_fu_1026_p4 <= words_per_image_V_reg_1471(4 downto 2);
    this_assign_1_fu_1004_p2 <= "1" when (p_7_reg_555 = ap_const_lv10_0) else "0";
    tmp_10_fu_901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_6_reg_1504),32));
    tmp_12_fu_965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_6_reg_543),32));
    tmp_13_fu_1010_p2 <= std_logic_vector(unsigned(kh_index_V) + unsigned(n_outputs_V));
    tmp_16_fu_974_p2 <= "1" when (unsigned(tmp_25_cast_fu_970_p1) < unsigned(n_outputs_V)) else "0";
    tmp_18_fu_1193_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(kh_index_V));
    tmp_19_fu_1205_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(o_index_V));
    tmp_1_fu_774_p2 <= "1" when (layer_type_V_fu_705_p4 = ap_const_lv2_1) else "0";
    tmp_20_fu_874_p2 <= "1" when (tmp_28_cast_fu_870_p1 = tmp_2_cast_reg_1481) else "0";
    tmp_21_fu_1021_p2 <= "0" when (norm_mode_V = ap_const_lv2_2) else "1";
    tmp_23_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_fu_1257_p4),32));
    tmp_24_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1390_p3),32));
    tmp_25_cast_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_7_reg_555),16));
    tmp_25_fu_1289_p2 <= "1" when (tmp_37_cast_fu_1285_p1 = tmp_31_cast_reg_1594) else "0";
    tmp_26_fu_715_p1 <= layer_mode_V(1 - 1 downto 0);
    tmp_27_fu_719_p1 <= kh_index_V(1 - 1 downto 0);
    tmp_28_cast_fu_870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_off_V_fu_864_p2),11));
    tmp_29_fu_860_p1 <= p_1_reg_499(1 - 1 downto 0);
    tmp_2_cast_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(words_per_image_V_fu_768_p2),11));
    tmp_2_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_reg_1499),32));
    tmp_30_fu_944_p1 <= p_5_reg_532(1 - 1 downto 0);
    tmp_31_cast_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(words_per_out_V_fu_1039_p3),11));
    tmp_32_fu_815_p1 <= p_4_reg_521(1 - 1 downto 0);
    tmp_35_fu_1065_p3 <= layer_mode_V(2 downto 2);
    tmp_36_fu_1275_p1 <= p_8_reg_588(1 - 1 downto 0);
    tmp_37_cast_fu_1285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(img_off_V_1_fu_1279_p2),11));
    tmp_37_fu_1253_p1 <= p_0590_2_reg_566(1 - 1 downto 0);
    tmp_3_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_reg_1517),32));
    tmp_45_i_fu_1084_p2 <= "1" when (off_V_reg_1577 = ap_const_lv2_0) else "0";
    tmp_46_i_fu_1093_p2 <= "1" when (off_V_reg_1577 = ap_const_lv2_1) else "0";
    tmp_47_i_fu_1108_p2 <= "1" when (off_V_reg_1577 = ap_const_lv2_2) else "0";
    tmp_4_fu_784_p2 <= "1" when (layer_type_V_fu_705_p4 = ap_const_lv2_0) else "0";
    tmp_5_fu_922_p2 <= "1" when (p_5_reg_532 = ap_const_lv13_124A) else "0";
    tmp_62_not_fu_1054_p2 <= "0" when (width_mode_V = ap_const_lv2_0) else "1";
    tmp_7_fu_953_p2 <= "1" when (p_6_phi_fu_547_p4 = ap_const_lv7_40) else "0";
    tmp_9_fu_948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_reg_1545),32));
    tmp_cast1_fu_760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_752_p3),16));
    tmp_cast_fu_764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_752_p3),5));
    tmp_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf_fu_1026_p4),5));
    tmp_i_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_fu_985_p4),32));
    tmp_s_fu_752_p3 <= (width_mode_V & ap_const_lv1_0);
    words_per_image_V_fu_768_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv5_1),to_integer(unsigned('0' & tmp_cast_fu_764_p1(5-1 downto 0)))));
    words_per_out_V_fu_1039_p3 <= 
        words_per_image_V_reg_1471 when (tmp_21_fu_1021_p2(0) = '1') else 
        tmp_fu_1035_p1;

    wt_i_V_blk_n_assign_proc : process(wt_i_V_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0 = ap_const_boolean_0))) then 
            wt_i_V_blk_n <= wt_i_V_empty_n;
        else 
            wt_i_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wt_i_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0))) then 
            wt_i_V_read <= ap_const_logic_1;
        else 
            wt_i_V_read <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_0_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, tmp_4_reg_1486, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_wt_mem_0_V_address0, grp_fp_conv_fu_629_wt_mem_0_V_address0, grp_bin_dense_fu_653_wt_mem_0_V_address0, ap_CS_fsm_state14, tmp_9_fu_948_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0 = ap_const_boolean_0))) then 
            wt_mem_V_0_address0 <= tmp_9_fu_948_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            wt_mem_V_0_address0 <= grp_bin_dense_fu_653_wt_mem_0_V_address0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_0_address0 <= grp_fp_conv_fu_629_wt_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            wt_mem_V_0_address0 <= grp_bin_conv_fu_599_wt_mem_0_V_address0;
        else 
            wt_mem_V_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    wt_mem_V_0_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_4_reg_1486, ap_block_pp1_stage0_11001, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_wt_mem_0_V_ce0, grp_fp_conv_fu_629_wt_mem_0_V_ce0, grp_bin_dense_fu_653_wt_mem_0_V_ce0, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0))) then 
            wt_mem_V_0_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            wt_mem_V_0_ce0 <= grp_bin_dense_fu_653_wt_mem_0_V_ce0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_0_ce0 <= grp_fp_conv_fu_629_wt_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            wt_mem_V_0_ce0 <= grp_bin_conv_fu_599_wt_mem_0_V_ce0;
        else 
            wt_mem_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_0_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, tmp_30_reg_1550)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_0 = tmp_30_reg_1550))) then 
            wt_mem_V_0_we0 <= ap_const_logic_1;
        else 
            wt_mem_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_1_address0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, tmp_4_reg_1486, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_wt_mem_1_V_address0, grp_fp_conv_fu_629_wt_mem_1_V_address0, grp_bin_dense_fu_653_wt_mem_1_V_address0, ap_CS_fsm_state14, tmp_9_fu_948_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0 = ap_const_boolean_0))) then 
            wt_mem_V_1_address0 <= tmp_9_fu_948_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            wt_mem_V_1_address0 <= grp_bin_dense_fu_653_wt_mem_1_V_address0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_1_address0 <= grp_fp_conv_fu_629_wt_mem_1_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            wt_mem_V_1_address0 <= grp_bin_conv_fu_599_wt_mem_1_V_address0;
        else 
            wt_mem_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    wt_mem_V_1_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, tmp_4_reg_1486, ap_block_pp1_stage0_11001, ap_CS_fsm_state11, ap_predicate_op202_call_state11, grp_bin_conv_fu_599_wt_mem_1_V_ce0, grp_fp_conv_fu_629_wt_mem_1_V_ce0, grp_bin_dense_fu_653_wt_mem_1_V_ce0, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0))) then 
            wt_mem_V_1_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_1 = ap_predicate_op202_call_state11))) then 
            wt_mem_V_1_ce0 <= grp_bin_dense_fu_653_wt_mem_1_V_ce0;
        elsif (((ap_const_lv1_1 = tmp_4_reg_1486) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_1_ce0 <= grp_fp_conv_fu_629_wt_mem_1_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            wt_mem_V_1_ce0 <= grp_bin_conv_fu_599_wt_mem_1_V_ce0;
        else 
            wt_mem_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001, tmp_30_reg_1550)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_block_pp1_stage0_11001 = ap_const_boolean_0) and (ap_const_lv1_1 = tmp_30_reg_1550))) then 
            wt_mem_V_1_we0 <= ap_const_logic_1;
        else 
            wt_mem_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
