/**
* @file    Port_Cfg.h
* @implements Port_Cfg.h_Artifact
*
* @version 1.0.2
* @brief   AUTOSAR Port - PORT driver configuration.
* @details This file contains the PORT driver precompile configuration.
*
* @addtogroup Port
* @{
*/
/*=================================================================================================
*   Project              : AUTOSAR 4.0 MCAL
*   Platform             : PA
*   Peripheral           : SIUL2
*   Dependencies         : none
*
*   Autosar Version      : 4.0.3
*   Autosar Revision     : ASR_REL_4_0_REV_0003
*   Autosar Conf.Variant :
*   SW Version           : 1.0.2
*   Build Version        : MPC574XR_MCAL_1_0_2_RTM_ASR_REL_4_0_REV_0003_20170331
*
*   (c) Copyright (c) 2006-2016 Freescale Semiconductor, Inc. 
*       Copyright 2017 NXP
*   All Rights Reserved.
=================================================================================================*/
/*=================================================================================================
=================================================================================================*/


#ifndef PORT_CFG_H
#define PORT_CFG_H

#ifdef __cplusplus
extern "C" {
#endif

/**
* @page misra_violations MISRA-C:2004 violations
*
* @section PORT_CFG_H_REF_1
* Violates MISRA 2004 Required Rule 1.4, The compiler/linkershall be checked to ensure 
* that 31 character significance and case sensitivity are supported for external identifiers. 
* The used compilers/linkers allow more than 31 characters significance for external identifiers.
*
* @section PORT_CFG_H_REF_2
* Violates MISRA 2004 Required Rule 19.15, Precautions shall be taken in order to prevent the
* contents of a header being included twice.
* This violation is not fixed since the inclusion of MemMap.h is as per Autosar requirement MEMMAP003.
*
* @section PORT_CFG_H_REF_3
* Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined
* This violation is due to function like macros defined for register operations.
* Function like macros are used to reduce code complexity.
*
* @section PORT_CFG_H_REF_4
* Violates MISRA 2004 Required Rule 8.7, Objects shall be defined at block scope if they are only
* accessed from within a single function.
* These objects are used in various parts of the code.
*
* @section [global]
* Violates MISRA 2004 Required Rule 5.1, Identifiers (internal and external) shall not rely 
* on the significance of more than 31 characters. The used compilers use more than 31 chars for
* identifiers.
*/

/*=================================================================================================
                                         INCLUDE FILES
 1) system and project includes
 2) needed interfaces from external units
 3) internal and external interfaces from this unit
=================================================================================================*/

#include "Port_EnvCfg.h"
#include "Port_Siul2_Types.h"


/*=================================================================================================
*                              SOURCE FILE VERSION INFORMATION
=================================================================================================*/

/**
* @brief Parameters that shall be published within the Port driver header file and also in the
*        module's description file
* @details The integration of incompatible files shall be avoided.
*/
#define PORT_VENDOR_ID_CFG_H                       43
#define PORT_AR_RELEASE_MAJOR_VERSION_CFG_H        4
#define PORT_AR_RELEASE_MINOR_VERSION_CFG_H        0
#define PORT_AR_RELEASE_REVISION_VERSION_CFG_H     3
#define PORT_SW_MAJOR_VERSION_CFG_H                1
#define PORT_SW_MINOR_VERSION_CFG_H                0
#define PORT_SW_PATCH_VERSION_CFG_H                2

/*=================================================================================================
*                               FILE VERSION CHECKS
=================================================================================================*/

/* Check if Port_Cfg.h and Port_Siul2_Types.h file are of the same vendor */
#if (PORT_VENDOR_ID_CFG_H != PORT_SIUL2_VENDOR_ID_TYPES_H)
    #error "Port_Cfg.h and Port_Siul2_Types.h have different vendor ids"
#endif
/* Check if Port_Cfg.h and Port_Siul2_Types.h file are of the same Autosar version */
#if ((PORT_AR_RELEASE_MAJOR_VERSION_CFG_H != PORT_SIUL2_AR_RELEASE_MAJOR_VERSION_TYPES_H)   ||  \
     (PORT_AR_RELEASE_MINOR_VERSION_CFG_H != PORT_SIUL2_AR_RELEASE_MINOR_VERSION_TYPES_H)   ||  \
     (PORT_AR_RELEASE_REVISION_VERSION_CFG_H != PORT_SIUL2_AR_RELEASE_REVISION_VERSION_TYPES_H) \
    )
    #error "AutoSar Version Numbers of Port_Cfg.h and Port_Siul2_Types.h are different"
#endif
/* Check if Port_Cfg.h and Port_Siul2_Types.h file are of the same software version */
#if ((PORT_SW_MAJOR_VERSION_CFG_H != PORT_SIUL2_SW_MAJOR_VERSION_TYPES_H) || \
     (PORT_SW_MINOR_VERSION_CFG_H != PORT_SIUL2_SW_MINOR_VERSION_TYPES_H) || \
     (PORT_SW_PATCH_VERSION_CFG_H != PORT_SIUL2_SW_PATCH_VERSION_TYPES_H)    \
    )
    #error "Software Version Numbers of Port_Cfg.h and Port_Siul2_Types.h are different"
#endif

/* Check if Port_Cfg.h file and Port_EnvCfg header file are of the same vendor */
#if (PORT_VENDOR_ID_CFG_H != PORT_ENVCFG_VENDOR_ID)
    #error "Port_Cfg.h and Port_EnvCfg.h have different vendor IDs"
#endif

#if ((PORT_AR_RELEASE_MAJOR_VERSION_CFG_H != PORT_ENVCFG_AR_RELEASE_MAJOR_VERSION)      || \
     (PORT_AR_RELEASE_MINOR_VERSION_CFG_H != PORT_ENVCFG_AR_RELEASE_MINOR_VERSION)      || \
     (PORT_AR_RELEASE_REVISION_VERSION_CFG_H != PORT_ENVCFG_AR_RELEASE_REVISION_VERSION)   \
    )
    #error "AutoSar Version Numbers of Port_Cfg.h and Port_EnvCfg.h are different"
#endif
/* Check if Port_Cfg.h and PORT header file are of the same Software version */
#if ((PORT_SW_MAJOR_VERSION_CFG_H != PORT_ENVCFG_SW_MAJOR_VERSION) || \
     (PORT_SW_MINOR_VERSION_CFG_H != PORT_ENVCFG_SW_MINOR_VERSION) || \
     (PORT_SW_PATCH_VERSION_CFG_H != PORT_ENVCFG_SW_PATCH_VERSION)    \
    )
#error "Software Version Numbers of Port_Cfg.h and Port_EnvCfg.h are different"
#endif

/*=================================================================================================
*                                          CONSTANTS
=================================================================================================*/


/*=================================================================================================
*                                      DEFINES AND MACROS
=================================================================================================*/

/**
* @brief       Ensure better readability of the configuration
* @note 
*
* @violates @ref PORT_CFG_H_REF_3 Function-like macro defined.
*/
#define SHL_PAD_U16(x)                      ((uint16)(((uint16)1) << (x)))

/**
* @brief PSMI setting not available
* @note The current platform does not implement pad selection for multiplexed input for current pin.
*       Used for better readability of PSMI settings.
*
*/
#define NO_INPUTMUX_U16                     ((uint16)0xFFFFU)

/**
* @brief Show the Platform used.
* @note This define can be used by test phase.  
*
*/
#define PLATFORM_RAINIER
/**
* @brief Show the IPV used.
* @note This define can be used by test phase.
*
*/
#define IPV_SIUL2_USED


/** @brief Port GPIO Mode */
#define PORT_GPIO_MODE                  ((Port_PinModeType)0)
/** @brief Port Alternate 1 Mode */
#define PORT_ALT1_FUNC_MODE             ((Port_PinModeType)1)
/** @brief Port Alternate 2 Mode */
#define PORT_ALT2_FUNC_MODE             ((Port_PinModeType)2)
/** @brief Port Alternate 3 Mode */
#define PORT_ALT3_FUNC_MODE             ((Port_PinModeType)3)
/** @brief Port Alternate 4 Mode */
#define PORT_ALT4_FUNC_MODE             ((Port_PinModeType)4)
/** @brief Port Alternate 5 Mode */
#define PORT_ALT5_FUNC_MODE             ((Port_PinModeType)5)
/** @brief Port Alternate 6 Mode */
#define PORT_ALT6_FUNC_MODE             ((Port_PinModeType)6)
/** @brief Port Alternate 7 Mode */
#define PORT_ALT7_FUNC_MODE             ((Port_PinModeType)7)
/** @brief Port Alternate 8 Mode */
#define PORT_ALT8_FUNC_MODE             ((Port_PinModeType)8)
/** @brief Port Alternate 9 Mode */
#define PORT_ALT9_FUNC_MODE             ((Port_PinModeType)9)
/** @brief Port Input Only Mode */
#define PORT_ONLY_INPUT_MODE            ((Port_PinModeType)10)
/** @brief Port Alternate 11 Mode */
#define PORT_ALT11_FUNC_MODE            ((Port_PinModeType)11)
/** @brief Port Alternate 12 Mode */
#define PORT_ALT12_FUNC_MODE            ((Port_PinModeType)12)
/** @brief Port Alternate 13 Mode */
#define PORT_ALT13_FUNC_MODE            ((Port_PinModeType)13)
/** @brief Port Alternate 14 Mode */
#define PORT_ALT14_FUNC_MODE            ((Port_PinModeType)14)
/** @brief Port Alternate 15 Mode */
#define PORT_ALT15_FUNC_MODE            ((Port_PinModeType)15)
/** @brief Port Analog input Mode */
#define PORT_ANALOG_INPUT_MODE          ((Port_PinModeType)16)
/** @brief Port Output Only Mode */
#define PORT_ONLY_OUTPUT_MODE           ((Port_PinModeType)17)

/** @brief Port Input 1 Mode*/
#define PORT_INPUT1_MODE                ((Port_PinModeType)18)
/** @brief Port Input 2 Mode*/
#define PORT_INPUT2_MODE                ((Port_PinModeType)19)
/** @brief Port Input 3 Mode*/
#define PORT_INPUT3_MODE                ((Port_PinModeType)20)
/** @brief Port Input 4 Mode*/
#define PORT_INPUT4_MODE                ((Port_PinModeType)21)
/** @brief Port Input 5 Mode*/
#define PORT_INPUT5_MODE                ((Port_PinModeType)22)
/** @brief Port Input 6 Mode*/
#define PORT_INPUT6_MODE                ((Port_PinModeType)23)
/** @brief Port Input 7 Mode*/
#define PORT_INPUT7_MODE                ((Port_PinModeType)24)
/** @brief Port Input 8 Mode*/
#define PORT_INPUT8_MODE                ((Port_PinModeType)25)
/** @brief Port Input 9 Mode*/
#define PORT_INPUT9_MODE                ((Port_PinModeType)26)
/** @brief Port Input 10 Mode*/
#define PORT_INPUT10_MODE               ((Port_PinModeType)27)
/** @brief Port Input 11 Mode*/
#define PORT_INPUT11_MODE               ((Port_PinModeType)28)
/** @brief Port Input 12 Mode*/
#define PORT_INPUT12_MODE               ((Port_PinModeType)29)
/** @brief Port Input 13 Mode*/
#define PORT_INPUT13_MODE               ((Port_PinModeType)30)
/** @brief Port Input 14 Mode*/
#define PORT_INPUT14_MODE               ((Port_PinModeType)31)

/** @brief Port Input/Output 1 Mode */
#define PORT_INOUT1_MODE                ((Port_PinModeType)32)
/** @brief Port Input/Output 2 Mode */
#define PORT_INOUT2_MODE                ((Port_PinModeType)33)
/** @brief Port Input/Output 3 Mode */
#define PORT_INOUT3_MODE                ((Port_PinModeType)34)
/** @brief Port Input/Output 4 Mode */
#define PORT_INOUT4_MODE                ((Port_PinModeType)35)
/** @brief Port Input/Output 5 Mode */
#define PORT_INOUT5_MODE                ((Port_PinModeType)36)
/** @brief Port Input/Output 6 Mode */
#define PORT_INOUT6_MODE                ((Port_PinModeType)37)
/** @brief Port Input/Output 7 Mode */
#define PORT_INOUT7_MODE                ((Port_PinModeType)38)
/** @brief Port Input/Output 8 Mode */
#define PORT_INOUT8_MODE                ((Port_PinModeType)39)
/** @brief Port Input/Output 9 Mode */
#define PORT_INOUT9_MODE                ((Port_PinModeType)40)
/** @brief Port Input/Output 10 Mode */
#define PORT_INOUT10_MODE                ((Port_PinModeType)41)
/** @brief Port Input/Output 11 Mode */
#define PORT_INOUT11_MODE                ((Port_PinModeType)42)
/** @brief Port Input/Output 12 Mode */
#define PORT_INOUT12_MODE                ((Port_PinModeType)43)
/** @brief Port Input/Output 13 Mode */
#define PORT_INOUT13_MODE                ((Port_PinModeType)44)

/**
* @brief Port Abstraction Modes
*/
    
#define PORT0_GPIO            (PORT_GPIO_MODE)
 #define PORT0_eTPU_A_24_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT0_DSPI_M0_CS0            (PORT_ALT14_FUNC_MODE)
 #define PORT0_eTPU_A_24_IN            (PORT_INPUT1_MODE)
 #define PORT0_IGF_IN8            (PORT_INPUT2_MODE)
 #define PORT0_IGF_IN24            (PORT_INPUT3_MODE)
 #define PORT0_eTPU_A_24_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT1_GPIO            (PORT_GPIO_MODE)
 #define PORT1_eTPU_A_23_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT1_LINFlex_M0_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT1_DSPI_M0_CS1            (PORT_ALT14_FUNC_MODE)
 #define PORT1_SIPI_SIPI_RXN            (PORT_INPUT1_MODE)
 #define PORT1_eTPU_A_23_IN            (PORT_INPUT2_MODE)
 #define PORT1_IGF_IN7            (PORT_INPUT3_MODE)
 #define PORT1_IGF_IN23            (PORT_INPUT4_MODE)
 #define PORT1_DSPI_M0_SIN            (PORT_INPUT5_MODE)
 #define PORT1_DSPI_M0_SIN_LVDS_Neg            (PORT_INPUT6_MODE)
 #define PORT1_eTPU_A_23_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT2_GPIO            (PORT_GPIO_MODE)
 #define PORT2_eTPU_A_22_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT2_DSPI_M0_CS3            (PORT_ALT3_FUNC_MODE)
 #define PORT2_SIPI_SIPI_RXP            (PORT_ONLY_INPUT_MODE)
 #define PORT2_eTPU_A_22_IN            (PORT_INPUT1_MODE)
 #define PORT2_IGF_IN6            (PORT_INPUT2_MODE)
 #define PORT2_IGF_IN22            (PORT_INPUT3_MODE)
 #define PORT2_LINFlex_M0_RX            (PORT_INPUT4_MODE)
 #define PORT2_DSPI_M0_SIN            (PORT_INPUT5_MODE)
 #define PORT2_DSPI_M0_SIN_LVDS_Pos            (PORT_INPUT6_MODE)
 #define PORT2_eTPU_A_22_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT3_GPIO            (PORT_GPIO_MODE)
 #define PORT3_eTPU_A_21_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT3_DSPI_M0_SCLK            (PORT_ALT12_FUNC_MODE)
 #define PORT3_DSPI_M0_CS2            (PORT_ALT14_FUNC_MODE)
 #define PORT3_DSPI_M0_SCLK_LVDS_Neg            (PORT_ALT13_FUNC_MODE)
 #define PORT3_eTPU_A_21_IN            (PORT_INPUT1_MODE)
 #define PORT3_IGF_IN5            (PORT_INPUT2_MODE)
 #define PORT3_IGF_IN21            (PORT_INPUT3_MODE)
 #define PORT3_eTPU_A_21_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT4_GPIO            (PORT_GPIO_MODE)
 #define PORT4_eTPU_A_20_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT4_SIPI_SIPI_CLK_OUT            (PORT_ALT11_FUNC_MODE)
 #define PORT4_DSPI_M0_SCLK            (PORT_ALT14_FUNC_MODE)
 #define PORT4_SIPI_SIPI_CLK_IN            (PORT_ONLY_INPUT_MODE)
 #define PORT4_DSPI_M0_SCLK_LVDS_Pos            (PORT_ALT13_FUNC_MODE)
 #define PORT4_eTPU_A_20_IN            (PORT_INPUT1_MODE)
 #define PORT4_IGF_IN4            (PORT_INPUT2_MODE)
 #define PORT4_IGF_IN20            (PORT_INPUT3_MODE)
 #define PORT4_eTPU_A_20_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT5_GPIO            (PORT_GPIO_MODE)
 #define PORT5_eTPU_A_19_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT5_DSPI_M0_SOUT            (PORT_ALT12_FUNC_MODE)
 #define PORT5_DSPI_M0_CS3            (PORT_ALT14_FUNC_MODE)
 #define PORT5_SIPI_SIPI_TXN            (PORT_ALT11_FUNC_MODE)
 #define PORT5_DSPI_M0_SOUT_LVDS_Neg            (PORT_ALT13_FUNC_MODE)
 #define PORT5_eTPU_A_19_IN            (PORT_INPUT1_MODE)
 #define PORT5_IGF_IN3            (PORT_INPUT2_MODE)
 #define PORT5_IGF_IN19            (PORT_INPUT3_MODE)
 #define PORT5_DSPI_M0_SIN            (PORT_INPUT4_MODE)
 #define PORT5_eTPU_A_19_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT6_GPIO            (PORT_GPIO_MODE)
 #define PORT6_eTPU_A_18_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT6_DSPI_M0_SOUT            (PORT_ALT12_FUNC_MODE)
 #define PORT6_SIPI_SIPI_TXP            (PORT_ALT11_FUNC_MODE)
 #define PORT6_DSPI_M0_SOUT_LVDS_Pos            (PORT_ALT13_FUNC_MODE)
 #define PORT6_eTPU_A_18_IN            (PORT_INPUT1_MODE)
 #define PORT6_IGF_IN2            (PORT_INPUT2_MODE)
 #define PORT6_IGF_IN18            (PORT_INPUT3_MODE)
 #define PORT6_eTPU_A_18_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT7_GPIO            (PORT_GPIO_MODE)
 #define PORT7_eTPU_A_17_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT7_DSPI_M1_SOUT            (PORT_ALT12_FUNC_MODE)
 #define PORT7_DSPI_M1_SOUT_LVDS_Neg            (PORT_ALT13_FUNC_MODE)
 #define PORT7_eTPU_A_17_IN            (PORT_INPUT1_MODE)
 #define PORT7_IGF_IN1            (PORT_INPUT2_MODE)
 #define PORT7_IGF_IN17            (PORT_INPUT3_MODE)
 #define PORT7_eTPU_A_17_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT8_GPIO            (PORT_GPIO_MODE)
 #define PORT8_eTPU_A_16_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT8_DSPI_M1_SOUT            (PORT_ALT12_FUNC_MODE)
 #define PORT8_DSPI_M1_CS3            (PORT_ALT14_FUNC_MODE)
 #define PORT8_DSPI_M1_SOUT_LVDS_Pos            (PORT_ALT13_FUNC_MODE)
 #define PORT8_eTPU_A_16_IN            (PORT_INPUT1_MODE)
 #define PORT8_IGF_IN0            (PORT_INPUT2_MODE)
 #define PORT8_IGF_IN16            (PORT_INPUT3_MODE)
 #define PORT8_DSPI_M1_SIN            (PORT_INPUT4_MODE)
 #define PORT8_eTPU_A_16_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT9_GPIO            (PORT_GPIO_MODE)
 #define PORT9_eTPU_A_15_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT9_DSPI_M1_SCLK            (PORT_ALT12_FUNC_MODE)
 #define PORT9_DSPI_M1_SCLK_LVDS_Neg            (PORT_ALT13_FUNC_MODE)
 #define PORT9_eTPU_A_15_IN            (PORT_INPUT1_MODE)
 #define PORT9_IGF_IN15            (PORT_INPUT2_MODE)
 #define PORT9_IGF_IN31            (PORT_INPUT3_MODE)
 #define PORT9_eTPU_A_15_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT10_GPIO            (PORT_GPIO_MODE)
 #define PORT10_eTPU_A_14_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT10_DSPI_M1_SCLK            (PORT_ALT12_FUNC_MODE)
 #define PORT10_DSPI_M1_CS2            (PORT_ALT14_FUNC_MODE)
 #define PORT10_DSPI_M1_SCLK_LVDS_Pos            (PORT_ALT13_FUNC_MODE)
 #define PORT10_eTPU_A_14_IN            (PORT_INPUT1_MODE)
 #define PORT10_IGF_IN14            (PORT_INPUT2_MODE)
 #define PORT10_IGF_IN30            (PORT_INPUT3_MODE)
 #define PORT10_eTPU_A_14_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT11_GPIO            (PORT_GPIO_MODE)
 #define PORT11_eTPU_A_13_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT11_DSPI_M1_CS3            (PORT_ALT14_FUNC_MODE)
 #define PORT11_eTPU_A_13_IN            (PORT_INPUT1_MODE)
 #define PORT11_IGF_IN13            (PORT_INPUT2_MODE)
 #define PORT11_IGF_IN29            (PORT_INPUT3_MODE)
 #define PORT11_LINFlex_M1_RX            (PORT_INPUT4_MODE)
 #define PORT11_DSPI_M1_SIN            (PORT_INPUT5_MODE)
 #define PORT11_eTPU_A_13_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT12_GPIO            (PORT_GPIO_MODE)
 #define PORT12_eTPU_A_12_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT12_LINFlex_M1_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT12_DSPI_M1_CS1            (PORT_ALT14_FUNC_MODE)
 #define PORT12_eTPU_A_12_IN            (PORT_INPUT1_MODE)
 #define PORT12_IGF_IN12            (PORT_INPUT2_MODE)
 #define PORT12_IGF_IN28            (PORT_INPUT3_MODE)
 #define PORT12_DSPI_M1_SIN            (PORT_INPUT4_MODE)
 #define PORT12_eTPU_A_12_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT13_GPIO            (PORT_GPIO_MODE)
 #define PORT13_eTPU_A_11_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT13_DSPI_M1_CS0            (PORT_ALT14_FUNC_MODE)
 #define PORT13_eTPU_A_11_IN            (PORT_INPUT1_MODE)
 #define PORT13_IGF_IN11            (PORT_INPUT2_MODE)
 #define PORT13_IGF_IN27            (PORT_INPUT3_MODE)
 #define PORT13_eTPU_A_11_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT16_GPIO            (PORT_GPIO_MODE)
 #define PORT16_DCI_TDO            (PORT_ONLY_OUTPUT_MODE)
 #define PORT17_GPIO            (PORT_GPIO_MODE)
 #define PORT17_DCI_TDI            (PORT_ONLY_INPUT_MODE)
 #define PORT32_GPIO            (PORT_GPIO_MODE)
 #define PORT32_eTPU_A_25_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT32_eTPU_B_17_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT32_eMIOS_0_8_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT32_REACM_RCH0_A            (PORT_ALT5_FUNC_MODE)
 #define PORT32_DSPI_3_CS0            (PORT_ALT14_FUNC_MODE)
 #define PORT32_MC_CGL_FEC_REF_CLK            (PORT_ALT15_FUNC_MODE)
 #define PORT32_DSPI_3_SS            (PORT_ONLY_INPUT_MODE)
 #define PORT32_eTPU_A_25_IN            (PORT_INPUT1_MODE)
 #define PORT32_eTPU_B_17_IN            (PORT_INPUT2_MODE)
 #define PORT32_eMIOS_0_8_IN            (PORT_INPUT3_MODE)
 #define PORT32_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT32_IGF_IN1            (PORT_INPUT5_MODE)
 #define PORT32_IGF_IN9            (PORT_INPUT6_MODE)
 #define PORT32_IGF_IN16            (PORT_INPUT7_MODE)
 #define PORT32_IGF_IN17            (PORT_INPUT8_MODE)
 #define PORT32_IGF_IN25            (PORT_INPUT9_MODE)
 #define PORT32_FEC_TXCLK            (PORT_INPUT10_MODE)
 #define PORT32_eTPU_A_25_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT32_eTPU_B_17_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT32_eMIOS_0_8_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT33_GPIO            (PORT_GPIO_MODE)
 #define PORT33_eTPU_A_26_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT33_eTPU_B_18_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT33_eMIOS_0_9_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT33_REACM_RCH0_B            (PORT_ALT5_FUNC_MODE)
 #define PORT33_DSPI_3_CS1            (PORT_ALT14_FUNC_MODE)
 #define PORT33_eTPU_A_26_IN            (PORT_INPUT1_MODE)
 #define PORT33_eTPU_B_18_IN            (PORT_INPUT2_MODE)
 #define PORT33_eMIOS_0_9_IN            (PORT_INPUT3_MODE)
 #define PORT33_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT33_IGF_IN2            (PORT_INPUT5_MODE)
 #define PORT33_IGF_IN10            (PORT_INPUT6_MODE)
 #define PORT33_IGF_IN17            (PORT_INPUT7_MODE)
 #define PORT33_IGF_IN18            (PORT_INPUT8_MODE)
 #define PORT33_IGF_IN26            (PORT_INPUT9_MODE)
 #define PORT33_FEC_TXCLK            (PORT_INPUT10_MODE)
 #define PORT33_eTPU_A_26_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT33_eTPU_B_18_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT33_eMIOS_0_9_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT34_GPIO            (PORT_GPIO_MODE)
 #define PORT34_eTPU_A_27_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT34_eTPU_B_19_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT34_eMIOS_0_10_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT34_REACM_RCH0_C            (PORT_ALT5_FUNC_MODE)
 #define PORT34_FEC_TXEN            (PORT_ALT12_FUNC_MODE)
 #define PORT34_DSPI_3_CS2            (PORT_ALT14_FUNC_MODE)
 #define PORT34_eTPU_A_27_IN            (PORT_INPUT1_MODE)
 #define PORT34_eTPU_B_19_IN            (PORT_INPUT2_MODE)
 #define PORT34_eMIOS_0_10_IN            (PORT_INPUT3_MODE)
 #define PORT34_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT34_IGF_IN3            (PORT_INPUT5_MODE)
 #define PORT34_IGF_IN11            (PORT_INPUT6_MODE)
 #define PORT34_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT34_IGF_IN19            (PORT_INPUT8_MODE)
 #define PORT34_IGF_IN27            (PORT_INPUT9_MODE)
 #define PORT34_eTPU_A_27_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT34_eTPU_B_19_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT34_eMIOS_0_10_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT35_GPIO            (PORT_GPIO_MODE)
 #define PORT35_eTPU_A_28_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT35_eTPU_B_20_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT35_eMIOS_0_11_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT35_REACM_RCH1_A            (PORT_ALT5_FUNC_MODE)
 #define PORT35_FEC_TXD3            (PORT_ALT12_FUNC_MODE)
 #define PORT35_DSPI_3_CS3            (PORT_ALT14_FUNC_MODE)
 #define PORT35_eTPU_A_28_IN            (PORT_INPUT1_MODE)
 #define PORT35_eTPU_B_20_IN            (PORT_INPUT2_MODE)
 #define PORT35_eMIOS_0_11_IN            (PORT_INPUT3_MODE)
 #define PORT35_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT35_IGF_IN4            (PORT_INPUT5_MODE)
 #define PORT35_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT35_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT35_IGF_IN20            (PORT_INPUT8_MODE)
 #define PORT35_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT35_eTPU_A_28_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT35_eTPU_B_20_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT35_eMIOS_0_11_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT36_GPIO            (PORT_GPIO_MODE)
 #define PORT36_eTPU_A_29_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT36_eTPU_B_21_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT36_eMIOS_0_12_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT36_REACM_RCH1_B            (PORT_ALT5_FUNC_MODE)
 #define PORT36_FEC_TXD2            (PORT_ALT12_FUNC_MODE)
 #define PORT36_DSPI_3_CS4            (PORT_ALT14_FUNC_MODE)
 #define PORT36_eTPU_A_29_IN            (PORT_INPUT1_MODE)
 #define PORT36_eTPU_B_21_IN            (PORT_INPUT2_MODE)
 #define PORT36_eMIOS_0_12_IN            (PORT_INPUT3_MODE)
 #define PORT36_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT36_IGF_IN5            (PORT_INPUT5_MODE)
 #define PORT36_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT36_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT36_IGF_IN21            (PORT_INPUT8_MODE)
 #define PORT36_IGF_IN29            (PORT_INPUT9_MODE)
 #define PORT36_eTPU_A_29_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT36_eTPU_B_21_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT36_eMIOS_0_12_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT37_GPIO            (PORT_GPIO_MODE)
 #define PORT37_eTPU_A_30_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT37_eTPU_B_22_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT37_eMIOS_0_13_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT37_REACM_RCH1_C            (PORT_ALT5_FUNC_MODE)
 #define PORT37_FEC_TXD1            (PORT_ALT12_FUNC_MODE)
 #define PORT37_DSPI_3_CS5            (PORT_ALT14_FUNC_MODE)
 #define PORT37_FEC_COL            (PORT_ONLY_INPUT_MODE)
 #define PORT37_eTPU_A_30_IN            (PORT_INPUT1_MODE)
 #define PORT37_eTPU_B_22_IN            (PORT_INPUT2_MODE)
 #define PORT37_eMIOS_0_13_IN            (PORT_INPUT3_MODE)
 #define PORT37_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT37_IGF_IN6            (PORT_INPUT5_MODE)
 #define PORT37_IGF_IN14            (PORT_INPUT6_MODE)
 #define PORT37_IGF_IN21            (PORT_INPUT7_MODE)
 #define PORT37_IGF_IN22            (PORT_INPUT8_MODE)
 #define PORT37_IGF_IN30            (PORT_INPUT9_MODE)
 #define PORT37_eTPU_A_30_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT37_eTPU_B_22_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT37_eMIOS_0_13_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT38_GPIO            (PORT_GPIO_MODE)
 #define PORT38_eTPU_A_31_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT38_eTPU_B_23_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT38_eMIOS_0_14_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT38_REACM_RCH2_A            (PORT_ALT5_FUNC_MODE)
 #define PORT38_LINFlex_M1_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT38_FEC_TXD0            (PORT_ALT12_FUNC_MODE)
 #define PORT38_eTPU_A_31_IN            (PORT_INPUT1_MODE)
 #define PORT38_eTPU_B_23_IN            (PORT_INPUT2_MODE)
 #define PORT38_eMIOS_0_14_IN            (PORT_INPUT3_MODE)
 #define PORT38_IGF_IN6            (PORT_INPUT4_MODE)
 #define PORT38_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT38_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT38_IGF_IN22            (PORT_INPUT7_MODE)
 #define PORT38_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT38_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT38_FlexCAN_2_RX            (PORT_INPUT10_MODE)
 #define PORT38_eTPU_A_31_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT38_eTPU_B_23_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT38_eMIOS_0_14_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT39_GPIO            (PORT_GPIO_MODE)
 #define PORT39_eTPU_A_0_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT39_eTPU_B_24_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT39_eMIOS_0_15_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT39_REACM_RCH2_B            (PORT_ALT5_FUNC_MODE)
 #define PORT39_FlexCAN_2_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT39_FEC_RXD0            (PORT_ONLY_INPUT_MODE)
 #define PORT39_eTPU_A_0_IN            (PORT_INPUT1_MODE)
 #define PORT39_eTPU_B_24_IN            (PORT_INPUT2_MODE)
 #define PORT39_eTPU_A_TCRCLK_A            (PORT_INPUT3_MODE)
 #define PORT39_eMIOS_0_15_IN            (PORT_INPUT4_MODE)
 #define PORT39_IGF_IN0            (PORT_INPUT5_MODE)
 #define PORT39_IGF_IN7            (PORT_INPUT6_MODE)
 #define PORT39_IGF_IN8            (PORT_INPUT7_MODE)
 #define PORT39_IGF_IN16            (PORT_INPUT8_MODE)
 #define PORT39_IGF_IN23            (PORT_INPUT9_MODE)
 #define PORT39_IGF_IN24            (PORT_INPUT10_MODE)
 #define PORT39_LINFlex_M1_RX            (PORT_INPUT11_MODE)
 #define PORT39_eTPU_A_0_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT39_eTPU_B_24_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT39_eMIOS_0_15_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT40_GPIO            (PORT_GPIO_MODE)
 #define PORT40_eTPU_A_1_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT40_eTPU_B_25_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT40_eMIOS_0_16_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT40_REACM_RCH2_C            (PORT_ALT5_FUNC_MODE)
 #define PORT40_LINFlex_M0_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT40_FEC_RXD1            (PORT_ONLY_INPUT_MODE)
 #define PORT40_eTPU_A_1_IN            (PORT_INPUT1_MODE)
 #define PORT40_eTPU_B_25_IN            (PORT_INPUT2_MODE)
 #define PORT40_eTPU_A_TCRCLK_A            (PORT_INPUT3_MODE)
 #define PORT40_eMIOS_0_16_IN            (PORT_INPUT4_MODE)
 #define PORT40_IGF_IN1            (PORT_INPUT5_MODE)
 #define PORT40_IGF_IN8            (PORT_INPUT6_MODE)
 #define PORT40_IGF_IN9            (PORT_INPUT7_MODE)
 #define PORT40_IGF_IN17            (PORT_INPUT8_MODE)
 #define PORT40_IGF_IN24            (PORT_INPUT9_MODE)
 #define PORT40_IGF_IN25            (PORT_INPUT10_MODE)
 #define PORT40_eTPU_A_1_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT40_eTPU_B_25_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT40_eMIOS_0_16_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT41_GPIO            (PORT_GPIO_MODE)
 #define PORT41_eTPU_A_2_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT41_eTPU_B_26_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT41_eMIOS_0_17_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT41_REACM_RCH3_A            (PORT_ALT5_FUNC_MODE)
 #define PORT41_FEC_RXD2            (PORT_ONLY_INPUT_MODE)
 #define PORT41_eTPU_A_2_IN            (PORT_INPUT1_MODE)
 #define PORT41_eTPU_B_26_IN            (PORT_INPUT2_MODE)
 #define PORT41_eMIOS_0_17_IN            (PORT_INPUT3_MODE)
 #define PORT41_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT41_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT41_IGF_IN10            (PORT_INPUT6_MODE)
 #define PORT41_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT41_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT41_IGF_IN26            (PORT_INPUT9_MODE)
 #define PORT41_LINFlex_M0_RX            (PORT_INPUT10_MODE)
 #define PORT41_DSPI_3_SIN            (PORT_INPUT11_MODE)
 #define PORT41_eTPU_A_2_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT41_eTPU_B_26_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT41_eMIOS_0_17_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT42_GPIO            (PORT_GPIO_MODE)
 #define PORT42_eTPU_A_3_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT42_eTPU_B_27_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT42_eMIOS_0_18_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT42_REACM_RCH3_B            (PORT_ALT5_FUNC_MODE)
 #define PORT42_DSPI_3_SOUT            (PORT_ALT13_FUNC_MODE)
 #define PORT42_FEC_CRS_DV            (PORT_ONLY_INPUT_MODE)
 #define PORT42_FEC_RXD3            (PORT_ONLY_INPUT_MODE)
 #define PORT42_eTPU_A_3_IN            (PORT_INPUT1_MODE)
 #define PORT42_eTPU_B_27_IN            (PORT_INPUT2_MODE)
 #define PORT42_eMIOS_0_18_IN            (PORT_INPUT3_MODE)
 #define PORT42_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT42_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT42_IGF_IN11            (PORT_INPUT6_MODE)
 #define PORT42_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT42_IGF_IN26            (PORT_INPUT8_MODE)
 #define PORT42_IGF_IN27            (PORT_INPUT9_MODE)
 #define PORT42_eTPU_A_3_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT42_eTPU_B_27_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT42_eMIOS_0_18_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT43_GPIO            (PORT_GPIO_MODE)
 #define PORT43_eTPU_A_4_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT43_eTPU_B_28_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT43_eMIOS_0_19_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT43_REACM_RCH3_C            (PORT_ALT5_FUNC_MODE)
 #define PORT43_FEC_RXER            (PORT_ONLY_INPUT_MODE)
 #define PORT43_eTPU_A_4_IN            (PORT_INPUT1_MODE)
 #define PORT43_eTPU_B_28_IN            (PORT_INPUT2_MODE)
 #define PORT43_eMIOS_0_19_IN            (PORT_INPUT3_MODE)
 #define PORT43_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT43_IGF_IN11            (PORT_INPUT5_MODE)
 #define PORT43_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT43_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT43_IGF_IN27            (PORT_INPUT8_MODE)
 #define PORT43_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT43_DSPI_3_SIN            (PORT_INPUT10_MODE)
 #define PORT43_eTPU_A_4_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT43_eTPU_B_28_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT43_eMIOS_0_19_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT44_GPIO            (PORT_GPIO_MODE)
 #define PORT44_eTPU_A_5_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT44_eTPU_B_29_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT44_eMIOS_0_20_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT44_REACM_RCH4_B            (PORT_ALT5_FUNC_MODE)
 #define PORT44_DSPI_3_SCLK            (PORT_ALT13_FUNC_MODE)
 #define PORT44_DSPI_3_SCLK_IN            (PORT_ONLY_INPUT_MODE)
 #define PORT44_FEC_RXCLK            (PORT_ONLY_INPUT_MODE)
 #define PORT44_eTPU_A_5_IN            (PORT_INPUT1_MODE)
 #define PORT44_eTPU_B_29_IN            (PORT_INPUT2_MODE)
 #define PORT44_eMIOS_0_20_IN            (PORT_INPUT3_MODE)
 #define PORT44_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT44_IGF_IN12            (PORT_INPUT5_MODE)
 #define PORT44_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT44_IGF_IN21            (PORT_INPUT7_MODE)
 #define PORT44_IGF_IN28            (PORT_INPUT8_MODE)
 #define PORT44_IGF_IN29            (PORT_INPUT9_MODE)
 #define PORT44_eTPU_A_5_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT44_eTPU_B_29_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT44_eMIOS_0_20_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT45_GPIO            (PORT_GPIO_MODE)
 #define PORT45_eTPU_A_6_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT45_eTPU_B_30_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT45_eMIOS_0_21_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT45_REACM_RCH4_C            (PORT_ALT5_FUNC_MODE)
 #define PORT45_FEC_RXDV            (PORT_ONLY_INPUT_MODE)
 #define PORT45_eTPU_A_6_IN            (PORT_INPUT1_MODE)
 #define PORT45_eTPU_B_30_IN            (PORT_INPUT2_MODE)
 #define PORT45_eMIOS_0_21_IN            (PORT_INPUT3_MODE)
 #define PORT45_IGF_IN6            (PORT_INPUT4_MODE)
 #define PORT45_IGF_IN13            (PORT_INPUT5_MODE)
 #define PORT45_IGF_IN14            (PORT_INPUT6_MODE)
 #define PORT45_IGF_IN22            (PORT_INPUT7_MODE)
 #define PORT45_IGF_IN29            (PORT_INPUT8_MODE)
 #define PORT45_IGF_IN30            (PORT_INPUT9_MODE)
 #define PORT45_eTPU_A_6_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT45_eTPU_B_30_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT45_eMIOS_0_21_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT48_GPIO            (PORT_GPIO_MODE)
 #define PORT48_eTPU_A_8_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT48_eTPU_B_0_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT48_eMIOS_1_8_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT48_REACM_RCH0_A            (PORT_ALT5_FUNC_MODE)
 #define PORT48_eTPU_A_8_IN            (PORT_INPUT1_MODE)
 #define PORT48_eTPU_B_0_IN            (PORT_INPUT2_MODE)
 #define PORT48_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT48_eMIOS_1_8_IN            (PORT_INPUT4_MODE)
 #define PORT48_IGF_IN0            (PORT_INPUT5_MODE)
 #define PORT48_IGF_IN8            (PORT_INPUT6_MODE)
 #define PORT48_IGF_IN16            (PORT_INPUT7_MODE)
 #define PORT48_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT48_SIUL2_IRQ0            (PORT_INPUT9_MODE)
 #define PORT48_FlexCAN_1_RX            (PORT_INPUT10_MODE)
 #define PORT48_LINFlex_1_RX            (PORT_INPUT11_MODE)
 #define PORT48_eTPU_A_8_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT48_eTPU_B_0_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT48_eMIOS_1_8_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT49_GPIO            (PORT_GPIO_MODE)
 #define PORT49_eTPU_A_9_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT49_eTPU_B_1_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT49_eMIOS_1_9_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT49_REACM_RCH4_A            (PORT_ALT5_FUNC_MODE)
 #define PORT49_FlexCAN_1_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT49_LINFlex_1_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT49_BCTU_INJ_TRIG28            (PORT_ONLY_INPUT_MODE)
 #define PORT49_eTPU_A_9_IN            (PORT_INPUT1_MODE)
 #define PORT49_eTPU_B_1_IN            (PORT_INPUT2_MODE)
 #define PORT49_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT49_eMIOS_1_9_IN            (PORT_INPUT4_MODE)
 #define PORT49_IGF_IN1            (PORT_INPUT5_MODE)
 #define PORT49_IGF_IN9            (PORT_INPUT6_MODE)
 #define PORT49_IGF_IN17            (PORT_INPUT7_MODE)
 #define PORT49_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT49_SIUL2_IRQ1            (PORT_INPUT9_MODE)
 #define PORT49_eTPU_A_9_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT49_eTPU_B_1_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT49_eMIOS_1_9_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT50_GPIO            (PORT_GPIO_MODE)
 #define PORT50_eTPU_A_10_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT50_eTPU_B_2_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT50_eMIOS_1_10_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT50_REACM_RCH7_A            (PORT_ALT5_FUNC_MODE)
 #define PORT50_eTPU_A_10_IN            (PORT_INPUT1_MODE)
 #define PORT50_eTPU_B_2_IN            (PORT_INPUT2_MODE)
 #define PORT50_eMIOS_1_10_IN            (PORT_INPUT3_MODE)
 #define PORT50_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT50_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT50_IGF_IN18            (PORT_INPUT6_MODE)
 #define PORT50_IGF_IN26            (PORT_INPUT7_MODE)
 #define PORT50_SIUL2_IRQ2            (PORT_INPUT8_MODE)
 #define PORT50_LINFlex_3_RX            (PORT_INPUT9_MODE)
 #define PORT50_eTPU_A_10_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT50_eTPU_B_2_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT50_eMIOS_1_10_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT51_GPIO            (PORT_GPIO_MODE)
 #define PORT51_eTPU_A_11_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT51_eTPU_B_3_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT51_eMIOS_1_11_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT51_REACM_RCH6_A            (PORT_ALT5_FUNC_MODE)
 #define PORT51_LINFlex_3_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT51_eTPU_A_11_IN            (PORT_INPUT1_MODE)
 #define PORT51_eTPU_B_3_IN            (PORT_INPUT2_MODE)
 #define PORT51_eMIOS_1_11_IN            (PORT_INPUT3_MODE)
 #define PORT51_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT51_IGF_IN11            (PORT_INPUT5_MODE)
 #define PORT51_IGF_IN19            (PORT_INPUT6_MODE)
 #define PORT51_IGF_IN27            (PORT_INPUT7_MODE)
 #define PORT51_SIUL2_IRQ6            (PORT_INPUT8_MODE)
 #define PORT51_SAR_0_NRML_TRIG            (PORT_INPUT9_MODE)
 #define PORT51_SAR_1_NRML_TRIG            (PORT_INPUT10_MODE)
 #define PORT51_SAR_2_NRML_TRIG            (PORT_INPUT11_MODE)
 #define PORT51_SAR_3_NRML_TRIG            (PORT_INPUT12_MODE)
 #define PORT51_eTPU_A_11_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT51_eTPU_B_3_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT51_eMIOS_1_11_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT52_GPIO            (PORT_GPIO_MODE)
 #define PORT52_eTPU_A_12_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT52_eTPU_B_4_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT52_eMIOS_1_12_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT52_REACM_RCH1_A            (PORT_ALT5_FUNC_MODE)
 #define PORT52_DSPI_4_CS5            (PORT_ALT14_FUNC_MODE)
 #define PORT52_eTPU_A_12_IN            (PORT_INPUT1_MODE)
 #define PORT52_eTPU_B_4_IN            (PORT_INPUT2_MODE)
 #define PORT52_eMIOS_1_12_IN            (PORT_INPUT3_MODE)
 #define PORT52_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT52_IGF_IN12            (PORT_INPUT5_MODE)
 #define PORT52_IGF_IN20            (PORT_INPUT6_MODE)
 #define PORT52_IGF_IN28            (PORT_INPUT7_MODE)
 #define PORT52_SIUL2_IRQ7            (PORT_INPUT8_MODE)
 #define PORT52_SAR_0_NRML_TRIG            (PORT_INPUT9_MODE)
 #define PORT52_SAR_1_NRML_TRIG            (PORT_INPUT10_MODE)
 #define PORT52_SAR_2_NRML_TRIG            (PORT_INPUT11_MODE)
 #define PORT52_SAR_3_NRML_TRIG            (PORT_INPUT12_MODE)
 #define PORT52_eTPU_A_12_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT52_eTPU_B_4_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT52_eMIOS_1_12_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT53_GPIO            (PORT_GPIO_MODE)
 #define PORT53_eTPU_A_13_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT53_eTPU_B_5_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT53_eMIOS_1_13_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT53_REACM_RCH8_A            (PORT_ALT5_FUNC_MODE)
 #define PORT53_DSPI_4_CS4            (PORT_ALT14_FUNC_MODE)
 #define PORT53_eTPU_A_13_IN            (PORT_INPUT1_MODE)
 #define PORT53_eTPU_B_5_IN            (PORT_INPUT2_MODE)
 #define PORT53_eMIOS_1_13_IN            (PORT_INPUT3_MODE)
 #define PORT53_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT53_IGF_IN13            (PORT_INPUT5_MODE)
 #define PORT53_IGF_IN21            (PORT_INPUT6_MODE)
 #define PORT53_IGF_IN29            (PORT_INPUT7_MODE)
 #define PORT53_eTPU_A_13_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT53_eTPU_B_5_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT53_eMIOS_1_13_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT54_GPIO            (PORT_GPIO_MODE)
 #define PORT54_eTPU_A_14_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT54_eTPU_B_6_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT54_eMIOS_1_14_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT54_REACM_RCH9_A            (PORT_ALT5_FUNC_MODE)
 #define PORT54_DSPI_4_CS3            (PORT_ALT14_FUNC_MODE)
 #define PORT54_eTPU_A_14_IN            (PORT_INPUT1_MODE)
 #define PORT54_eTPU_B_6_IN            (PORT_INPUT2_MODE)
 #define PORT54_eMIOS_1_14_IN            (PORT_INPUT3_MODE)
 #define PORT54_IGF_IN6            (PORT_INPUT4_MODE)
 #define PORT54_IGF_IN14            (PORT_INPUT5_MODE)
 #define PORT54_IGF_IN22            (PORT_INPUT6_MODE)
 #define PORT54_IGF_IN30            (PORT_INPUT7_MODE)
 #define PORT54_eTPU_A_14_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT54_eTPU_B_6_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT54_eMIOS_1_14_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT55_GPIO            (PORT_GPIO_MODE)
 #define PORT55_eTPU_A_15_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT55_eTPU_B_7_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT55_eMIOS_1_15_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT55_REACM_RCH2_A            (PORT_ALT5_FUNC_MODE)
 #define PORT55_eTPU_A_15_IN            (PORT_INPUT1_MODE)
 #define PORT55_eTPU_B_7_IN            (PORT_INPUT2_MODE)
 #define PORT55_eMIOS_1_15_IN            (PORT_INPUT3_MODE)
 #define PORT55_IGF_IN7            (PORT_INPUT4_MODE)
 #define PORT55_IGF_IN15            (PORT_INPUT5_MODE)
 #define PORT55_IGF_IN23            (PORT_INPUT6_MODE)
 #define PORT55_IGF_IN31            (PORT_INPUT7_MODE)
 #define PORT55_FlexCAN_3_RX            (PORT_INPUT8_MODE)
 #define PORT55_LINFlex_2_RX            (PORT_INPUT9_MODE)
 #define PORT55_eTPU_A_15_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT55_eTPU_B_7_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT55_eMIOS_1_15_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT56_GPIO            (PORT_GPIO_MODE)
 #define PORT56_eTPU_A_16_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT56_eTPU_B_8_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT56_eMIOS_1_16_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT56_REACM_RCH3_A            (PORT_ALT5_FUNC_MODE)
 #define PORT56_FlexCAN_3_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT56_LINFlex_2_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT56_FEC_MDC            (PORT_ALT12_FUNC_MODE)
 #define PORT56_eTPU_A_16_IN            (PORT_INPUT1_MODE)
 #define PORT56_eTPU_B_8_IN            (PORT_INPUT2_MODE)
 #define PORT56_eMIOS_1_16_IN            (PORT_INPUT3_MODE)
 #define PORT56_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT56_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT56_IGF_IN16            (PORT_INPUT6_MODE)
 #define PORT56_IGF_IN24            (PORT_INPUT7_MODE)
 #define PORT56_eTPU_A_16_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT56_eTPU_B_8_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT56_eMIOS_1_16_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT57_GPIO            (PORT_GPIO_MODE)
 #define PORT57_eTPU_A_17_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT57_eTPU_B_9_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT57_eMIOS_1_17_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT57_DSPI_4_CS2            (PORT_ALT14_FUNC_MODE)
 #define PORT57_eTPU_A_17_IN            (PORT_INPUT1_MODE)
 #define PORT57_eTPU_B_9_IN            (PORT_INPUT2_MODE)
 #define PORT57_eMIOS_1_17_IN            (PORT_INPUT3_MODE)
 #define PORT57_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT57_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT57_IGF_IN17            (PORT_INPUT6_MODE)
 #define PORT57_IGF_IN25            (PORT_INPUT7_MODE)
 #define PORT57_eTPU_A_17_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT57_eTPU_B_9_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT57_eMIOS_1_17_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT58_GPIO            (PORT_GPIO_MODE)
 #define PORT58_eTPU_A_18_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT58_eTPU_B_10_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT58_eMIOS_1_18_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT58_REACM_RCH5_A            (PORT_ALT5_FUNC_MODE)
 #define PORT58_DSPI_4_CS1            (PORT_ALT14_FUNC_MODE)
 #define PORT58_BCTU_INJ_TRIG29            (PORT_ONLY_INPUT_MODE)
 #define PORT58_eTPU_A_18_IN            (PORT_INPUT1_MODE)
 #define PORT58_eTPU_B_10_IN            (PORT_INPUT2_MODE)
 #define PORT58_eMIOS_1_18_IN            (PORT_INPUT3_MODE)
 #define PORT58_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT58_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT58_IGF_IN18            (PORT_INPUT6_MODE)
 #define PORT58_IGF_IN26            (PORT_INPUT7_MODE)
 #define PORT58_SIUL2_IRQ10            (PORT_INPUT8_MODE)
 #define PORT58_eTPU_A_18_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT58_eTPU_B_10_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT58_eMIOS_1_18_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT59_GPIO            (PORT_GPIO_MODE)
 #define PORT59_eTPU_A_19_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT59_eTPU_B_11_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT59_eMIOS_1_19_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT59_DSPI_4_CS0            (PORT_ALT14_FUNC_MODE)
 #define PORT59_DSPI_4_SS            (PORT_ONLY_INPUT_MODE)
 #define PORT59_eTPU_A_19_IN            (PORT_INPUT1_MODE)
 #define PORT59_eTPU_B_11_IN            (PORT_INPUT2_MODE)
 #define PORT59_eMIOS_1_19_IN            (PORT_INPUT3_MODE)
 #define PORT59_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT59_IGF_IN11            (PORT_INPUT5_MODE)
 #define PORT59_IGF_IN19            (PORT_INPUT6_MODE)
 #define PORT59_IGF_IN27            (PORT_INPUT7_MODE)
 #define PORT59_eTPU_A_19_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT59_eTPU_B_11_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT59_eMIOS_1_19_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT60_GPIO            (PORT_GPIO_MODE)
 #define PORT60_eTPU_A_20_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT60_eTPU_B_12_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT60_eMIOS_1_20_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT60_DSPI_4_SOUT            (PORT_ALT13_FUNC_MODE)
 #define PORT60_eTPU_A_20_IN            (PORT_INPUT1_MODE)
 #define PORT60_eTPU_B_12_IN            (PORT_INPUT2_MODE)
 #define PORT60_eMIOS_1_20_IN            (PORT_INPUT3_MODE)
 #define PORT60_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT60_IGF_IN12            (PORT_INPUT5_MODE)
 #define PORT60_IGF_IN20            (PORT_INPUT6_MODE)
 #define PORT60_IGF_IN28            (PORT_INPUT7_MODE)
 #define PORT60_eTPU_A_20_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT60_eTPU_B_12_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT60_eMIOS_1_20_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT61_GPIO            (PORT_GPIO_MODE)
 #define PORT61_eTPU_A_21_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT61_eTPU_B_13_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT61_eMIOS_1_21_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT61_REACM_RCH5_B            (PORT_ALT5_FUNC_MODE)
 #define PORT61_FEC_MDIO            (PORT_ALT12_FUNC_MODE)
 #define PORT61_FEC_MDIO_IN            (PORT_ONLY_INPUT_MODE)
 #define PORT61_eTPU_A_21_IN            (PORT_INPUT1_MODE)
 #define PORT61_eTPU_B_13_IN            (PORT_INPUT2_MODE)
 #define PORT61_eMIOS_1_21_IN            (PORT_INPUT3_MODE)
 #define PORT61_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT61_IGF_IN13            (PORT_INPUT5_MODE)
 #define PORT61_IGF_IN21            (PORT_INPUT6_MODE)
 #define PORT61_IGF_IN29            (PORT_INPUT7_MODE)
 #define PORT61_SIUL2_IRQ8            (PORT_INPUT8_MODE)
 #define PORT61_FlexCAN_0_RX            (PORT_INPUT9_MODE)
 #define PORT61_LINFlex_0_RX            (PORT_INPUT10_MODE)
 #define PORT61_SAR_0_NRML_TRIG            (PORT_INPUT11_MODE)
 #define PORT61_SAR_1_NRML_TRIG            (PORT_INPUT12_MODE)
 #define PORT61_SAR_2_NRML_TRIG            (PORT_INPUT13_MODE)
 #define PORT61_SAR_3_NRML_TRIG            (PORT_INPUT14_MODE)
 #define PORT61_eTPU_A_21_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT61_eTPU_B_13_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT61_eMIOS_1_21_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT62_GPIO            (PORT_GPIO_MODE)
 #define PORT62_eTPU_A_22_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT62_eTPU_B_14_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT62_eMIOS_1_22_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT62_REACM_RCH5_C            (PORT_ALT5_FUNC_MODE)
 #define PORT62_CGM_CLKOUT            (PORT_ALT7_FUNC_MODE)
 #define PORT62_FlexCAN_0_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT62_LINFlex_0_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT62_eTPU_A_22_IN            (PORT_INPUT1_MODE)
 #define PORT62_eTPU_B_14_IN            (PORT_INPUT2_MODE)
 #define PORT62_eMIOS_1_22_IN            (PORT_INPUT3_MODE)
 #define PORT62_IGF_IN6            (PORT_INPUT4_MODE)
 #define PORT62_IGF_IN14            (PORT_INPUT5_MODE)
 #define PORT62_IGF_IN22            (PORT_INPUT6_MODE)
 #define PORT62_IGF_IN30            (PORT_INPUT7_MODE)
 #define PORT62_SIUL2_IRQ9            (PORT_INPUT8_MODE)
 #define PORT62_SAR_0_NRML_TRIG            (PORT_INPUT9_MODE)
 #define PORT62_SAR_1_NRML_TRIG            (PORT_INPUT10_MODE)
 #define PORT62_SAR_2_NRML_TRIG            (PORT_INPUT11_MODE)
 #define PORT62_SAR_3_NRML_TRIG            (PORT_INPUT12_MODE)
 #define PORT62_eTPU_A_22_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT62_eTPU_B_14_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT62_eMIOS_1_22_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT63_GPIO            (PORT_GPIO_MODE)
 #define PORT63_eTPU_A_23_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT63_eTPU_B_15_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT63_eMIOS_1_23_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT63_eTPU_A_23_IN            (PORT_INPUT1_MODE)
 #define PORT63_eTPU_B_15_IN            (PORT_INPUT2_MODE)
 #define PORT63_eMIOS_1_23_IN            (PORT_INPUT3_MODE)
 #define PORT63_IGF_IN7            (PORT_INPUT4_MODE)
 #define PORT63_IGF_IN15            (PORT_INPUT5_MODE)
 #define PORT63_IGF_IN23            (PORT_INPUT6_MODE)
 #define PORT63_IGF_IN31            (PORT_INPUT7_MODE)
 #define PORT63_DSPI_4_SIN            (PORT_INPUT8_MODE)
 #define PORT63_eTPU_A_23_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT63_eTPU_B_15_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT63_eMIOS_1_23_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT64_GPIO            (PORT_GPIO_MODE)
 #define PORT64_eTPU_A_24_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT64_eTPU_B_16_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT64_eMIOS_0_8_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT64_DSPI_4_SCLK_OUT            (PORT_ALT13_FUNC_MODE)
 #define PORT64_eTPU_A_24_IN            (PORT_INPUT1_MODE)
 #define PORT64_eTPU_B_16_IN            (PORT_INPUT2_MODE)
 #define PORT64_eMIOS_0_8_IN            (PORT_INPUT3_MODE)
 #define PORT64_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT64_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT64_IGF_IN16            (PORT_INPUT6_MODE)
 #define PORT64_IGF_IN24            (PORT_INPUT7_MODE)
 #define PORT64_DSPI_4_SCLK_IN            (PORT_INPUT8_MODE)
 #define PORT64_eTPU_A_24_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT64_eTPU_B_16_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT64_eMIOS_0_8_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT64_DSPI_4_SCLK_IN_OUT            (PORT_INOUT13_MODE)
 #define PORT80_GPIO            (PORT_GPIO_MODE)
 #define PORT80_eTPU_B_0_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT80_eTPU_B_16_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT80_eMIOS_1_16_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT80_REACM_RCH9_B            (PORT_ALT5_FUNC_MODE)
 #define PORT80_FlexCAN_2_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT80_LINFlex_2_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT80_SAR_3_EXT_ADDR0_3            (PORT_ALT6_FUNC_MODE)
 #define PORT80_eTPU_B_0_IN            (PORT_INPUT1_MODE)
 #define PORT80_eTPU_B_16_IN            (PORT_INPUT2_MODE)
 #define PORT80_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT80_eMIOS_1_16_IN            (PORT_INPUT4_MODE)
 #define PORT80_IGF_IN0            (PORT_INPUT5_MODE)
 #define PORT80_IGF_IN8            (PORT_INPUT6_MODE)
 #define PORT80_IGF_IN16            (PORT_INPUT7_MODE)
 #define PORT80_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT80_eTPU_B_0_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT80_eTPU_B_16_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT80_eMIOS_1_16_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT81_GPIO            (PORT_GPIO_MODE)
 #define PORT81_eTPU_B_1_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT81_eTPU_B_17_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT81_eMIOS_1_17_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT81_REACM_RCH9_C            (PORT_ALT5_FUNC_MODE)
 #define PORT81_SAR_3_EXT_ADDR1_3            (PORT_ALT6_FUNC_MODE)
 #define PORT81_eTPU_B_1_IN            (PORT_INPUT1_MODE)
 #define PORT81_eTPU_B_17_IN            (PORT_INPUT2_MODE)
 #define PORT81_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT81_eMIOS_1_17_IN            (PORT_INPUT4_MODE)
 #define PORT81_IGF_IN1            (PORT_INPUT5_MODE)
 #define PORT81_IGF_IN9            (PORT_INPUT6_MODE)
 #define PORT81_IGF_IN17            (PORT_INPUT7_MODE)
 #define PORT81_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT81_FlexCAN_2_RX            (PORT_INPUT9_MODE)
 #define PORT81_LINFlex_2_RX            (PORT_INPUT10_MODE)
 #define PORT81_eTPU_B_1_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT81_eTPU_B_17_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT81_eMIOS_1_17_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT82_GPIO            (PORT_GPIO_MODE)
 #define PORT82_eTPU_B_18_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT82_LINFlex_3_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT82_SAR_3_EXT_ADDR2_3            (PORT_ALT6_FUNC_MODE)
 #define PORT82_eTPU_B_18_IN            (PORT_INPUT1_MODE)
 #define PORT82_IGF_IN2            (PORT_INPUT2_MODE)
 #define PORT82_IGF_IN18            (PORT_INPUT3_MODE)
 #define PORT82_eTPU_B_18_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT83_GPIO            (PORT_GPIO_MODE)
 #define PORT83_eTPU_B_19_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT83_eTPU_B_19_IN            (PORT_INPUT1_MODE)
 #define PORT83_IGF_IN3            (PORT_INPUT2_MODE)
 #define PORT83_IGF_IN19            (PORT_INPUT3_MODE)
 #define PORT83_LINFlex_3_RX            (PORT_INPUT4_MODE)
 #define PORT83_eTPU_B_19_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT84_GPIO            (PORT_GPIO_MODE)
 #define PORT84_eTPU_B_20_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT84_eMIOS_1_18_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT84_REACM_RCH5_A            (PORT_ALT5_FUNC_MODE)
 #define PORT84_FlexCAN_0_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT84_LINFlex_1_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT84_eTPU_B_20_IN            (PORT_INPUT1_MODE)
 #define PORT84_eMIOS_1_18_IN            (PORT_INPUT2_MODE)
 #define PORT84_IGF_IN4            (PORT_INPUT3_MODE)
 #define PORT84_IGF_IN10            (PORT_INPUT4_MODE)
 #define PORT84_IGF_IN20            (PORT_INPUT5_MODE)
 #define PORT84_IGF_IN26            (PORT_INPUT6_MODE)
 #define PORT84_eTPU_B_20_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT84_eMIOS_1_18_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT85_GPIO            (PORT_GPIO_MODE)
 #define PORT85_eTPU_B_21_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT85_eMIOS_1_19_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT85_REACM_RCH5_B            (PORT_ALT5_FUNC_MODE)
 #define PORT85_eTPU_B_21_IN            (PORT_INPUT1_MODE)
 #define PORT85_eMIOS_1_19_IN            (PORT_INPUT2_MODE)
 #define PORT85_IGF_IN5            (PORT_INPUT3_MODE)
 #define PORT85_IGF_IN11            (PORT_INPUT4_MODE)
 #define PORT85_IGF_IN21            (PORT_INPUT5_MODE)
 #define PORT85_IGF_IN27            (PORT_INPUT6_MODE)
 #define PORT85_FlexCAN_0_RX            (PORT_INPUT7_MODE)
 #define PORT85_LINFlex_2_RX            (PORT_INPUT8_MODE)
 #define PORT85_eTPU_B_21_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT85_eMIOS_1_19_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT86_GPIO            (PORT_GPIO_MODE)
 #define PORT86_eTPU_B_22_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT86_FlexCAN_1_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT86_eTPU_B_22_IN            (PORT_INPUT1_MODE)
 #define PORT86_IGF_IN6            (PORT_INPUT2_MODE)
 #define PORT86_IGF_IN22            (PORT_INPUT3_MODE)
 #define PORT86_eTPU_B_22_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT87_GPIO            (PORT_GPIO_MODE)
 #define PORT87_eTPU_B_23_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT87_eTPU_B_23_IN            (PORT_INPUT1_MODE)
 #define PORT87_IGF_IN7            (PORT_INPUT2_MODE)
 #define PORT87_IGF_IN23            (PORT_INPUT3_MODE)
 #define PORT87_FlexCAN_1_RX            (PORT_INPUT4_MODE)
 #define PORT87_eTPU_B_23_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT88_GPIO            (PORT_GPIO_MODE)
 #define PORT88_eTPU_B_24_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT88_eMIOS_1_20_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT88_eTPU_B_24_IN            (PORT_INPUT1_MODE)
 #define PORT88_eMIOS_1_20_IN            (PORT_INPUT2_MODE)
 #define PORT88_IGF_IN8            (PORT_INPUT3_MODE)
 #define PORT88_IGF_IN12            (PORT_INPUT4_MODE)
 #define PORT88_IGF_IN24            (PORT_INPUT5_MODE)
 #define PORT88_IGF_IN28            (PORT_INPUT6_MODE)
 #define PORT88_eTPU_B_24_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT88_eMIOS_1_20_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT89_GPIO            (PORT_GPIO_MODE)
 #define PORT89_eTPU_B_23_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT89_eMIOS_1_21_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT89_REACM_RCH5_C            (PORT_ALT5_FUNC_MODE)
 #define PORT89_eTPU_B_23_IN            (PORT_INPUT1_MODE)
 #define PORT89_eMIOS_1_21_IN            (PORT_INPUT2_MODE)
 #define PORT89_IGF_IN7            (PORT_INPUT3_MODE)
 #define PORT89_IGF_IN13            (PORT_INPUT4_MODE)
 #define PORT89_IGF_IN23            (PORT_INPUT5_MODE)
 #define PORT89_IGF_IN29            (PORT_INPUT6_MODE)
 #define PORT89_eTPU_B_23_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT89_eMIOS_1_21_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT90_GPIO            (PORT_GPIO_MODE)
 #define PORT90_eTPU_B_24_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT90_eMIOS_1_22_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT90_FlexCAN_1_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT90_LINFlex_0_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT90_eTPU_B_24_IN            (PORT_INPUT1_MODE)
 #define PORT90_eMIOS_1_22_IN            (PORT_INPUT2_MODE)
 #define PORT90_IGF_IN8            (PORT_INPUT3_MODE)
 #define PORT90_IGF_IN14            (PORT_INPUT4_MODE)
 #define PORT90_IGF_IN24            (PORT_INPUT5_MODE)
 #define PORT90_IGF_IN30            (PORT_INPUT6_MODE)
 #define PORT90_eTPU_B_24_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT90_eMIOS_1_22_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT91_GPIO            (PORT_GPIO_MODE)
 #define PORT91_eTPU_A_5_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT91_eTPU_B_25_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT91_eMIOS_1_23_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT91_REACM_RCH4_A            (PORT_ALT5_FUNC_MODE)
 #define PORT91_eTPU_A_5_IN            (PORT_INPUT1_MODE)
 #define PORT91_eTPU_B_25_IN            (PORT_INPUT2_MODE)
 #define PORT91_eMIOS_1_23_IN            (PORT_INPUT3_MODE)
 #define PORT91_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT91_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT91_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT91_IGF_IN21            (PORT_INPUT7_MODE)
 #define PORT91_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT91_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT91_FlexCAN_0_RX            (PORT_INPUT10_MODE)
 #define PORT91_FlexCAN_1_RX            (PORT_INPUT11_MODE)
 #define PORT91_LINFlex_0_RX            (PORT_INPUT12_MODE)
 #define PORT91_eTPU_A_5_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT91_eTPU_B_25_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT91_eMIOS_1_23_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT92_GPIO            (PORT_GPIO_MODE)
 #define PORT92_eTPU_A_6_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT92_eTPU_B_26_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT92_eMIOS_1_15_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT92_REACM_RCH4_B            (PORT_ALT5_FUNC_MODE)
 #define PORT92_SAR_3_EXT_ADDR2_3            (PORT_ALT6_FUNC_MODE)
 #define PORT92_FlexCAN_0_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT92_LINFlex_2_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT92_eTPU_A_6_IN            (PORT_INPUT1_MODE)
 #define PORT92_eTPU_B_26_IN            (PORT_INPUT2_MODE)
 #define PORT92_eMIOS_1_15_IN            (PORT_INPUT3_MODE)
 #define PORT92_IGF_IN6            (PORT_INPUT4_MODE)
 #define PORT92_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT92_IGF_IN10            (PORT_INPUT6_MODE)
 #define PORT92_IGF_IN22            (PORT_INPUT7_MODE)
 #define PORT92_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT92_IGF_IN26            (PORT_INPUT9_MODE)
 #define PORT92_eTPU_A_6_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT92_eTPU_B_26_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT92_eMIOS_1_15_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT93_GPIO            (PORT_GPIO_MODE)
 #define PORT93_eTPU_A_7_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT93_eTPU_B_27_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT93_eMIOS_1_14_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT93_REACM_RCH4_C            (PORT_ALT5_FUNC_MODE)
 #define PORT93_SAR_3_EXT_ADDR1_3            (PORT_ALT6_FUNC_MODE)
 #define PORT93_eTPU_A_7_IN            (PORT_INPUT1_MODE)
 #define PORT93_eTPU_B_27_IN            (PORT_INPUT2_MODE)
 #define PORT93_eMIOS_1_14_IN            (PORT_INPUT3_MODE)
 #define PORT93_IGF_IN6            (PORT_INPUT4_MODE)
 #define PORT93_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT93_IGF_IN11            (PORT_INPUT6_MODE)
 #define PORT93_IGF_IN22            (PORT_INPUT7_MODE)
 #define PORT93_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT93_IGF_IN27            (PORT_INPUT9_MODE)
 #define PORT93_FlexCAN_0_RX            (PORT_INPUT10_MODE)
 #define PORT93_LINFlex_2_RX            (PORT_INPUT11_MODE)
 #define PORT93_eTPU_A_7_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT93_eTPU_B_27_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT93_eMIOS_1_14_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT97_GPIO            (PORT_GPIO_MODE)
 #define PORT97_eTPU_A_8_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT97_eTPU_B_28_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT97_eMIOS_0_8_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT97_REACM_RCH6_A            (PORT_ALT5_FUNC_MODE)
 #define PORT97_SAR_3_EXT_ADDR0_3            (PORT_ALT7_FUNC_MODE)
 #define PORT97_eTPU_A_8_IN            (PORT_INPUT1_MODE)
 #define PORT97_eTPU_B_28_IN            (PORT_INPUT2_MODE)
 #define PORT97_eMIOS_0_8_IN            (PORT_INPUT3_MODE)
 #define PORT97_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT97_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT97_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT97_IGF_IN16            (PORT_INPUT7_MODE)
 #define PORT97_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT97_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT97_FlexCAN_2_RX            (PORT_INPUT10_MODE)
 #define PORT97_SENT_0_1            (PORT_INPUT11_MODE)
 #define PORT97_LINFlex_0_RX            (PORT_INPUT12_MODE)
 #define PORT97_eTPU_A_8_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT97_eTPU_B_28_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT97_eMIOS_0_8_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT98_GPIO            (PORT_GPIO_MODE)
 #define PORT98_eTPU_A_9_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT98_eTPU_B_29_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT98_eMIOS_0_9_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT98_REACM_RCH6_B            (PORT_ALT5_FUNC_MODE)
 #define PORT98_FlexCAN_2_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT98_LINFlex_0_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT98_eTPU_A_9_IN            (PORT_INPUT1_MODE)
 #define PORT98_eTPU_B_29_IN            (PORT_INPUT2_MODE)
 #define PORT98_eMIOS_0_9_IN            (PORT_INPUT3_MODE)
 #define PORT98_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT98_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT98_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT98_IGF_IN17            (PORT_INPUT7_MODE)
 #define PORT98_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT98_IGF_IN29            (PORT_INPUT9_MODE)
 #define PORT98_SENT_1_1            (PORT_INPUT10_MODE)
 #define PORT98_eTPU_A_9_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT98_eTPU_B_29_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT98_eMIOS_0_9_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT99_GPIO            (PORT_GPIO_MODE)
 #define PORT99_eTPU_B_30_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT99_eMIOS_0_10_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT99_REACM_RCH8_A            (PORT_ALT5_FUNC_MODE)
 #define PORT99_eTPU_B_30_IN            (PORT_INPUT1_MODE)
 #define PORT99_eMIOS_0_10_IN            (PORT_INPUT2_MODE)
 #define PORT99_IGF_IN2            (PORT_INPUT3_MODE)
 #define PORT99_IGF_IN14            (PORT_INPUT4_MODE)
 #define PORT99_IGF_IN18            (PORT_INPUT5_MODE)
 #define PORT99_IGF_IN30            (PORT_INPUT6_MODE)
 #define PORT99_SENT_0_2            (PORT_INPUT7_MODE)
 #define PORT99_eTPU_B_30_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT99_eMIOS_0_10_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT100_GPIO            (PORT_GPIO_MODE)
 #define PORT100_eTPU_A_10_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT100_eTPU_B_31_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT100_eMIOS_0_11_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT100_REACM_RCH8_B            (PORT_ALT5_FUNC_MODE)
 #define PORT100_eTPU_A_10_IN            (PORT_INPUT1_MODE)
 #define PORT100_eTPU_B_31_IN            (PORT_INPUT2_MODE)
 #define PORT100_eMIOS_0_11_IN            (PORT_INPUT3_MODE)
 #define PORT100_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT100_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT100_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT100_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT100_IGF_IN26            (PORT_INPUT8_MODE)
 #define PORT100_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT100_SENT_1_2            (PORT_INPUT10_MODE)
 #define PORT100_eTPU_A_10_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT100_eTPU_B_31_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT100_eMIOS_0_11_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT101_GPIO            (PORT_GPIO_MODE)
 #define PORT101_eTPU_A_11_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT101_eTPU_B_0_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT101_eMIOS_0_12_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT101_REACM_RCH6_C            (PORT_ALT5_FUNC_MODE)
 #define PORT101_eTPU_A_11_IN            (PORT_INPUT1_MODE)
 #define PORT101_eTPU_B_0_IN            (PORT_INPUT2_MODE)
 #define PORT101_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT101_eMIOS_0_12_IN            (PORT_INPUT4_MODE)
 #define PORT101_IGF_IN0            (PORT_INPUT5_MODE)
 #define PORT101_IGF_IN4            (PORT_INPUT6_MODE)
 #define PORT101_IGF_IN11            (PORT_INPUT7_MODE)
 #define PORT101_IGF_IN16            (PORT_INPUT8_MODE)
 #define PORT101_IGF_IN20            (PORT_INPUT9_MODE)
 #define PORT101_IGF_IN27            (PORT_INPUT10_MODE)
 #define PORT101_FlexCAN_1_RX            (PORT_INPUT11_MODE)
 #define PORT101_SENT_0_0            (PORT_INPUT12_MODE)
 #define PORT101_LINFlex_1_RX            (PORT_INPUT13_MODE)
 #define PORT101_eTPU_A_11_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT101_eTPU_B_0_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT101_eMIOS_0_12_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT102_GPIO            (PORT_GPIO_MODE)
 #define PORT102_eTPU_A_13_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT102_eTPU_B_1_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT102_eMIOS_0_13_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT102_REACM_RCH4_A            (PORT_ALT5_FUNC_MODE)
 #define PORT102_FlexCAN_1_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT102_LINFlex_1_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT102_eTPU_A_13_IN            (PORT_INPUT1_MODE)
 #define PORT102_eTPU_B_1_IN            (PORT_INPUT2_MODE)
 #define PORT102_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT102_eMIOS_0_13_IN            (PORT_INPUT4_MODE)
 #define PORT102_IGF_IN1            (PORT_INPUT5_MODE)
 #define PORT102_IGF_IN5            (PORT_INPUT6_MODE)
 #define PORT102_IGF_IN13            (PORT_INPUT7_MODE)
 #define PORT102_IGF_IN17            (PORT_INPUT8_MODE)
 #define PORT102_IGF_IN21            (PORT_INPUT9_MODE)
 #define PORT102_IGF_IN29            (PORT_INPUT10_MODE)
 #define PORT102_SENT_1_0            (PORT_INPUT11_MODE)
 #define PORT102_eTPU_A_13_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT102_eTPU_B_1_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT102_eMIOS_0_13_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT103_GPIO            (PORT_GPIO_MODE)
 #define PORT103_eTPU_A_14_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT103_eTPU_B_2_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT103_eMIOS_0_14_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT103_REACM_RCH8_C            (PORT_ALT5_FUNC_MODE)
 #define PORT103_eTPU_A_14_IN            (PORT_INPUT1_MODE)
 #define PORT103_eTPU_B_2_IN            (PORT_INPUT2_MODE)
 #define PORT103_eMIOS_0_14_IN            (PORT_INPUT3_MODE)
 #define PORT103_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT103_IGF_IN6            (PORT_INPUT5_MODE)
 #define PORT103_IGF_IN14            (PORT_INPUT6_MODE)
 #define PORT103_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT103_IGF_IN22            (PORT_INPUT8_MODE)
 #define PORT103_IGF_IN30            (PORT_INPUT9_MODE)
 #define PORT103_eTPU_A_14_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT103_eTPU_B_2_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT103_eMIOS_0_14_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT105_GPIO            (PORT_GPIO_MODE)
 #define PORT105_eTPU_A_15_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT105_eTPU_B_3_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT105_eMIOS_0_15_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT105_REACM_RCH6_B            (PORT_ALT5_FUNC_MODE)
 #define PORT105_DSPI_1_CS0            (PORT_ALT14_FUNC_MODE)
 #define PORT105_DSPI_1_SS            (PORT_ONLY_INPUT_MODE)
 #define PORT105_eTPU_A_15_IN            (PORT_INPUT1_MODE)
 #define PORT105_eTPU_B_3_IN            (PORT_INPUT2_MODE)
 #define PORT105_eMIOS_0_15_IN            (PORT_INPUT3_MODE)
 #define PORT105_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT105_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT105_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT105_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT105_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT105_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT105_FlexCAN_3_RX            (PORT_INPUT10_MODE)
 #define PORT105_eTPU_A_15_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT105_eTPU_B_3_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT105_eMIOS_0_15_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT106_GPIO            (PORT_GPIO_MODE)
 #define PORT106_eTPU_A_16_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT106_eTPU_B_4_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT106_eMIOS_0_16_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT106_REACM_RCH6_C            (PORT_ALT5_FUNC_MODE)
 #define PORT106_DSPI_1_CS1            (PORT_ALT14_FUNC_MODE)
 #define PORT106_eTPU_A_16_IN            (PORT_INPUT1_MODE)
 #define PORT106_eTPU_B_4_IN            (PORT_INPUT2_MODE)
 #define PORT106_eMIOS_0_16_IN            (PORT_INPUT3_MODE)
 #define PORT106_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT106_IGF_IN4            (PORT_INPUT5_MODE)
 #define PORT106_IGF_IN8            (PORT_INPUT6_MODE)
 #define PORT106_IGF_IN16            (PORT_INPUT7_MODE)
 #define PORT106_IGF_IN20            (PORT_INPUT8_MODE)
 #define PORT106_IGF_IN24            (PORT_INPUT9_MODE)
 #define PORT106_eTPU_A_16_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT106_eTPU_B_4_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT106_eMIOS_0_16_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT107_GPIO            (PORT_GPIO_MODE)
 #define PORT107_eTPU_A_17_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT107_eTPU_B_5_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT107_eMIOS_0_17_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT107_REACM_RCH3_A            (PORT_ALT5_FUNC_MODE)
 #define PORT107_FlexCAN_3_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT107_DSPI_1_SIN            (PORT_ONLY_INPUT_MODE)
 #define PORT107_eTPU_A_17_IN            (PORT_INPUT1_MODE)
 #define PORT107_eTPU_B_5_IN            (PORT_INPUT2_MODE)
 #define PORT107_eMIOS_0_17_IN            (PORT_INPUT3_MODE)
 #define PORT107_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT107_IGF_IN5            (PORT_INPUT5_MODE)
 #define PORT107_IGF_IN9            (PORT_INPUT6_MODE)
 #define PORT107_IGF_IN17            (PORT_INPUT7_MODE)
 #define PORT107_IGF_IN21            (PORT_INPUT8_MODE)
 #define PORT107_IGF_IN25            (PORT_INPUT9_MODE)
 #define PORT107_eTPU_A_17_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT107_eTPU_B_5_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT107_eMIOS_0_17_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT108_GPIO            (PORT_GPIO_MODE)
 #define PORT108_eTPU_A_18_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT108_eTPU_B_6_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT108_eMIOS_0_18_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT108_REACM_RCH3_B            (PORT_ALT5_FUNC_MODE)
 #define PORT108_DSPI_1_SOUT            (PORT_ALT13_FUNC_MODE)
 #define PORT108_eTPU_A_18_IN            (PORT_INPUT1_MODE)
 #define PORT108_eTPU_B_6_IN            (PORT_INPUT2_MODE)
 #define PORT108_eMIOS_0_18_IN            (PORT_INPUT3_MODE)
 #define PORT108_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT108_IGF_IN6            (PORT_INPUT5_MODE)
 #define PORT108_IGF_IN10            (PORT_INPUT6_MODE)
 #define PORT108_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT108_IGF_IN22            (PORT_INPUT8_MODE)
 #define PORT108_IGF_IN26            (PORT_INPUT9_MODE)
 #define PORT108_eTPU_A_18_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT108_eTPU_B_6_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT108_eMIOS_0_18_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT109_GPIO            (PORT_GPIO_MODE)
 #define PORT109_eTPU_A_19_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT109_eTPU_B_7_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT109_eMIOS_0_19_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT109_REACM_RCH3_C            (PORT_ALT5_FUNC_MODE)
 #define PORT109_DSPI_1_SCLK            (PORT_ALT13_FUNC_MODE)
 #define PORT109_DSPI_1_SCLK_IN            (PORT_ONLY_INPUT_MODE)
 #define PORT109_eTPU_A_19_IN            (PORT_INPUT1_MODE)
 #define PORT109_eTPU_B_7_IN            (PORT_INPUT2_MODE)
 #define PORT109_eMIOS_0_19_IN            (PORT_INPUT3_MODE)
 #define PORT109_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT109_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT109_IGF_IN11            (PORT_INPUT6_MODE)
 #define PORT109_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT109_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT109_IGF_IN27            (PORT_INPUT9_MODE)
 #define PORT109_eTPU_A_19_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT109_eTPU_B_7_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT109_eMIOS_0_19_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT110_GPIO            (PORT_GPIO_MODE)
 #define PORT110_eTPU_A_20_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT110_eTPU_B_8_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT110_eMIOS_0_20_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT110_REACM_RCH9_A            (PORT_ALT5_FUNC_MODE)
 #define PORT110_eTPU_A_20_IN            (PORT_INPUT1_MODE)
 #define PORT110_eTPU_B_8_IN            (PORT_INPUT2_MODE)
 #define PORT110_eMIOS_0_20_IN            (PORT_INPUT3_MODE)
 #define PORT110_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT110_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT110_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT110_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT110_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT110_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT110_eTPU_A_20_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT110_eTPU_B_8_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT110_eMIOS_0_20_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT111_GPIO            (PORT_GPIO_MODE)
 #define PORT111_eTPU_A_21_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT111_eTPU_B_9_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT111_eMIOS_0_21_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT111_REACM_RCH9_B            (PORT_ALT5_FUNC_MODE)
 #define PORT111_eTPU_A_21_IN            (PORT_INPUT1_MODE)
 #define PORT111_eTPU_B_9_IN            (PORT_INPUT2_MODE)
 #define PORT111_eMIOS_0_21_IN            (PORT_INPUT3_MODE)
 #define PORT111_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT111_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT111_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT111_IGF_IN21            (PORT_INPUT7_MODE)
 #define PORT111_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT111_IGF_IN29            (PORT_INPUT9_MODE)
 #define PORT111_eTPU_A_21_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT111_eTPU_B_9_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT111_eMIOS_0_21_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT112_GPIO            (PORT_GPIO_MODE)
 #define PORT112_eTPU_A_22_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT112_eTPU_B_10_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT112_eMIOS_1_8_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT112_REACM_RCH4_B            (PORT_ALT5_FUNC_MODE)
 #define PORT112_DSPI_1_CS2            (PORT_ALT14_FUNC_MODE)
 #define PORT112_FCCU_ERROR0            (PORT_ONLY_OUTPUT_MODE)
 #define PORT112_eTPU_A_22_IN            (PORT_INPUT1_MODE)
 #define PORT112_eTPU_B_10_IN            (PORT_INPUT2_MODE)
 #define PORT112_eMIOS_1_8_IN            (PORT_INPUT3_MODE)
 #define PORT112_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT112_IGF_IN6            (PORT_INPUT5_MODE)
 #define PORT112_IGF_IN10            (PORT_INPUT6_MODE)
 #define PORT112_IGF_IN16            (PORT_INPUT7_MODE)
 #define PORT112_IGF_IN22            (PORT_INPUT8_MODE)
 #define PORT112_IGF_IN26            (PORT_INPUT9_MODE)
 #define PORT112_eTPU_A_22_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT112_eTPU_B_10_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT112_eMIOS_1_8_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT113_GPIO            (PORT_GPIO_MODE)
 #define PORT113_eTPU_A_23_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT113_eTPU_B_11_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT113_eMIOS_1_9_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT113_REACM_RCH9_C            (PORT_ALT5_FUNC_MODE)
 #define PORT113_eTPU_A_23_IN            (PORT_INPUT1_MODE)
 #define PORT113_eTPU_B_11_IN            (PORT_INPUT2_MODE)
 #define PORT113_eMIOS_1_9_IN            (PORT_INPUT3_MODE)
 #define PORT113_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT113_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT113_IGF_IN11            (PORT_INPUT6_MODE)
 #define PORT113_IGF_IN17            (PORT_INPUT7_MODE)
 #define PORT113_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT113_IGF_IN27            (PORT_INPUT9_MODE)
 #define PORT113_eTPU_A_23_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT113_eTPU_B_11_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT113_eMIOS_1_9_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT114_GPIO            (PORT_GPIO_MODE)
 #define PORT114_eTPU_A_24_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT114_eTPU_B_12_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT114_eMIOS_1_10_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT114_eTPU_A_24_IN            (PORT_INPUT1_MODE)
 #define PORT114_eTPU_B_12_IN            (PORT_INPUT2_MODE)
 #define PORT114_eMIOS_1_10_IN            (PORT_INPUT3_MODE)
 #define PORT114_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT114_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT114_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT114_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT114_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT114_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT114_eTPU_A_24_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT114_eTPU_B_12_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT114_eMIOS_1_10_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT115_GPIO            (PORT_GPIO_MODE)
 #define PORT115_eTPU_A_25_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT115_eTPU_B_13_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT115_eMIOS_1_11_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT115_REACM_RCH4_C            (PORT_ALT5_FUNC_MODE)
 #define PORT115_DSPI_1_CS3            (PORT_ALT14_FUNC_MODE)
 #define PORT115_FCCU_ERROR1            (PORT_ONLY_OUTPUT_MODE)
 #define PORT115_eTPU_A_25_IN            (PORT_INPUT1_MODE)
 #define PORT115_eTPU_B_13_IN            (PORT_INPUT2_MODE)
 #define PORT115_eMIOS_1_11_IN            (PORT_INPUT3_MODE)
 #define PORT115_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT115_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT115_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT115_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT115_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT115_IGF_IN29            (PORT_INPUT9_MODE)
 #define PORT115_eTPU_A_25_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT115_eTPU_B_13_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT115_eMIOS_1_11_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT116_GPIO            (PORT_GPIO_MODE)
 #define PORT116_eTPU_A_26_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT116_eTPU_B_14_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT116_eMIOS_1_12_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT116_eTPU_A_26_IN            (PORT_INPUT1_MODE)
 #define PORT116_eTPU_B_14_IN            (PORT_INPUT2_MODE)
 #define PORT116_eMIOS_1_12_IN            (PORT_INPUT3_MODE)
 #define PORT116_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT116_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT116_IGF_IN14            (PORT_INPUT6_MODE)
 #define PORT116_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT116_IGF_IN26            (PORT_INPUT8_MODE)
 #define PORT116_IGF_IN30            (PORT_INPUT9_MODE)
 #define PORT116_eTPU_A_26_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT116_eTPU_B_14_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT116_eMIOS_1_12_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT117_GPIO            (PORT_GPIO_MODE)
 #define PORT117_eTPU_A_27_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT117_eTPU_B_15_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT117_eMIOS_1_13_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT117_eTPU_A_27_IN            (PORT_INPUT1_MODE)
 #define PORT117_eTPU_B_15_IN            (PORT_INPUT2_MODE)
 #define PORT117_eMIOS_1_13_IN            (PORT_INPUT3_MODE)
 #define PORT117_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT117_IGF_IN11            (PORT_INPUT5_MODE)
 #define PORT117_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT117_IGF_IN21            (PORT_INPUT7_MODE)
 #define PORT117_IGF_IN27            (PORT_INPUT8_MODE)
 #define PORT117_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT117_eTPU_A_27_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT117_eTPU_B_15_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT117_eMIOS_1_13_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT118_GPIO            (PORT_GPIO_MODE)
 #define PORT118_eTPU_A_28_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT118_eTPU_B_16_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT118_eMIOS_1_14_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT118_eTPU_A_28_IN            (PORT_INPUT1_MODE)
 #define PORT118_eTPU_B_16_IN            (PORT_INPUT2_MODE)
 #define PORT118_eMIOS_1_14_IN            (PORT_INPUT3_MODE)
 #define PORT118_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT118_IGF_IN6            (PORT_INPUT5_MODE)
 #define PORT118_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT118_IGF_IN16            (PORT_INPUT7_MODE)
 #define PORT118_IGF_IN22            (PORT_INPUT8_MODE)
 #define PORT118_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT118_eTPU_A_28_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT118_eTPU_B_16_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT118_eMIOS_1_14_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT119_GPIO            (PORT_GPIO_MODE)
 #define PORT119_eTPU_A_29_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT119_eTPU_B_17_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT119_eMIOS_1_15_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT119_REACM_RCH5_A            (PORT_ALT5_FUNC_MODE)
 #define PORT119_eTPU_A_29_IN            (PORT_INPUT1_MODE)
 #define PORT119_eTPU_B_17_IN            (PORT_INPUT2_MODE)
 #define PORT119_eMIOS_1_15_IN            (PORT_INPUT3_MODE)
 #define PORT119_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT119_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT119_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT119_IGF_IN17            (PORT_INPUT7_MODE)
 #define PORT119_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT119_IGF_IN29            (PORT_INPUT9_MODE)
 #define PORT119_LINFlex_3_RX            (PORT_INPUT10_MODE)
 #define PORT119_eTPU_A_29_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT119_eTPU_B_17_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT119_eMIOS_1_15_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT120_GPIO            (PORT_GPIO_MODE)
 #define PORT120_eTPU_A_30_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT120_eTPU_B_18_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT120_eMIOS_1_16_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT120_LINFlex_3_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT120_eTPU_A_30_IN            (PORT_INPUT1_MODE)
 #define PORT120_eTPU_B_18_IN            (PORT_INPUT2_MODE)
 #define PORT120_eMIOS_1_16_IN            (PORT_INPUT3_MODE)
 #define PORT120_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT120_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT120_IGF_IN14            (PORT_INPUT6_MODE)
 #define PORT120_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT120_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT120_IGF_IN30            (PORT_INPUT9_MODE)
 #define PORT120_eTPU_A_30_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT120_eTPU_B_18_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT120_eMIOS_1_16_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT121_GPIO            (PORT_GPIO_MODE)
 #define PORT121_eTPU_A_31_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT121_eTPU_B_19_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT121_eMIOS_1_17_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT121_eTPU_A_31_IN            (PORT_INPUT1_MODE)
 #define PORT121_eTPU_B_19_IN            (PORT_INPUT2_MODE)
 #define PORT121_eMIOS_1_17_IN            (PORT_INPUT3_MODE)
 #define PORT121_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT121_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT121_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT121_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT121_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT121_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT121_eTPU_A_31_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT121_eTPU_B_19_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT121_eMIOS_1_17_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT122_GPIO            (PORT_GPIO_MODE)
 #define PORT122_eTPU_A_12_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT122_eTPU_B_20_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT122_eMIOS_1_18_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT122_eTPU_A_12_IN            (PORT_INPUT1_MODE)
 #define PORT122_eTPU_B_20_IN            (PORT_INPUT2_MODE)
 #define PORT122_eMIOS_1_18_IN            (PORT_INPUT3_MODE)
 #define PORT122_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT122_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT122_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT122_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT122_IGF_IN26            (PORT_INPUT8_MODE)
 #define PORT122_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT122_eTPU_A_12_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT122_eTPU_B_20_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT122_eMIOS_1_18_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT123_GPIO            (PORT_GPIO_MODE)
 #define PORT123_eTPU_A_0_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT123_eTPU_B_21_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT123_eMIOS_1_19_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT123_REACM_RCH0_A            (PORT_ALT5_FUNC_MODE)
 #define PORT123_eTPU_A_0_IN            (PORT_INPUT1_MODE)
 #define PORT123_eTPU_B_21_IN            (PORT_INPUT2_MODE)
 #define PORT123_eTPU_A_TCRCLK_A            (PORT_INPUT3_MODE)
 #define PORT123_eMIOS_1_19_IN            (PORT_INPUT4_MODE)
 #define PORT123_IGF_IN0            (PORT_INPUT5_MODE)
 #define PORT123_IGF_IN5            (PORT_INPUT6_MODE)
 #define PORT123_IGF_IN11            (PORT_INPUT7_MODE)
 #define PORT123_IGF_IN16            (PORT_INPUT8_MODE)
 #define PORT123_IGF_IN21            (PORT_INPUT9_MODE)
 #define PORT123_IGF_IN27            (PORT_INPUT10_MODE)
 #define PORT123_LINFlex_M0_RX            (PORT_INPUT11_MODE)
 #define PORT123_eTPU_A_0_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT123_eTPU_B_21_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT123_eMIOS_1_19_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT124_GPIO            (PORT_GPIO_MODE)
 #define PORT124_eTPU_A_1_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT124_eTPU_B_22_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT124_eMIOS_1_20_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT124_REACM_RCH0_B            (PORT_ALT5_FUNC_MODE)
 #define PORT124_LINFlex_M0_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT124_eTPU_A_1_IN            (PORT_INPUT1_MODE)
 #define PORT124_eTPU_B_22_IN            (PORT_INPUT2_MODE)
 #define PORT124_eTPU_A_TCRCLK_A            (PORT_INPUT3_MODE)
 #define PORT124_eMIOS_1_20_IN            (PORT_INPUT4_MODE)
 #define PORT124_IGF_IN1            (PORT_INPUT5_MODE)
 #define PORT124_IGF_IN6            (PORT_INPUT6_MODE)
 #define PORT124_IGF_IN12            (PORT_INPUT7_MODE)
 #define PORT124_IGF_IN17            (PORT_INPUT8_MODE)
 #define PORT124_IGF_IN22            (PORT_INPUT9_MODE)
 #define PORT124_IGF_IN28            (PORT_INPUT10_MODE)
 #define PORT124_eTPU_A_1_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT124_eTPU_B_22_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT124_eMIOS_1_20_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT125_GPIO            (PORT_GPIO_MODE)
 #define PORT125_eTPU_A_2_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT125_eTPU_B_23_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT125_eMIOS_1_21_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT125_REACM_RCH0_C            (PORT_ALT5_FUNC_MODE)
 #define PORT125_eTPU_A_2_IN            (PORT_INPUT1_MODE)
 #define PORT125_eTPU_B_23_IN            (PORT_INPUT2_MODE)
 #define PORT125_eMIOS_1_21_IN            (PORT_INPUT3_MODE)
 #define PORT125_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT125_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT125_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT125_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT125_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT125_IGF_IN29            (PORT_INPUT9_MODE)
 #define PORT125_eTPU_A_2_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT125_eTPU_B_23_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT125_eMIOS_1_21_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT126_GPIO            (PORT_GPIO_MODE)
 #define PORT126_eTPU_A_3_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT126_eTPU_B_24_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT126_eMIOS_1_22_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT126_REACM_RCH1_A            (PORT_ALT5_FUNC_MODE)
 #define PORT126_eTPU_A_3_IN            (PORT_INPUT1_MODE)
 #define PORT126_eTPU_B_24_IN            (PORT_INPUT2_MODE)
 #define PORT126_eMIOS_1_22_IN            (PORT_INPUT3_MODE)
 #define PORT126_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT126_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT126_IGF_IN14            (PORT_INPUT6_MODE)
 #define PORT126_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT126_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT126_IGF_IN30            (PORT_INPUT9_MODE)
 #define PORT126_LINFlex_M1_RX            (PORT_INPUT10_MODE)
 #define PORT126_eTPU_A_3_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT126_eTPU_B_24_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT126_eMIOS_1_22_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT127_GPIO            (PORT_GPIO_MODE)
 #define PORT127_eTPU_A_4_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT127_eTPU_B_25_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT127_eMIOS_1_23_OUT            (PORT_ALT3_FUNC_MODE)
 #define PORT127_REACM_RCH1_B            (PORT_ALT5_FUNC_MODE)
 #define PORT127_LINFlex_M1_TX            (PORT_ALT9_FUNC_MODE)
 #define PORT127_eTPU_A_4_IN            (PORT_INPUT1_MODE)
 #define PORT127_eTPU_B_25_IN            (PORT_INPUT2_MODE)
 #define PORT127_eMIOS_1_23_IN            (PORT_INPUT3_MODE)
 #define PORT127_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT127_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT127_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT127_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT127_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT127_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT127_eTPU_A_4_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT127_eTPU_B_25_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT127_eMIOS_1_23_IN_OUT            (PORT_INOUT3_MODE)
 #define PORT128_GPIO            (PORT_GPIO_MODE)
 #define PORT128_eTPU_A_5_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT128_eTPU_B_26_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT128_eMIOS_0_8_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT128_REACM_RCH1_C            (PORT_ALT5_FUNC_MODE)
 #define PORT128_FCCU_ERROR0            (PORT_ONLY_OUTPUT_MODE)
 #define PORT128_eTPU_A_5_IN            (PORT_INPUT1_MODE)
 #define PORT128_eTPU_B_26_IN            (PORT_INPUT2_MODE)
 #define PORT128_eMIOS_0_8_IN            (PORT_INPUT3_MODE)
 #define PORT128_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT128_IGF_IN5            (PORT_INPUT5_MODE)
 #define PORT128_IGF_IN10            (PORT_INPUT6_MODE)
 #define PORT128_IGF_IN16            (PORT_INPUT7_MODE)
 #define PORT128_IGF_IN21            (PORT_INPUT8_MODE)
 #define PORT128_IGF_IN26            (PORT_INPUT9_MODE)
 #define PORT128_FlexCAN_3_RX            (PORT_INPUT10_MODE)
 #define PORT128_eTPU_A_5_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT128_eTPU_B_26_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT128_eMIOS_0_8_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT129_GPIO            (PORT_GPIO_MODE)
 #define PORT129_eTPU_A_6_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT129_eTPU_B_27_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT129_eMIOS_0_9_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT129_REACM_RCH2_A            (PORT_ALT5_FUNC_MODE)
 #define PORT129_FlexCAN_3_TX            (PORT_ALT8_FUNC_MODE)
 #define PORT129_FCCU_ERROR1            (PORT_ONLY_OUTPUT_MODE)
 #define PORT129_eTPU_A_6_IN            (PORT_INPUT1_MODE)
 #define PORT129_eTPU_B_27_IN            (PORT_INPUT2_MODE)
 #define PORT129_eMIOS_0_9_IN            (PORT_INPUT3_MODE)
 #define PORT129_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT129_IGF_IN6            (PORT_INPUT5_MODE)
 #define PORT129_IGF_IN11            (PORT_INPUT6_MODE)
 #define PORT129_IGF_IN17            (PORT_INPUT7_MODE)
 #define PORT129_IGF_IN22            (PORT_INPUT8_MODE)
 #define PORT129_IGF_IN27            (PORT_INPUT9_MODE)
 #define PORT129_eTPU_A_6_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT129_eTPU_B_27_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT129_eMIOS_0_9_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT130_GPIO            (PORT_GPIO_MODE)
 #define PORT130_eTPU_A_7_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT130_eTPU_B_28_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT130_eMIOS_0_10_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT130_REACM_RCH2_B            (PORT_ALT5_FUNC_MODE)
 #define PORT130_eTPU_A_7_IN            (PORT_INPUT1_MODE)
 #define PORT130_eTPU_B_28_IN            (PORT_INPUT2_MODE)
 #define PORT130_eMIOS_0_10_IN            (PORT_INPUT3_MODE)
 #define PORT130_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT130_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT130_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT130_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT130_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT130_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT130_eTPU_A_7_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT130_eTPU_B_28_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT130_eMIOS_0_10_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT131_GPIO            (PORT_GPIO_MODE)
 #define PORT131_eTPU_A_8_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT131_eTPU_B_29_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT131_eMIOS_0_11_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT131_REACM_RCH2_C            (PORT_ALT5_FUNC_MODE)
 #define PORT131_eTPU_A_8_IN            (PORT_INPUT1_MODE)
 #define PORT131_eTPU_B_29_IN            (PORT_INPUT2_MODE)
 #define PORT131_eMIOS_0_11_IN            (PORT_INPUT3_MODE)
 #define PORT131_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT131_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT131_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT131_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT131_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT131_IGF_IN29            (PORT_INPUT9_MODE)
 #define PORT131_eTPU_A_8_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT131_eTPU_B_29_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT131_eMIOS_0_11_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT132_GPIO            (PORT_GPIO_MODE)
 #define PORT132_eTPU_A_9_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT132_eTPU_B_30_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT132_eMIOS_0_12_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT132_eMIOS_1_22_OUT            (PORT_ALT5_FUNC_MODE)
 #define PORT132_eTPU_A_9_IN            (PORT_INPUT1_MODE)
 #define PORT132_eTPU_B_30_IN            (PORT_INPUT2_MODE)
 #define PORT132_eMIOS_0_12_IN            (PORT_INPUT3_MODE)
 #define PORT132_eMIOS_1_22_IN            (PORT_INPUT4_MODE)
 #define PORT132_IGF_IN4            (PORT_INPUT5_MODE)
 #define PORT132_IGF_IN9            (PORT_INPUT6_MODE)
 #define PORT132_IGF_IN14            (PORT_INPUT7_MODE)
 #define PORT132_IGF_IN20            (PORT_INPUT8_MODE)
 #define PORT132_IGF_IN25            (PORT_INPUT9_MODE)
 #define PORT132_IGF_IN30            (PORT_INPUT10_MODE)
 #define PORT132_eTPU_A_9_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT132_eTPU_B_30_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT132_eMIOS_0_12_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT132_eMIOS_1_22_IN_OUT            (PORT_INOUT5_MODE)
 #define PORT133_GPIO            (PORT_GPIO_MODE)
 #define PORT133_eTPU_A_10_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT133_eTPU_B_31_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT133_eMIOS_0_13_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT133_eMIOS_1_23_OUT            (PORT_ALT5_FUNC_MODE)
 #define PORT133_eTPU_A_10_IN            (PORT_INPUT1_MODE)
 #define PORT133_eTPU_B_31_IN            (PORT_INPUT2_MODE)
 #define PORT133_eMIOS_0_13_IN            (PORT_INPUT3_MODE)
 #define PORT133_eMIOS_1_23_IN            (PORT_INPUT4_MODE)
 #define PORT133_IGF_IN5            (PORT_INPUT5_MODE)
 #define PORT133_IGF_IN10            (PORT_INPUT6_MODE)
 #define PORT133_IGF_IN15            (PORT_INPUT7_MODE)
 #define PORT133_IGF_IN21            (PORT_INPUT8_MODE)
 #define PORT133_IGF_IN26            (PORT_INPUT9_MODE)
 #define PORT133_IGF_IN31            (PORT_INPUT10_MODE)
 #define PORT133_eTPU_A_10_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT133_eTPU_B_31_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT133_eMIOS_0_13_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT133_eMIOS_1_23_IN_OUT            (PORT_INOUT5_MODE)
 #define PORT144_GPIO            (PORT_GPIO_MODE)
 #define PORT144_eTPU_A_25_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT144_eTPU_B_0_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT144_DCI_EVTO_0            (PORT_ALT3_FUNC_MODE)
 #define PORT144_FCCU_ERROR1            (PORT_ONLY_OUTPUT_MODE)
 #define PORT144_eTPU_A_25_IN            (PORT_INPUT1_MODE)
 #define PORT144_eTPU_B_0_IN            (PORT_INPUT2_MODE)
 #define PORT144_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT144_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT144_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT144_IGF_IN16            (PORT_INPUT6_MODE)
 #define PORT144_IGF_IN25            (PORT_INPUT7_MODE)
 #define PORT144_eTPU_A_25_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT144_eTPU_B_0_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT145_GPIO            (PORT_GPIO_MODE)
 #define PORT145_eTPU_A_26_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT145_eTPU_B_1_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT145_DCI_EVTO_1            (PORT_ALT3_FUNC_MODE)
 #define PORT145_CGM_CLKOUT            (PORT_ALT7_FUNC_MODE)
 #define PORT145_FCCU_ERROR0            (PORT_ONLY_OUTPUT_MODE)
 #define PORT145_eTPU_A_26_IN            (PORT_INPUT1_MODE)
 #define PORT145_eTPU_B_1_IN            (PORT_INPUT2_MODE)
 #define PORT145_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT145_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT145_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT145_IGF_IN17            (PORT_INPUT6_MODE)
 #define PORT145_IGF_IN26            (PORT_INPUT7_MODE)
 #define PORT145_eTPU_A_26_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT145_eTPU_B_1_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT146_GPIO            (PORT_GPIO_MODE)
 #define PORT146_eTPU_B_2_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT146_eTPU_B_2_IN            (PORT_INPUT1_MODE)
 #define PORT146_IGF_IN2            (PORT_INPUT2_MODE)
 #define PORT146_IGF_IN18            (PORT_INPUT3_MODE)
 #define PORT146_eTPU_B_2_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT147_GPIO            (PORT_GPIO_MODE)
 #define PORT147_eTPU_A_27_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT147_eTPU_B_3_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT147_eMIOS_0_14_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT147_DCI_EVTI_1_0            (PORT_ONLY_INPUT_MODE)
 #define PORT147_eTPU_A_27_IN            (PORT_INPUT1_MODE)
 #define PORT147_eTPU_B_3_IN            (PORT_INPUT2_MODE)
 #define PORT147_eMIOS_0_14_IN            (PORT_INPUT3_MODE)
 #define PORT147_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT147_IGF_IN6            (PORT_INPUT5_MODE)
 #define PORT147_IGF_IN11            (PORT_INPUT6_MODE)
 #define PORT147_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT147_IGF_IN22            (PORT_INPUT8_MODE)
 #define PORT147_IGF_IN27            (PORT_INPUT9_MODE)
 #define PORT147_eTPU_A_27_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT147_eTPU_B_3_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT147_eMIOS_0_14_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT148_GPIO            (PORT_GPIO_MODE)
 #define PORT148_eTPU_A_28_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT148_eTPU_B_4_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT148_eMIOS_0_15_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT148_REACM_RCH0_C            (PORT_ALT5_FUNC_MODE)
 #define PORT148_DCI_EVTI_0_0            (PORT_ONLY_INPUT_MODE)
 #define PORT148_SIUL2_NMI            (PORT_ONLY_INPUT_MODE)
 #define PORT148_eTPU_A_28_IN            (PORT_INPUT1_MODE)
 #define PORT148_eTPU_B_4_IN            (PORT_INPUT2_MODE)
 #define PORT148_eMIOS_0_15_IN            (PORT_INPUT3_MODE)
 #define PORT148_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT148_IGF_IN7            (PORT_INPUT5_MODE)
 #define PORT148_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT148_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT148_IGF_IN23            (PORT_INPUT8_MODE)
 #define PORT148_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT148_eTPU_A_28_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT148_eTPU_B_4_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT148_eMIOS_0_15_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT149_GPIO            (PORT_GPIO_MODE)
 #define PORT149_eTPU_A_29_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT149_eTPU_B_5_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT149_eMIOS_0_22_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT149_RGM_RSTOUT            (PORT_ALT15_FUNC_MODE)
 #define PORT149_DCI_EVTI_0_1            (PORT_ONLY_INPUT_MODE)
 #define PORT149_eTPU_A_29_IN            (PORT_INPUT1_MODE)
 #define PORT149_eTPU_B_5_IN            (PORT_INPUT2_MODE)
 #define PORT149_eMIOS_0_22_IN            (PORT_INPUT3_MODE)
 #define PORT149_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT149_IGF_IN13            (PORT_INPUT5_MODE)
 #define PORT149_IGF_IN14            (PORT_INPUT6_MODE)
 #define PORT149_IGF_IN21            (PORT_INPUT7_MODE)
 #define PORT149_IGF_IN29            (PORT_INPUT8_MODE)
 #define PORT149_IGF_IN30            (PORT_INPUT9_MODE)
 #define PORT149_eTPU_A_29_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT149_eTPU_B_5_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT149_eMIOS_0_22_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT150_GPIO            (PORT_GPIO_MODE)
 #define PORT150_eTPU_A_25_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT150_eTPU_B_6_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT150_eTPU_A_25_IN            (PORT_INPUT1_MODE)
 #define PORT150_eTPU_B_6_IN            (PORT_INPUT2_MODE)
 #define PORT150_IGF_IN6            (PORT_INPUT3_MODE)
 #define PORT150_IGF_IN9            (PORT_INPUT4_MODE)
 #define PORT150_IGF_IN22            (PORT_INPUT5_MODE)
 #define PORT150_IGF_IN25            (PORT_INPUT6_MODE)
 #define PORT150_eTPU_A_25_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT150_eTPU_B_6_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT151_GPIO            (PORT_GPIO_MODE)
 #define PORT151_eTPU_A_30_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT151_eTPU_B_7_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT151_DCI_EVTO_0            (PORT_ALT3_FUNC_MODE)
 #define PORT151_eMIOS_0_23_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT151_REACM_RCH2_B            (PORT_ALT5_FUNC_MODE)
 #define PORT151_eTPU_A_30_IN            (PORT_INPUT1_MODE)
 #define PORT151_eTPU_B_7_IN            (PORT_INPUT2_MODE)
 #define PORT151_eMIOS_0_23_IN            (PORT_INPUT3_MODE)
 #define PORT151_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT151_IGF_IN14            (PORT_INPUT5_MODE)
 #define PORT151_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT151_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT151_IGF_IN30            (PORT_INPUT8_MODE)
 #define PORT151_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT151_SIUL2_IRQ0            (PORT_INPUT10_MODE)
 #define PORT151_SAR_0_NRML_TRIG            (PORT_INPUT11_MODE)
 #define PORT151_SAR_1_NRML_TRIG            (PORT_INPUT12_MODE)
 #define PORT151_SAR_2_NRML_TRIG            (PORT_INPUT13_MODE)
 #define PORT151_SAR_3_NRML_TRIG            (PORT_INPUT14_MODE)
 #define PORT151_eTPU_A_30_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT151_eTPU_B_7_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT151_eMIOS_0_23_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT152_GPIO            (PORT_GPIO_MODE)
 #define PORT152_eTPU_A_27_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT152_eTPU_B_8_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT152_eTPU_A_27_IN            (PORT_INPUT1_MODE)
 #define PORT152_eTPU_B_8_IN            (PORT_INPUT2_MODE)
 #define PORT152_IGF_IN8            (PORT_INPUT3_MODE)
 #define PORT152_IGF_IN11            (PORT_INPUT4_MODE)
 #define PORT152_IGF_IN24            (PORT_INPUT5_MODE)
 #define PORT152_IGF_IN27            (PORT_INPUT6_MODE)
 #define PORT152_SIUL2_IRQ1            (PORT_INPUT7_MODE)
 #define PORT152_SAR_0_NRML_TRIG            (PORT_INPUT8_MODE)
 #define PORT152_SAR_1_NRML_TRIG            (PORT_INPUT9_MODE)
 #define PORT152_SAR_2_NRML_TRIG            (PORT_INPUT10_MODE)
 #define PORT152_SAR_3_NRML_TRIG            (PORT_INPUT11_MODE)
 #define PORT152_eTPU_A_27_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT152_eTPU_B_8_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT153_GPIO            (PORT_GPIO_MODE)
 #define PORT153_eTPU_A_28_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT153_eTPU_B_9_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT153_BCTU_INJ_TRIG30            (PORT_ONLY_INPUT_MODE)
 #define PORT153_eTPU_A_28_IN            (PORT_INPUT1_MODE)
 #define PORT153_eTPU_B_9_IN            (PORT_INPUT2_MODE)
 #define PORT153_IGF_IN9            (PORT_INPUT3_MODE)
 #define PORT153_IGF_IN12            (PORT_INPUT4_MODE)
 #define PORT153_IGF_IN25            (PORT_INPUT5_MODE)
 #define PORT153_IGF_IN28            (PORT_INPUT6_MODE)
 #define PORT153_SIUL2_IRQ2            (PORT_INPUT7_MODE)
 #define PORT153_eTPU_A_28_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT153_eTPU_B_9_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT154_GPIO            (PORT_GPIO_MODE)
 #define PORT154_eTPU_A_29_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT154_eTPU_B_10_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT154_eTPU_A_29_IN            (PORT_INPUT1_MODE)
 #define PORT154_eTPU_B_10_IN            (PORT_INPUT2_MODE)
 #define PORT154_IGF_IN10            (PORT_INPUT3_MODE)
 #define PORT154_IGF_IN13            (PORT_INPUT4_MODE)
 #define PORT154_IGF_IN26            (PORT_INPUT5_MODE)
 #define PORT154_IGF_IN29            (PORT_INPUT6_MODE)
 #define PORT154_SIUL2_IRQ3            (PORT_INPUT7_MODE)
 #define PORT154_SAR_0_NRML_TRIG            (PORT_INPUT8_MODE)
 #define PORT154_SAR_1_NRML_TRIG            (PORT_INPUT9_MODE)
 #define PORT154_SAR_2_NRML_TRIG            (PORT_INPUT10_MODE)
 #define PORT154_SAR_3_NRML_TRIG            (PORT_INPUT11_MODE)
 #define PORT154_eTPU_A_29_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT154_eTPU_B_10_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT155_GPIO            (PORT_GPIO_MODE)
 #define PORT155_eTPU_A_31_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT155_eTPU_B_11_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT155_eMIOS_1_8_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT155_REACM_RCH5_B            (PORT_ALT5_FUNC_MODE)
 #define PORT155_DSPI_0_CS1            (PORT_ALT14_FUNC_MODE)
 #define PORT155_FCCU_ERROR0            (PORT_ONLY_OUTPUT_MODE)
 #define PORT155_eTPU_A_31_IN            (PORT_INPUT1_MODE)
 #define PORT155_eTPU_B_11_IN            (PORT_INPUT2_MODE)
 #define PORT155_eMIOS_1_8_IN            (PORT_INPUT3_MODE)
 #define PORT155_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT155_IGF_IN11            (PORT_INPUT5_MODE)
 #define PORT155_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT155_IGF_IN16            (PORT_INPUT7_MODE)
 #define PORT155_IGF_IN27            (PORT_INPUT8_MODE)
 #define PORT155_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT155_SIUL2_IRQ4            (PORT_INPUT10_MODE)
 #define PORT155_SAR_0_NRML_TRIG            (PORT_INPUT11_MODE)
 #define PORT155_SAR_1_NRML_TRIG            (PORT_INPUT12_MODE)
 #define PORT155_SAR_2_NRML_TRIG            (PORT_INPUT13_MODE)
 #define PORT155_SAR_3_NRML_TRIG            (PORT_INPUT14_MODE)
 #define PORT155_eTPU_A_31_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT155_eTPU_B_11_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT155_eMIOS_1_8_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT156_GPIO            (PORT_GPIO_MODE)
 #define PORT156_eTPU_B_12_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT156_eMIOS_1_9_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT156_DSPI_0_CS5            (PORT_ALT14_FUNC_MODE)
 #define PORT156_BCTU_INJ_TRIG31            (PORT_ONLY_INPUT_MODE)
 #define PORT156_eTPU_B_12_IN            (PORT_INPUT1_MODE)
 #define PORT156_eMIOS_1_9_IN            (PORT_INPUT2_MODE)
 #define PORT156_IGF_IN1            (PORT_INPUT3_MODE)
 #define PORT156_IGF_IN12            (PORT_INPUT4_MODE)
 #define PORT156_IGF_IN17            (PORT_INPUT5_MODE)
 #define PORT156_IGF_IN28            (PORT_INPUT6_MODE)
 #define PORT156_SIUL2_IRQ5            (PORT_INPUT7_MODE)
 #define PORT156_eTPU_B_12_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT156_eMIOS_1_9_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT157_GPIO            (PORT_GPIO_MODE)
 #define PORT157_eTPU_B_13_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT157_eMIOS_1_10_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT157_DSPI_0_CS4            (PORT_ALT14_FUNC_MODE)
 #define PORT157_eTPU_B_13_IN            (PORT_INPUT1_MODE)
 #define PORT157_eMIOS_1_10_IN            (PORT_INPUT2_MODE)
 #define PORT157_IGF_IN2            (PORT_INPUT3_MODE)
 #define PORT157_IGF_IN13            (PORT_INPUT4_MODE)
 #define PORT157_IGF_IN18            (PORT_INPUT5_MODE)
 #define PORT157_IGF_IN29            (PORT_INPUT6_MODE)
 #define PORT157_SIUL2_IRQ6            (PORT_INPUT7_MODE)
 #define PORT157_eTPU_B_13_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT157_eMIOS_1_10_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT158_GPIO            (PORT_GPIO_MODE)
 #define PORT158_eTPU_B_14_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT158_eMIOS_1_11_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT158_DSPI_0_SCLK            (PORT_ALT14_FUNC_MODE)
 #define PORT158_DSPI_0_SCLK_IN            (PORT_ONLY_INPUT_MODE)
 #define PORT158_FCCU_ERRORIN            (PORT_ONLY_INPUT_MODE)
 #define PORT158_eTPU_B_14_IN            (PORT_INPUT1_MODE)
 #define PORT158_eMIOS_1_11_IN            (PORT_INPUT2_MODE)
 #define PORT158_IGF_IN3            (PORT_INPUT3_MODE)
 #define PORT158_IGF_IN14            (PORT_INPUT4_MODE)
 #define PORT158_IGF_IN19            (PORT_INPUT5_MODE)
 #define PORT158_IGF_IN30            (PORT_INPUT6_MODE)
 #define PORT158_SIUL2_IRQ7            (PORT_INPUT7_MODE)
 #define PORT158_eTPU_B_14_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT158_eMIOS_1_11_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT159_GPIO            (PORT_GPIO_MODE)
 #define PORT159_eTPU_B_15_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT159_eMIOS_1_12_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT159_eTPU_B_15_IN            (PORT_INPUT1_MODE)
 #define PORT159_eMIOS_1_12_IN            (PORT_INPUT2_MODE)
 #define PORT159_IGF_IN4            (PORT_INPUT3_MODE)
 #define PORT159_IGF_IN15            (PORT_INPUT4_MODE)
 #define PORT159_IGF_IN20            (PORT_INPUT5_MODE)
 #define PORT159_IGF_IN31            (PORT_INPUT6_MODE)
 #define PORT159_eTPU_B_15_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT159_eMIOS_1_12_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT160_GPIO            (PORT_GPIO_MODE)
 #define PORT160_eTPU_B_17_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT160_eMIOS_1_13_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT160_REACM_RCH7_A            (PORT_ALT5_FUNC_MODE)
 #define PORT160_DSPI_0_CS3            (PORT_ALT13_FUNC_MODE)
 #define PORT160_eTPU_B_17_IN            (PORT_INPUT1_MODE)
 #define PORT160_eMIOS_1_13_IN            (PORT_INPUT2_MODE)
 #define PORT160_IGF_IN1            (PORT_INPUT3_MODE)
 #define PORT160_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT160_IGF_IN17            (PORT_INPUT5_MODE)
 #define PORT160_IGF_IN21            (PORT_INPUT6_MODE)
 #define PORT160_eTPU_B_17_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT160_eMIOS_1_13_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT161_GPIO            (PORT_GPIO_MODE)
 #define PORT161_eTPU_B_18_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT161_REACM_RCH7_B            (PORT_ALT5_FUNC_MODE)
 #define PORT161_DSPI_0_SIN            (PORT_ONLY_INPUT_MODE)
 #define PORT161_eTPU_B_18_IN            (PORT_INPUT1_MODE)
 #define PORT161_IGF_IN2            (PORT_INPUT2_MODE)
 #define PORT161_IGF_IN18            (PORT_INPUT3_MODE)
 #define PORT161_eTPU_B_18_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT162_GPIO            (PORT_GPIO_MODE)
 #define PORT162_eTPU_B_19_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT162_REACM_RCH7_C            (PORT_ALT5_FUNC_MODE)
 #define PORT162_DSPI_0_SOUT            (PORT_ALT13_FUNC_MODE)
 #define PORT162_eTPU_B_19_IN            (PORT_INPUT1_MODE)
 #define PORT162_IGF_IN3            (PORT_INPUT2_MODE)
 #define PORT162_IGF_IN19            (PORT_INPUT3_MODE)
 #define PORT162_eTPU_B_19_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT164_GPIO            (PORT_GPIO_MODE)
 #define PORT164_eTPU_B_20_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT164_eMIOS_0_19_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT164_DSPI_0_CS2            (PORT_ALT14_FUNC_MODE)
 #define PORT164_eTPU_B_20_IN            (PORT_INPUT1_MODE)
 #define PORT164_eMIOS_0_19_IN            (PORT_INPUT2_MODE)
 #define PORT164_IGF_IN4            (PORT_INPUT3_MODE)
 #define PORT164_IGF_IN11            (PORT_INPUT4_MODE)
 #define PORT164_IGF_IN20            (PORT_INPUT5_MODE)
 #define PORT164_IGF_IN27            (PORT_INPUT6_MODE)
 #define PORT164_eTPU_B_20_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT164_eMIOS_0_19_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT165_GPIO            (PORT_GPIO_MODE)
 #define PORT165_eTPU_B_21_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT165_REACM_RCH8_A            (PORT_ALT5_FUNC_MODE)
 #define PORT165_DSPI_0_CS0            (PORT_ALT14_FUNC_MODE)
 #define PORT165_DSPI_0_SS            (PORT_ONLY_INPUT_MODE)
 #define PORT165_eTPU_B_21_IN            (PORT_INPUT1_MODE)
 #define PORT165_IGF_IN5            (PORT_INPUT2_MODE)
 #define PORT165_IGF_IN21            (PORT_INPUT3_MODE)
 #define PORT165_eTPU_B_21_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT167_GPIO            (PORT_GPIO_MODE)
 #define PORT167_eTPU_A_0_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT167_eTPU_B_22_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT167_eMIOS_0_20_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT167_REACM_RCH8_B            (PORT_ALT5_FUNC_MODE)
 #define PORT167_DSPI_2_SCLK            (PORT_ALT13_FUNC_MODE)
 #define PORT167_DSPI_2_SCLK_IN            (PORT_ONLY_INPUT_MODE)
 #define PORT167_eTPU_A_0_IN            (PORT_INPUT1_MODE)
 #define PORT167_eTPU_B_22_IN            (PORT_INPUT2_MODE)
 #define PORT167_eTPU_A_TCRCLK_A            (PORT_INPUT3_MODE)
 #define PORT167_eMIOS_0_20_IN            (PORT_INPUT4_MODE)
 #define PORT167_IGF_IN0            (PORT_INPUT5_MODE)
 #define PORT167_IGF_IN6            (PORT_INPUT6_MODE)
 #define PORT167_IGF_IN12            (PORT_INPUT7_MODE)
 #define PORT167_IGF_IN16            (PORT_INPUT8_MODE)
 #define PORT167_IGF_IN22            (PORT_INPUT9_MODE)
 #define PORT167_IGF_IN28            (PORT_INPUT10_MODE)
 #define PORT167_eTPU_A_0_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT167_eTPU_B_22_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT167_eMIOS_0_20_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT168_GPIO            (PORT_GPIO_MODE)
 #define PORT168_eTPU_A_1_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT168_eTPU_B_23_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT168_eMIOS_0_21_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT168_REACM_RCH8_C            (PORT_ALT5_FUNC_MODE)
 #define PORT168_eTPU_A_1_IN            (PORT_INPUT1_MODE)
 #define PORT168_eTPU_B_23_IN            (PORT_INPUT2_MODE)
 #define PORT168_eTPU_A_TCRCLK_A            (PORT_INPUT3_MODE)
 #define PORT168_eMIOS_0_21_IN            (PORT_INPUT4_MODE)
 #define PORT168_IGF_IN1            (PORT_INPUT5_MODE)
 #define PORT168_IGF_IN7            (PORT_INPUT6_MODE)
 #define PORT168_IGF_IN13            (PORT_INPUT7_MODE)
 #define PORT168_IGF_IN17            (PORT_INPUT8_MODE)
 #define PORT168_IGF_IN23            (PORT_INPUT9_MODE)
 #define PORT168_IGF_IN29            (PORT_INPUT10_MODE)
 #define PORT168_DSPI_2_SIN            (PORT_INPUT11_MODE)
 #define PORT168_eTPU_A_1_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT168_eTPU_B_23_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT168_eMIOS_0_21_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT169_GPIO            (PORT_GPIO_MODE)
 #define PORT169_eTPU_A_2_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT169_eTPU_B_24_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT169_eMIOS_0_22_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT169_DSPI_2_CS4            (PORT_ALT14_FUNC_MODE)
 #define PORT169_eTPU_A_2_IN            (PORT_INPUT1_MODE)
 #define PORT169_eTPU_B_24_IN            (PORT_INPUT2_MODE)
 #define PORT169_eMIOS_0_22_IN            (PORT_INPUT3_MODE)
 #define PORT169_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT169_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT169_IGF_IN14            (PORT_INPUT6_MODE)
 #define PORT169_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT169_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT169_IGF_IN30            (PORT_INPUT9_MODE)
 #define PORT169_eTPU_A_2_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT169_eTPU_B_24_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT169_eMIOS_0_22_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT170_GPIO            (PORT_GPIO_MODE)
 #define PORT170_eTPU_A_3_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT170_eTPU_B_25_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT170_eMIOS_0_23_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT170_REACM_RCH7_C            (PORT_ALT5_FUNC_MODE)
 #define PORT170_DSPI_2_SOUT            (PORT_ALT13_FUNC_MODE)
 #define PORT170_eTPU_A_3_IN            (PORT_INPUT1_MODE)
 #define PORT170_eTPU_B_25_IN            (PORT_INPUT2_MODE)
 #define PORT170_eMIOS_0_23_IN            (PORT_INPUT3_MODE)
 #define PORT170_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT170_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT170_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT170_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT170_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT170_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT170_eTPU_A_3_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT170_eTPU_B_25_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT170_eMIOS_0_23_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT171_GPIO            (PORT_GPIO_MODE)
 #define PORT171_eTPU_A_4_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT171_eTPU_B_26_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT171_eMIOS_1_16_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT171_REACM_RCH7_B            (PORT_ALT5_FUNC_MODE)
 #define PORT171_DSPI_2_CS0            (PORT_ALT14_FUNC_MODE)
 #define PORT171_DSPI_2_SS            (PORT_ONLY_INPUT_MODE)
 #define PORT171_eTPU_A_4_IN            (PORT_INPUT1_MODE)
 #define PORT171_eTPU_B_26_IN            (PORT_INPUT2_MODE)
 #define PORT171_eMIOS_1_16_IN            (PORT_INPUT3_MODE)
 #define PORT171_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT171_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT171_IGF_IN10            (PORT_INPUT6_MODE)
 #define PORT171_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT171_IGF_IN24            (PORT_INPUT8_MODE)
 #define PORT171_IGF_IN26            (PORT_INPUT9_MODE)
 #define PORT171_eTPU_A_4_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT171_eTPU_B_26_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT171_eMIOS_1_16_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT172_GPIO            (PORT_GPIO_MODE)
 #define PORT172_eTPU_A_5_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT172_eTPU_B_27_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT172_eMIOS_1_17_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT172_REACM_RCH7_A            (PORT_ALT5_FUNC_MODE)
 #define PORT172_DSPI_2_CS1            (PORT_ALT14_FUNC_MODE)
 #define PORT172_DSPI_1_SCLK            (PORT_ALT13_FUNC_MODE)
 #define PORT172_eTPU_A_5_IN            (PORT_INPUT1_MODE)
 #define PORT172_eTPU_B_27_IN            (PORT_INPUT2_MODE)
 #define PORT172_eMIOS_1_17_IN            (PORT_INPUT3_MODE)
 #define PORT172_IGF_IN5            (PORT_INPUT4_MODE)
 #define PORT172_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT172_IGF_IN11            (PORT_INPUT6_MODE)
 #define PORT172_IGF_IN21            (PORT_INPUT7_MODE)
 #define PORT172_IGF_IN25            (PORT_INPUT8_MODE)
 #define PORT172_IGF_IN27            (PORT_INPUT9_MODE)
 #define PORT172_SIUL2_IRQ5            (PORT_INPUT10_MODE)
 #define PORT172_eTPU_A_5_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT172_eTPU_B_27_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT172_eMIOS_1_17_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT173_GPIO            (PORT_GPIO_MODE)
 #define PORT173_eTPU_A_6_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT173_eTPU_B_28_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT173_eMIOS_1_18_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT173_REACM_RCH6_A            (PORT_ALT5_FUNC_MODE)
 #define PORT173_DSPI_2_CS2            (PORT_ALT14_FUNC_MODE)
 #define PORT173_eTPU_A_6_IN            (PORT_INPUT1_MODE)
 #define PORT173_eTPU_B_28_IN            (PORT_INPUT2_MODE)
 #define PORT173_eMIOS_1_18_IN            (PORT_INPUT3_MODE)
 #define PORT173_IGF_IN6            (PORT_INPUT4_MODE)
 #define PORT173_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT173_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT173_IGF_IN22            (PORT_INPUT7_MODE)
 #define PORT173_IGF_IN26            (PORT_INPUT8_MODE)
 #define PORT173_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT173_SIUL2_IRQ4            (PORT_INPUT10_MODE)
 #define PORT173_DSPI_2_SIN            (PORT_INPUT11_MODE)
 #define PORT173_eTPU_A_6_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT173_eTPU_B_28_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT173_eMIOS_1_18_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT174_GPIO            (PORT_GPIO_MODE)
 #define PORT174_eTPU_A_7_OUT            (PORT_ALT1_FUNC_MODE)
 #define PORT174_eTPU_B_29_OUT            (PORT_ALT2_FUNC_MODE)
 #define PORT174_eMIOS_1_19_OUT            (PORT_ALT4_FUNC_MODE)
 #define PORT174_REACM_RCH9_A            (PORT_ALT5_FUNC_MODE)
 #define PORT174_DSPI_2_CS3            (PORT_ALT14_FUNC_MODE)
 #define PORT174_eTPU_A_7_IN            (PORT_INPUT1_MODE)
 #define PORT174_eTPU_B_29_IN            (PORT_INPUT2_MODE)
 #define PORT174_eMIOS_1_19_IN            (PORT_INPUT3_MODE)
 #define PORT174_IGF_IN7            (PORT_INPUT4_MODE)
 #define PORT174_IGF_IN11            (PORT_INPUT5_MODE)
 #define PORT174_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT174_IGF_IN23            (PORT_INPUT7_MODE)
 #define PORT174_IGF_IN27            (PORT_INPUT8_MODE)
 #define PORT174_IGF_IN29            (PORT_INPUT9_MODE)
 #define PORT174_SIUL2_IRQ3            (PORT_INPUT10_MODE)
 #define PORT174_eTPU_A_7_IN_OUT            (PORT_INOUT1_MODE)
 #define PORT174_eTPU_B_29_IN_OUT            (PORT_INOUT2_MODE)
 #define PORT174_eMIOS_1_19_IN_OUT            (PORT_INOUT4_MODE)
 #define PORT192_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT192_SAR_ADC_1_28            (PORT_ANALOG_INPUT_MODE)
 #define PORT192_SAR_ADC_3_19            (PORT_ANALOG_INPUT_MODE)
 #define PORT192_eTPU_A_10            (PORT_INPUT1_MODE)
 #define PORT192_eTPU_B_24            (PORT_INPUT2_MODE)
 #define PORT192_IGF_IN8            (PORT_INPUT3_MODE)
 #define PORT192_IGF_IN10            (PORT_INPUT4_MODE)
 #define PORT192_IGF_IN24            (PORT_INPUT5_MODE)
 #define PORT192_IGF_IN26            (PORT_INPUT6_MODE)
 #define PORT193_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT193_SAR_ADC_1_29            (PORT_ANALOG_INPUT_MODE)
 #define PORT193_SAR_ADC_2_30            (PORT_ANALOG_INPUT_MODE)
 #define PORT193_SIUL2_IRQ3            (PORT_INPUT1_MODE)
 #define PORT193_SENT_0_0            (PORT_INPUT2_MODE)
 #define PORT193_eTPU_A_9            (PORT_INPUT3_MODE)
 #define PORT193_eTPU_B_13            (PORT_INPUT4_MODE)
 #define PORT193_eMIOS_1_23            (PORT_INPUT5_MODE)
 #define PORT193_IGF_IN9            (PORT_INPUT6_MODE)
 #define PORT193_IGF_IN13            (PORT_INPUT7_MODE)
 #define PORT193_IGF_IN15            (PORT_INPUT8_MODE)
 #define PORT193_IGF_IN25            (PORT_INPUT9_MODE)
 #define PORT193_IGF_IN27            (PORT_INPUT10_MODE)
 #define PORT193_IGF_IN31            (PORT_INPUT11_MODE)
 #define PORT194_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT194_SAR_ADC_1_30            (PORT_ANALOG_INPUT_MODE)
 #define PORT194_SAR_ADC_2_31            (PORT_ANALOG_INPUT_MODE)
 #define PORT194_SIUL2_IRQ2            (PORT_INPUT1_MODE)
 #define PORT194_SENT_0_1            (PORT_INPUT2_MODE)
 #define PORT194_eTPU_A_8            (PORT_INPUT3_MODE)
 #define PORT194_eTPU_B_12            (PORT_INPUT4_MODE)
 #define PORT194_eMIOS_0_23            (PORT_INPUT5_MODE)
 #define PORT194_IGF_IN8            (PORT_INPUT6_MODE)
 #define PORT194_IGF_IN12            (PORT_INPUT7_MODE)
 #define PORT194_IGF_IN15            (PORT_INPUT8_MODE)
 #define PORT194_IGF_IN24            (PORT_INPUT9_MODE)
 #define PORT194_IGF_IN28            (PORT_INPUT10_MODE)
 #define PORT194_IGF_IN31            (PORT_INPUT11_MODE)
 #define PORT195_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT195_SAR_ADC_1_31            (PORT_ANALOG_INPUT_MODE)
 #define PORT195_SAR_ADC_3_20            (PORT_ANALOG_INPUT_MODE)
 #define PORT195_SIUL2_IRQ1            (PORT_INPUT1_MODE)
 #define PORT195_SENT_0_2            (PORT_INPUT2_MODE)
 #define PORT195_eTPU_A_7            (PORT_INPUT3_MODE)
 #define PORT195_eTPU_B_31            (PORT_INPUT4_MODE)
 #define PORT195_eMIOS_0_22            (PORT_INPUT5_MODE)
 #define PORT195_IGF_IN7            (PORT_INPUT6_MODE)
 #define PORT195_IGF_IN14            (PORT_INPUT7_MODE)
 #define PORT195_IGF_IN15            (PORT_INPUT8_MODE)
 #define PORT195_IGF_IN23            (PORT_INPUT9_MODE)
 #define PORT195_IGF_IN30            (PORT_INPUT10_MODE)
 #define PORT195_IGF_IN31            (PORT_INPUT11_MODE)
 #define PORT208_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT208_SAR_ADC_1_12            (PORT_ANALOG_INPUT_MODE)
 #define PORT208_SAR_ADC_3_9            (PORT_ANALOG_INPUT_MODE)
 #define PORT208_eTPU_A_23            (PORT_INPUT1_MODE)
 #define PORT208_eTPU_B_4            (PORT_INPUT2_MODE)
 #define PORT208_IGF_IN4            (PORT_INPUT3_MODE)
 #define PORT208_IGF_IN7            (PORT_INPUT4_MODE)
 #define PORT208_IGF_IN20            (PORT_INPUT5_MODE)
 #define PORT208_IGF_IN23            (PORT_INPUT6_MODE)
 #define PORT209_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT209_SAR_ADC_1_13            (PORT_ANALOG_INPUT_MODE)
 #define PORT209_SAR_ADC_2_23            (PORT_ANALOG_INPUT_MODE)
 #define PORT209_SAR_ADC_3_10            (PORT_ANALOG_INPUT_MODE)
 #define PORT209_eTPU_B_3            (PORT_INPUT1_MODE)
 #define PORT209_eMIOS_0_18            (PORT_INPUT2_MODE)
 #define PORT209_IGF_IN3            (PORT_INPUT3_MODE)
 #define PORT209_IGF_IN10            (PORT_INPUT4_MODE)
 #define PORT209_IGF_IN19            (PORT_INPUT5_MODE)
 #define PORT209_IGF_IN26            (PORT_INPUT6_MODE)
 #define PORT210_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT210_SAR_ADC_1_14            (PORT_ANALOG_INPUT_MODE)
 #define PORT210_SAR_ADC_2_24            (PORT_ANALOG_INPUT_MODE)
 #define PORT210_eTPU_A_22            (PORT_INPUT1_MODE)
 #define PORT210_eTPU_B_2            (PORT_INPUT2_MODE)
 #define PORT210_IGF_IN2            (PORT_INPUT3_MODE)
 #define PORT210_IGF_IN6            (PORT_INPUT4_MODE)
 #define PORT210_IGF_IN18            (PORT_INPUT5_MODE)
 #define PORT210_IGF_IN22            (PORT_INPUT6_MODE)
 #define PORT211_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT211_SAR_ADC_1_15            (PORT_ANALOG_INPUT_MODE)
 #define PORT211_SAR_ADC_2_25            (PORT_ANALOG_INPUT_MODE)
 #define PORT211_eTPU_A_21            (PORT_INPUT1_MODE)
 #define PORT211_eTPU_B_1            (PORT_INPUT2_MODE)
 #define PORT211_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT211_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT211_IGF_IN5            (PORT_INPUT5_MODE)
 #define PORT211_IGF_IN17            (PORT_INPUT6_MODE)
 #define PORT211_IGF_IN21            (PORT_INPUT7_MODE)
 #define PORT212_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT212_SAR_ADC_1_16            (PORT_ANALOG_INPUT_MODE)
 #define PORT212_SAR_ADC_3_11            (PORT_ANALOG_INPUT_MODE)
 #define PORT212_eTPU_A_20            (PORT_INPUT1_MODE)
 #define PORT212_eTPU_B_0            (PORT_INPUT2_MODE)
 #define PORT212_eTPU_B_TCRCLK_B            (PORT_INPUT3_MODE)
 #define PORT212_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT212_IGF_IN4            (PORT_INPUT5_MODE)
 #define PORT212_IGF_IN16            (PORT_INPUT6_MODE)
 #define PORT212_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT213_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT213_SAR_ADC_1_17            (PORT_ANALOG_INPUT_MODE)
 #define PORT213_SAR_ADC_3_12            (PORT_ANALOG_INPUT_MODE)
 #define PORT213_SAR_3_EXTMUX0            (PORT_ONLY_INPUT_MODE)
 #define PORT213_eTPU_A_19            (PORT_INPUT1_MODE)
 #define PORT213_eTPU_B_13            (PORT_INPUT2_MODE)
 #define PORT213_IGF_IN3            (PORT_INPUT3_MODE)
 #define PORT213_IGF_IN13            (PORT_INPUT4_MODE)
 #define PORT213_IGF_IN19            (PORT_INPUT5_MODE)
 #define PORT213_IGF_IN29            (PORT_INPUT6_MODE)
 #define PORT214_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT214_SAR_ADC_1_18            (PORT_ANALOG_INPUT_MODE)
 #define PORT214_SAR_ADC_3_13            (PORT_ANALOG_INPUT_MODE)
 #define PORT214_SAR_3_EXTMUX1            (PORT_ONLY_INPUT_MODE)
 #define PORT214_eTPU_A_18            (PORT_INPUT1_MODE)
 #define PORT214_eTPU_B_14            (PORT_INPUT2_MODE)
 #define PORT214_IGF_IN2            (PORT_INPUT3_MODE)
 #define PORT214_IGF_IN14            (PORT_INPUT4_MODE)
 #define PORT214_IGF_IN18            (PORT_INPUT5_MODE)
 #define PORT214_IGF_IN30            (PORT_INPUT6_MODE)
 #define PORT215_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT215_SAR_ADC_1_19            (PORT_ANALOG_INPUT_MODE)
 #define PORT215_SAR_ADC_3_14            (PORT_ANALOG_INPUT_MODE)
 #define PORT215_SAR_3_EXTMUX2            (PORT_ONLY_INPUT_MODE)
 #define PORT215_eTPU_A_17            (PORT_INPUT1_MODE)
 #define PORT215_eTPU_B_15            (PORT_INPUT2_MODE)
 #define PORT215_IGF_IN1            (PORT_INPUT3_MODE)
 #define PORT215_IGF_IN15            (PORT_INPUT4_MODE)
 #define PORT215_IGF_IN17            (PORT_INPUT5_MODE)
 #define PORT215_IGF_IN31            (PORT_INPUT6_MODE)
 #define PORT216_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT216_SAR_ADC_1_20            (PORT_ANALOG_INPUT_MODE)
 #define PORT216_SAR_ADC_3_15            (PORT_ANALOG_INPUT_MODE)
 #define PORT216_SAR_3_EXTMUX3            (PORT_ONLY_INPUT_MODE)
 #define PORT216_eTPU_A_16            (PORT_INPUT1_MODE)
 #define PORT216_eTPU_B_16            (PORT_INPUT2_MODE)
 #define PORT216_IGF_IN0            (PORT_INPUT3_MODE)
 #define PORT216_IGF_IN16            (PORT_INPUT4_MODE)
 #define PORT217_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT217_SAR_ADC_1_21            (PORT_ANALOG_INPUT_MODE)
 #define PORT217_SAR_ADC_2_26            (PORT_ANALOG_INPUT_MODE)
 #define PORT217_eTPU_A_15            (PORT_INPUT1_MODE)
 #define PORT217_eTPU_B_17            (PORT_INPUT2_MODE)
 #define PORT217_IGF_IN1            (PORT_INPUT3_MODE)
 #define PORT217_IGF_IN15            (PORT_INPUT4_MODE)
 #define PORT217_IGF_IN17            (PORT_INPUT5_MODE)
 #define PORT217_IGF_IN31            (PORT_INPUT6_MODE)
 #define PORT218_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT218_SAR_ADC_1_22            (PORT_ANALOG_INPUT_MODE)
 #define PORT218_SAR_ADC_2_27            (PORT_ANALOG_INPUT_MODE)
 #define PORT218_SENT_1_0            (PORT_INPUT1_MODE)
 #define PORT218_eTPU_A_14            (PORT_INPUT2_MODE)
 #define PORT218_eTPU_B_18            (PORT_INPUT3_MODE)
 #define PORT218_eMIOS_1_20            (PORT_INPUT4_MODE)
 #define PORT218_IGF_IN2            (PORT_INPUT5_MODE)
 #define PORT218_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT218_IGF_IN14            (PORT_INPUT7_MODE)
 #define PORT218_IGF_IN18            (PORT_INPUT8_MODE)
 #define PORT218_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT218_IGF_IN30            (PORT_INPUT10_MODE)
 #define PORT219_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT219_SAR_ADC_1_23            (PORT_ANALOG_INPUT_MODE)
 #define PORT219_SAR_ADC_3_16            (PORT_ANALOG_INPUT_MODE)
 #define PORT219_eTPU_B_19            (PORT_INPUT1_MODE)
 #define PORT219_IGF_IN3            (PORT_INPUT2_MODE)
 #define PORT219_IGF_IN19            (PORT_INPUT3_MODE)
 #define PORT220_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT220_SAR_ADC_1_24            (PORT_ANALOG_INPUT_MODE)
 #define PORT220_SAR_ADC_3_17            (PORT_ANALOG_INPUT_MODE)
 #define PORT220_SIUL2_IRQ7            (PORT_INPUT1_MODE)
 #define PORT220_eTPU_B_20            (PORT_INPUT2_MODE)
 #define PORT220_IGF_IN4            (PORT_INPUT3_MODE)
 #define PORT220_IGF_IN20            (PORT_INPUT4_MODE)
 #define PORT221_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT221_SAR_ADC_1_25            (PORT_ANALOG_INPUT_MODE)
 #define PORT221_SAR_ADC_2_28            (PORT_ANALOG_INPUT_MODE)
 #define PORT221_SIUL2_IRQ6            (PORT_INPUT1_MODE)
 #define PORT221_SENT_1_1            (PORT_INPUT2_MODE)
 #define PORT221_eTPU_A_13            (PORT_INPUT3_MODE)
 #define PORT221_eTPU_B_15            (PORT_INPUT4_MODE)
 #define PORT221_eMIOS_1_21            (PORT_INPUT5_MODE)
 #define PORT221_IGF_IN13            (PORT_INPUT6_MODE)
 #define PORT221_IGF_IN15            (PORT_INPUT7_MODE)
 #define PORT221_IGF_IN29            (PORT_INPUT8_MODE)
 #define PORT221_IGF_IN31            (PORT_INPUT9_MODE)
 #define PORT222_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT222_SAR_ADC_1_26            (PORT_ANALOG_INPUT_MODE)
 #define PORT222_SAR_ADC_2_29            (PORT_ANALOG_INPUT_MODE)
 #define PORT222_SIUL2_IRQ5            (PORT_INPUT1_MODE)
 #define PORT222_SENT_1_2            (PORT_INPUT2_MODE)
 #define PORT222_eTPU_A_12            (PORT_INPUT3_MODE)
 #define PORT222_eTPU_B_14            (PORT_INPUT4_MODE)
 #define PORT222_eMIOS_1_22            (PORT_INPUT5_MODE)
 #define PORT222_IGF_IN12            (PORT_INPUT6_MODE)
 #define PORT222_IGF_IN14            (PORT_INPUT7_MODE)
 #define PORT222_IGF_IN28            (PORT_INPUT8_MODE)
 #define PORT222_IGF_IN30            (PORT_INPUT9_MODE)
 #define PORT223_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT223_SAR_ADC_1_27            (PORT_ANALOG_INPUT_MODE)
 #define PORT223_SAR_ADC_3_18            (PORT_ANALOG_INPUT_MODE)
 #define PORT223_SIUL2_IRQ4            (PORT_INPUT1_MODE)
 #define PORT223_eTPU_A_11            (PORT_INPUT2_MODE)
 #define PORT223_eTPU_B_23            (PORT_INPUT3_MODE)
 #define PORT223_IGF_IN7            (PORT_INPUT4_MODE)
 #define PORT223_IGF_IN11            (PORT_INPUT5_MODE)
 #define PORT223_IGF_IN23            (PORT_INPUT6_MODE)
 #define PORT223_IGF_IN27            (PORT_INPUT7_MODE)
 #define PORT224_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT224_SIGMA_DELTA_ADC_2_0            (PORT_ANALOG_INPUT_MODE)
 #define PORT224_SAR_ADC_0_16            (PORT_ANALOG_INPUT_MODE)
 #define PORT224_SAR_ADC_2_16            (PORT_ANALOG_INPUT_MODE)
 #define PORT224_eTPU_B_20            (PORT_INPUT1_MODE)
 #define PORT224_eMIOS_0_8            (PORT_INPUT2_MODE)
 #define PORT224_SENT_0_0            (PORT_INPUT3_MODE)
 #define PORT224_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT224_IGF_IN4            (PORT_INPUT5_MODE)
 #define PORT224_IGF_IN16            (PORT_INPUT6_MODE)
 #define PORT224_IGF_IN20            (PORT_INPUT7_MODE)
 #define PORT225_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT225_SIGMA_DELTA_ADC_2_1            (PORT_ANALOG_INPUT_MODE)
 #define PORT225_SAR_ADC_0_17            (PORT_ANALOG_INPUT_MODE)
 #define PORT225_SAR_ADC_2_17            (PORT_ANALOG_INPUT_MODE)
 #define PORT225_eTPU_B_19            (PORT_INPUT1_MODE)
 #define PORT225_eMIOS_0_9            (PORT_INPUT2_MODE)
 #define PORT225_SENT_0_1            (PORT_INPUT3_MODE)
 #define PORT225_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT225_IGF_IN3            (PORT_INPUT5_MODE)
 #define PORT225_IGF_IN17            (PORT_INPUT6_MODE)
 #define PORT225_IGF_IN19            (PORT_INPUT7_MODE)
 #define PORT226_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT226_SIGMA_DELTA_ADC_2_2            (PORT_ANALOG_INPUT_MODE)
 #define PORT226_SAR_ADC_0_18            (PORT_ANALOG_INPUT_MODE)
 #define PORT226_SAR_ADC_2_18            (PORT_ANALOG_INPUT_MODE)
 #define PORT226_eTPU_A_31            (PORT_INPUT1_MODE)
 #define PORT226_eTPU_B_18            (PORT_INPUT2_MODE)
 #define PORT226_eMIOS_0_10            (PORT_INPUT3_MODE)
 #define PORT226_SENT_0_2            (PORT_INPUT4_MODE)
 #define PORT226_IGF_IN2            (PORT_INPUT5_MODE)
 #define PORT226_IGF_IN15            (PORT_INPUT6_MODE)
 #define PORT226_IGF_IN18            (PORT_INPUT7_MODE)
 #define PORT226_IGF_IN31            (PORT_INPUT8_MODE)
 #define PORT227_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT227_SIGMA_DELTA_2_3            (PORT_ANALOG_INPUT_MODE)
 #define PORT227_SAR_ADC_0_19            (PORT_ANALOG_INPUT_MODE)
 #define PORT227_SAR_ADC_3_0            (PORT_ANALOG_INPUT_MODE)
 #define PORT227_eTPU_A_30            (PORT_INPUT1_MODE)
 #define PORT227_eTPU_B_17            (PORT_INPUT2_MODE)
 #define PORT227_IGF_IN1            (PORT_INPUT3_MODE)
 #define PORT227_IGF_IN14            (PORT_INPUT4_MODE)
 #define PORT227_IGF_IN17            (PORT_INPUT5_MODE)
 #define PORT227_IGF_IN30            (PORT_INPUT6_MODE)
 #define PORT228_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT228_SAR_ADC_0_20            (PORT_ANALOG_INPUT_MODE)
 #define PORT228_SAR_ADC_1_0            (PORT_ANALOG_INPUT_MODE)
 #define PORT228_SAR_ADC_2_19            (PORT_ANALOG_INPUT_MODE)
 #define PORT228_eTPU_B_16            (PORT_INPUT1_MODE)
 #define PORT228_eMIOS_0_11            (PORT_INPUT2_MODE)
 #define PORT228_IGF_IN0            (PORT_INPUT3_MODE)
 #define PORT228_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT228_IGF_IN16            (PORT_INPUT5_MODE)
 #define PORT228_IGF_IN19            (PORT_INPUT6_MODE)
 #define PORT229_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT229_SAR_ADC_0_21            (PORT_ANALOG_INPUT_MODE)
 #define PORT229_SAR_ADC_1_1            (PORT_ANALOG_INPUT_MODE)
 #define PORT229_SAR_ADC_3_1            (PORT_ANALOG_INPUT_MODE)
 #define PORT229_eTPU_A_29            (PORT_INPUT1_MODE)
 #define PORT229_eTPU_B_15            (PORT_INPUT2_MODE)
 #define PORT229_IGF_IN13            (PORT_INPUT3_MODE)
 #define PORT229_IGF_IN15            (PORT_INPUT4_MODE)
 #define PORT229_IGF_IN29            (PORT_INPUT5_MODE)
 #define PORT229_IGF_IN31            (PORT_INPUT6_MODE)
 #define PORT230_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT230_SAR_ADC_0_22            (PORT_ANALOG_INPUT_MODE)
 #define PORT230_SAR_ADC_1_2            (PORT_ANALOG_INPUT_MODE)
 #define PORT230_SAR_ADC_3_2            (PORT_ANALOG_INPUT_MODE)
 #define PORT230_eTPU_B_14            (PORT_INPUT1_MODE)
 #define PORT230_eMIOS_0_12            (PORT_INPUT2_MODE)
 #define PORT230_IGF_IN4            (PORT_INPUT3_MODE)
 #define PORT230_IGF_IN14            (PORT_INPUT4_MODE)
 #define PORT230_IGF_IN20            (PORT_INPUT5_MODE)
 #define PORT230_IGF_IN30            (PORT_INPUT6_MODE)
 #define PORT231_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT231_SAR_ADC_0_23            (PORT_ANALOG_INPUT_MODE)
 #define PORT231_SAR_ADC_1_3            (PORT_ANALOG_INPUT_MODE)
 #define PORT231_SAR_ADC_2_20            (PORT_ANALOG_INPUT_MODE)
 #define PORT231_eTPU_B_13            (PORT_INPUT1_MODE)
 #define PORT231_eMIOS_0_13            (PORT_INPUT2_MODE)
 #define PORT231_IGF_IN5            (PORT_INPUT3_MODE)
 #define PORT231_IGF_IN13            (PORT_INPUT4_MODE)
 #define PORT231_IGF_IN21            (PORT_INPUT5_MODE)
 #define PORT231_IGF_IN29            (PORT_INPUT6_MODE)
 #define PORT232_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT232_SAR_ADC_0_24            (PORT_ANALOG_INPUT_MODE)
 #define PORT232_SAR_ADC_1_4            (PORT_ANALOG_INPUT_MODE)
 #define PORT232_SAR_ADC_3_3            (PORT_ANALOG_INPUT_MODE)
 #define PORT232_eTPU_A_28            (PORT_INPUT1_MODE)
 #define PORT232_eTPU_B_12            (PORT_INPUT2_MODE)
 #define PORT232_IGF_IN12            (PORT_INPUT3_MODE)
 #define PORT232_IGF_IN28            (PORT_INPUT4_MODE)
 #define PORT233_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT233_SAR_ADC_0_25            (PORT_ANALOG_INPUT_MODE)
 #define PORT233_SAR_ADC_1_5            (PORT_ANALOG_INPUT_MODE)
 #define PORT233_SAR_ADC_3_4            (PORT_ANALOG_INPUT_MODE)
 #define PORT233_eTPU_A_27            (PORT_INPUT1_MODE)
 #define PORT233_eTPU_B_11            (PORT_INPUT2_MODE)
 #define PORT233_eMIOS_0_14            (PORT_INPUT3_MODE)
 #define PORT233_IGF_IN6            (PORT_INPUT4_MODE)
 #define PORT233_IGF_IN11            (PORT_INPUT5_MODE)
 #define PORT233_IGF_IN22            (PORT_INPUT6_MODE)
 #define PORT233_IGF_IN27            (PORT_INPUT7_MODE)
 #define PORT234_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT234_SAR_ADC_0_26            (PORT_ANALOG_INPUT_MODE)
 #define PORT234_SAR_ADC_1_6            (PORT_ANALOG_INPUT_MODE)
 #define PORT234_SAR_ADC_2_21            (PORT_ANALOG_INPUT_MODE)
 #define PORT234_eTPU_B_10            (PORT_INPUT1_MODE)
 #define PORT234_eMIOS_0_15            (PORT_INPUT2_MODE)
 #define PORT234_IGF_IN7            (PORT_INPUT3_MODE)
 #define PORT234_IGF_IN10            (PORT_INPUT4_MODE)
 #define PORT234_IGF_IN23            (PORT_INPUT5_MODE)
 #define PORT234_IGF_IN26            (PORT_INPUT6_MODE)
 #define PORT235_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT235_SAR_ADC_0_27            (PORT_ANALOG_INPUT_MODE)
 #define PORT235_SAR_ADC_1_7            (PORT_ANALOG_INPUT_MODE)
 #define PORT235_SAR_ADC_3_5            (PORT_ANALOG_INPUT_MODE)
 #define PORT235_eTPU_A_26            (PORT_INPUT1_MODE)
 #define PORT235_eTPU_B_9            (PORT_INPUT2_MODE)
 #define PORT235_IGF_IN9            (PORT_INPUT3_MODE)
 #define PORT235_IGF_IN10            (PORT_INPUT4_MODE)
 #define PORT235_IGF_IN25            (PORT_INPUT5_MODE)
 #define PORT235_IGF_IN26            (PORT_INPUT6_MODE)
 #define PORT236_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT236_SAR_ADC_0_28            (PORT_ANALOG_INPUT_MODE)
 #define PORT236_SAR_ADC_1_8            (PORT_ANALOG_INPUT_MODE)
 #define PORT236_SAR_ADC_3_6            (PORT_ANALOG_INPUT_MODE)
 #define PORT236_eTPU_A_25            (PORT_INPUT1_MODE)
 #define PORT236_eTPU_B_8            (PORT_INPUT2_MODE)
 #define PORT236_IGF_IN8            (PORT_INPUT3_MODE)
 #define PORT236_IGF_IN9            (PORT_INPUT4_MODE)
 #define PORT236_IGF_IN24            (PORT_INPUT5_MODE)
 #define PORT236_IGF_IN25            (PORT_INPUT6_MODE)
 #define PORT237_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT237_SAR_ADC_0_29            (PORT_ANALOG_INPUT_MODE)
 #define PORT237_SAR_ADC_1_9            (PORT_ANALOG_INPUT_MODE)
 #define PORT237_SAR_ADC_3_7            (PORT_ANALOG_INPUT_MODE)
 #define PORT237_eTPU_B_7            (PORT_INPUT1_MODE)
 #define PORT237_eMIOS_0_16            (PORT_INPUT2_MODE)
 #define PORT237_IGF_IN7            (PORT_INPUT3_MODE)
 #define PORT237_IGF_IN8            (PORT_INPUT4_MODE)
 #define PORT237_IGF_IN23            (PORT_INPUT5_MODE)
 #define PORT237_IGF_IN24            (PORT_INPUT6_MODE)
 #define PORT238_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT238_SAR_ADC_0_30            (PORT_ANALOG_INPUT_MODE)
 #define PORT238_SAR_ADC_1_10            (PORT_ANALOG_INPUT_MODE)
 #define PORT238_SAR_ADC_3_8            (PORT_ANALOG_INPUT_MODE)
 #define PORT238_eTPU_A_24            (PORT_INPUT1_MODE)
 #define PORT238_eTPU_B_6            (PORT_INPUT2_MODE)
 #define PORT238_IGF_IN6            (PORT_INPUT3_MODE)
 #define PORT238_IGF_IN8            (PORT_INPUT4_MODE)
 #define PORT238_IGF_IN22            (PORT_INPUT5_MODE)
 #define PORT238_IGF_IN24            (PORT_INPUT6_MODE)
 #define PORT239_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT239_SAR_ADC_0_31            (PORT_ANALOG_INPUT_MODE)
 #define PORT239_SAR_ADC_1_11            (PORT_ANALOG_INPUT_MODE)
 #define PORT239_SAR_ADC_2_22            (PORT_ANALOG_INPUT_MODE)
 #define PORT239_eTPU_B_5            (PORT_INPUT1_MODE)
 #define PORT239_eMIOS_0_17            (PORT_INPUT2_MODE)
 #define PORT239_IGF_IN5            (PORT_INPUT3_MODE)
 #define PORT239_IGF_IN9            (PORT_INPUT4_MODE)
 #define PORT239_IGF_IN21            (PORT_INPUT5_MODE)
 #define PORT239_IGF_IN25            (PORT_INPUT6_MODE)
 #define PORT240_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT240_SIGMA_DELTA_ADC_0_0            (PORT_ANALOG_INPUT_MODE)
 #define PORT240_SAR_ADC_0_0            (PORT_ANALOG_INPUT_MODE)
 #define PORT240_SAR_ADC_2_0            (PORT_ANALOG_INPUT_MODE)
 #define PORT240_eTPU_A_4            (PORT_INPUT1_MODE)
 #define PORT240_eTPU_B_4            (PORT_INPUT2_MODE)
 #define PORT240_eMIOS_0_16            (PORT_INPUT3_MODE)
 #define PORT240_IGF_IN4            (PORT_INPUT4_MODE)
 #define PORT240_IGF_IN8            (PORT_INPUT5_MODE)
 #define PORT240_IGF_IN20            (PORT_INPUT6_MODE)
 #define PORT240_IGF_IN24            (PORT_INPUT7_MODE)
 #define PORT241_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT241_SIGMA_DELTA_ADC_0_1            (PORT_ANALOG_INPUT_MODE)
 #define PORT241_SAR_ADC_0_1            (PORT_ANALOG_INPUT_MODE)
 #define PORT241_SAR_ADC_2_1            (PORT_ANALOG_INPUT_MODE)
 #define PORT241_eTPU_A_3            (PORT_INPUT1_MODE)
 #define PORT241_eTPU_B_3            (PORT_INPUT2_MODE)
 #define PORT241_eMIOS_0_17            (PORT_INPUT3_MODE)
 #define PORT241_IGF_IN3            (PORT_INPUT4_MODE)
 #define PORT241_IGF_IN9            (PORT_INPUT5_MODE)
 #define PORT241_IGF_IN19            (PORT_INPUT6_MODE)
 #define PORT241_IGF_IN25            (PORT_INPUT7_MODE)
 #define PORT242_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT242_SIGMA_DELTA_ADC_0_2            (PORT_ANALOG_INPUT_MODE)
 #define PORT242_SAR_ADC_0_2            (PORT_ANALOG_INPUT_MODE)
 #define PORT242_SAR_ADC_2_2            (PORT_ANALOG_INPUT_MODE)
 #define PORT242_eTPU_A_2            (PORT_INPUT1_MODE)
 #define PORT242_eTPU_B_2            (PORT_INPUT2_MODE)
 #define PORT242_eMIOS_0_18            (PORT_INPUT3_MODE)
 #define PORT242_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT242_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT242_IGF_IN18            (PORT_INPUT6_MODE)
 #define PORT242_IGF_IN26            (PORT_INPUT7_MODE)
 #define PORT243_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT243_SIGMA_DELTA_ADC_0_3            (PORT_ANALOG_INPUT_MODE)
 #define PORT243_SAR_ADC_0_3            (PORT_ANALOG_INPUT_MODE)
 #define PORT243_SAR_ADC_2_3            (PORT_ANALOG_INPUT_MODE)
 #define PORT243_eTPU_A_1            (PORT_INPUT1_MODE)
 #define PORT243_eTPU_B_1            (PORT_INPUT2_MODE)
 #define PORT243_eTPU_A_TCRCLK_A            (PORT_INPUT3_MODE)
 #define PORT243_eTPU_B_TCRCLK_B            (PORT_INPUT4_MODE)
 #define PORT243_eMIOS_0_19            (PORT_INPUT5_MODE)
 #define PORT243_IGF_IN1            (PORT_INPUT6_MODE)
 #define PORT243_IGF_IN11            (PORT_INPUT7_MODE)
 #define PORT243_IGF_IN17            (PORT_INPUT8_MODE)
 #define PORT243_IGF_IN27            (PORT_INPUT9_MODE)
 #define PORT244_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT244_SIGMA_DELTA_ADC_0_4            (PORT_ANALOG_INPUT_MODE)
 #define PORT244_SAR_ADC_0_4            (PORT_ANALOG_INPUT_MODE)
 #define PORT244_SAR_ADC_2_4            (PORT_ANALOG_INPUT_MODE)
 #define PORT244_eTPU_A_0            (PORT_INPUT1_MODE)
 #define PORT244_eTPU_B_0            (PORT_INPUT2_MODE)
 #define PORT244_eTPU_A_TCRCLK_A            (PORT_INPUT3_MODE)
 #define PORT244_eTPU_B_TCRCLK_B            (PORT_INPUT4_MODE)
 #define PORT244_eMIOS_0_20            (PORT_INPUT5_MODE)
 #define PORT244_IGF_IN0            (PORT_INPUT6_MODE)
 #define PORT244_IGF_IN12            (PORT_INPUT7_MODE)
 #define PORT244_IGF_IN16            (PORT_INPUT8_MODE)
 #define PORT244_IGF_IN28            (PORT_INPUT9_MODE)
 #define PORT245_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT245_SIGMA_DELTA_ADC_0_5            (PORT_ANALOG_INPUT_MODE)
 #define PORT245_SAR_ADC_0_5            (PORT_ANALOG_INPUT_MODE)
 #define PORT245_SAR_ADC_2_5            (PORT_ANALOG_INPUT_MODE)
 #define PORT245_eTPU_B_31            (PORT_INPUT1_MODE)
 #define PORT245_eMIOS_0_21            (PORT_INPUT2_MODE)
 #define PORT245_IGF_IN13            (PORT_INPUT3_MODE)
 #define PORT245_IGF_IN15            (PORT_INPUT4_MODE)
 #define PORT245_IGF_IN29            (PORT_INPUT5_MODE)
 #define PORT245_IGF_IN31            (PORT_INPUT6_MODE)
 #define PORT246_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT246_SIGMA_DELTA_ADC_0_6            (PORT_ANALOG_INPUT_MODE)
 #define PORT246_SAR_ADC_0_6            (PORT_ANALOG_INPUT_MODE)
 #define PORT246_SAR_ADC_2_6            (PORT_ANALOG_INPUT_MODE)
 #define PORT246_eTPU_B_30            (PORT_INPUT1_MODE)
 #define PORT246_eMIOS_0_22            (PORT_INPUT2_MODE)
 #define PORT246_IGF_IN14            (PORT_INPUT3_MODE)
 #define PORT246_IGF_IN30            (PORT_INPUT4_MODE)
 #define PORT247_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT247_SIGMA_DELTA_ADC_0_7            (PORT_ANALOG_INPUT_MODE)
 #define PORT247_SAR_ADC_0_7            (PORT_ANALOG_INPUT_MODE)
 #define PORT247_SAR_ADC_2_7            (PORT_ANALOG_INPUT_MODE)
 #define PORT247_eTPU_B_29            (PORT_INPUT1_MODE)
 #define PORT247_eMIOS_0_23            (PORT_INPUT2_MODE)
 #define PORT247_IGF_IN13            (PORT_INPUT3_MODE)
 #define PORT247_IGF_IN15            (PORT_INPUT4_MODE)
 #define PORT247_IGF_IN29            (PORT_INPUT5_MODE)
 #define PORT247_IGF_IN31            (PORT_INPUT6_MODE)
 #define PORT248_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT248_SIGMA_DELTA_ADC_1_0            (PORT_ANALOG_INPUT_MODE)
 #define PORT248_SAR_ADC_0_8            (PORT_ANALOG_INPUT_MODE)
 #define PORT248_SAR_ADC_2_8            (PORT_ANALOG_INPUT_MODE)
 #define PORT248_eTPU_B_28            (PORT_INPUT1_MODE)
 #define PORT248_eMIOS_1_8            (PORT_INPUT2_MODE)
 #define PORT248_SENT_1_0            (PORT_INPUT3_MODE)
 #define PORT248_IGF_IN0            (PORT_INPUT4_MODE)
 #define PORT248_IGF_IN12            (PORT_INPUT5_MODE)
 #define PORT248_IGF_IN16            (PORT_INPUT6_MODE)
 #define PORT248_IGF_IN28            (PORT_INPUT7_MODE)
 #define PORT249_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT249_SIGMA_DELTA_ADC_1_1            (PORT_ANALOG_INPUT_MODE)
 #define PORT249_SAR_ADC_0_9            (PORT_ANALOG_INPUT_MODE)
 #define PORT249_SAR_ADC_2_9            (PORT_ANALOG_INPUT_MODE)
 #define PORT249_eTPU_B_27            (PORT_INPUT1_MODE)
 #define PORT249_eMIOS_1_9            (PORT_INPUT2_MODE)
 #define PORT249_SENT_1_1            (PORT_INPUT3_MODE)
 #define PORT249_IGF_IN1            (PORT_INPUT4_MODE)
 #define PORT249_IGF_IN11            (PORT_INPUT5_MODE)
 #define PORT249_IGF_IN17            (PORT_INPUT6_MODE)
 #define PORT249_IGF_IN27            (PORT_INPUT7_MODE)
 #define PORT250_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT250_SIGMA_DELTA_ADC_1_2            (PORT_ANALOG_INPUT_MODE)
 #define PORT250_SAR_ADC_0_10            (PORT_ANALOG_INPUT_MODE)
 #define PORT250_SAR_ADC_2_10            (PORT_ANALOG_INPUT_MODE)
 #define PORT250_eTPU_B_26            (PORT_INPUT1_MODE)
 #define PORT250_eMIOS_1_10            (PORT_INPUT2_MODE)
 #define PORT250_SENT_1_2            (PORT_INPUT3_MODE)
 #define PORT250_IGF_IN2            (PORT_INPUT4_MODE)
 #define PORT250_IGF_IN10            (PORT_INPUT5_MODE)
 #define PORT250_IGF_IN18            (PORT_INPUT6_MODE)
 #define PORT250_IGF_IN26            (PORT_INPUT7_MODE)
 #define PORT251_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT251_SIGMA_DELTA_ADC_1_3            (PORT_ANALOG_INPUT_MODE)
 #define PORT251_SAR_ADC_0_11            (PORT_ANALOG_INPUT_MODE)
 #define PORT251_SAR_ADC_2_11            (PORT_ANALOG_INPUT_MODE)
 #define PORT251_eTPU_B_25            (PORT_INPUT1_MODE)
 #define PORT251_eMIOS_1_11            (PORT_INPUT2_MODE)
 #define PORT251_IGF_IN3            (PORT_INPUT3_MODE)
 #define PORT251_IGF_IN9            (PORT_INPUT4_MODE)
 #define PORT251_IGF_IN19            (PORT_INPUT5_MODE)
 #define PORT251_IGF_IN25            (PORT_INPUT6_MODE)
 #define PORT252_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT252_SIGMA_DELTA_ADC_1_4            (PORT_ANALOG_INPUT_MODE)
 #define PORT252_SAR_ADC_0_12            (PORT_ANALOG_INPUT_MODE)
 #define PORT252_SAR_ADC_2_12            (PORT_ANALOG_INPUT_MODE)
 #define PORT252_eTPU_B_24            (PORT_INPUT1_MODE)
 #define PORT252_eMIOS_1_12            (PORT_INPUT2_MODE)
 #define PORT252_IGF_IN4            (PORT_INPUT3_MODE)
 #define PORT252_IGF_IN8            (PORT_INPUT4_MODE)
 #define PORT252_IGF_IN20            (PORT_INPUT5_MODE)
 #define PORT252_IGF_IN24            (PORT_INPUT6_MODE)
 #define PORT253_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT253_SIGMA_DELTA_ADC_1_5            (PORT_ANALOG_INPUT_MODE)
 #define PORT253_SAR_ADC_0_13            (PORT_ANALOG_INPUT_MODE)
 #define PORT253_SAR_ADC_2_13            (PORT_ANALOG_INPUT_MODE)
 #define PORT253_eTPU_B_23            (PORT_INPUT1_MODE)
 #define PORT253_eMIOS_1_13            (PORT_INPUT2_MODE)
 #define PORT253_IGF_IN5            (PORT_INPUT3_MODE)
 #define PORT253_IGF_IN7            (PORT_INPUT4_MODE)
 #define PORT253_IGF_IN21            (PORT_INPUT5_MODE)
 #define PORT253_IGF_IN23            (PORT_INPUT6_MODE)
 #define PORT254_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT254_SIGMA_DELTA_ADC_1_6            (PORT_ANALOG_INPUT_MODE)
 #define PORT254_SAR_ADC_0_14            (PORT_ANALOG_INPUT_MODE)
 #define PORT254_SAR_ADC_2_14            (PORT_ANALOG_INPUT_MODE)
 #define PORT254_eTPU_B_22            (PORT_INPUT1_MODE)
 #define PORT254_eMIOS_1_14            (PORT_INPUT2_MODE)
 #define PORT254_IGF_IN6            (PORT_INPUT3_MODE)
 #define PORT254_IGF_IN22            (PORT_INPUT4_MODE)
 #define PORT255_GPI            (PORT_ONLY_INPUT_MODE)
 #define PORT255_SIGMA_DELTA_ADC_1_7            (PORT_ANALOG_INPUT_MODE)
 #define PORT255_SAR_ADC_0_15            (PORT_ANALOG_INPUT_MODE)
 #define PORT255_SAR_ADC_2_15            (PORT_ANALOG_INPUT_MODE)
 #define PORT255_eTPU_B_21            (PORT_INPUT1_MODE)
 #define PORT255_eMIOS_1_15            (PORT_INPUT2_MODE)
 #define PORT255_IGF_IN5            (PORT_INPUT3_MODE)
 #define PORT255_IGF_IN7            (PORT_INPUT4_MODE)
 #define PORT255_IGF_IN21            (PORT_INPUT5_MODE)
 #define PORT255_IGF_IN23            (PORT_INPUT6_MODE)


/**
* @brief Enable/Disable Development Error Detection
*
* @implements   PORT_DEV_ERROR_DETECT_define
*/
#define PORT_DEV_ERROR_DETECT           (STD_OFF)

/**
* @brief Use/remove Port_SetPinDirection function from the compiled driver
*
* @implements   PORT_SET_PIN_DIRECTION_API_define
*/

#define PORT_SET_PIN_DIRECTION_API      (STD_ON)


/**
* @brief Use/remove Port_SetPinMode function from the compiled driver
*
* @implements   PORT_SET_PIN_MODE_API_define
*/

#define PORT_SET_PIN_MODE_API           (STD_ON)


/**
* @brief Enable/Disable Port_SetPinMode function updating the output level of the pins configured at runtime as GPIO
*/
#define PORT_SETPINMODE_DOES_NOT_TOUCH_GPIO_LEVEL           (STD_OFF)

/**
* @brief Support for User mode.
*        If this parameter has been configured to 'STD_ON', the Port driver code can be executed from both supervisor and user mode.
*
*/
#define PORT_ENABLE_USER_MODE_SUPPORT   (STD_OFF)


/**
* @brief Use/remove Port_GetVersionInfo function from the compiled driver
*
* @implements   PORT_VERSION_INFO_API_define
*/
#define PORT_VERSION_INFO_API           (STD_ON)

/**
* @brief Port Pin symbolic names
* @details Get All Symbolic Names from configuration tool
*
*
*/
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_K_PortPin_PK0  0
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_K_PortPin_PK1  1
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_K_PortPin_PK2  2
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_K_PortPin_PK5  3
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_K_PortPin_EEP_WRI_EN  23
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_K_PortPin_EEP_HOLD  24
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_D_PortPin_CANC_RxD  4
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_D_PortPin_CANC_TxD  5
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_D_PortPin_MOSI_2  7
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_D_PortPin_MISO_2  8
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_D_PortPin_SBC_CS  9
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_D_PortPin_LIN_RxD  10
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_D_PortPin_LIN_TxD  11
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_D_PortPin_EEP_CS  22
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_E_PortPin_SCK_2  6
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_C_PortPin_CANA_CS  12
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_C_PortPin_CANA_RxD  13
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_C_PortPin_CANA_TxD  14
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_C_PortPin_SPI_MOSI_1  15
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_C_PortPin_SPI_MISO_1  16
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_C_PortPin_SPI_CLK_1  17
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_C_PortPin_CAND_CS  20
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_I_PortPin_CAND_RxD  18
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_I_PortPin_CAND_TxD  19
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_G_PortPin_6V2_EN  21
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_G_PortPin_LS_DRI_IN1  26
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_X_PortPin_ADC_MUXuC1  25
/**
* @violates @ref PORT_CFG_H_REF_1 MISRA 2004 Rule 1.4, The compiler/linker shall be checked to
*  ensure that 31 character significance and case sensitivity are supported for external ids
*/
#define PortConfigSet_PortContainer_Z_PortPin_ADC_uC1  27


/**
* @brief Number of INMUX registers
* @details Platform constant
*/
#define PORT_NMBR_INMUX_REGS_U16    ((uint16)487)
/**
* @brief Number of available pad modes options
* @details Platform constant
*/
#define PAD_MODE_OPTIONS_U8         ((uint8)45)
/**
* @brief Number of pad 16 blocks
* @details Platform constant
*/
#define PAD_16BLOCK_NO_U8           ((uint8)16)
/**
 * @brief The last supported pin number
 */
#define PORT_MAX_PIN_PACKAGE_U16    ((uint16)255)


#define PORT_PRECOMPILE_SUPPORT     (STD_OFF)

/**
* @brief Declaration of config sets for PostBuild configuration
*/
#define PORT_CONFIG_PB
/**
* @brief Number of UnUsed pin array
*/
#define PORT_MAX_UNUSED_PADS_0_U16    (152U)

#define PORT_MAX_UNUSED_PADS_U16   (152U)

/**
* @brief The maximum number of configured pins
*/

#define PORT_MAX_CONFIGURED_PADS_0_U16   ((uint16)28)


#define PORT_MAX_CONFIGURED_PADS_U16   ((uint16)28)


#if (STD_ON == PORT_SET_PIN_MODE_API)
#define  PORT_INOUT_TABLE_NUM_ENTRIES_U16       ((uint16)313)
#endif /* (STD_ON == PORT_SET_PIN_MODE_API) */
/*=================================================================================================
*                                             ENUMS
=================================================================================================*/


/*=================================================================================================
*                                STRUCTURES AND OTHER TYPEDEFS
=================================================================================================*/

/**
* @brief   Structure needed by @p Port_Init().
* @details The structure @p Port_ConfigType is a type for the external data
*          structure containing the initialization data for the PORT Driver.
* @note    The user must use the symbolic names defined in the configuration
*          tool.
*
* @implements Port_ConfigType_struct
*
* @api
*/
typedef struct
{
    VAR(uint16, AUTOMATIC) u16NumPins;                                                     /**< @brief Number of used pads (to be configured) */
    VAR(uint16, AUTOMATIC) u16NumUnusedPins;                                               /**< @brief Number of unused pads */
    P2CONST(uint16, AUTOMATIC, PORT_APPL_CONST) au16UnusedPads;                            /**< @brief Unused pad id's array */
    P2CONST(Port_Siul2_UnUsedPinConfigType, AUTOMATIC, PORT_APPL_CONST) pUnusedPadConfig;  /**< @brief Unused pad configuration */
    P2CONST(Port_Siul2_PinConfigType, AUTOMATIC, PORT_APPL_CONST) pUsedPadConfig;          /**< @brief Used pads data configuration */
    P2CONST(Port_Siul2_PadSelConfigType, AUTOMATIC, PORT_APPL_CONST) pPadSelConfig;        /**< @brief Used pads INMUX configuration */
} Port_ConfigType;

/**
* @brief Settings for a INMUX register
* @details The structure @p Port_InMuxSettingType manages ExtraFunctions PinMode.
*
* @api
*/
typedef struct
{
    VAR(uint16,AUTOMATIC) u16InMuxId;   /**< @brief The id of the INMUX register to be configured */
    VAR(uint8, AUTOMATIC) u8InMuxCode;  /**< @brief The value of the INMUX reg for signal allocation */
} Port_InMuxSettingType;

/**
* @brief Settings for a INOUT functionality
* @details The structure @p Port_InoutSettingType manages Inout PinModes.
* 
* @api
*/
typedef struct
{
    VAR(uint16,AUTOMATIC) u16MSCR;      /**< @brief The id of the MSCR register to be configured */
    VAR(uint8,AUTOMATIC)  u8Mode;       /**< @brief The mode to be configured */
    VAR(uint16,AUTOMATIC) u16InMuxId;   /**< @brief The id of the INMUX register to be configured */
    VAR(uint8, AUTOMATIC) u8InMuxCode;  /**< @brief The value of the INMUX reg for signal allocation */
} Port_InoutSettingType;
/*=================================================================================================
                                 GLOBAL VARIABLE DECLARATIONS
=================================================================================================*/

#define PORT_START_SEC_CONFIG_DATA_UNSPECIFIED
/**
* @violates @ref PORT_CFG_H_REF_2 Precautions shall be taken in order to prevent
* the contents of a header file being included twice
*/
#include "MemMap.h"



/**
* @brief External declaration of the Port configuration structures for post-build mode
*/
extern CONST(Port_ConfigType, PORT_CONST) PortConfigSet;




#if (STD_ON == PORT_SET_PIN_MODE_API)
/**
* @brief External declaration of the Port inout functionality settings array
*
* @violates @ref PORT_CFG_H_REF_4 Objects shall be defined at block scope if they are only accessed
* from within a single function.
*/
extern CONST(Port_InoutSettingType,PORT_CONST) Port_aPadFunctInoutMuxSettings[PORT_INOUT_TABLE_NUM_ENTRIES_U16];

/**
* @brief External declaration of the Port pad inmux functionality settings array
*
* @violates @ref PORT_CFG_H_REF_4 Objects shall be defined at block scope if they are only accessed
* from within a single function.
*/
extern CONST(Port_InMuxSettingType,PORT_CONST) Port_aPadFunctInMuxSettings[1359];
#endif /* (STD_ON == PORT_SET_PIN_MODE_API) */

#define PORT_STOP_SEC_CONFIG_DATA_UNSPECIFIED
/**
* @violates @ref PORT_CFG_H_REF_2 Precautions shall be taken in order to prevent
* the contents of a header file being included twice
*/
#include "MemMap.h"

#define PORT_START_SEC_CONFIG_DATA_16
/**
* @violates @ref PORT_CFG_H_REF_2 Precautions shall be taken in order to prevent
* the contents of a header file being included twice
*/
#include "MemMap.h"

#if (STD_ON == PORT_SET_PIN_MODE_API)
/**
* @brief External declaration of the Port pin description array
*
* @violates @ref PORT_CFG_H_REF_4 Objects shall be defined at block scope if they are only accessed
* from within a single function.
*/
extern CONST(uint16, PORT_CONST) Port_au16PinDescription[45][16];
/**
* @brief External declaration of the Port pad inmux functionality settings index array
*
* @violates @ref PORT_CFG_H_REF_4 Objects shall be defined at block scope if they are only accessed
* from within a single function.
*/
extern CONST(uint16,PORT_CONST) Port_au16PadFunctInMuxIndex[256];
#endif /* (STD_ON == PORT_SET_PIN_MODE_API) */

#define PORT_STOP_SEC_CONFIG_DATA_16
/**
* @violates @ref PORT_CFG_H_REF_2 Precautions shall be taken in order to prevent
* the contents of a header file being included twice
*/
#include "MemMap.h"

/*=================================================================================================
*                                    FUNCTION PROTOTYPES
=================================================================================================*/


#ifdef __cplusplus
}
#endif

#endif /* PORT_CFG_H */

/** @} */

/* End of File */
