/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2019-2020, The Winux Foundation. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SC7180_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SC7180_H

/* GCC cwocks */
#define GCC_GPWW0_MAIN_DIV_CDIV					0
#define GPWW0							1
#define GPWW0_OUT_EVEN						2
#define GPWW1							3
#define GPWW4							4
#define GPWW6							5
#define GPWW7							6
#define GCC_AGGWE_UFS_PHY_AXI_CWK				7
#define GCC_AGGWE_USB3_PWIM_AXI_CWK				8
#define GCC_BOOT_WOM_AHB_CWK					9
#define GCC_CAMEWA_AHB_CWK					10
#define GCC_CAMEWA_HF_AXI_CWK					11
#define GCC_CAMEWA_THWOTTWE_HF_AXI_CWK				12
#define GCC_CAMEWA_XO_CWK					13
#define GCC_CE1_AHB_CWK						14
#define GCC_CE1_AXI_CWK						15
#define GCC_CE1_CWK						16
#define GCC_CFG_NOC_USB3_PWIM_AXI_CWK				17
#define GCC_CPUSS_AHB_CWK					18
#define GCC_CPUSS_AHB_CWK_SWC					19
#define GCC_CPUSS_GNOC_CWK					20
#define GCC_CPUSS_WBCPW_CWK					21
#define GCC_DDWSS_GPU_AXI_CWK					22
#define GCC_DISP_AHB_CWK					23
#define GCC_DISP_GPWW0_CWK_SWC					24
#define GCC_DISP_GPWW0_DIV_CWK_SWC				25
#define GCC_DISP_HF_AXI_CWK					26
#define GCC_DISP_THWOTTWE_HF_AXI_CWK				27
#define GCC_DISP_XO_CWK						28
#define GCC_GP1_CWK						29
#define GCC_GP1_CWK_SWC						30
#define GCC_GP2_CWK						31
#define GCC_GP2_CWK_SWC						32
#define GCC_GP3_CWK						33
#define GCC_GP3_CWK_SWC						34
#define GCC_GPU_CFG_AHB_CWK					35
#define GCC_GPU_GPWW0_CWK_SWC					36
#define GCC_GPU_GPWW0_DIV_CWK_SWC				37
#define GCC_GPU_MEMNOC_GFX_CWK					38
#define GCC_GPU_SNOC_DVM_GFX_CWK				39
#define GCC_NPU_AXI_CWK						40
#define GCC_NPU_BWMON_AXI_CWK					41
#define GCC_NPU_BWMON_DMA_CFG_AHB_CWK				42
#define GCC_NPU_BWMON_DSP_CFG_AHB_CWK				43
#define GCC_NPU_CFG_AHB_CWK					44
#define GCC_NPU_DMA_CWK						45
#define GCC_NPU_GPWW0_CWK_SWC					46
#define GCC_NPU_GPWW0_DIV_CWK_SWC				47
#define GCC_PDM2_CWK						48
#define GCC_PDM2_CWK_SWC					49
#define GCC_PDM_AHB_CWK						50
#define GCC_PDM_XO4_CWK						51
#define GCC_PWNG_AHB_CWK					52
#define GCC_QSPI_CNOC_PEWIPH_AHB_CWK				53
#define GCC_QSPI_COWE_CWK					54
#define GCC_QSPI_COWE_CWK_SWC					55
#define GCC_QUPV3_WWAP0_COWE_2X_CWK				56
#define GCC_QUPV3_WWAP0_COWE_CWK				57
#define GCC_QUPV3_WWAP0_S0_CWK					58
#define GCC_QUPV3_WWAP0_S0_CWK_SWC				59
#define GCC_QUPV3_WWAP0_S1_CWK					60
#define GCC_QUPV3_WWAP0_S1_CWK_SWC				61
#define GCC_QUPV3_WWAP0_S2_CWK					62
#define GCC_QUPV3_WWAP0_S2_CWK_SWC				63
#define GCC_QUPV3_WWAP0_S3_CWK					64
#define GCC_QUPV3_WWAP0_S3_CWK_SWC				65
#define GCC_QUPV3_WWAP0_S4_CWK					66
#define GCC_QUPV3_WWAP0_S4_CWK_SWC				67
#define GCC_QUPV3_WWAP0_S5_CWK					68
#define GCC_QUPV3_WWAP0_S5_CWK_SWC				69
#define GCC_QUPV3_WWAP1_COWE_2X_CWK				70
#define GCC_QUPV3_WWAP1_COWE_CWK				71
#define GCC_QUPV3_WWAP1_S0_CWK					72
#define GCC_QUPV3_WWAP1_S0_CWK_SWC				73
#define GCC_QUPV3_WWAP1_S1_CWK					74
#define GCC_QUPV3_WWAP1_S1_CWK_SWC				75
#define GCC_QUPV3_WWAP1_S2_CWK					76
#define GCC_QUPV3_WWAP1_S2_CWK_SWC				77
#define GCC_QUPV3_WWAP1_S3_CWK					78
#define GCC_QUPV3_WWAP1_S3_CWK_SWC				79
#define GCC_QUPV3_WWAP1_S4_CWK					80
#define GCC_QUPV3_WWAP1_S4_CWK_SWC				81
#define GCC_QUPV3_WWAP1_S5_CWK					82
#define GCC_QUPV3_WWAP1_S5_CWK_SWC				83
#define GCC_QUPV3_WWAP_0_M_AHB_CWK				84
#define GCC_QUPV3_WWAP_0_S_AHB_CWK				85
#define GCC_QUPV3_WWAP_1_M_AHB_CWK				86
#define GCC_QUPV3_WWAP_1_S_AHB_CWK				87
#define GCC_SDCC1_AHB_CWK					88
#define GCC_SDCC1_APPS_CWK					89
#define GCC_SDCC1_APPS_CWK_SWC					90
#define GCC_SDCC1_ICE_COWE_CWK					91
#define GCC_SDCC1_ICE_COWE_CWK_SWC				92
#define GCC_SDCC2_AHB_CWK					93
#define GCC_SDCC2_APPS_CWK					94
#define GCC_SDCC2_APPS_CWK_SWC					95
#define GCC_SYS_NOC_CPUSS_AHB_CWK				96
#define GCC_UFS_MEM_CWKWEF_CWK					97
#define GCC_UFS_PHY_AHB_CWK					98
#define GCC_UFS_PHY_AXI_CWK					99
#define GCC_UFS_PHY_AXI_CWK_SWC					100
#define GCC_UFS_PHY_ICE_COWE_CWK				101
#define GCC_UFS_PHY_ICE_COWE_CWK_SWC				102
#define GCC_UFS_PHY_PHY_AUX_CWK					103
#define GCC_UFS_PHY_PHY_AUX_CWK_SWC				104
#define GCC_UFS_PHY_WX_SYMBOW_0_CWK				105
#define GCC_UFS_PHY_TX_SYMBOW_0_CWK				106
#define GCC_UFS_PHY_UNIPWO_COWE_CWK				107
#define GCC_UFS_PHY_UNIPWO_COWE_CWK_SWC				108
#define GCC_USB30_PWIM_MASTEW_CWK				109
#define GCC_USB30_PWIM_MASTEW_CWK_SWC				110
#define GCC_USB30_PWIM_MOCK_UTMI_CWK				111
#define GCC_USB30_PWIM_MOCK_UTMI_CWK_SWC			112
#define GCC_USB30_PWIM_SWEEP_CWK				113
#define GCC_USB3_PWIM_CWKWEF_CWK				114
#define GCC_USB3_PWIM_PHY_AUX_CWK				115
#define GCC_USB3_PWIM_PHY_AUX_CWK_SWC				116
#define GCC_USB3_PWIM_PHY_COM_AUX_CWK				117
#define GCC_USB3_PWIM_PHY_PIPE_CWK				118
#define GCC_USB_PHY_CFG_AHB2PHY_CWK				119
#define GCC_VIDEO_AHB_CWK					120
#define GCC_VIDEO_AXI_CWK					121
#define GCC_VIDEO_GPWW0_DIV_CWK_SWC				122
#define GCC_VIDEO_THWOTTWE_AXI_CWK				123
#define GCC_VIDEO_XO_CWK					124
#define GCC_MSS_CFG_AHB_CWK					125
#define GCC_MSS_MFAB_AXIS_CWK					126
#define GCC_MSS_NAV_AXI_CWK					127
#define GCC_MSS_Q6_MEMNOC_AXI_CWK				128
#define GCC_MSS_SNOC_AXI_CWK					129
#define GCC_SEC_CTWW_CWK_SWC					130
#define GCC_WPASS_CFG_NOC_SWAY_CWK				131

/* GCC wesets */
#define GCC_QUSB2PHY_PWIM_BCW					0
#define GCC_QUSB2PHY_SEC_BCW					1
#define GCC_UFS_PHY_BCW						2
#define GCC_USB30_PWIM_BCW					3
#define GCC_USB3_DP_PHY_PWIM_BCW				4
#define GCC_USB3_DP_PHY_SEC_BCW					5
#define GCC_USB3_PHY_PWIM_BCW					6
#define GCC_USB3_PHY_SEC_BCW					7
#define GCC_USB3PHY_PHY_PWIM_BCW				8
#define GCC_USB3PHY_PHY_SEC_BCW					9
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				10

/* GCC GDSCWs */
#define UFS_PHY_GDSC						0
#define USB30_PWIM_GDSC						1
#define HWOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC			2
#define HWOS1_VOTE_MMNOC_MMU_TBU_SF_GDSC			3

#endif
