// Seed: 819906924
module module_0;
  assign id_1 = (!id_1);
  assign module_1.id_3 = 0;
  wire id_2;
  wire id_3, id_4;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    input wire id_8,
    input wor id_9
    , id_18,
    inout tri0 id_10,
    output supply1 id_11
    , id_19,
    output wor id_12,
    output supply1 id_13,
    output wand id_14,
    input wor id_15,
    input wor id_16
);
  wire id_20;
  wire id_21;
  xor primCall (
      id_0,
      id_10,
      id_15,
      id_16,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_3,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9
  );
  module_0 modCall_1 ();
endmodule
