# Synchronous-FIFO-Buffer-in-Verilog-HDL


![synchronous fifo block diagram](https://github.com/user-attachments/assets/7f9d7971-c6e8-444c-8397-dc1d4d16d846)
