

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Tue May 24 14:05:47 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16  0000                     
    17                           ; Version 2.40
    18                           ; Generated 17/11/2021 GMT
    19                           ; 
    20                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4550 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52  0000                     _ADCON0bits	set	4034
    53  0000                     _TRISEbits	set	3990
    54  0000                     _ADCON2	set	4032
    55  0000                     _ADRESH	set	4036
    56  0000                     _T2CON	set	4042
    57  0000                     _ADCON0	set	4034
    58  0000                     _ADCON1	set	4033
    59  0000                     _INTCONbits	set	4082
    60  0000                     _PR2	set	4043
    61  0000                     _PIE1bits	set	3997
    62                           
    63                           ; #config settings
    64                           
    65                           	psect	cinit
    66  000054                     __pcinit:
    67                           	callstack 0
    68  000054                     start_initialization:
    69                           	callstack 0
    70  000054                     __initialization:
    71                           	callstack 0
    72  000054                     end_of_initialization:
    73                           	callstack 0
    74  000054                     __end_of__initialization:
    75                           	callstack 0
    76  000054  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    77  000056  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    78  000058  0100               	movlb	0
    79  00005A  EF1A  F000         	goto	_main	;jump to C main() function
    80                           
    81                           	psect	cstackCOMRAM
    82  000000                     __pcstackCOMRAM:
    83                           	callstack 0
    84  000000                     
    85                           ; 1 bytes @ 0x0
    86 ;;
    87 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    88 ;;
    89 ;; *************** function _main *****************
    90 ;; Defined at:
    91 ;;		line 18 in file "maincode2.c"
    92 ;; Parameters:    Size  Location     Type
    93 ;;		None
    94 ;; Auto vars:     Size  Location     Type
    95 ;;		None
    96 ;; Return value:  Size  Location     Type
    97 ;;                  1    wreg      void 
    98 ;; Registers used:
    99 ;;		wreg, status,2, cstack
   100 ;; Tracked objects:
   101 ;;		On entry : 0/0
   102 ;;		On exit  : 0/0
   103 ;;		Unchanged: 0/0
   104 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   105 ;;      Params:         0       0       0       0       0       0       0       0       0
   106 ;;      Locals:         0       0       0       0       0       0       0       0       0
   107 ;;      Temps:          0       0       0       0       0       0       0       0       0
   108 ;;      Totals:         0       0       0       0       0       0       0       0       0
   109 ;;Total ram usage:        0 bytes
   110 ;; Hardware stack levels required when called: 2
   111 ;; This function calls:
   112 ;;		_configuro
   113 ;; This function is called by:
   114 ;;		Startup code after reset
   115 ;; This function uses a non-reentrant model
   116 ;;
   117                           
   118                           	psect	text0
   119  000034                     __ptext0:
   120                           	callstack 0
   121  000034                     _main:
   122                           	callstack 29
   123  000034                     
   124                           ;maincode2.c: 19:     configuro();
   125  000034  EC09  F000         	call	_configuro	;wreg free
   126  000038                     l727:
   127                           
   128                           ;maincode2.c: 21:         ADCON0bits.GODONE = 1;
   129  000038  82C2               	bsf	194,1,c	;volatile
   130  00003A                     l29:
   131  00003A  B2C2               	btfsc	194,1,c	;volatile
   132  00003C  EF22  F000         	goto	u11
   133  000040  EF24  F000         	goto	u10
   134  000044                     u11:
   135  000044  EF1D  F000         	goto	l29
   136  000048                     u10:
   137  000048                     
   138                           ;maincode2.c: 23:         PR2 = ADRESH;
   139  000048  CFC4 FFCB          	movff	4036,4043	;volatile
   140  00004C  EF1C  F000         	goto	l727
   141  000050  EF07  F000         	goto	start
   142  000054                     __end_of_main:
   143                           	callstack 0
   144                           
   145 ;; *************** function _configuro *****************
   146 ;; Defined at:
   147 ;;		line 5 in file "maincode2.c"
   148 ;; Parameters:    Size  Location     Type
   149 ;;		None
   150 ;; Auto vars:     Size  Location     Type
   151 ;;		None
   152 ;; Return value:  Size  Location     Type
   153 ;;                  1    wreg      void 
   154 ;; Registers used:
   155 ;;		wreg, status,2
   156 ;; Tracked objects:
   157 ;;		On entry : 0/0
   158 ;;		On exit  : 0/0
   159 ;;		Unchanged: 0/0
   160 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   161 ;;      Params:         0       0       0       0       0       0       0       0       0
   162 ;;      Locals:         0       0       0       0       0       0       0       0       0
   163 ;;      Temps:          0       0       0       0       0       0       0       0       0
   164 ;;      Totals:         0       0       0       0       0       0       0       0       0
   165 ;;Total ram usage:        0 bytes
   166 ;; Hardware stack levels used: 1
   167 ;; Hardware stack levels required when called: 1
   168 ;; This function calls:
   169 ;;		Nothing
   170 ;; This function is called by:
   171 ;;		_main
   172 ;; This function uses a non-reentrant model
   173 ;;
   174                           
   175                           	psect	text1
   176  000012                     __ptext1:
   177                           	callstack 0
   178  000012                     _configuro:
   179                           	callstack 29
   180  000012                     
   181                           ;maincode2.c: 6:     ADCON2 = 0x24;
   182  000012  0E24               	movlw	36
   183  000014  6EC0               	movwf	192,c	;volatile
   184                           
   185                           ;maincode2.c: 7:     ADCON1 = 0x0E;
   186  000016  0E0E               	movlw	14
   187  000018  6EC1               	movwf	193,c	;volatile
   188                           
   189                           ;maincode2.c: 8:     ADCON0 = 0x01;
   190  00001A  0E01               	movlw	1
   191  00001C  6EC2               	movwf	194,c	;volatile
   192                           
   193                           ;maincode2.c: 9:     T2CON = 0x3D;
   194  00001E  0E3D               	movlw	61
   195  000020  6ECA               	movwf	202,c	;volatile
   196                           
   197                           ;maincode2.c: 10:     PR2 = 186;
   198  000022  0EBA               	movlw	186
   199  000024  6ECB               	movwf	203,c	;volatile
   200                           
   201                           ;maincode2.c: 11:     ADCON1 = 0x0F;
   202  000026  0E0F               	movlw	15
   203  000028  6EC1               	movwf	193,c	;volatile
   204  00002A                     
   205                           ;maincode2.c: 12:     TRISEbits.RE0 = 0;
   206  00002A  9096               	bcf	150,0,c	;volatile
   207  00002C                     
   208                           ;maincode2.c: 13:     INTCONbits.GIE = 1;
   209  00002C  8EF2               	bsf	242,7,c	;volatile
   210  00002E                     
   211                           ;maincode2.c: 14:     INTCONbits.PEIE = 1;
   212  00002E  8CF2               	bsf	242,6,c	;volatile
   213  000030                     
   214                           ;maincode2.c: 15:     PIE1bits.TMR2IE = 1;
   215  000030  829D               	bsf	157,1,c	;volatile
   216  000032  0012               	return		;funcret
   217  000034                     __end_of_configuro:
   218                           	callstack 0
   219                           
   220 ;; *************** function _TMR2_ISR *****************
   221 ;; Defined at:
   222 ;;		line 27 in file "maincode2.c"
   223 ;; Parameters:    Size  Location     Type
   224 ;;		None
   225 ;; Auto vars:     Size  Location     Type
   226 ;;		None
   227 ;; Return value:  Size  Location     Type
   228 ;;                  1    wreg      void 
   229 ;; Registers used:
   230 ;;		None
   231 ;; Tracked objects:
   232 ;;		On entry : 0/0
   233 ;;		On exit  : 0/0
   234 ;;		Unchanged: 0/0
   235 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   236 ;;      Params:         0       0       0       0       0       0       0       0       0
   237 ;;      Locals:         0       0       0       0       0       0       0       0       0
   238 ;;      Temps:          0       0       0       0       0       0       0       0       0
   239 ;;      Totals:         0       0       0       0       0       0       0       0       0
   240 ;;Total ram usage:        0 bytes
   241 ;; Hardware stack levels used: 1
   242 ;; This function calls:
   243 ;;		Nothing
   244 ;; This function is called by:
   245 ;;		Interrupt level 2
   246 ;; This function uses a non-reentrant model
   247 ;;
   248                           
   249                           	psect	intcode
   250  000008                     __pintcode:
   251                           	callstack 0
   252  000008                     _TMR2_ISR:
   253                           	callstack 29
   254                           
   255                           ;incstack = 0
   256  000008  8201               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   257  00000A  ED2F  F000         	call	int_func,f	;refresh shadow registers
   258                           
   259                           	psect	intcode_body
   260  00005E                     __pintcode_body:
   261                           	callstack 29
   262  00005E                     int_func:
   263                           	callstack 29
   264  00005E  0006               	pop		; remove dummy address from shadow register refresh
   265  000060  708D               	btg	3981,0,c	;# 
   266  000062  929E               	bcf	3998,1,c	;# 
   267  000064  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   268  000066  0011               	retfie		f
   269  000068                     __end_of_TMR2_ISR:
   270                           	callstack 0
   271  0000                     
   272                           	psect	rparam
   273  0000                     
   274                           	psect	temp
   275  000001                     btemp:
   276                           	callstack 0
   277  000001                     	ds	1
   278  0000                     int$flags	set	btemp
   279  0000                     wtemp8	set	btemp+1
   280  0000                     ttemp5	set	btemp+1
   281  0000                     ttemp6	set	btemp+4
   282  0000                     ttemp7	set	btemp+8
   283                           
   284                           	psect	idloc
   285                           
   286                           ;Config register IDLOC0 @ 0x200000
   287                           ;	unspecified, using default values
   288  200000                     	org	2097152
   289  200000  FF                 	db	255
   290                           
   291                           ;Config register IDLOC1 @ 0x200001
   292                           ;	unspecified, using default values
   293  200001                     	org	2097153
   294  200001  FF                 	db	255
   295                           
   296                           ;Config register IDLOC2 @ 0x200002
   297                           ;	unspecified, using default values
   298  200002                     	org	2097154
   299  200002  FF                 	db	255
   300                           
   301                           ;Config register IDLOC3 @ 0x200003
   302                           ;	unspecified, using default values
   303  200003                     	org	2097155
   304  200003  FF                 	db	255
   305                           
   306                           ;Config register IDLOC4 @ 0x200004
   307                           ;	unspecified, using default values
   308  200004                     	org	2097156
   309  200004  FF                 	db	255
   310                           
   311                           ;Config register IDLOC5 @ 0x200005
   312                           ;	unspecified, using default values
   313  200005                     	org	2097157
   314  200005  FF                 	db	255
   315                           
   316                           ;Config register IDLOC6 @ 0x200006
   317                           ;	unspecified, using default values
   318  200006                     	org	2097158
   319  200006  FF                 	db	255
   320                           
   321                           ;Config register IDLOC7 @ 0x200007
   322                           ;	unspecified, using default values
   323  200007                     	org	2097159
   324  200007  FF                 	db	255
   325                           
   326                           	psect	config
   327                           
   328                           ;Config register CONFIG1L @ 0x300000
   329                           ;	PLL Prescaler Selection bits
   330                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   331                           ;	System Clock Postscaler Selection bits
   332                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   333                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   334                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   335  300000                     	org	3145728
   336  300000  00                 	db	0
   337                           
   338                           ;Config register CONFIG1H @ 0x300001
   339                           ;	Oscillator Selection bits
   340                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   341                           ;	Fail-Safe Clock Monitor Enable bit
   342                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   343                           ;	Internal/External Oscillator Switchover bit
   344                           ;	IESO = OFF, Oscillator Switchover mode disabled
   345  300001                     	org	3145729
   346  300001  02                 	db	2
   347                           
   348                           ;Config register CONFIG2L @ 0x300002
   349                           ;	Power-up Timer Enable bit
   350                           ;	PWRT = ON, PWRT enabled
   351                           ;	Brown-out Reset Enable bits
   352                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   353                           ;	Brown-out Reset Voltage bits
   354                           ;	BORV = 3, Minimum setting 2.05V
   355                           ;	USB Voltage Regulator Enable bit
   356                           ;	VREGEN = OFF, USB voltage regulator disabled
   357  300002                     	org	3145730
   358  300002  18                 	db	24
   359                           
   360                           ;Config register CONFIG2H @ 0x300003
   361                           ;	Watchdog Timer Enable bit
   362                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   363                           ;	Watchdog Timer Postscale Select bits
   364                           ;	WDTPS = 32768, 1:32768
   365  300003                     	org	3145731
   366  300003  1E                 	db	30
   367                           
   368                           ; Padding undefined space
   369  300004                     	org	3145732
   370  300004  FF                 	db	255
   371                           
   372                           ;Config register CONFIG3H @ 0x300005
   373                           ;	CCP2 MUX bit
   374                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   375                           ;	PORTB A/D Enable bit
   376                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   377                           ;	Low-Power Timer 1 Oscillator Enable bit
   378                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   379                           ;	MCLR Pin Enable bit
   380                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   381  300005                     	org	3145733
   382  300005  81                 	db	129
   383                           
   384                           ;Config register CONFIG4L @ 0x300006
   385                           ;	Stack Full/Underflow Reset Enable bit
   386                           ;	STVREN = ON, Stack full/underflow will cause Reset
   387                           ;	Single-Supply ICSP Enable bit
   388                           ;	LVP = OFF, Single-Supply ICSP disabled
   389                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   390                           ;	ICPRT = OFF, ICPORT disabled
   391                           ;	Extended Instruction Set Enable bit
   392                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   393                           ;	Background Debugger Enable bit
   394                           ;	DEBUG = 0x1, unprogrammed default
   395  300006                     	org	3145734
   396  300006  81                 	db	129
   397                           
   398                           ; Padding undefined space
   399  300007                     	org	3145735
   400  300007  FF                 	db	255
   401                           
   402                           ;Config register CONFIG5L @ 0x300008
   403                           ;	Code Protection bit
   404                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   405                           ;	Code Protection bit
   406                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   407                           ;	Code Protection bit
   408                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   409                           ;	Code Protection bit
   410                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   411  300008                     	org	3145736
   412  300008  0F                 	db	15
   413                           
   414                           ;Config register CONFIG5H @ 0x300009
   415                           ;	Boot Block Code Protection bit
   416                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   417                           ;	Data EEPROM Code Protection bit
   418                           ;	CPD = OFF, Data EEPROM is not code-protected
   419  300009                     	org	3145737
   420  300009  C0                 	db	192
   421                           
   422                           ;Config register CONFIG6L @ 0x30000A
   423                           ;	Write Protection bit
   424                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   425                           ;	Write Protection bit
   426                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   427                           ;	Write Protection bit
   428                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   429                           ;	Write Protection bit
   430                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   431  30000A                     	org	3145738
   432  30000A  0F                 	db	15
   433                           
   434                           ;Config register CONFIG6H @ 0x30000B
   435                           ;	Configuration Register Write Protection bit
   436                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   437                           ;	Boot Block Write Protection bit
   438                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   439                           ;	Data EEPROM Write Protection bit
   440                           ;	WRTD = OFF, Data EEPROM is not write-protected
   441  30000B                     	org	3145739
   442  30000B  E0                 	db	224
   443                           
   444                           ;Config register CONFIG7L @ 0x30000C
   445                           ;	Table Read Protection bit
   446                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   447                           ;	Table Read Protection bit
   448                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   449                           ;	Table Read Protection bit
   450                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   451                           ;	Table Read Protection bit
   452                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   453  30000C                     	org	3145740
   454  30000C  0F                 	db	15
   455                           
   456                           ;Config register CONFIG7H @ 0x30000D
   457                           ;	Boot Block Table Read Protection bit
   458                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   459  30000D                     	org	3145741
   460  30000D  40                 	db	64
   461                           tosu	equ	0xFFF
   462                           tosh	equ	0xFFE
   463                           tosl	equ	0xFFD
   464                           stkptr	equ	0xFFC
   465                           pclatu	equ	0xFFB
   466                           pclath	equ	0xFFA
   467                           pcl	equ	0xFF9
   468                           tblptru	equ	0xFF8
   469                           tblptrh	equ	0xFF7
   470                           tblptrl	equ	0xFF6
   471                           tablat	equ	0xFF5
   472                           prodh	equ	0xFF4
   473                           prodl	equ	0xFF3
   474                           indf0	equ	0xFEF
   475                           postinc0	equ	0xFEE
   476                           postdec0	equ	0xFED
   477                           preinc0	equ	0xFEC
   478                           plusw0	equ	0xFEB
   479                           fsr0h	equ	0xFEA
   480                           fsr0l	equ	0xFE9
   481                           wreg	equ	0xFE8
   482                           indf1	equ	0xFE7
   483                           postinc1	equ	0xFE6
   484                           postdec1	equ	0xFE5
   485                           preinc1	equ	0xFE4
   486                           plusw1	equ	0xFE3
   487                           fsr1h	equ	0xFE2
   488                           fsr1l	equ	0xFE1
   489                           bsr	equ	0xFE0
   490                           indf2	equ	0xFDF
   491                           postinc2	equ	0xFDE
   492                           postdec2	equ	0xFDD
   493                           preinc2	equ	0xFDC
   494                           plusw2	equ	0xFDB
   495                           fsr2h	equ	0xFDA
   496                           fsr2l	equ	0xFD9
   497                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _TMR2_ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _TMR2_ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _TMR2_ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _TMR2_ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _TMR2_ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _TMR2_ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _TMR2_ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _TMR2_ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _TMR2_ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                          _configuro
 ---------------------------------------------------------------------------------
 (1) _configuro                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _TMR2_ISR                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuro

 _TMR2_ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhhh         D      0       0      20        0.0%
BITBIGSFRhhl        26      0       0      21        0.0%
BITBIGSFRhlh         5      0       0      22        0.0%
BITBIGSFRhll         1      0       0      23        0.0%
BITBIGSFRlhh        22      0       0      24        0.0%
BITBIGSFRlhl         6      0       0      25        0.0%
BITBIGSFRll         36      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Tue May 24 14:05:47 2022

                     l23 0032                       l31 0048                       l29 003A  
                     u10 0048                       u11 0044                      LATE 000F8D  
                    PIR1 000F9E                      l721 002E                      l723 0030  
                    l715 0012                      l717 002A                      l725 0034  
                    l719 002C                      l727 0038                      _PR2 000FCB  
                   i2l39 0064                     _main 0034                     btemp 0001  
                   start 000E             ___param_bank 000000                    ?_main 0000  
                  _T2CON 000FCA                    i2l729 0060         __end_of_TMR2_ISR 0068  
                  ttemp5 0002                    ttemp6 0005                    ttemp7 0009  
                  wtemp8 0002          __initialization 0054             __end_of_main 0054  
                 ??_main 0000            __activetblptr 000000                   _ADCON0 000FC2  
                 _ADCON1 000FC1                   _ADCON2 000FC0                   _ADRESH 000FC4  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 0054  
          ___rparam_used 000001           __pcstackCOMRAM 0000                ?_TMR2_ISR 0000  
             ??_TMR2_ISR 0000                  __Hparam 0000                  __Lparam 0000  
      __end_of_configuro 0034                  __pcinit 0054                  __ramtop 0800  
                __ptext0 0034                  __ptext1 0012           __pintcode_body 005E  
   end_of_initialization 0054                  int_func 005E                _TRISEbits 000F96  
    start_initialization 0054                __pintcode 0008                _configuro 0012  
               _PIE1bits 000F9D                 _TMR2_ISR 0008               ?_configuro 0000  
             _ADCON0bits 000FC2                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000                 int$flags 0001              ??_configuro 0000  
             _INTCONbits 000FF2                 intlevel2 0000  
