
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_15360:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x8003ff; valaddr_reg:x3; val_offset:46080*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46080*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15361:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x8007ff; valaddr_reg:x3; val_offset:46083*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46083*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15362:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x800fff; valaddr_reg:x3; val_offset:46086*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46086*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15363:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x801fff; valaddr_reg:x3; val_offset:46089*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46089*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15364:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x803fff; valaddr_reg:x3; val_offset:46092*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46092*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15365:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x807fff; valaddr_reg:x3; val_offset:46095*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46095*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15366:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x80ffff; valaddr_reg:x3; val_offset:46098*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46098*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15367:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x81ffff; valaddr_reg:x3; val_offset:46101*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46101*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15368:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x83ffff; valaddr_reg:x3; val_offset:46104*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46104*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15369:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x87ffff; valaddr_reg:x3; val_offset:46107*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46107*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15370:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x8fffff; valaddr_reg:x3; val_offset:46110*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46110*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15371:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0x9fffff; valaddr_reg:x3; val_offset:46113*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46113*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15372:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xbfffff; valaddr_reg:x3; val_offset:46116*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46116*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15373:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xc00000; valaddr_reg:x3; val_offset:46119*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46119*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15374:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xe00000; valaddr_reg:x3; val_offset:46122*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46122*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15375:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xf00000; valaddr_reg:x3; val_offset:46125*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46125*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15376:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xf80000; valaddr_reg:x3; val_offset:46128*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46128*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15377:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfc0000; valaddr_reg:x3; val_offset:46131*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46131*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15378:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfe0000; valaddr_reg:x3; val_offset:46134*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46134*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15379:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xff0000; valaddr_reg:x3; val_offset:46137*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46137*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15380:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xff8000; valaddr_reg:x3; val_offset:46140*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46140*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15381:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xffc000; valaddr_reg:x3; val_offset:46143*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46143*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15382:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xffe000; valaddr_reg:x3; val_offset:46146*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46146*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15383:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfff000; valaddr_reg:x3; val_offset:46149*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46149*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15384:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfff800; valaddr_reg:x3; val_offset:46152*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46152*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15385:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfffc00; valaddr_reg:x3; val_offset:46155*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46155*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15386:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfffe00; valaddr_reg:x3; val_offset:46158*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46158*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15387:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xffff00; valaddr_reg:x3; val_offset:46161*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46161*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15388:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xffff80; valaddr_reg:x3; val_offset:46164*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46164*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15389:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xffffc0; valaddr_reg:x3; val_offset:46167*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46167*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15390:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xffffe0; valaddr_reg:x3; val_offset:46170*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46170*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15391:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfffff0; valaddr_reg:x3; val_offset:46173*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46173*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15392:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:46176*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46176*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15393:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:46179*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46179*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15394:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:46182*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46182*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15395:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x1799a1 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e9799a1; op2val:0x0;
op3val:0xffffff; valaddr_reg:x3; val_offset:46185*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46185*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15396:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5800000; valaddr_reg:x3; val_offset:46188*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46188*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15397:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5800001; valaddr_reg:x3; val_offset:46191*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46191*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15398:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5800003; valaddr_reg:x3; val_offset:46194*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46194*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15399:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5800007; valaddr_reg:x3; val_offset:46197*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46197*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15400:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf580000f; valaddr_reg:x3; val_offset:46200*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46200*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15401:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf580001f; valaddr_reg:x3; val_offset:46203*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46203*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15402:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf580003f; valaddr_reg:x3; val_offset:46206*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46206*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15403:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf580007f; valaddr_reg:x3; val_offset:46209*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46209*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15404:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf58000ff; valaddr_reg:x3; val_offset:46212*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46212*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15405:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf58001ff; valaddr_reg:x3; val_offset:46215*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46215*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15406:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf58003ff; valaddr_reg:x3; val_offset:46218*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46218*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15407:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf58007ff; valaddr_reg:x3; val_offset:46221*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46221*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15408:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5800fff; valaddr_reg:x3; val_offset:46224*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46224*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15409:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5801fff; valaddr_reg:x3; val_offset:46227*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46227*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15410:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5803fff; valaddr_reg:x3; val_offset:46230*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46230*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5807fff; valaddr_reg:x3; val_offset:46233*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46233*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf580ffff; valaddr_reg:x3; val_offset:46236*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46236*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf581ffff; valaddr_reg:x3; val_offset:46239*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46239*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf583ffff; valaddr_reg:x3; val_offset:46242*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46242*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf587ffff; valaddr_reg:x3; val_offset:46245*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46245*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf58fffff; valaddr_reg:x3; val_offset:46248*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46248*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf59fffff; valaddr_reg:x3; val_offset:46251*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46251*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5bfffff; valaddr_reg:x3; val_offset:46254*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46254*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5c00000; valaddr_reg:x3; val_offset:46257*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46257*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5e00000; valaddr_reg:x3; val_offset:46260*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46260*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5f00000; valaddr_reg:x3; val_offset:46263*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46263*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5f80000; valaddr_reg:x3; val_offset:46266*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46266*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fc0000; valaddr_reg:x3; val_offset:46269*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46269*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fe0000; valaddr_reg:x3; val_offset:46272*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46272*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5ff0000; valaddr_reg:x3; val_offset:46275*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46275*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5ff8000; valaddr_reg:x3; val_offset:46278*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46278*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5ffc000; valaddr_reg:x3; val_offset:46281*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46281*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5ffe000; valaddr_reg:x3; val_offset:46284*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46284*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fff000; valaddr_reg:x3; val_offset:46287*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46287*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fff800; valaddr_reg:x3; val_offset:46290*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46290*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fffc00; valaddr_reg:x3; val_offset:46293*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46293*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fffe00; valaddr_reg:x3; val_offset:46296*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46296*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5ffff00; valaddr_reg:x3; val_offset:46299*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46299*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5ffff80; valaddr_reg:x3; val_offset:46302*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46302*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5ffffc0; valaddr_reg:x3; val_offset:46305*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46305*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5ffffe0; valaddr_reg:x3; val_offset:46308*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46308*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fffff0; valaddr_reg:x3; val_offset:46311*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46311*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fffff8; valaddr_reg:x3; val_offset:46314*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46314*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fffffc; valaddr_reg:x3; val_offset:46317*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46317*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5fffffe; valaddr_reg:x3; val_offset:46320*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46320*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xeb and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xf5ffffff; valaddr_reg:x3; val_offset:46323*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46323*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff000001; valaddr_reg:x3; val_offset:46326*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46326*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff000003; valaddr_reg:x3; val_offset:46329*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46329*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff000007; valaddr_reg:x3; val_offset:46332*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46332*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff199999; valaddr_reg:x3; val_offset:46335*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46335*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff249249; valaddr_reg:x3; val_offset:46338*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46338*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff333333; valaddr_reg:x3; val_offset:46341*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46341*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:46344*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46344*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:46347*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46347*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff444444; valaddr_reg:x3; val_offset:46350*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46350*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:46353*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46353*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:46356*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46356*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff666666; valaddr_reg:x3; val_offset:46359*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46359*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:46362*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46362*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:46365*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46365*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:46368*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46368*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x18277b and fs2 == 1 and fe2 == 0x80 and fm2 == 0x575c44 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e98277b; op2val:0xc0575c44;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:46371*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46371*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4800000; valaddr_reg:x3; val_offset:46374*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46374*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4800001; valaddr_reg:x3; val_offset:46377*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46377*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4800003; valaddr_reg:x3; val_offset:46380*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46380*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4800007; valaddr_reg:x3; val_offset:46383*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46383*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe480000f; valaddr_reg:x3; val_offset:46386*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46386*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe480001f; valaddr_reg:x3; val_offset:46389*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46389*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe480003f; valaddr_reg:x3; val_offset:46392*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46392*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe480007f; valaddr_reg:x3; val_offset:46395*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46395*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe48000ff; valaddr_reg:x3; val_offset:46398*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46398*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe48001ff; valaddr_reg:x3; val_offset:46401*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46401*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe48003ff; valaddr_reg:x3; val_offset:46404*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46404*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe48007ff; valaddr_reg:x3; val_offset:46407*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46407*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4800fff; valaddr_reg:x3; val_offset:46410*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46410*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4801fff; valaddr_reg:x3; val_offset:46413*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46413*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4803fff; valaddr_reg:x3; val_offset:46416*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46416*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4807fff; valaddr_reg:x3; val_offset:46419*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46419*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe480ffff; valaddr_reg:x3; val_offset:46422*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46422*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe481ffff; valaddr_reg:x3; val_offset:46425*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46425*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe483ffff; valaddr_reg:x3; val_offset:46428*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46428*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe487ffff; valaddr_reg:x3; val_offset:46431*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46431*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe48fffff; valaddr_reg:x3; val_offset:46434*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46434*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe49fffff; valaddr_reg:x3; val_offset:46437*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46437*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4bfffff; valaddr_reg:x3; val_offset:46440*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46440*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4c00000; valaddr_reg:x3; val_offset:46443*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46443*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4e00000; valaddr_reg:x3; val_offset:46446*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46446*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4f00000; valaddr_reg:x3; val_offset:46449*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46449*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4f80000; valaddr_reg:x3; val_offset:46452*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46452*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4fc0000; valaddr_reg:x3; val_offset:46455*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46455*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4fe0000; valaddr_reg:x3; val_offset:46458*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46458*0 + 3*120*FLEN/8, x4, x1, x2)

inst_15487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x19215d and fs2 == 1 and fe2 == 0x80 and fm2 == 0x55fcd6 and fs3 == 1 and fe3 == 0xc9 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e99215d; op2val:0xc055fcd6;
op3val:0xe4ff0000; valaddr_reg:x3; val_offset:46461*0 + 3*120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 46461*0 + 3*120*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8389631,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8390655,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8392703,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8396799,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8404991,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8421375,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8454143,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8519679,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8650751,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8912895,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(9437183,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10485759,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12582911,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12582912,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14680064,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15728640,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16252928,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16515072,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16646144,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16711680,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16744448,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16760832,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16769024,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16773120,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16775168,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16776192,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16776704,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16776960,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777088,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777152,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777184,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777200,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2123864481,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777215,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118806528,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118806529,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118806531,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118806535,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118806543,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118806559,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118806591,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118806655,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118806783,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118807039,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118807551,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118808575,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118810623,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118814719,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118822911,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118839295,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118872063,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4118937599,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4119068671,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4119330815,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4119855103,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4120903679,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4123000831,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4123000832,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4125097984,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4126146560,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4126670848,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4126932992,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127064064,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127129600,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127162368,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127178752,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127186944,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127191040,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127193088,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127194112,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127194624,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127194880,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127195008,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127195072,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127195104,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127195120,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127195128,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127195132,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127195134,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4127195135,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2123900795,32,FLEN)
NAN_BOXED(3226950724,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833593856,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833593857,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833593859,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833593863,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833593871,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833593887,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833593919,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833593983,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833594111,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833594367,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833594879,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833595903,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833597951,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833602047,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833610239,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833626623,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833659391,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833724927,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3833855999,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3834118143,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3834642431,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3835691007,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3837788159,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3837788160,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3839885312,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3840933888,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3841458176,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3841720320,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3841851392,32,FLEN)
NAN_BOXED(2123964765,32,FLEN)
NAN_BOXED(3226860758,32,FLEN)
NAN_BOXED(3841916928,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
