#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556304840d40 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
P_0x556304842d60 .param/l "IMEMSIZE" 1 2 3, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v0x556304882b00_0 .var "clk", 0 0;
v0x556304882bc0_0 .var "count", 7 0;
v0x556304882ca0_0 .net "exception", 0 0, v0x556304827dc0_0;  1 drivers
o0x7f56fed1b258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x556304882d70_0 .net "inst_mem_addr", 31 0, o0x7f56fed1b258;  0 drivers
o0x7f56fed1b288 .functor BUFZ 1, C4<z>; HiZ drive
v0x556304882e40_0 .net "inst_mem_is_ready", 0 0, o0x7f56fed1b288;  0 drivers
o0x7f56fed1b2b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x556304882f30_0 .net "inst_mem_is_valid", 0 0, o0x7f56fed1b2b8;  0 drivers
v0x556304883000_0 .net "inst_mem_read_data", 31 0, v0x556304882460_0;  1 drivers
v0x5563048830f0_0 .var "next_pc", 31 0;
v0x556304883190_0 .var "reset", 0 0;
S_0x556304840f60 .scope module, "IF_ID" "IF_ID" 2 65, 3 6 0, S_0x556304840d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "exception"
    .port_info 3 /INPUT 1 "inst_mem_is_valid"
    .port_info 4 /INPUT 32 "inst_mem_read_data"
    .port_info 5 /OUTPUT 1 "inst_mem_is_ready"
    .port_info 6 /OUTPUT 32 "inst_mem_addr"
P_0x556304861bb0 .param/l "ADD" 1 4 46, C4<000>;
P_0x556304861bf0 .param/l "AND" 1 4 53, C4<111>;
P_0x556304861c30 .param/l "ARITHI" 1 4 20, C4<0010011>;
P_0x556304861c70 .param/l "ARITHR" 1 4 21, C4<0110011>;
P_0x556304861cb0 .param/l "BEQ" 1 4 26, C4<000>;
P_0x556304861cf0 .param/l "BGE" 1 4 29, C4<101>;
P_0x556304861d30 .param/l "BGEU" 1 4 31, C4<111>;
P_0x556304861d70 .param/l "BLT" 1 4 28, C4<100>;
P_0x556304861db0 .param/l "BLTU" 1 4 30, C4<110>;
P_0x556304861df0 .param/l "BNE" 1 4 27, C4<001>;
P_0x556304861e30 .param/l "BRANCH" 1 4 17, C4<1100011>;
P_0x556304861e70 .param/l "JAL" 1 4 15, C4<1101111>;
P_0x556304861eb0 .param/l "JALR" 1 4 16, C4<1100111>;
P_0x556304861ef0 .param/l "LB" 1 4 34, C4<000>;
P_0x556304861f30 .param/l "LBU" 1 4 37, C4<100>;
P_0x556304861f70 .param/l "LH" 1 4 35, C4<001>;
P_0x556304861fb0 .param/l "LHU" 1 4 38, C4<101>;
P_0x556304861ff0 .param/l "LOAD" 1 4 18, C4<0000011>;
P_0x556304862030 .param/l "LUI" 1 4 14, C4<0110111>;
P_0x556304862070 .param/l "LW" 1 4 36, C4<010>;
P_0x5563048620b0 .param/l "NOP" 1 4 11, C4<00000000000000000000000000010011>;
P_0x5563048620f0 .param/l "OR" 1 4 52, C4<110>;
P_0x556304862130 .param/l "RESET" 0 3 8, C4<00000000000000000000000000000000>;
P_0x556304862170 .param/l "SB" 1 4 41, C4<000>;
P_0x5563048621b0 .param/l "SH" 1 4 42, C4<001>;
P_0x5563048621f0 .param/l "SLL" 1 4 47, C4<001>;
P_0x556304862230 .param/l "SLT" 1 4 48, C4<010>;
P_0x556304862270 .param/l "SLTU" 1 4 49, C4<011>;
P_0x5563048622b0 .param/l "SR" 1 4 51, C4<101>;
P_0x5563048622f0 .param/l "STORE" 1 4 19, C4<0100011>;
P_0x556304862330 .param/l "SW" 1 4 43, C4<010>;
P_0x556304862370 .param/l "XOR" 1 4 50, C4<100>;
L_0x5563048312f0 .functor BUFZ 32, v0x556304882460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55630485e3a0_0 .var "alu", 0 0;
v0x55630485f9e0_0 .var "alu_operation", 2 0;
v0x55630485fa80_0 .var "arithsubtype", 0 0;
v0x556304860730_0 .var "branch", 0 0;
v0x556304861370_0 .net "clk", 0 0, v0x556304882b00_0;  1 drivers
v0x556304827d20_0 .var "dest_reg_sel", 4 0;
v0x556304827dc0_0 .var "exception", 0 0;
v0x556304880ad0_0 .var "execute_immediate", 31 0;
v0x556304880bb0_0 .var "illegal_inst", 0 0;
v0x556304880c70_0 .var "immediate", 31 0;
v0x556304880d50_0 .var "immediate_sel", 0 0;
v0x556304880e10_0 .var "inst_fetch_pc", 31 0;
v0x556304880ef0_0 .net "inst_mem_addr", 31 0, o0x7f56fed1b258;  alias, 0 drivers
v0x556304880fd0_0 .net "inst_mem_is_ready", 0 0, o0x7f56fed1b288;  alias, 0 drivers
v0x556304881090_0 .net "inst_mem_is_valid", 0 0, o0x7f56fed1b2b8;  alias, 0 drivers
v0x556304881150_0 .net "inst_mem_read_data", 31 0, v0x556304882460_0;  alias, 1 drivers
v0x556304881230_0 .net "instruction", 31 0, L_0x5563048312f0;  1 drivers
v0x556304881310_0 .var "jal", 0 0;
v0x5563048813d0_0 .var "jalr", 0 0;
v0x556304881490_0 .var "lui", 0 0;
v0x556304881550_0 .var "mem_to_reg", 0 0;
v0x556304881610_0 .var "mem_write", 0 0;
v0x5563048816d0_0 .var "pc", 31 0;
v0x5563048817b0_0 .net "reset", 0 0, v0x556304883190_0;  1 drivers
v0x556304881870_0 .var "src1_select", 4 0;
v0x556304881950_0 .var "src2_select", 4 0;
E_0x556304831f60/0 .event negedge, v0x5563048817b0_0;
E_0x556304831f60/1 .event posedge, v0x556304861370_0;
E_0x556304831f60 .event/or E_0x556304831f60/0, E_0x556304831f60/1;
E_0x556304832250 .event edge, v0x556304881230_0;
L_0x556304893640 .part v0x556304880e10_0, 2, 30;
S_0x556304881b10 .scope module, "inst_mem" "memory" 2 80, 5 1 0, S_0x556304840d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read_ready"
    .port_info 2 /INPUT 1 "write_ready"
    .port_info 3 /INPUT 30 "write_address"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 4 "write_byte"
    .port_info 6 /OUTPUT 32 "read_data"
    .port_info 7 /INPUT 30 "read_address"
P_0x556304881cb0 .param/l "ADDR" 1 5 19, +C4<00000000000000000000000000001111>;
P_0x556304881cf0 .param/str "FILE" 0 5 3, "../mem_generator/imem_dmem/imem.hex";
P_0x556304881d30 .param/l "SIZE" 0 5 5, +C4<0000000000000000000000000000000000000000000000100000000000000000>;
v0x556304882000_0 .net "clk", 0 0, v0x556304882b00_0;  alias, 1 drivers
v0x5563048820c0_0 .var/i "i", 31 0;
v0x556304882180 .array "memory", 0 32767, 31 0;
v0x556304882250_0 .net "read_addr", 14 0, L_0x5563048832f0;  1 drivers
v0x556304882330_0 .net "read_address", 31 2, L_0x556304893640;  1 drivers
v0x556304882460_0 .var "read_data", 31 0;
L_0x7f56fecd2018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x556304882520_0 .net "read_ready", 0 0, L_0x7f56fecd2018;  1 drivers
v0x5563048825c0_0 .net "write_addr", 14 0, L_0x5563048833f0;  1 drivers
L_0x7f56fecd20a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563048826a0_0 .net "write_address", 31 2, L_0x7f56fecd20a8;  1 drivers
L_0x7f56fecd2138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x556304882780_0 .net "write_byte", 3 0, L_0x7f56fecd2138;  1 drivers
L_0x7f56fecd20f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556304882860_0 .net "write_data", 31 0, L_0x7f56fecd20f0;  1 drivers
L_0x7f56fecd2060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x556304882940_0 .net "write_ready", 0 0, L_0x7f56fecd2060;  1 drivers
E_0x556304860cb0 .event posedge, v0x556304861370_0;
L_0x5563048832f0 .part L_0x556304893640, 0, 15;
L_0x5563048833f0 .part L_0x7f56fecd20a8, 0, 15;
    .scope S_0x556304840f60;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556304880e10_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x556304840f60;
T_1 ;
    %wait E_0x556304831f60;
    %load/vec4 v0x5563048817b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556304827dc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556304880bb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x556304880ef0_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556304827dc0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556304840f60;
T_2 ;
    %wait E_0x556304832250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556304880c70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556304880bb0_0, 0, 1;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556304880bb0_0, 0, 1;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x556304881230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x556304881230_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556304880c70_0, 0, 32;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x556304881230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x556304881230_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556304881230_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556304881230_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x556304880c70_0, 0, 32;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x556304881230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x556304881230_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556304880c70_0, 0, 32;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x556304881230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556304881230_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556304880c70_0, 0, 32;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x556304881230_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x556304881230_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.10, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x556304881230_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_2.11, 8;
T_2.10 ; End of true expr.
    %load/vec4 v0x556304881230_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x556304881230_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_2.11, 8;
 ; End of false expr.
    %blend;
T_2.11;
    %store/vec4 v0x556304880c70_0, 0, 32;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556304880c70_0, 0, 32;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x556304881230_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x556304880c70_0, 0, 32;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x556304881230_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x556304881230_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556304881230_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556304881230_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x556304880c70_0, 0, 32;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x556304840f60;
T_3 ;
    %wait E_0x556304831f60;
    %load/vec4 v0x5563048817b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556304880c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556304880d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55630485e3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556304881310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5563048813d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556304860730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5563048816d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556304881870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556304881950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x556304827d20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55630485f9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55630485fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556304881610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556304881550_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556304880c70_0;
    %assign/vec4 v0x556304880ad0_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x556304880d50_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %assign/vec4 v0x55630485e3a0_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 55, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x556304881490_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 111, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x556304881310_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 103, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5563048813d0_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x556304860730_0, 0;
    %load/vec4 v0x556304880e10_0;
    %assign/vec4 v0x5563048816d0_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x556304881870_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x556304881950_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x556304827d20_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x55630485f9e0_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556304881230_0;
    %parti/s 3, 12, 5;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %assign/vec4 v0x55630485fa80_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x556304881610_0, 0;
    %load/vec4 v0x556304881230_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x556304881550_0, 0;
T_3.1 ;
    %load/vec4 v0x556304880e10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x556304880e10_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556304881b10;
T_4 ;
    %vpi_func 5 30 "$test$plusargs" 32, "meminit" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5563048820c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5563048820c0_0;
    %pad/s 64;
    %cmpi/s 32768, 0, 64;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5563048820c0_0;
    %store/vec4a v0x556304882180, 4, 0;
    %load/vec4 v0x5563048820c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5563048820c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %vpi_call 5 34 "$readmemh", P_0x556304881cf0, v0x556304882180, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000111111111111111 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x556304881b10;
T_5 ;
    %wait E_0x556304860cb0;
    %load/vec4 v0x556304882940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x556304882780_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x556304882860_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5563048825c0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556304882180, 0, 4;
T_5.2 ;
    %load/vec4 v0x556304882780_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x556304882860_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x5563048825c0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x556304882180, 4, 5;
T_5.4 ;
    %load/vec4 v0x556304882780_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x556304882860_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x5563048825c0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x556304882180, 4, 5;
T_5.6 ;
    %load/vec4 v0x556304882780_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x556304882860_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5563048825c0_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x556304882180, 4, 5;
T_5.8 ;
T_5.0 ;
    %load/vec4 v0x556304882520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0x556304882940_0;
    %load/vec4 v0x556304882250_0;
    %load/vec4 v0x5563048825c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x556304882780_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_5.14, 8;
    %load/vec4 v0x556304882860_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_5.15, 8;
T_5.14 ; End of true expr.
    %load/vec4 v0x556304882250_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x556304882180, 4;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.15, 8;
 ; End of false expr.
    %blend;
T_5.15;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556304882460_0, 4, 5;
    %load/vec4 v0x556304882780_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_5.16, 8;
    %load/vec4 v0x556304882860_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %load/vec4 v0x556304882250_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x556304882180, 4;
    %parti/s 8, 8, 5;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556304882460_0, 4, 5;
    %load/vec4 v0x556304882780_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_5.18, 8;
    %load/vec4 v0x556304882860_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %load/vec4 v0x556304882250_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x556304882180, 4;
    %parti/s 8, 16, 6;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556304882460_0, 4, 5;
    %load/vec4 v0x556304882780_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_5.20, 8;
    %load/vec4 v0x556304882860_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %load/vec4 v0x556304882250_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x556304882180, 4;
    %parti/s 8, 24, 6;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556304882460_0, 4, 5;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x556304882250_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x556304882180, 4;
    %assign/vec4 v0x556304882460_0, 0;
T_5.13 ;
T_5.10 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556304840d40;
T_6 ;
    %vpi_call 2 20 "$monitor", "inst=%h", v0x556304883000_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x556304840d40;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556304882b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556304883190_0, 0;
    %pushi/vec4 10, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x556304860cb0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556304883190_0, 0;
    %end;
    .thread T_7;
    .scope S_0x556304840d40;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0x556304882b00_0;
    %inv;
    %assign/vec4 v0x556304882b00_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556304840d40;
T_9 ;
    %wait E_0x556304831f60;
    %load/vec4 v0x556304883190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5563048830f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556304882bc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556304880e10_0;
    %assign/vec4 v0x5563048830f0_0, 0;
    %load/vec4 v0x5563048830f0_0;
    %load/vec4 v0x556304880e10_0;
    %cmp/e;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x556304882bc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556304882bc0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556304882bc0_0, 0;
T_9.3 ;
    %pushi/vec4 100, 0, 32;
    %load/vec4 v0x556304882bc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_9.4, 5;
    %vpi_call 2 51 "$display", "Executing timeout" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 52 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556304840d40;
T_10 ;
    %wait E_0x556304860cb0;
    %load/vec4 v0x556304882ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 2 60 "$display", "All instructions are Fetched" {0 0 0};
    %delay 10, 0;
    %vpi_call 2 61 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x556304840d40;
T_11 ;
    %wait E_0x556304860cb0;
    %load/vec4 v0x556304882e40_0;
    %load/vec4 v0x556304882d70_0;
    %parti/s 15, 17, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 96 "$display", "IMEM address %x out of range", v0x556304882d70_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 97 "$finish", 32'sb00000000000000000000000000000010 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_IF_ID.v";
    "IF_ID.v";
    "./opcode.vh";
    "memory.v";
