<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p41" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_41{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_41{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_41{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_41{left:190px;bottom:998px;letter-spacing:-0.21px;}
#t5_41{left:425px;bottom:998px;letter-spacing:-0.14px;}
#t6_41{left:425px;bottom:976px;letter-spacing:-0.11px;}
#t7_41{left:425px;bottom:959px;letter-spacing:-0.11px;}
#t8_41{left:425px;bottom:943px;letter-spacing:-0.11px;}
#t9_41{left:425px;bottom:926px;letter-spacing:-0.12px;}
#ta_41{left:425px;bottom:909px;letter-spacing:-0.11px;}
#tb_41{left:425px;bottom:892px;letter-spacing:-0.12px;}
#tc_41{left:690px;bottom:998px;letter-spacing:-0.12px;}
#td_41{left:190px;bottom:868px;letter-spacing:-0.2px;}
#te_41{left:425px;bottom:868px;letter-spacing:-0.15px;}
#tf_41{left:425px;bottom:846px;letter-spacing:-0.12px;}
#tg_41{left:425px;bottom:830px;letter-spacing:-0.11px;}
#th_41{left:425px;bottom:813px;letter-spacing:-0.1px;}
#ti_41{left:425px;bottom:796px;letter-spacing:-0.12px;}
#tj_41{left:690px;bottom:868px;letter-spacing:-0.12px;}
#tk_41{left:79px;bottom:771px;letter-spacing:-0.17px;}
#tl_41{left:141px;bottom:771px;letter-spacing:-0.17px;}
#tm_41{left:190px;bottom:771px;letter-spacing:-0.14px;}
#tn_41{left:425px;bottom:771px;letter-spacing:-0.12px;}
#to_41{left:425px;bottom:755px;letter-spacing:-0.12px;}
#tp_41{left:425px;bottom:733px;letter-spacing:-0.13px;}
#tq_41{left:690px;bottom:771px;letter-spacing:-0.03px;}
#tr_41{left:690px;bottom:755px;letter-spacing:-0.13px;}
#ts_41{left:690px;bottom:738px;letter-spacing:-0.06px;word-spacing:-0.07px;}
#tt_41{left:190px;bottom:709px;letter-spacing:-0.1px;}
#tu_41{left:425px;bottom:709px;letter-spacing:-0.12px;}
#tv_41{left:190px;bottom:684px;letter-spacing:-0.14px;}
#tw_41{left:425px;bottom:684px;letter-spacing:-0.14px;}
#tx_41{left:190px;bottom:660px;letter-spacing:-0.14px;}
#ty_41{left:425px;bottom:660px;letter-spacing:-0.14px;}
#tz_41{left:425px;bottom:639px;letter-spacing:-0.12px;}
#t10_41{left:190px;bottom:614px;letter-spacing:-0.14px;}
#t11_41{left:425px;bottom:614px;letter-spacing:-0.14px;}
#t12_41{left:79px;bottom:590px;letter-spacing:-0.18px;}
#t13_41{left:141px;bottom:590px;letter-spacing:-0.17px;}
#t14_41{left:190px;bottom:590px;letter-spacing:-0.15px;}
#t15_41{left:425px;bottom:590px;letter-spacing:-0.12px;}
#t16_41{left:425px;bottom:568px;letter-spacing:-0.13px;}
#t17_41{left:690px;bottom:590px;letter-spacing:-0.12px;word-spacing:-0.87px;}
#t18_41{left:690px;bottom:573px;}
#t19_41{left:190px;bottom:544px;letter-spacing:-0.14px;}
#t1a_41{left:425px;bottom:544px;letter-spacing:-0.14px;}
#t1b_41{left:190px;bottom:519px;letter-spacing:-0.18px;}
#t1c_41{left:425px;bottom:519px;letter-spacing:-0.11px;}
#t1d_41{left:425px;bottom:498px;letter-spacing:-0.12px;}
#t1e_41{left:190px;bottom:474px;letter-spacing:-0.14px;}
#t1f_41{left:425px;bottom:474px;letter-spacing:-0.14px;}
#t1g_41{left:425px;bottom:452px;letter-spacing:-0.12px;}
#t1h_41{left:190px;bottom:428px;letter-spacing:-0.14px;}
#t1i_41{left:425px;bottom:428px;letter-spacing:-0.14px;}
#t1j_41{left:79px;bottom:403px;letter-spacing:-0.16px;}
#t1k_41{left:141px;bottom:403px;letter-spacing:-0.17px;}
#t1l_41{left:190px;bottom:403px;letter-spacing:-0.14px;}
#t1m_41{left:425px;bottom:403px;letter-spacing:-0.11px;}
#t1n_41{left:690px;bottom:403px;letter-spacing:-0.11px;}
#t1o_41{left:79px;bottom:379px;letter-spacing:-0.16px;}
#t1p_41{left:141px;bottom:379px;letter-spacing:-0.17px;}
#t1q_41{left:190px;bottom:379px;letter-spacing:-0.15px;}
#t1r_41{left:425px;bottom:379px;letter-spacing:-0.11px;}
#t1s_41{left:690px;bottom:379px;letter-spacing:-0.11px;}
#t1t_41{left:79px;bottom:354px;letter-spacing:-0.17px;}
#t1u_41{left:141px;bottom:354px;letter-spacing:-0.18px;}
#t1v_41{left:190px;bottom:354px;letter-spacing:-0.14px;}
#t1w_41{left:425px;bottom:354px;letter-spacing:-0.12px;}
#t1x_41{left:690px;bottom:354px;letter-spacing:-0.11px;}
#t1y_41{left:190px;bottom:330px;}
#t1z_41{left:425px;bottom:330px;letter-spacing:-0.12px;}
#t20_41{left:425px;bottom:313px;letter-spacing:-0.12px;}
#t21_41{left:190px;bottom:289px;letter-spacing:-0.1px;}
#t22_41{left:425px;bottom:289px;letter-spacing:-0.15px;}
#t23_41{left:190px;bottom:264px;letter-spacing:-0.11px;}
#t24_41{left:425px;bottom:264px;letter-spacing:-0.15px;}
#t25_41{left:190px;bottom:240px;letter-spacing:-0.14px;}
#t26_41{left:425px;bottom:240px;letter-spacing:-0.14px;}
#t27_41{left:190px;bottom:215px;letter-spacing:-0.14px;}
#t28_41{left:425px;bottom:215px;letter-spacing:-0.14px;}
#t29_41{left:190px;bottom:191px;letter-spacing:-0.14px;}
#t2a_41{left:425px;bottom:191px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t2b_41{left:425px;bottom:174px;letter-spacing:-0.12px;}
#t2c_41{left:190px;bottom:150px;letter-spacing:-0.14px;}
#t2d_41{left:425px;bottom:150px;letter-spacing:-0.14px;}
#t2e_41{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2f_41{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2g_41{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2h_41{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2i_41{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2j_41{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2k_41{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2l_41{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2m_41{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2n_41{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_41{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_41{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_41{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_41{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_41{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts41" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg41Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg41" style="-webkit-user-select: none;"><object width="935" height="1210" data="41/41.svg" type="image/svg+xml" id="pdf41" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_41" class="t s1_41">Vol. 4 </span><span id="t2_41" class="t s1_41">2-25 </span>
<span id="t3_41" class="t s2_41">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_41" class="t s3_41">62 </span><span id="t5_41" class="t s3_41">IN_TSX </span>
<span id="t6_41" class="t s3_41">This LBR record records a branch that </span>
<span id="t7_41" class="t s3_41">retired during a TSX transaction. On </span>
<span id="t8_41" class="t s3_41">processors that do not support IntelÂ® TSX </span>
<span id="t9_41" class="t s3_41">(CPUID.07H.EBX.HLE[bit 4]=0 and </span>
<span id="ta_41" class="t s3_41">CPUID.07H.EBX.RTM[bit 11]=0), this bit is </span>
<span id="tb_41" class="t s3_41">undefined. </span>
<span id="tc_41" class="t s3_41">Reset Value: 0 </span>
<span id="td_41" class="t s3_41">63 </span><span id="te_41" class="t s3_41">MISPRED </span>
<span id="tf_41" class="t s3_41">The recorded branch taken/not-taken </span>
<span id="tg_41" class="t s3_41">resolution (for conditional branches) or </span>
<span id="th_41" class="t s3_41">target (for any indirect branch, including </span>
<span id="ti_41" class="t s3_41">RETs) was mispredicted. </span>
<span id="tj_41" class="t s3_41">Reset Value: 0 </span>
<span id="tk_41" class="t s3_41">1F2H </span><span id="tl_41" class="t s3_41">498 </span><span id="tm_41" class="t s3_41">IA32_SMRR_PHYSBASE </span><span id="tn_41" class="t s3_41">SMRR Base Address (Writeable only in </span>
<span id="to_41" class="t s3_41">SMM) </span>
<span id="tp_41" class="t s3_41">Base address of SMM memory range. </span>
<span id="tq_41" class="t s3_41">If </span>
<span id="tr_41" class="t s3_41">IA32_MTRRCAP.SMRR[11] </span>
<span id="ts_41" class="t s3_41">= 1 </span>
<span id="tt_41" class="t s3_41">7:0 </span><span id="tu_41" class="t s3_41">Type. Specifies memory type of the range. </span>
<span id="tv_41" class="t s3_41">11:8 </span><span id="tw_41" class="t s3_41">Reserved </span>
<span id="tx_41" class="t s3_41">31:12 </span><span id="ty_41" class="t s3_41">PhysBase </span>
<span id="tz_41" class="t s3_41">SMRR physical Base Address. </span>
<span id="t10_41" class="t s3_41">63:32 </span><span id="t11_41" class="t s3_41">Reserved </span>
<span id="t12_41" class="t s3_41">1F3H </span><span id="t13_41" class="t s3_41">499 </span><span id="t14_41" class="t s3_41">IA32_SMRR_PHYSMASK </span><span id="t15_41" class="t s3_41">SMRR Range Mask (Writeable only in SMM) </span>
<span id="t16_41" class="t s3_41">Range Mask of SMM memory range. </span>
<span id="t17_41" class="t s3_41">If IA32_MTRRCAP[SMRR] = </span>
<span id="t18_41" class="t s3_41">1 </span>
<span id="t19_41" class="t s3_41">10:0 </span><span id="t1a_41" class="t s3_41">Reserved </span>
<span id="t1b_41" class="t s3_41">11 </span><span id="t1c_41" class="t s3_41">Valid </span>
<span id="t1d_41" class="t s3_41">Enable range mask. </span>
<span id="t1e_41" class="t s3_41">31:12 </span><span id="t1f_41" class="t s3_41">PhysMask </span>
<span id="t1g_41" class="t s3_41">SMRR address range mask. </span>
<span id="t1h_41" class="t s3_41">63:32 </span><span id="t1i_41" class="t s3_41">Reserved </span>
<span id="t1j_41" class="t s3_41">1F8H </span><span id="t1k_41" class="t s3_41">504 </span><span id="t1l_41" class="t s3_41">IA32_PLATFORM_DCA_CAP </span><span id="t1m_41" class="t s3_41">DCA Capability (R) </span><span id="t1n_41" class="t s3_41">If CPUID.01H: ECX[18] = 1 </span>
<span id="t1o_41" class="t s3_41">1F9H </span><span id="t1p_41" class="t s3_41">505 </span><span id="t1q_41" class="t s3_41">IA32_CPU_DCA_CAP </span><span id="t1r_41" class="t s3_41">If set, CPU supports Prefetch-Hint type. </span><span id="t1s_41" class="t s3_41">If CPUID.01H: ECX[18] = 1 </span>
<span id="t1t_41" class="t s3_41">1FAH </span><span id="t1u_41" class="t s3_41">506 </span><span id="t1v_41" class="t s3_41">IA32_DCA_0_CAP </span><span id="t1w_41" class="t s3_41">DCA type 0 Status and Control register. </span><span id="t1x_41" class="t s3_41">If CPUID.01H: ECX[18] = 1 </span>
<span id="t1y_41" class="t s3_41">0 </span><span id="t1z_41" class="t s3_41">DCA_ACTIVE: Set by HW when DCA is fuse- </span>
<span id="t20_41" class="t s3_41">enabled and no defeatures are set. </span>
<span id="t21_41" class="t s3_41">2:1 </span><span id="t22_41" class="t s3_41">TRANSACTION </span>
<span id="t23_41" class="t s3_41">6:3 </span><span id="t24_41" class="t s3_41">DCA_TYPE </span>
<span id="t25_41" class="t s3_41">10:7 </span><span id="t26_41" class="t s3_41">DCA_QUEUE_SIZE </span>
<span id="t27_41" class="t s3_41">12:11 </span><span id="t28_41" class="t s3_41">Reserved </span>
<span id="t29_41" class="t s3_41">16:13 </span><span id="t2a_41" class="t s3_41">DCA_DELAY: Writes will update the register </span>
<span id="t2b_41" class="t s3_41">but have no HW side-effect. </span>
<span id="t2c_41" class="t s3_41">23:17 </span><span id="t2d_41" class="t s3_41">Reserved </span>
<span id="t2e_41" class="t s4_41">Table 2-2. </span><span id="t2f_41" class="t s4_41">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2g_41" class="t s5_41">Register </span>
<span id="t2h_41" class="t s5_41">Address </span>
<span id="t2i_41" class="t s5_41">Architectural MSR Name / Bit Fields </span>
<span id="t2j_41" class="t s5_41">(Former MSR Name) </span><span id="t2k_41" class="t s5_41">MSR/Bit Description </span><span id="t2l_41" class="t s5_41">Comment </span>
<span id="t2m_41" class="t s5_41">Hex </span><span id="t2n_41" class="t s5_41">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
