# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../processeur_si.srcs/sources_1/new/PipeLine.vhd" \
"../../../../processeur_si.srcs/sim_1/new/Test_Pipeline.vhd" \

# Do not sort compile order
nosort
