--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml total_asic.twx total_asic.ncd -o total_asic.twr
total_asic.pcf

Design file:              total_asic.ncd
Physical constraint file: total_asic.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
fib1_init<0>|    4.265(R)|    0.138(R)|clk_BUFGP         |   0.000|
fib1_init<1>|    6.229(R)|    0.201(R)|clk_BUFGP         |   0.000|
fib1_init<2>|    7.045(R)|   -0.029(R)|clk_BUFGP         |   0.000|
fib1_init<3>|    6.443(R)|    0.081(R)|clk_BUFGP         |   0.000|
fib1_init<4>|    7.068(R)|    0.055(R)|clk_BUFGP         |   0.000|
fib1_init<5>|    5.816(R)|    0.051(R)|clk_BUFGP         |   0.000|
fib1_init<6>|    5.888(R)|   -0.049(R)|clk_BUFGP         |   0.000|
fib1_init<7>|    5.724(R)|   -0.073(R)|clk_BUFGP         |   0.000|
fib2_init<0>|    4.202(R)|   -0.652(R)|clk_BUFGP         |   0.000|
fib2_init<1>|    7.621(R)|   -1.428(R)|clk_BUFGP         |   0.000|
fib2_init<2>|    7.442(R)|   -0.183(R)|clk_BUFGP         |   0.000|
fib2_init<3>|    6.898(R)|   -0.311(R)|clk_BUFGP         |   0.000|
fib2_init<4>|    7.213(R)|   -0.527(R)|clk_BUFGP         |   0.000|
fib2_init<5>|    5.653(R)|   -0.400(R)|clk_BUFGP         |   0.000|
fib2_init<6>|    5.806(R)|   -0.742(R)|clk_BUFGP         |   0.000|
fib2_init<7>|    5.259(R)|   -0.132(R)|clk_BUFGP         |   0.000|
reset_button|    6.163(R)|    0.244(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sum1<0>     |    8.340(R)|clk_BUFGP         |   0.000|
sum1<1>     |    7.285(R)|clk_BUFGP         |   0.000|
sum1<2>     |    7.296(R)|clk_BUFGP         |   0.000|
sum1<3>     |    8.191(R)|clk_BUFGP         |   0.000|
sum1<4>     |    7.802(R)|clk_BUFGP         |   0.000|
sum1<5>     |    7.911(R)|clk_BUFGP         |   0.000|
sum1<6>     |    7.879(R)|clk_BUFGP         |   0.000|
sum1<7>     |    8.008(R)|clk_BUFGP         |   0.000|
sum2<0>     |    7.817(R)|clk_BUFGP         |   0.000|
sum2<1>     |    7.870(R)|clk_BUFGP         |   0.000|
sum2<2>     |    8.875(R)|clk_BUFGP         |   0.000|
sum2<3>     |    7.794(R)|clk_BUFGP         |   0.000|
sum2<4>     |    8.825(R)|clk_BUFGP         |   0.000|
sum2<5>     |    8.840(R)|clk_BUFGP         |   0.000|
sum2<6>     |    8.731(R)|clk_BUFGP         |   0.000|
sum2<7>     |    8.063(R)|clk_BUFGP         |   0.000|
total_sum<0>|    9.523(R)|clk_BUFGP         |   0.000|
total_sum<1>|   10.070(R)|clk_BUFGP         |   0.000|
total_sum<2>|   11.374(R)|clk_BUFGP         |   0.000|
total_sum<3>|   10.702(R)|clk_BUFGP         |   0.000|
total_sum<4>|   10.776(R)|clk_BUFGP         |   0.000|
total_sum<5>|   10.801(R)|clk_BUFGP         |   0.000|
total_sum<6>|   11.251(R)|clk_BUFGP         |   0.000|
total_sum<7>|   10.966(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.230|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Dec 03 23:08:13 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 164 MB



