vendor_name = ModelSim
source_file = 1, /home/dennisejorh/Documents/Project_pt1/TB_MIPS_Pipe.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Program_Mem.qip
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Program_Mem.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IFetch_Stage.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/PC_Reg.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ProgMem_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/PC_reg_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Adder32.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Adder32_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Program1.mif
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Fetch_test1.vwf
source_file = 1, /home/dennisejorh/Documents/Project_pt1/TB_IFetch.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IFetch_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Waveform.vwf
source_file = 1, /home/dennisejorh/Documents/Project_pt1/RegFile.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/proctypes_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux32.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux32_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/decoder5_to_32.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/decoder5to32_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Reg32en.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Reg32en_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Reg_Bank_32.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/RegBank32_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux_2to1.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux_4to1.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux2to1_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux4to1_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux_8to1.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux8to1_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux_16to1.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux16to1_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux_32to1.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/mux32to1_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/WriteUnit.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/WriteUnit_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ReadUnit.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ReadUnit_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/RegisterFile.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/RegisterFile_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/SignExtend.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/SignExtend_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IDecode_Stage.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IDecode_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/alu_1.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ALU_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IExecute_Stage.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IExecute_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/TB_IF_ID_EX.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IF_ID_EX.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Data_Mem.qip
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Data_Mem.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Data1.mif
source_file = 1, /home/dennisejorh/Documents/Project_pt1/DataMem_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Control.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ALU_Control.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ALUcontrol_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Control_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ShiftLeft_2.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ShiftLeft2_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/MIPS_Full.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/TB_MIPS.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/MIPS_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IF_ID_REG.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IF_ID_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ID_EX_REG.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/ID_EX_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/EX_MEM_REG.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/EX_MEM_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/MEM_WB_REG.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/MEM_WB_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/FWD_Unit.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/FWD_Unit_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Hazard_Detect.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/HDU_1_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/Hazard_Detect_2.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/HDU_2_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/I_Mem.qip
source_file = 1, /home/dennisejorh/Documents/Project_pt1/I_Mem.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/I_Mem_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/D_Mem.qip
source_file = 1, /home/dennisejorh/Documents/Project_pt1/D_Mem.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/D_Mem_package.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/MIPS_Pipeline.vhd
source_file = 1, /home/dennisejorh/Documents/Project_pt1/IMem1.mif
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/dennisejorh/intelFPGA_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/dennisejorh/Documents/Project_pt1/db/altsyncram_sfs3.tdf
source_file = 1, /home/dennisejorh/Documents/Project_pt1/db/altsyncram_efs3.tdf
design_name = hard_block
design_name = MIPS_Pipeline
instance = comp, \PC[0]~output\, PC[0]~output, MIPS_Pipeline, 1
instance = comp, \PC[1]~output\, PC[1]~output, MIPS_Pipeline, 1
instance = comp, \PC[2]~output\, PC[2]~output, MIPS_Pipeline, 1
instance = comp, \PC[3]~output\, PC[3]~output, MIPS_Pipeline, 1
instance = comp, \PC[4]~output\, PC[4]~output, MIPS_Pipeline, 1
instance = comp, \PC[5]~output\, PC[5]~output, MIPS_Pipeline, 1
instance = comp, \PC[6]~output\, PC[6]~output, MIPS_Pipeline, 1
instance = comp, \PC[7]~output\, PC[7]~output, MIPS_Pipeline, 1
instance = comp, \PC[8]~output\, PC[8]~output, MIPS_Pipeline, 1
instance = comp, \PC[9]~output\, PC[9]~output, MIPS_Pipeline, 1
instance = comp, \PC[10]~output\, PC[10]~output, MIPS_Pipeline, 1
instance = comp, \PC[11]~output\, PC[11]~output, MIPS_Pipeline, 1
instance = comp, \PC[12]~output\, PC[12]~output, MIPS_Pipeline, 1
instance = comp, \PC[13]~output\, PC[13]~output, MIPS_Pipeline, 1
instance = comp, \PC[14]~output\, PC[14]~output, MIPS_Pipeline, 1
instance = comp, \PC[15]~output\, PC[15]~output, MIPS_Pipeline, 1
instance = comp, \PC[16]~output\, PC[16]~output, MIPS_Pipeline, 1
instance = comp, \PC[17]~output\, PC[17]~output, MIPS_Pipeline, 1
instance = comp, \PC[18]~output\, PC[18]~output, MIPS_Pipeline, 1
instance = comp, \PC[19]~output\, PC[19]~output, MIPS_Pipeline, 1
instance = comp, \PC[20]~output\, PC[20]~output, MIPS_Pipeline, 1
instance = comp, \PC[21]~output\, PC[21]~output, MIPS_Pipeline, 1
instance = comp, \PC[22]~output\, PC[22]~output, MIPS_Pipeline, 1
instance = comp, \PC[23]~output\, PC[23]~output, MIPS_Pipeline, 1
instance = comp, \PC[24]~output\, PC[24]~output, MIPS_Pipeline, 1
instance = comp, \PC[25]~output\, PC[25]~output, MIPS_Pipeline, 1
instance = comp, \PC[26]~output\, PC[26]~output, MIPS_Pipeline, 1
instance = comp, \PC[27]~output\, PC[27]~output, MIPS_Pipeline, 1
instance = comp, \PC[28]~output\, PC[28]~output, MIPS_Pipeline, 1
instance = comp, \PC[29]~output\, PC[29]~output, MIPS_Pipeline, 1
instance = comp, \PC[30]~output\, PC[30]~output, MIPS_Pipeline, 1
instance = comp, \PC[31]~output\, PC[31]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[0]~output\, nextPC[0]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[1]~output\, nextPC[1]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[2]~output\, nextPC[2]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[3]~output\, nextPC[3]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[4]~output\, nextPC[4]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[5]~output\, nextPC[5]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[6]~output\, nextPC[6]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[7]~output\, nextPC[7]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[8]~output\, nextPC[8]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[9]~output\, nextPC[9]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[10]~output\, nextPC[10]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[11]~output\, nextPC[11]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[12]~output\, nextPC[12]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[13]~output\, nextPC[13]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[14]~output\, nextPC[14]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[15]~output\, nextPC[15]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[16]~output\, nextPC[16]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[17]~output\, nextPC[17]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[18]~output\, nextPC[18]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[19]~output\, nextPC[19]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[20]~output\, nextPC[20]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[21]~output\, nextPC[21]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[22]~output\, nextPC[22]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[23]~output\, nextPC[23]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[24]~output\, nextPC[24]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[25]~output\, nextPC[25]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[26]~output\, nextPC[26]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[27]~output\, nextPC[27]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[28]~output\, nextPC[28]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[29]~output\, nextPC[29]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[30]~output\, nextPC[30]~output, MIPS_Pipeline, 1
instance = comp, \nextPC[31]~output\, nextPC[31]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[0]~output\, PC_i[0]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[1]~output\, PC_i[1]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[2]~output\, PC_i[2]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[3]~output\, PC_i[3]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[4]~output\, PC_i[4]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[5]~output\, PC_i[5]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[6]~output\, PC_i[6]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[7]~output\, PC_i[7]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[8]~output\, PC_i[8]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[9]~output\, PC_i[9]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[10]~output\, PC_i[10]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[11]~output\, PC_i[11]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[12]~output\, PC_i[12]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[13]~output\, PC_i[13]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[14]~output\, PC_i[14]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[15]~output\, PC_i[15]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[16]~output\, PC_i[16]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[17]~output\, PC_i[17]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[18]~output\, PC_i[18]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[19]~output\, PC_i[19]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[20]~output\, PC_i[20]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[21]~output\, PC_i[21]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[22]~output\, PC_i[22]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[23]~output\, PC_i[23]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[24]~output\, PC_i[24]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[25]~output\, PC_i[25]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[26]~output\, PC_i[26]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[27]~output\, PC_i[27]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[28]~output\, PC_i[28]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[29]~output\, PC_i[29]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[30]~output\, PC_i[30]~output, MIPS_Pipeline, 1
instance = comp, \PC_i[31]~output\, PC_i[31]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[0]~output\, Instruction[0]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[1]~output\, Instruction[1]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[2]~output\, Instruction[2]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[3]~output\, Instruction[3]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[4]~output\, Instruction[4]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[5]~output\, Instruction[5]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[6]~output\, Instruction[6]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[7]~output\, Instruction[7]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[8]~output\, Instruction[8]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[9]~output\, Instruction[9]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[10]~output\, Instruction[10]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[11]~output\, Instruction[11]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[12]~output\, Instruction[12]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[13]~output\, Instruction[13]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[14]~output\, Instruction[14]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[15]~output\, Instruction[15]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[16]~output\, Instruction[16]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[17]~output\, Instruction[17]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[18]~output\, Instruction[18]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[19]~output\, Instruction[19]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[20]~output\, Instruction[20]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[21]~output\, Instruction[21]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[22]~output\, Instruction[22]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[23]~output\, Instruction[23]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[24]~output\, Instruction[24]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[25]~output\, Instruction[25]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[26]~output\, Instruction[26]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[27]~output\, Instruction[27]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[28]~output\, Instruction[28]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[29]~output\, Instruction[29]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[30]~output\, Instruction[30]~output, MIPS_Pipeline, 1
instance = comp, \Instruction[31]~output\, Instruction[31]~output, MIPS_Pipeline, 1
instance = comp, \PC_Write~output\, PC_Write~output, MIPS_Pipeline, 1
instance = comp, \IF_ID_Write~output\, IF_ID_Write~output, MIPS_Pipeline, 1
instance = comp, \IF_Flush~output\, IF_Flush~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_RegDst~output\, ID_EX_RegDst~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Jump~output\, ID_EX_Jump~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Branch_eq~output\, ID_EX_Branch_eq~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Branch_ne~output\, ID_EX_Branch_ne~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_MemRead~output\, ID_EX_MemRead~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_MemWrite~output\, ID_EX_MemWrite~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_ALUOp[0]~output\, ID_EX_ALUOp[0]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_ALUOp[1]~output\, ID_EX_ALUOp[1]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_MemtoReg~output\, ID_EX_MemtoReg~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_ALUSrc~output\, ID_EX_ALUSrc~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_RegWrite~output\, ID_EX_RegWrite~output, MIPS_Pipeline, 1
instance = comp, \Flush~output\, Flush~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_Flush~output\, EX_MEM_Flush~output, MIPS_Pipeline, 1
instance = comp, \read_register_1[0]~output\, read_register_1[0]~output, MIPS_Pipeline, 1
instance = comp, \read_register_1[1]~output\, read_register_1[1]~output, MIPS_Pipeline, 1
instance = comp, \read_register_1[2]~output\, read_register_1[2]~output, MIPS_Pipeline, 1
instance = comp, \read_register_1[3]~output\, read_register_1[3]~output, MIPS_Pipeline, 1
instance = comp, \read_register_1[4]~output\, read_register_1[4]~output, MIPS_Pipeline, 1
instance = comp, \read_register_2[0]~output\, read_register_2[0]~output, MIPS_Pipeline, 1
instance = comp, \read_register_2[1]~output\, read_register_2[1]~output, MIPS_Pipeline, 1
instance = comp, \read_register_2[2]~output\, read_register_2[2]~output, MIPS_Pipeline, 1
instance = comp, \read_register_2[3]~output\, read_register_2[3]~output, MIPS_Pipeline, 1
instance = comp, \read_register_2[4]~output\, read_register_2[4]~output, MIPS_Pipeline, 1
instance = comp, \write_register[0]~output\, write_register[0]~output, MIPS_Pipeline, 1
instance = comp, \write_register[1]~output\, write_register[1]~output, MIPS_Pipeline, 1
instance = comp, \write_register[2]~output\, write_register[2]~output, MIPS_Pipeline, 1
instance = comp, \write_register[3]~output\, write_register[3]~output, MIPS_Pipeline, 1
instance = comp, \write_register[4]~output\, write_register[4]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[0]~output\, FWD_Data_A[0]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[1]~output\, FWD_Data_A[1]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[2]~output\, FWD_Data_A[2]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[3]~output\, FWD_Data_A[3]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[4]~output\, FWD_Data_A[4]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[5]~output\, FWD_Data_A[5]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[6]~output\, FWD_Data_A[6]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[7]~output\, FWD_Data_A[7]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[8]~output\, FWD_Data_A[8]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[9]~output\, FWD_Data_A[9]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[10]~output\, FWD_Data_A[10]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[11]~output\, FWD_Data_A[11]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[12]~output\, FWD_Data_A[12]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[13]~output\, FWD_Data_A[13]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[14]~output\, FWD_Data_A[14]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[15]~output\, FWD_Data_A[15]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[16]~output\, FWD_Data_A[16]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[17]~output\, FWD_Data_A[17]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[18]~output\, FWD_Data_A[18]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[19]~output\, FWD_Data_A[19]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[20]~output\, FWD_Data_A[20]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[21]~output\, FWD_Data_A[21]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[22]~output\, FWD_Data_A[22]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[23]~output\, FWD_Data_A[23]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[24]~output\, FWD_Data_A[24]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[25]~output\, FWD_Data_A[25]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[26]~output\, FWD_Data_A[26]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[27]~output\, FWD_Data_A[27]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[28]~output\, FWD_Data_A[28]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[29]~output\, FWD_Data_A[29]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[30]~output\, FWD_Data_A[30]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_A[31]~output\, FWD_Data_A[31]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[0]~output\, FWD_Data_B[0]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[1]~output\, FWD_Data_B[1]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[2]~output\, FWD_Data_B[2]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[3]~output\, FWD_Data_B[3]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[4]~output\, FWD_Data_B[4]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[5]~output\, FWD_Data_B[5]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[6]~output\, FWD_Data_B[6]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[7]~output\, FWD_Data_B[7]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[8]~output\, FWD_Data_B[8]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[9]~output\, FWD_Data_B[9]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[10]~output\, FWD_Data_B[10]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[11]~output\, FWD_Data_B[11]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[12]~output\, FWD_Data_B[12]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[13]~output\, FWD_Data_B[13]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[14]~output\, FWD_Data_B[14]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[15]~output\, FWD_Data_B[15]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[16]~output\, FWD_Data_B[16]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[17]~output\, FWD_Data_B[17]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[18]~output\, FWD_Data_B[18]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[19]~output\, FWD_Data_B[19]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[20]~output\, FWD_Data_B[20]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[21]~output\, FWD_Data_B[21]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[22]~output\, FWD_Data_B[22]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[23]~output\, FWD_Data_B[23]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[24]~output\, FWD_Data_B[24]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[25]~output\, FWD_Data_B[25]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[26]~output\, FWD_Data_B[26]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[27]~output\, FWD_Data_B[27]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[28]~output\, FWD_Data_B[28]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[29]~output\, FWD_Data_B[29]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[30]~output\, FWD_Data_B[30]~output, MIPS_Pipeline, 1
instance = comp, \FWD_Data_B[31]~output\, FWD_Data_B[31]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[0]~output\, read_data_1[0]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[1]~output\, read_data_1[1]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[2]~output\, read_data_1[2]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[3]~output\, read_data_1[3]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[4]~output\, read_data_1[4]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[5]~output\, read_data_1[5]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[6]~output\, read_data_1[6]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[7]~output\, read_data_1[7]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[8]~output\, read_data_1[8]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[9]~output\, read_data_1[9]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[10]~output\, read_data_1[10]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[11]~output\, read_data_1[11]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[12]~output\, read_data_1[12]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[13]~output\, read_data_1[13]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[14]~output\, read_data_1[14]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[15]~output\, read_data_1[15]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[16]~output\, read_data_1[16]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[17]~output\, read_data_1[17]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[18]~output\, read_data_1[18]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[19]~output\, read_data_1[19]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[20]~output\, read_data_1[20]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[21]~output\, read_data_1[21]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[22]~output\, read_data_1[22]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[23]~output\, read_data_1[23]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[24]~output\, read_data_1[24]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[25]~output\, read_data_1[25]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[26]~output\, read_data_1[26]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[27]~output\, read_data_1[27]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[28]~output\, read_data_1[28]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[29]~output\, read_data_1[29]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[30]~output\, read_data_1[30]~output, MIPS_Pipeline, 1
instance = comp, \read_data_1[31]~output\, read_data_1[31]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[0]~output\, read_data_2[0]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[1]~output\, read_data_2[1]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[2]~output\, read_data_2[2]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[3]~output\, read_data_2[3]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[4]~output\, read_data_2[4]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[5]~output\, read_data_2[5]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[6]~output\, read_data_2[6]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[7]~output\, read_data_2[7]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[8]~output\, read_data_2[8]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[9]~output\, read_data_2[9]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[10]~output\, read_data_2[10]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[11]~output\, read_data_2[11]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[12]~output\, read_data_2[12]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[13]~output\, read_data_2[13]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[14]~output\, read_data_2[14]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[15]~output\, read_data_2[15]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[16]~output\, read_data_2[16]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[17]~output\, read_data_2[17]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[18]~output\, read_data_2[18]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[19]~output\, read_data_2[19]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[20]~output\, read_data_2[20]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[21]~output\, read_data_2[21]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[22]~output\, read_data_2[22]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[23]~output\, read_data_2[23]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[24]~output\, read_data_2[24]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[25]~output\, read_data_2[25]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[26]~output\, read_data_2[26]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[27]~output\, read_data_2[27]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[28]~output\, read_data_2[28]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[29]~output\, read_data_2[29]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[30]~output\, read_data_2[30]~output, MIPS_Pipeline, 1
instance = comp, \read_data_2[31]~output\, read_data_2[31]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[0]~output\, EX_MEM_nextPC[0]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[1]~output\, EX_MEM_nextPC[1]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[2]~output\, EX_MEM_nextPC[2]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[3]~output\, EX_MEM_nextPC[3]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[4]~output\, EX_MEM_nextPC[4]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[5]~output\, EX_MEM_nextPC[5]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[6]~output\, EX_MEM_nextPC[6]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[7]~output\, EX_MEM_nextPC[7]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[8]~output\, EX_MEM_nextPC[8]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[9]~output\, EX_MEM_nextPC[9]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[10]~output\, EX_MEM_nextPC[10]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[11]~output\, EX_MEM_nextPC[11]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[12]~output\, EX_MEM_nextPC[12]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[13]~output\, EX_MEM_nextPC[13]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[14]~output\, EX_MEM_nextPC[14]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[15]~output\, EX_MEM_nextPC[15]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[16]~output\, EX_MEM_nextPC[16]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[17]~output\, EX_MEM_nextPC[17]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[18]~output\, EX_MEM_nextPC[18]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[19]~output\, EX_MEM_nextPC[19]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[20]~output\, EX_MEM_nextPC[20]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[21]~output\, EX_MEM_nextPC[21]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[22]~output\, EX_MEM_nextPC[22]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[23]~output\, EX_MEM_nextPC[23]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[24]~output\, EX_MEM_nextPC[24]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[25]~output\, EX_MEM_nextPC[25]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[26]~output\, EX_MEM_nextPC[26]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[27]~output\, EX_MEM_nextPC[27]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[28]~output\, EX_MEM_nextPC[28]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[29]~output\, EX_MEM_nextPC[29]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[30]~output\, EX_MEM_nextPC[30]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_nextPC[31]~output\, EX_MEM_nextPC[31]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rs[0]~output\, ID_EX_Rs[0]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rs[1]~output\, ID_EX_Rs[1]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rs[2]~output\, ID_EX_Rs[2]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rs[3]~output\, ID_EX_Rs[3]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rs[4]~output\, ID_EX_Rs[4]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rt[0]~output\, ID_EX_Rt[0]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rt[1]~output\, ID_EX_Rt[1]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rt[2]~output\, ID_EX_Rt[2]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rt[3]~output\, ID_EX_Rt[3]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rt[4]~output\, ID_EX_Rt[4]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rd[0]~output\, ID_EX_Rd[0]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rd[1]~output\, ID_EX_Rd[1]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rd[2]~output\, ID_EX_Rd[2]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rd[3]~output\, ID_EX_Rd[3]~output, MIPS_Pipeline, 1
instance = comp, \ID_EX_Rd[4]~output\, ID_EX_Rd[4]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[0]~output\, EX_MEM_ALU_result[0]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[1]~output\, EX_MEM_ALU_result[1]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[2]~output\, EX_MEM_ALU_result[2]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[3]~output\, EX_MEM_ALU_result[3]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[4]~output\, EX_MEM_ALU_result[4]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[5]~output\, EX_MEM_ALU_result[5]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[6]~output\, EX_MEM_ALU_result[6]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[7]~output\, EX_MEM_ALU_result[7]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[8]~output\, EX_MEM_ALU_result[8]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[9]~output\, EX_MEM_ALU_result[9]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[10]~output\, EX_MEM_ALU_result[10]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[11]~output\, EX_MEM_ALU_result[11]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[12]~output\, EX_MEM_ALU_result[12]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[13]~output\, EX_MEM_ALU_result[13]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[14]~output\, EX_MEM_ALU_result[14]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[15]~output\, EX_MEM_ALU_result[15]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[16]~output\, EX_MEM_ALU_result[16]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[17]~output\, EX_MEM_ALU_result[17]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[18]~output\, EX_MEM_ALU_result[18]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[19]~output\, EX_MEM_ALU_result[19]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[20]~output\, EX_MEM_ALU_result[20]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[21]~output\, EX_MEM_ALU_result[21]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[22]~output\, EX_MEM_ALU_result[22]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[23]~output\, EX_MEM_ALU_result[23]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[24]~output\, EX_MEM_ALU_result[24]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[25]~output\, EX_MEM_ALU_result[25]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[26]~output\, EX_MEM_ALU_result[26]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[27]~output\, EX_MEM_ALU_result[27]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[28]~output\, EX_MEM_ALU_result[28]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[29]~output\, EX_MEM_ALU_result[29]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[30]~output\, EX_MEM_ALU_result[30]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_ALU_result[31]~output\, EX_MEM_ALU_result[31]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[0]~output\, MEM_WB_ALU_result[0]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[1]~output\, MEM_WB_ALU_result[1]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[2]~output\, MEM_WB_ALU_result[2]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[3]~output\, MEM_WB_ALU_result[3]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[4]~output\, MEM_WB_ALU_result[4]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[5]~output\, MEM_WB_ALU_result[5]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[6]~output\, MEM_WB_ALU_result[6]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[7]~output\, MEM_WB_ALU_result[7]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[8]~output\, MEM_WB_ALU_result[8]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[9]~output\, MEM_WB_ALU_result[9]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[10]~output\, MEM_WB_ALU_result[10]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[11]~output\, MEM_WB_ALU_result[11]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[12]~output\, MEM_WB_ALU_result[12]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[13]~output\, MEM_WB_ALU_result[13]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[14]~output\, MEM_WB_ALU_result[14]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[15]~output\, MEM_WB_ALU_result[15]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[16]~output\, MEM_WB_ALU_result[16]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[17]~output\, MEM_WB_ALU_result[17]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[18]~output\, MEM_WB_ALU_result[18]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[19]~output\, MEM_WB_ALU_result[19]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[20]~output\, MEM_WB_ALU_result[20]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[21]~output\, MEM_WB_ALU_result[21]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[22]~output\, MEM_WB_ALU_result[22]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[23]~output\, MEM_WB_ALU_result[23]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[24]~output\, MEM_WB_ALU_result[24]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[25]~output\, MEM_WB_ALU_result[25]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[26]~output\, MEM_WB_ALU_result[26]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[27]~output\, MEM_WB_ALU_result[27]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[28]~output\, MEM_WB_ALU_result[28]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[29]~output\, MEM_WB_ALU_result[29]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[30]~output\, MEM_WB_ALU_result[30]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_ALU_result[31]~output\, MEM_WB_ALU_result[31]~output, MIPS_Pipeline, 1
instance = comp, \FWD_A[0]~output\, FWD_A[0]~output, MIPS_Pipeline, 1
instance = comp, \FWD_A[1]~output\, FWD_A[1]~output, MIPS_Pipeline, 1
instance = comp, \FWD_B[0]~output\, FWD_B[0]~output, MIPS_Pipeline, 1
instance = comp, \FWD_B[1]~output\, FWD_B[1]~output, MIPS_Pipeline, 1
instance = comp, \Final_Jump~output\, Final_Jump~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_RegWrite~output\, EX_MEM_RegWrite~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_RegWrite~output\, MEM_WB_RegWrite~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_MemtoReg~output\, EX_MEM_MemtoReg~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_MemtoReg~output\, MEM_WB_MemtoReg~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_MemRead~output\, EX_MEM_MemRead~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_MemWrite~output\, EX_MEM_MemWrite~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_Branch_eq~output\, EX_MEM_Branch_eq~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_Branch_ne~output\, EX_MEM_Branch_ne~output, MIPS_Pipeline, 1
instance = comp, \Zero~output\, Zero~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_Zero~output\, EX_MEM_Zero~output, MIPS_Pipeline, 1
instance = comp, \PC_Src~output\, PC_Src~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_write_register[0]~output\, EX_MEM_write_register[0]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_write_register[1]~output\, EX_MEM_write_register[1]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_write_register[2]~output\, EX_MEM_write_register[2]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_write_register[3]~output\, EX_MEM_write_register[3]~output, MIPS_Pipeline, 1
instance = comp, \EX_MEM_write_register[4]~output\, EX_MEM_write_register[4]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_register[0]~output\, MEM_WB_write_register[0]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_register[1]~output\, MEM_WB_write_register[1]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_register[2]~output\, MEM_WB_write_register[2]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_register[3]~output\, MEM_WB_write_register[3]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_register[4]~output\, MEM_WB_write_register[4]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[0]~output\, MEM_WB_read_data[0]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[1]~output\, MEM_WB_read_data[1]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[2]~output\, MEM_WB_read_data[2]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[3]~output\, MEM_WB_read_data[3]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[4]~output\, MEM_WB_read_data[4]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[5]~output\, MEM_WB_read_data[5]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[6]~output\, MEM_WB_read_data[6]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[7]~output\, MEM_WB_read_data[7]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[8]~output\, MEM_WB_read_data[8]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[9]~output\, MEM_WB_read_data[9]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[10]~output\, MEM_WB_read_data[10]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[11]~output\, MEM_WB_read_data[11]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[12]~output\, MEM_WB_read_data[12]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[13]~output\, MEM_WB_read_data[13]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[14]~output\, MEM_WB_read_data[14]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[15]~output\, MEM_WB_read_data[15]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[16]~output\, MEM_WB_read_data[16]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[17]~output\, MEM_WB_read_data[17]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[18]~output\, MEM_WB_read_data[18]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[19]~output\, MEM_WB_read_data[19]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[20]~output\, MEM_WB_read_data[20]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[21]~output\, MEM_WB_read_data[21]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[22]~output\, MEM_WB_read_data[22]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[23]~output\, MEM_WB_read_data[23]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[24]~output\, MEM_WB_read_data[24]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[25]~output\, MEM_WB_read_data[25]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[26]~output\, MEM_WB_read_data[26]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[27]~output\, MEM_WB_read_data[27]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[28]~output\, MEM_WB_read_data[28]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[29]~output\, MEM_WB_read_data[29]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[30]~output\, MEM_WB_read_data[30]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_read_data[31]~output\, MEM_WB_read_data[31]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[0]~output\, MEM_WB_write_data[0]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[1]~output\, MEM_WB_write_data[1]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[2]~output\, MEM_WB_write_data[2]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[3]~output\, MEM_WB_write_data[3]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[4]~output\, MEM_WB_write_data[4]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[5]~output\, MEM_WB_write_data[5]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[6]~output\, MEM_WB_write_data[6]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[7]~output\, MEM_WB_write_data[7]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[8]~output\, MEM_WB_write_data[8]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[9]~output\, MEM_WB_write_data[9]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[10]~output\, MEM_WB_write_data[10]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[11]~output\, MEM_WB_write_data[11]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[12]~output\, MEM_WB_write_data[12]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[13]~output\, MEM_WB_write_data[13]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[14]~output\, MEM_WB_write_data[14]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[15]~output\, MEM_WB_write_data[15]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[16]~output\, MEM_WB_write_data[16]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[17]~output\, MEM_WB_write_data[17]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[18]~output\, MEM_WB_write_data[18]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[19]~output\, MEM_WB_write_data[19]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[20]~output\, MEM_WB_write_data[20]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[21]~output\, MEM_WB_write_data[21]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[22]~output\, MEM_WB_write_data[22]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[23]~output\, MEM_WB_write_data[23]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[24]~output\, MEM_WB_write_data[24]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[25]~output\, MEM_WB_write_data[25]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[26]~output\, MEM_WB_write_data[26]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[27]~output\, MEM_WB_write_data[27]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[28]~output\, MEM_WB_write_data[28]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[29]~output\, MEM_WB_write_data[29]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[30]~output\, MEM_WB_write_data[30]~output, MIPS_Pipeline, 1
instance = comp, \MEM_WB_write_data[31]~output\, MEM_WB_write_data[31]~output, MIPS_Pipeline, 1
instance = comp, \Clock~input\, Clock~input, MIPS_Pipeline, 1
instance = comp, \Clock~inputclkctrl\, Clock~inputclkctrl, MIPS_Pipeline, 1
instance = comp, \HDU2|IF_Flush_2~feeder\, HDU2|IF_Flush_2~feeder, MIPS_Pipeline, 1
instance = comp, \HDU2|IF_Flush_2\, HDU2|IF_Flush_2, MIPS_Pipeline, 1
instance = comp, \~GND\, ~GND, MIPS_Pipeline, 1
instance = comp, \Add0|Result[2]~0\, Add0|Result[2]~0, MIPS_Pipeline, 1
instance = comp, \Add0|Result[3]~2\, Add0|Result[3]~2, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[3]\, PC_plus4|Q[3], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~2\, IF_ID|IF_ID_nextPC~2, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[3]\, IF_ID|IF_ID_nextPC[3], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[3]\, ID_EX|ID_EX_nextPC[3], MIPS_Pipeline, 1
instance = comp, \Add0|Result[4]~4\, Add0|Result[4]~4, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[4]\, PC_plus4|Q[4], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~3\, IF_ID|IF_ID_nextPC~3, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[4]\, IF_ID|IF_ID_nextPC[4], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[4]~feeder\, ID_EX|ID_EX_nextPC[4]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[4]\, ID_EX|ID_EX_nextPC[4], MIPS_Pipeline, 1
instance = comp, \Add0|Result[5]~6\, Add0|Result[5]~6, MIPS_Pipeline, 1
instance = comp, \Add0|Result[6]~8\, Add0|Result[6]~8, MIPS_Pipeline, 1
instance = comp, \Add0|Result[7]~10\, Add0|Result[7]~10, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[7]\, PC_plus4|Q[7], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~6\, IF_ID|IF_ID_nextPC~6, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[7]\, IF_ID|IF_ID_nextPC[7], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[7]\, ID_EX|ID_EX_nextPC[7], MIPS_Pipeline, 1
instance = comp, \Add0|Result[8]~12\, Add0|Result[8]~12, MIPS_Pipeline, 1
instance = comp, \Add0|Result[9]~14\, Add0|Result[9]~14, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[9]\, PC_plus4|Q[9], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~8\, IF_ID|IF_ID_nextPC~8, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[9]\, IF_ID|IF_ID_nextPC[9], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[9]\, ID_EX|ID_EX_nextPC[9], MIPS_Pipeline, 1
instance = comp, \Inst_Mem|altsyncram_component|auto_generated|ram_block1a0\, Inst_Mem|altsyncram_component|auto_generated|ram_block1a0, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~24\, IF_ID|IF_ID_Instruction~24, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[7]\, IF_ID|IF_ID_Instruction[7], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[7]\, ID_EX|ID_EX_extend_value[7], MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[8]\, PC_plus4|Q[8], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~7\, IF_ID|IF_ID_nextPC~7, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[8]\, IF_ID|IF_ID_nextPC[8], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[8]\, ID_EX|ID_EX_nextPC[8], MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[6]\, PC_plus4|Q[6], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~5\, IF_ID|IF_ID_nextPC~5, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[6]\, IF_ID|IF_ID_nextPC[6], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[6]~feeder\, ID_EX|ID_EX_nextPC[6]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[6]\, ID_EX|ID_EX_nextPC[6], MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[5]\, PC_plus4|Q[5], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~4\, IF_ID|IF_ID_nextPC~4, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[5]\, IF_ID|IF_ID_nextPC[5], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[5]~feeder\, ID_EX|ID_EX_nextPC[5]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[5]\, ID_EX|ID_EX_nextPC[5], MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[2]\, PC_plus4|Q[2], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~1\, IF_ID|IF_ID_nextPC~1, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[2]\, IF_ID|IF_ID_nextPC[2], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[2]~feeder\, ID_EX|ID_EX_nextPC[2]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[2]\, ID_EX|ID_EX_nextPC[2], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~31\, IF_ID|IF_ID_Instruction~31, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[0]\, IF_ID|IF_ID_Instruction[0], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[0]\, ID_EX|ID_EX_extend_value[0], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[2]~31\, EX_MEM|EX_MEM_Branch_Addr[2]~31, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[3]~33\, EX_MEM|EX_MEM_Branch_Addr[3]~33, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[4]~35\, EX_MEM|EX_MEM_Branch_Addr[4]~35, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[5]~37\, EX_MEM|EX_MEM_Branch_Addr[5]~37, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[6]~39\, EX_MEM|EX_MEM_Branch_Addr[6]~39, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[7]~41\, EX_MEM|EX_MEM_Branch_Addr[7]~41, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[8]~43\, EX_MEM|EX_MEM_Branch_Addr[8]~43, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[9]~45\, EX_MEM|EX_MEM_Branch_Addr[9]~45, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[9]\, EX_MEM|EX_MEM_Branch_Addr[9], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[9]~8\, Mux3_2to1|Y[9]~8, MIPS_Pipeline, 1
instance = comp, \Reset~input\, Reset~input, MIPS_Pipeline, 1
instance = comp, \Reset~inputclkctrl\, Reset~inputclkctrl, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[9]\, PC_Reg_1|Q[9], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~25\, IF_ID|IF_ID_Instruction~25, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[6]\, IF_ID|IF_ID_Instruction[6], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[6]\, ID_EX|ID_EX_extend_value[6], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[8]\, EX_MEM|EX_MEM_Branch_Addr[8], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[8]~7\, Mux3_2to1|Y[8]~7, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[8]\, PC_Reg_1|Q[8], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~26\, IF_ID|IF_ID_Instruction~26, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[5]\, IF_ID|IF_ID_Instruction[5], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[5]\, ID_EX|ID_EX_extend_value[5], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[7]\, EX_MEM|EX_MEM_Branch_Addr[7], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[7]~6\, Mux3_2to1|Y[7]~6, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[7]\, PC_Reg_1|Q[7], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~27\, IF_ID|IF_ID_Instruction~27, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[4]\, IF_ID|IF_ID_Instruction[4], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[4]\, ID_EX|ID_EX_extend_value[4], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[6]\, EX_MEM|EX_MEM_Branch_Addr[6], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[6]~5\, Mux3_2to1|Y[6]~5, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[6]\, PC_Reg_1|Q[6], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~28\, IF_ID|IF_ID_Instruction~28, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[3]\, IF_ID|IF_ID_Instruction[3], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[3]~feeder\, ID_EX|ID_EX_extend_value[3]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[3]\, ID_EX|ID_EX_extend_value[3], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[5]\, EX_MEM|EX_MEM_Branch_Addr[5], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[5]~4\, Mux3_2to1|Y[5]~4, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[5]\, PC_Reg_1|Q[5], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~29\, IF_ID|IF_ID_Instruction~29, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[2]\, IF_ID|IF_ID_Instruction[2], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[2]\, ID_EX|ID_EX_extend_value[2], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[4]\, EX_MEM|EX_MEM_Branch_Addr[4], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[4]~3\, Mux3_2to1|Y[4]~3, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[4]\, PC_Reg_1|Q[4], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~30\, IF_ID|IF_ID_Instruction~30, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[1]\, IF_ID|IF_ID_Instruction[1], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[1]\, ID_EX|ID_EX_extend_value[1], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[3]\, EX_MEM|EX_MEM_Branch_Addr[3], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[3]~2\, Mux3_2to1|Y[3]~2, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[3]\, PC_Reg_1|Q[3], MIPS_Pipeline, 1
instance = comp, \Inst_Mem|altsyncram_component|auto_generated|ram_block1a14\, Inst_Mem|altsyncram_component|auto_generated|ram_block1a14, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~12\, IF_ID|IF_ID_Instruction~12, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[27]\, IF_ID|IF_ID_Instruction[27], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~13\, IF_ID|IF_ID_Instruction~13, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[28]\, IF_ID|IF_ID_Instruction[28], MIPS_Pipeline, 1
instance = comp, \HDU1|IF_ID_Write~0\, HDU1|IF_ID_Write~0, MIPS_Pipeline, 1
instance = comp, \Control_U|Branch_eq~0\, Control_U|Branch_eq~0, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~11\, IF_ID|IF_ID_Instruction~11, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[26]\, IF_ID|IF_ID_Instruction[26], MIPS_Pipeline, 1
instance = comp, \Control_U|Branch_eq~1\, Control_U|Branch_eq~1, MIPS_Pipeline, 1
instance = comp, \Control_U|Branch_eq\, Control_U|Branch_eq, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_eq~0\, EX_MEM|EX_MEM_Branch_eq~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_eq\, EX_MEM|EX_MEM_Branch_eq, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~15\, IF_ID|IF_ID_Instruction~15, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[29]\, IF_ID|IF_ID_Instruction[29], MIPS_Pipeline, 1
instance = comp, \Control_U|Equal1~0\, Control_U|Equal1~0, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~10\, IF_ID|IF_ID_Instruction~10, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[31]\, IF_ID|IF_ID_Instruction[31], MIPS_Pipeline, 1
instance = comp, \Control_U|Equal1~1\, Control_U|Equal1~1, MIPS_Pipeline, 1
instance = comp, \Control_U|RegWrite~0\, Control_U|RegWrite~0, MIPS_Pipeline, 1
instance = comp, \Control_U|RegWrite\, Control_U|RegWrite, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_RegWrite~0\, EX_MEM|EX_MEM_RegWrite~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_RegWrite\, EX_MEM|EX_MEM_RegWrite, MIPS_Pipeline, 1
instance = comp, \Control_U|RegDst~0\, Control_U|RegDst~0, MIPS_Pipeline, 1
instance = comp, \Control_U|RegDst~1\, Control_U|RegDst~1, MIPS_Pipeline, 1
instance = comp, \Control_U|RegDst\, Control_U|RegDst, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~9\, IF_ID|IF_ID_Instruction~9, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[20]\, IF_ID|IF_ID_Instruction[20], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rt[4]\, ID_EX|ID_EX_Rt[4], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~20\, IF_ID|IF_ID_Instruction~20, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[15]\, IF_ID|IF_ID_Instruction[15], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[31]~feeder\, ID_EX|ID_EX_extend_value[31]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[31]\, ID_EX|ID_EX_extend_value[31], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register~2\, EX_MEM|EX_MEM_write_register~2, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register[4]\, EX_MEM|EX_MEM_write_register[4], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~8\, IF_ID|IF_ID_Instruction~8, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[18]\, IF_ID|IF_ID_Instruction[18], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rt[2]\, ID_EX|ID_EX_Rt[2], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~18\, IF_ID|IF_ID_Instruction~18, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[13]\, IF_ID|IF_ID_Instruction[13], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[13]\, ID_EX|ID_EX_extend_value[13], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register~3\, EX_MEM|EX_MEM_write_register~3, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register[2]\, EX_MEM|EX_MEM_write_register[2], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~7\, IF_ID|IF_ID_Instruction~7, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[19]\, IF_ID|IF_ID_Instruction[19], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rt[3]\, ID_EX|ID_EX_Rt[3], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~19\, IF_ID|IF_ID_Instruction~19, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[14]\, IF_ID|IF_ID_Instruction[14], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[14]\, ID_EX|ID_EX_extend_value[14], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register~4\, EX_MEM|EX_MEM_write_register~4, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register[3]\, EX_MEM|EX_MEM_write_register[3], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~17\, IF_ID|IF_ID_Instruction~17, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[12]\, IF_ID|IF_ID_Instruction[12], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[12]~feeder\, ID_EX|ID_EX_extend_value[12]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[12]\, ID_EX|ID_EX_extend_value[12], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~5\, IF_ID|IF_ID_Instruction~5, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[17]\, IF_ID|IF_ID_Instruction[17], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rt[1]\, ID_EX|ID_EX_Rt[1], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register~1\, EX_MEM|EX_MEM_write_register~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register[1]\, EX_MEM|EX_MEM_write_register[1], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~16\, IF_ID|IF_ID_Instruction~16, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[11]\, IF_ID|IF_ID_Instruction[11], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rd[0]\, ID_EX|ID_EX_Rd[0], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register~0\, EX_MEM|EX_MEM_write_register~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_register[0]\, EX_MEM|EX_MEM_write_register[0], MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A~1\, FWD_U|FWD_A~1, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~0\, IF_ID|IF_ID_Instruction~0, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[21]\, IF_ID|IF_ID_Instruction[21], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rs[0]\, ID_EX|ID_EX_Rs[0], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~1\, IF_ID|IF_ID_Instruction~1, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[22]\, IF_ID|IF_ID_Instruction[22], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rs[1]\, ID_EX|ID_EX_Rs[1], MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A[1]~0\, FWD_U|FWD_A[1]~0, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A[1]~2\, FWD_U|FWD_A[1]~2, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~3\, IF_ID|IF_ID_Instruction~3, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[24]\, IF_ID|IF_ID_Instruction[24], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rs[3]\, ID_EX|ID_EX_Rs[3], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~2\, IF_ID|IF_ID_Instruction~2, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[23]\, IF_ID|IF_ID_Instruction[23], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rs[2]~feeder\, ID_EX|ID_EX_Rs[2]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rs[2]\, ID_EX|ID_EX_Rs[2], MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A[1]~3\, FWD_U|FWD_A[1]~3, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~4\, IF_ID|IF_ID_Instruction~4, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[25]\, IF_ID|IF_ID_Instruction[25], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rs[4]\, ID_EX|ID_EX_Rs[4], MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A[1]\, FWD_U|FWD_A[1], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_write_register[3]\, MEM_WB|MEM_WB_write_register[3], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_write_register[2]\, MEM_WB|MEM_WB_write_register[2], MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A[0]~6\, FWD_U|FWD_A[0]~6, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_RegWrite\, MEM_WB|MEM_WB_RegWrite, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_write_register[4]\, MEM_WB|MEM_WB_write_register[4], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_write_register[1]\, MEM_WB|MEM_WB_write_register[1], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_write_register[0]\, MEM_WB|MEM_WB_write_register[0], MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~0\, FWD_U|Equal0~0, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A[0]~5\, FWD_U|FWD_A[0]~5, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A[0]~4\, FWD_U|FWD_A[0]~4, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A[0]~7\, FWD_U|FWD_A[0]~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~1\, RegF0|READ_U_0|MUX0_32_1|Mux3~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~0\, RegF0|READ_U_0|MUX0_32_1|Mux3~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~2\, RegF0|READ_U_0|MUX0_32_1|Mux3~2, MIPS_Pipeline, 1
instance = comp, \Control_U|ALUOp[0]\, Control_U|ALUOp[0], MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|Equal5~0\, ALUctrl_0|Equal5~0, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|ALU_Ctrl~2\, ALUctrl_0|ALU_Ctrl~2, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|comb~8\, ALUctrl_0|comb~8, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|ALU_Ctrl[2]~3\, ALUctrl_0|ALU_Ctrl[2]~3, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|comb~9\, ALUctrl_0|comb~9, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|ALU_Ctrl[3]~0\, ALUctrl_0|ALU_Ctrl[3]~0, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|comb~11\, ALUctrl_0|comb~11, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|comb~10\, ALUctrl_0|comb~10, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|ALU_Ctrl[0]\, ALUctrl_0|ALU_Ctrl[0], MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|ALU_Ctrl[3]~1\, ALUctrl_0|ALU_Ctrl[3]~1, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|comb~7\, ALUctrl_0|comb~7, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|comb~6\, ALUctrl_0|comb~6, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|ALU_Ctrl[1]\, ALUctrl_0|ALU_Ctrl[1], MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux20~5\, ALU_exc|Mux20~5, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|comb~4\, ALUctrl_0|comb~4, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|comb~5\, ALUctrl_0|comb~5, MIPS_Pipeline, 1
instance = comp, \ALUctrl_0|ALU_Ctrl[2]\, ALUctrl_0|ALU_Ctrl[2], MIPS_Pipeline, 1
instance = comp, \Control_U|MemRead~0\, Control_U|MemRead~0, MIPS_Pipeline, 1
instance = comp, \Control_U|MemRead\, Control_U|MemRead, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_MemtoReg~0\, EX_MEM|EX_MEM_MemtoReg~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_MemtoReg\, EX_MEM|EX_MEM_MemtoReg, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_MemtoReg\, MEM_WB|MEM_WB_MemtoReg, MIPS_Pipeline, 1
instance = comp, \Control_U|MemWrite~1\, Control_U|MemWrite~1, MIPS_Pipeline, 1
instance = comp, \Control_U|ALUSrc\, Control_U|ALUSrc, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[1]~2\, FWD_U|FWD_B[1]~2, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[1]~8\, FWD_U|FWD_B[1]~8, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[1]~0\, FWD_U|FWD_B[1]~0, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[1]\, FWD_U|FWD_B[1], MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[1]~3\, FWD_U|FWD_B[1]~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~1\, RegF0|READ_U_0|MUX1_32_1|Mux13~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[31]~feeder\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[31]~feeder, MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~15\, FWD_U|Equal0~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[15]\, RegF0|WRITE_U_0|AND_array[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~11\, FWD_U|Equal0~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[12]\, RegF0|WRITE_U_0|AND_array[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~4\, FWD_U|Equal0~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[14]\, RegF0|WRITE_U_0|AND_array[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~17\, RegF0|READ_U_0|MUX1_32_1|Mux0~17, MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~8\, FWD_U|Equal0~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[13]\, RegF0|WRITE_U_0|AND_array[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~18\, RegF0|READ_U_0|MUX1_32_1|Mux0~18, MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~12\, FWD_U|Equal0~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[11]\, RegF0|WRITE_U_0|AND_array[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~9\, FWD_U|Equal0~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[8]\, RegF0|WRITE_U_0|AND_array[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~6\, FWD_U|Equal0~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[9]\, RegF0|WRITE_U_0|AND_array[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~0\, RegF0|READ_U_0|MUX1_32_1|Mux0~0, MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~1\, FWD_U|Equal0~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[10]\, RegF0|WRITE_U_0|AND_array[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~1\, RegF0|READ_U_0|MUX1_32_1|Mux0~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~2\, RegF0|READ_U_0|MUX1_32_1|Mux13~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~3\, RegF0|READ_U_0|MUX1_32_1|Mux13~3, MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~5\, FWD_U|Equal0~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[5]\, RegF0|WRITE_U_0|AND_array[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~13\, FWD_U|Equal0~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[7]\, RegF0|WRITE_U_0|AND_array[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~2\, FWD_U|Equal0~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[6]\, RegF0|WRITE_U_0|AND_array[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~10\, FWD_U|Equal0~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[4]\, RegF0|WRITE_U_0|AND_array[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~12\, RegF0|READ_U_0|MUX1_32_1|Mux0~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~13\, RegF0|READ_U_0|MUX1_32_1|Mux0~13, MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~7\, FWD_U|Equal0~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[1]\, RegF0|WRITE_U_0|AND_array[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~4\, RegF0|READ_U_0|MUX1_32_1|Mux13~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~14\, RegF0|READ_U_0|MUX1_32_1|Mux0~14, MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~3\, FWD_U|Equal0~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[2]\, RegF0|WRITE_U_0|AND_array[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \FWD_U|Equal0~14\, FWD_U|Equal0~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[3]\, RegF0|WRITE_U_0|AND_array[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~15\, RegF0|READ_U_0|MUX1_32_1|Mux0~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~0\, RegF0|READ_U_0|MUX1_32_1|Mux13~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[23]\, RegF0|WRITE_U_0|AND_array[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[19]\, RegF0|WRITE_U_0|AND_array[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~9\, RegF0|READ_U_0|MUX1_32_1|Mux0~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[27]\, RegF0|WRITE_U_0|AND_array[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[31]\, RegF0|WRITE_U_0|AND_array[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~10\, RegF0|READ_U_0|MUX1_32_1|Mux0~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[24]\, RegF0|WRITE_U_0|AND_array[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[16]\, RegF0|WRITE_U_0|AND_array[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~6\, RegF0|READ_U_0|MUX1_32_1|Mux0~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[28]\, RegF0|WRITE_U_0|AND_array[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[20]\, RegF0|WRITE_U_0|AND_array[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~7\, RegF0|READ_U_0|MUX1_32_1|Mux0~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[22]\, RegF0|WRITE_U_0|AND_array[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[18]\, RegF0|WRITE_U_0|AND_array[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~4\, RegF0|READ_U_0|MUX1_32_1|Mux0~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[26]\, RegF0|WRITE_U_0|AND_array[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[30]\, RegF0|WRITE_U_0|AND_array[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~5\, RegF0|READ_U_0|MUX1_32_1|Mux0~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~8\, RegF0|READ_U_0|MUX1_32_1|Mux0~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[21]\, RegF0|WRITE_U_0|AND_array[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[29]\, RegF0|WRITE_U_0|AND_array[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[25]\, RegF0|WRITE_U_0|AND_array[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|AND_array[17]\, RegF0|WRITE_U_0|AND_array[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[31]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[31], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~2\, RegF0|READ_U_0|MUX1_32_1|Mux0~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~3\, RegF0|READ_U_0|MUX1_32_1|Mux0~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~11\, RegF0|READ_U_0|MUX1_32_1|Mux0~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~16\, RegF0|READ_U_0|MUX1_32_1|Mux0~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux0~19\, RegF0|READ_U_0|MUX1_32_1|Mux0~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[31]\, ID_EX|ID_EX_read_data_2[31], MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[1]~1\, FWD_U|FWD_B[1]~1, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[31]~62\, Mux1_4to1|MUX2_2_1|Y[31]~62, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[0]~5\, FWD_U|FWD_B[0]~5, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[0]~6\, FWD_U|FWD_B[0]~6, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[0]~4\, FWD_U|FWD_B[0]~4, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[0]~7\, FWD_U|FWD_B[0]~7, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[31]~63\, Mux1_4to1|MUX2_2_1|Y[31]~63, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[31]~17\, Mux1_2to1|Y[31]~17, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux0~7\, ALU_exc|Mux0~7, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux20~0\, ALU_exc|Mux20~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux20~1\, ALU_exc|Mux20~1, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~96\, ALU_exc|Add0~96, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[30]~feeder\, MEM_WB|MEM_WB_ALU_result[30]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[30]\, MEM_WB|MEM_WB_ALU_result[30], MIPS_Pipeline, 1
instance = comp, \Control_U|MemWrite~0\, Control_U|MemWrite~0, MIPS_Pipeline, 1
instance = comp, \Control_U|MemWrite\, Control_U|MemWrite, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_MemWrite~0\, EX_MEM|EX_MEM_MemWrite~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_MemWrite\, EX_MEM|EX_MEM_MemWrite, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_MemRead~0\, EX_MEM|EX_MEM_MemRead~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_MemRead\, EX_MEM|EX_MEM_MemRead, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux20~3\, ALU_exc|Mux20~3, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[14]\, MEM_WB|MEM_WB_ALU_result[14], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~0\, EX_MEM|EX_MEM_write_data~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[0]\, EX_MEM|EX_MEM_write_data[0], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[1]\, MEM_WB|MEM_WB_ALU_result[1], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[2]~feeder\, MEM_WB|MEM_WB_ALU_result[2]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[2]\, MEM_WB|MEM_WB_ALU_result[2], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[3]\, MEM_WB|MEM_WB_ALU_result[3], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[4]\, MEM_WB|MEM_WB_ALU_result[4], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[5]~feeder\, MEM_WB|MEM_WB_ALU_result[5]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[5]\, MEM_WB|MEM_WB_ALU_result[5], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[6]\, MEM_WB|MEM_WB_ALU_result[6], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[7]\, MEM_WB|MEM_WB_ALU_result[7], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~1\, EX_MEM|EX_MEM_write_data~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[1]\, EX_MEM|EX_MEM_write_data[1], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~2\, EX_MEM|EX_MEM_write_data~2, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[2]\, EX_MEM|EX_MEM_write_data[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~0\, RegF0|READ_U_0|MUX1_32_1|Mux28~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~1\, RegF0|READ_U_0|MUX1_32_1|Mux28~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[3]~feeder\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[3]~feeder, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~17\, RegF0|READ_U_0|MUX1_32_1|Mux28~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~18\, RegF0|READ_U_0|MUX1_32_1|Mux28~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~9\, RegF0|READ_U_0|MUX1_32_1|Mux28~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~10\, RegF0|READ_U_0|MUX1_32_1|Mux28~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~4\, RegF0|READ_U_0|MUX1_32_1|Mux28~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~5\, RegF0|READ_U_0|MUX1_32_1|Mux28~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~6\, RegF0|READ_U_0|MUX1_32_1|Mux28~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~7\, RegF0|READ_U_0|MUX1_32_1|Mux28~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~8\, RegF0|READ_U_0|MUX1_32_1|Mux28~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~2\, RegF0|READ_U_0|MUX1_32_1|Mux28~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~3\, RegF0|READ_U_0|MUX1_32_1|Mux28~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~11\, RegF0|READ_U_0|MUX1_32_1|Mux28~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~12\, RegF0|READ_U_0|MUX1_32_1|Mux28~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~13\, RegF0|READ_U_0|MUX1_32_1|Mux28~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~14\, RegF0|READ_U_0|MUX1_32_1|Mux28~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~15\, RegF0|READ_U_0|MUX1_32_1|Mux28~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~16\, RegF0|READ_U_0|MUX1_32_1|Mux28~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux28~19\, RegF0|READ_U_0|MUX1_32_1|Mux28~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[3]~feeder\, ID_EX|ID_EX_read_data_2[3]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[3]\, ID_EX|ID_EX_read_data_2[3], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[3]~6\, Mux1_4to1|MUX2_2_1|Y[3]~6, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[3]~7\, Mux1_4to1|MUX2_2_1|Y[3]~7, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~3\, EX_MEM|EX_MEM_write_data~3, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[3]\, EX_MEM|EX_MEM_write_data[3], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~17\, RegF0|READ_U_0|MUX1_32_1|Mux27~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~18\, RegF0|READ_U_0|MUX1_32_1|Mux27~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~0\, RegF0|READ_U_0|MUX1_32_1|Mux27~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~1\, RegF0|READ_U_0|MUX1_32_1|Mux27~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~4\, RegF0|READ_U_0|MUX1_32_1|Mux27~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~5\, RegF0|READ_U_0|MUX1_32_1|Mux27~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~2\, RegF0|READ_U_0|MUX1_32_1|Mux27~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~3\, RegF0|READ_U_0|MUX1_32_1|Mux27~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~6\, RegF0|READ_U_0|MUX1_32_1|Mux27~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~7\, RegF0|READ_U_0|MUX1_32_1|Mux27~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~8\, RegF0|READ_U_0|MUX1_32_1|Mux27~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~9\, RegF0|READ_U_0|MUX1_32_1|Mux27~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~12\, RegF0|READ_U_0|MUX1_32_1|Mux27~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~13\, RegF0|READ_U_0|MUX1_32_1|Mux27~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~14\, RegF0|READ_U_0|MUX1_32_1|Mux27~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~15\, RegF0|READ_U_0|MUX1_32_1|Mux27~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[4]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[4], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~10\, RegF0|READ_U_0|MUX1_32_1|Mux27~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~11\, RegF0|READ_U_0|MUX1_32_1|Mux27~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~16\, RegF0|READ_U_0|MUX1_32_1|Mux27~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux27~19\, RegF0|READ_U_0|MUX1_32_1|Mux27~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[4]\, ID_EX|ID_EX_read_data_2[4], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[4]~8\, Mux1_4to1|MUX2_2_1|Y[4]~8, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_B[0]~9\, FWD_U|FWD_B[0]~9, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~4\, EX_MEM|EX_MEM_write_data~4, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[4]\, EX_MEM|EX_MEM_write_data[4], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~5\, EX_MEM|EX_MEM_write_data~5, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[5]\, EX_MEM|EX_MEM_write_data[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~17\, RegF0|READ_U_0|MUX1_32_1|Mux25~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~18\, RegF0|READ_U_0|MUX1_32_1|Mux25~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~10\, RegF0|READ_U_0|MUX1_32_1|Mux25~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~11\, RegF0|READ_U_0|MUX1_32_1|Mux25~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~12\, RegF0|READ_U_0|MUX1_32_1|Mux25~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~13\, RegF0|READ_U_0|MUX1_32_1|Mux25~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~14\, RegF0|READ_U_0|MUX1_32_1|Mux25~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~15\, RegF0|READ_U_0|MUX1_32_1|Mux25~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~16\, RegF0|READ_U_0|MUX1_32_1|Mux25~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~7\, RegF0|READ_U_0|MUX1_32_1|Mux25~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~8\, RegF0|READ_U_0|MUX1_32_1|Mux25~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~4\, RegF0|READ_U_0|MUX1_32_1|Mux25~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~5\, RegF0|READ_U_0|MUX1_32_1|Mux25~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~2\, RegF0|READ_U_0|MUX1_32_1|Mux25~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~3\, RegF0|READ_U_0|MUX1_32_1|Mux25~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~6\, RegF0|READ_U_0|MUX1_32_1|Mux25~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~0\, RegF0|READ_U_0|MUX1_32_1|Mux25~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~1\, RegF0|READ_U_0|MUX1_32_1|Mux25~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~9\, RegF0|READ_U_0|MUX1_32_1|Mux25~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux25~19\, RegF0|READ_U_0|MUX1_32_1|Mux25~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[6]\, ID_EX|ID_EX_read_data_2[6], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[6]~12\, Mux1_4to1|MUX2_2_1|Y[6]~12, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~6\, EX_MEM|EX_MEM_write_data~6, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[6]\, EX_MEM|EX_MEM_write_data[6], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~12\, RegF0|READ_U_0|MUX1_32_1|Mux24~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~13\, RegF0|READ_U_0|MUX1_32_1|Mux24~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~14\, RegF0|READ_U_0|MUX1_32_1|Mux24~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~15\, RegF0|READ_U_0|MUX1_32_1|Mux24~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~4\, RegF0|READ_U_0|MUX1_32_1|Mux24~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~5\, RegF0|READ_U_0|MUX1_32_1|Mux24~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~6\, RegF0|READ_U_0|MUX1_32_1|Mux24~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~7\, RegF0|READ_U_0|MUX1_32_1|Mux24~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~8\, RegF0|READ_U_0|MUX1_32_1|Mux24~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~9\, RegF0|READ_U_0|MUX1_32_1|Mux24~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~10\, RegF0|READ_U_0|MUX1_32_1|Mux24~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~2\, RegF0|READ_U_0|MUX1_32_1|Mux24~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~3\, RegF0|READ_U_0|MUX1_32_1|Mux24~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~11\, RegF0|READ_U_0|MUX1_32_1|Mux24~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~16\, RegF0|READ_U_0|MUX1_32_1|Mux24~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~17\, RegF0|READ_U_0|MUX1_32_1|Mux24~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~18\, RegF0|READ_U_0|MUX1_32_1|Mux24~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~0\, RegF0|READ_U_0|MUX1_32_1|Mux24~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~1\, RegF0|READ_U_0|MUX1_32_1|Mux24~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux24~19\, RegF0|READ_U_0|MUX1_32_1|Mux24~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[7]~feeder\, ID_EX|ID_EX_read_data_2[7]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[7]\, ID_EX|ID_EX_read_data_2[7], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[7]~14\, Mux1_4to1|MUX2_2_1|Y[7]~14, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~7\, EX_MEM|EX_MEM_write_data~7, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[7]\, EX_MEM|EX_MEM_write_data[7], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~23\, IF_ID|IF_ID_Instruction~23, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[8]\, IF_ID|IF_ID_Instruction[8], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[8]~feeder\, ID_EX|ID_EX_extend_value[8]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[8]\, ID_EX|ID_EX_extend_value[8], MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~3\, ALU_exc|Add0~3, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[8]\, MEM_WB|MEM_WB_ALU_result[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~17\, RegF0|READ_U_0|MUX0_32_1|Mux22~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~18\, RegF0|READ_U_0|MUX0_32_1|Mux22~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~12\, RegF0|READ_U_0|MUX0_32_1|Mux22~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~13\, RegF0|READ_U_0|MUX0_32_1|Mux22~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~3\, RegF0|READ_U_0|MUX0_32_1|Mux3~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~4\, RegF0|READ_U_0|MUX0_32_1|Mux3~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~14\, RegF0|READ_U_0|MUX0_32_1|Mux22~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~15\, RegF0|READ_U_0|MUX0_32_1|Mux22~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~2\, RegF0|READ_U_0|MUX0_32_1|Mux22~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~3\, RegF0|READ_U_0|MUX0_32_1|Mux22~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~9\, RegF0|READ_U_0|MUX0_32_1|Mux22~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~10\, RegF0|READ_U_0|MUX0_32_1|Mux22~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~4\, RegF0|READ_U_0|MUX0_32_1|Mux22~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~5\, RegF0|READ_U_0|MUX0_32_1|Mux22~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~6\, RegF0|READ_U_0|MUX0_32_1|Mux22~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~7\, RegF0|READ_U_0|MUX0_32_1|Mux22~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~8\, RegF0|READ_U_0|MUX0_32_1|Mux22~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~11\, RegF0|READ_U_0|MUX0_32_1|Mux22~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~16\, RegF0|READ_U_0|MUX0_32_1|Mux22~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[9]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[9], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~0\, RegF0|READ_U_0|MUX0_32_1|Mux22~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~1\, RegF0|READ_U_0|MUX0_32_1|Mux22~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux22~19\, RegF0|READ_U_0|MUX0_32_1|Mux22~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[9]\, ID_EX|ID_EX_read_data_1[9], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[9]~19\, Mux0_4to1|MUX2_2_1|Y[9]~19, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[9]~20\, Mux0_4to1|MUX2_2_1|Y[9]~20, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~22\, IF_ID|IF_ID_Instruction~22, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[9]\, IF_ID|IF_ID_Instruction[9], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[9]~feeder\, ID_EX|ID_EX_extend_value[9]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[9]\, ID_EX|ID_EX_extend_value[9], MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[9]~7\, Mux1_2to1|Y[9]~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~17\, RegF0|READ_U_0|MUX1_32_1|Mux22~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~18\, RegF0|READ_U_0|MUX1_32_1|Mux22~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~0\, RegF0|READ_U_0|MUX1_32_1|Mux22~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~1\, RegF0|READ_U_0|MUX1_32_1|Mux22~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~12\, RegF0|READ_U_0|MUX1_32_1|Mux22~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~13\, RegF0|READ_U_0|MUX1_32_1|Mux22~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~14\, RegF0|READ_U_0|MUX1_32_1|Mux22~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~15\, RegF0|READ_U_0|MUX1_32_1|Mux22~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~2\, RegF0|READ_U_0|MUX1_32_1|Mux22~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~3\, RegF0|READ_U_0|MUX1_32_1|Mux22~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~9\, RegF0|READ_U_0|MUX1_32_1|Mux22~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~10\, RegF0|READ_U_0|MUX1_32_1|Mux22~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~4\, RegF0|READ_U_0|MUX1_32_1|Mux22~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~5\, RegF0|READ_U_0|MUX1_32_1|Mux22~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~6\, RegF0|READ_U_0|MUX1_32_1|Mux22~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~7\, RegF0|READ_U_0|MUX1_32_1|Mux22~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~8\, RegF0|READ_U_0|MUX1_32_1|Mux22~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~11\, RegF0|READ_U_0|MUX1_32_1|Mux22~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~16\, RegF0|READ_U_0|MUX1_32_1|Mux22~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux22~19\, RegF0|READ_U_0|MUX1_32_1|Mux22~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[9]\, ID_EX|ID_EX_read_data_2[9], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[9]~18\, Mux1_4to1|MUX2_2_1|Y[9]~18, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[9]~8\, Mux1_2to1|Y[9]~8, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[9]~19\, Mux1_4to1|MUX2_2_1|Y[9]~19, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~2\, ALU_exc|Add0~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~17\, RegF0|READ_U_0|MUX0_32_1|Mux23~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~18\, RegF0|READ_U_0|MUX0_32_1|Mux23~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~10\, RegF0|READ_U_0|MUX0_32_1|Mux23~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~11\, RegF0|READ_U_0|MUX0_32_1|Mux23~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~12\, RegF0|READ_U_0|MUX0_32_1|Mux23~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~13\, RegF0|READ_U_0|MUX0_32_1|Mux23~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~14\, RegF0|READ_U_0|MUX0_32_1|Mux23~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~15\, RegF0|READ_U_0|MUX0_32_1|Mux23~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~16\, RegF0|READ_U_0|MUX0_32_1|Mux23~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~7\, RegF0|READ_U_0|MUX0_32_1|Mux23~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~8\, RegF0|READ_U_0|MUX0_32_1|Mux23~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~0\, RegF0|READ_U_0|MUX0_32_1|Mux23~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~1\, RegF0|READ_U_0|MUX0_32_1|Mux23~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~2\, RegF0|READ_U_0|MUX0_32_1|Mux23~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~3\, RegF0|READ_U_0|MUX0_32_1|Mux23~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[8]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~4\, RegF0|READ_U_0|MUX0_32_1|Mux23~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~5\, RegF0|READ_U_0|MUX0_32_1|Mux23~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~6\, RegF0|READ_U_0|MUX0_32_1|Mux23~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~9\, RegF0|READ_U_0|MUX0_32_1|Mux23~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux23~19\, RegF0|READ_U_0|MUX0_32_1|Mux23~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[8]\, ID_EX|ID_EX_read_data_1[8], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[8]~17\, Mux0_4to1|MUX2_2_1|Y[8]~17, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[8]~18\, Mux0_4to1|MUX2_2_1|Y[8]~18, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[7]~15\, Mux1_4to1|MUX2_2_1|Y[7]~15, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~5\, ALU_exc|Add0~5, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[6]~13\, Mux1_4to1|MUX2_2_1|Y[6]~13, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~6\, ALU_exc|Add0~6, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[5]~11\, Mux1_4to1|MUX2_2_1|Y[5]~11, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~7\, ALU_exc|Add0~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~0\, RegF0|READ_U_0|MUX0_32_1|Mux26~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~1\, RegF0|READ_U_0|MUX0_32_1|Mux26~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~17\, RegF0|READ_U_0|MUX0_32_1|Mux26~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~18\, RegF0|READ_U_0|MUX0_32_1|Mux26~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~12\, RegF0|READ_U_0|MUX0_32_1|Mux26~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~13\, RegF0|READ_U_0|MUX0_32_1|Mux26~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~14\, RegF0|READ_U_0|MUX0_32_1|Mux26~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~15\, RegF0|READ_U_0|MUX0_32_1|Mux26~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~2\, RegF0|READ_U_0|MUX0_32_1|Mux26~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~3\, RegF0|READ_U_0|MUX0_32_1|Mux26~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~9\, RegF0|READ_U_0|MUX0_32_1|Mux26~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~10\, RegF0|READ_U_0|MUX0_32_1|Mux26~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~6\, RegF0|READ_U_0|MUX0_32_1|Mux26~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~7\, RegF0|READ_U_0|MUX0_32_1|Mux26~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~4\, RegF0|READ_U_0|MUX0_32_1|Mux26~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~5\, RegF0|READ_U_0|MUX0_32_1|Mux26~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~8\, RegF0|READ_U_0|MUX0_32_1|Mux26~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~11\, RegF0|READ_U_0|MUX0_32_1|Mux26~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~16\, RegF0|READ_U_0|MUX0_32_1|Mux26~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux26~19\, RegF0|READ_U_0|MUX0_32_1|Mux26~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[5]\, ID_EX|ID_EX_read_data_1[5], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[5]~11\, Mux0_4to1|MUX2_2_1|Y[5]~11, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[5]~12\, Mux0_4to1|MUX2_2_1|Y[5]~12, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[4]~9\, Mux1_4to1|MUX2_2_1|Y[4]~9, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~8\, ALU_exc|Add0~8, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~9\, ALU_exc|Add0~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~0\, RegF0|READ_U_0|MUX0_32_1|Mux29~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~1\, RegF0|READ_U_0|MUX0_32_1|Mux29~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~4\, RegF0|READ_U_0|MUX0_32_1|Mux29~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~5\, RegF0|READ_U_0|MUX0_32_1|Mux29~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~2\, RegF0|READ_U_0|MUX0_32_1|Mux29~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~3\, RegF0|READ_U_0|MUX0_32_1|Mux29~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~6\, RegF0|READ_U_0|MUX0_32_1|Mux29~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~7\, RegF0|READ_U_0|MUX0_32_1|Mux29~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~8\, RegF0|READ_U_0|MUX0_32_1|Mux29~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~9\, RegF0|READ_U_0|MUX0_32_1|Mux29~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~17\, RegF0|READ_U_0|MUX0_32_1|Mux29~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~18\, RegF0|READ_U_0|MUX0_32_1|Mux29~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~10\, RegF0|READ_U_0|MUX0_32_1|Mux29~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~11\, RegF0|READ_U_0|MUX0_32_1|Mux29~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~12\, RegF0|READ_U_0|MUX0_32_1|Mux29~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~13\, RegF0|READ_U_0|MUX0_32_1|Mux29~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~14\, RegF0|READ_U_0|MUX0_32_1|Mux29~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~15\, RegF0|READ_U_0|MUX0_32_1|Mux29~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~16\, RegF0|READ_U_0|MUX0_32_1|Mux29~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux29~19\, RegF0|READ_U_0|MUX0_32_1|Mux29~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[2]\, ID_EX|ID_EX_read_data_1[2], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[2]~5\, Mux0_4to1|MUX2_2_1|Y[2]~5, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[2]~6\, Mux0_4to1|MUX2_2_1|Y[2]~6, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~10\, ALU_exc|Add0~10, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~11\, ALU_exc|Add0~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~0\, RegF0|READ_U_0|MUX0_32_1|Mux30~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~1\, RegF0|READ_U_0|MUX0_32_1|Mux30~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~17\, RegF0|READ_U_0|MUX0_32_1|Mux30~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~18\, RegF0|READ_U_0|MUX0_32_1|Mux30~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~2\, RegF0|READ_U_0|MUX0_32_1|Mux30~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~3\, RegF0|READ_U_0|MUX0_32_1|Mux30~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~9\, RegF0|READ_U_0|MUX0_32_1|Mux30~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~10\, RegF0|READ_U_0|MUX0_32_1|Mux30~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~4\, RegF0|READ_U_0|MUX0_32_1|Mux30~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~5\, RegF0|READ_U_0|MUX0_32_1|Mux30~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~6\, RegF0|READ_U_0|MUX0_32_1|Mux30~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~7\, RegF0|READ_U_0|MUX0_32_1|Mux30~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~8\, RegF0|READ_U_0|MUX0_32_1|Mux30~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~11\, RegF0|READ_U_0|MUX0_32_1|Mux30~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~12\, RegF0|READ_U_0|MUX0_32_1|Mux30~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~13\, RegF0|READ_U_0|MUX0_32_1|Mux30~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~14\, RegF0|READ_U_0|MUX0_32_1|Mux30~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~15\, RegF0|READ_U_0|MUX0_32_1|Mux30~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~16\, RegF0|READ_U_0|MUX0_32_1|Mux30~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux30~19\, RegF0|READ_U_0|MUX0_32_1|Mux30~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[1]\, ID_EX|ID_EX_read_data_1[1], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[1]~3\, Mux0_4to1|MUX2_2_1|Y[1]~3, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[1]~4\, Mux0_4to1|MUX2_2_1|Y[1]~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~17\, RegF0|READ_U_0|MUX0_32_1|Mux31~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~18\, RegF0|READ_U_0|MUX0_32_1|Mux31~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~10\, RegF0|READ_U_0|MUX0_32_1|Mux31~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~11\, RegF0|READ_U_0|MUX0_32_1|Mux31~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~12\, RegF0|READ_U_0|MUX0_32_1|Mux31~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~13\, RegF0|READ_U_0|MUX0_32_1|Mux31~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~14\, RegF0|READ_U_0|MUX0_32_1|Mux31~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~15\, RegF0|READ_U_0|MUX0_32_1|Mux31~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~16\, RegF0|READ_U_0|MUX0_32_1|Mux31~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~4\, RegF0|READ_U_0|MUX0_32_1|Mux31~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~5\, RegF0|READ_U_0|MUX0_32_1|Mux31~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~2\, RegF0|READ_U_0|MUX0_32_1|Mux31~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~3\, RegF0|READ_U_0|MUX0_32_1|Mux31~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~6\, RegF0|READ_U_0|MUX0_32_1|Mux31~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~7\, RegF0|READ_U_0|MUX0_32_1|Mux31~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~8\, RegF0|READ_U_0|MUX0_32_1|Mux31~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~0\, RegF0|READ_U_0|MUX0_32_1|Mux31~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~1\, RegF0|READ_U_0|MUX0_32_1|Mux31~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~9\, RegF0|READ_U_0|MUX0_32_1|Mux31~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux31~19\, RegF0|READ_U_0|MUX0_32_1|Mux31~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[0]\, ID_EX|ID_EX_read_data_1[0], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[0]~0\, Mux0_4to1|MUX2_2_1|Y[0]~0, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[0]~1\, Mux0_4to1|MUX2_2_1|Y[0]~1, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[0]~2\, Mux0_4to1|MUX2_2_1|Y[0]~2, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~12\, ALU_exc|Add0~12, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~14\, ALU_exc|Add0~14, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~15\, ALU_exc|Add0~15, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~17\, ALU_exc|Add0~17, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~19\, ALU_exc|Add0~19, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~21\, ALU_exc|Add0~21, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~23\, ALU_exc|Add0~23, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~25\, ALU_exc|Add0~25, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~27\, ALU_exc|Add0~27, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~29\, ALU_exc|Add0~29, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~31\, ALU_exc|Add0~31, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~33\, ALU_exc|Add0~33, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~23\, ALU_exc|ALU_result~23, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux22~0\, ALU_exc|Mux22~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux22~1\, ALU_exc|Mux22~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~11\, EX_MEM|EX_MEM_ALU_result~11, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[9]\, EX_MEM|EX_MEM_ALU_result[9], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[9]~feeder\, MEM_WB|MEM_WB_ALU_result[9]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[9]\, MEM_WB|MEM_WB_ALU_result[9], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~21\, IF_ID|IF_ID_Instruction~21, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[10]~feeder\, IF_ID|IF_ID_Instruction[10]~feeder, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[10]\, IF_ID|IF_ID_Instruction[10], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[10]~feeder\, ID_EX|ID_EX_extend_value[10]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_extend_value[10]\, ID_EX|ID_EX_extend_value[10], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[10]\, MEM_WB|MEM_WB_ALU_result[10], MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[11]~0\, Mux1_2to1|Y[11]~0, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[11]\, MEM_WB|MEM_WB_ALU_result[11], MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[12]~35\, Mux1_2to1|Y[12]~35, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~17\, RegF0|READ_U_0|MUX0_32_1|Mux19~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~18\, RegF0|READ_U_0|MUX0_32_1|Mux19~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~10\, RegF0|READ_U_0|MUX0_32_1|Mux19~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~11\, RegF0|READ_U_0|MUX0_32_1|Mux19~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~12\, RegF0|READ_U_0|MUX0_32_1|Mux19~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~13\, RegF0|READ_U_0|MUX0_32_1|Mux19~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~14\, RegF0|READ_U_0|MUX0_32_1|Mux19~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~15\, RegF0|READ_U_0|MUX0_32_1|Mux19~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~16\, RegF0|READ_U_0|MUX0_32_1|Mux19~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~0\, RegF0|READ_U_0|MUX0_32_1|Mux19~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~1\, RegF0|READ_U_0|MUX0_32_1|Mux19~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~7\, RegF0|READ_U_0|MUX0_32_1|Mux19~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~8\, RegF0|READ_U_0|MUX0_32_1|Mux19~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~2\, RegF0|READ_U_0|MUX0_32_1|Mux19~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~3\, RegF0|READ_U_0|MUX0_32_1|Mux19~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[12]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[12], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~4\, RegF0|READ_U_0|MUX0_32_1|Mux19~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~5\, RegF0|READ_U_0|MUX0_32_1|Mux19~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~6\, RegF0|READ_U_0|MUX0_32_1|Mux19~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~9\, RegF0|READ_U_0|MUX0_32_1|Mux19~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux19~19\, RegF0|READ_U_0|MUX0_32_1|Mux19~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[12]\, ID_EX|ID_EX_read_data_1[12], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[12]~25\, Mux0_4to1|MUX2_2_1|Y[12]~25, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[12]~26\, Mux0_4to1|MUX2_2_1|Y[12]~26, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~41\, ALU_exc|ALU_result~41, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~53\, ALU_exc|Add0~53, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~0\, ALU_exc|Add0~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~17\, RegF0|READ_U_0|MUX0_32_1|Mux21~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~18\, RegF0|READ_U_0|MUX0_32_1|Mux21~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~7\, RegF0|READ_U_0|MUX0_32_1|Mux21~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~8\, RegF0|READ_U_0|MUX0_32_1|Mux21~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~2\, RegF0|READ_U_0|MUX0_32_1|Mux21~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~3\, RegF0|READ_U_0|MUX0_32_1|Mux21~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~4\, RegF0|READ_U_0|MUX0_32_1|Mux21~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~5\, RegF0|READ_U_0|MUX0_32_1|Mux21~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~6\, RegF0|READ_U_0|MUX0_32_1|Mux21~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~0\, RegF0|READ_U_0|MUX0_32_1|Mux21~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~1\, RegF0|READ_U_0|MUX0_32_1|Mux21~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~9\, RegF0|READ_U_0|MUX0_32_1|Mux21~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~10\, RegF0|READ_U_0|MUX0_32_1|Mux21~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~11\, RegF0|READ_U_0|MUX0_32_1|Mux21~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~12\, RegF0|READ_U_0|MUX0_32_1|Mux21~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[10]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~13\, RegF0|READ_U_0|MUX0_32_1|Mux21~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~14\, RegF0|READ_U_0|MUX0_32_1|Mux21~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~15\, RegF0|READ_U_0|MUX0_32_1|Mux21~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~16\, RegF0|READ_U_0|MUX0_32_1|Mux21~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux21~19\, RegF0|READ_U_0|MUX0_32_1|Mux21~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[10]~feeder\, ID_EX|ID_EX_read_data_1[10]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[10]\, ID_EX|ID_EX_read_data_1[10], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[10]~21\, Mux0_4to1|MUX2_2_1|Y[10]~21, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[10]~22\, Mux0_4to1|MUX2_2_1|Y[10]~22, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[10]~21\, Mux1_4to1|MUX2_2_1|Y[10]~21, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~1\, ALU_exc|Add0~1, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~35\, ALU_exc|Add0~35, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~37\, ALU_exc|Add0~37, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~54\, ALU_exc|Add0~54, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux19~0\, ALU_exc|Mux19~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux19~1\, ALU_exc|Mux19~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~14\, EX_MEM|EX_MEM_ALU_result~14, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[12]\, EX_MEM|EX_MEM_ALU_result[12], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[12]~feeder\, MEM_WB|MEM_WB_ALU_result[12]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[12]\, MEM_WB|MEM_WB_ALU_result[12], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[13]\, MEM_WB|MEM_WB_ALU_result[13], MIPS_Pipeline, 1
instance = comp, \DataMEM0|altsyncram_component|auto_generated|ram_block1a0\, DataMEM0|altsyncram_component|auto_generated|ram_block1a0, MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[13]~13\, Mux4_2to1|Y[13]~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~2\, RegF0|READ_U_0|MUX0_32_1|Mux18~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~3\, RegF0|READ_U_0|MUX0_32_1|Mux18~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~9\, RegF0|READ_U_0|MUX0_32_1|Mux18~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~10\, RegF0|READ_U_0|MUX0_32_1|Mux18~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~4\, RegF0|READ_U_0|MUX0_32_1|Mux18~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~5\, RegF0|READ_U_0|MUX0_32_1|Mux18~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~6\, RegF0|READ_U_0|MUX0_32_1|Mux18~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~7\, RegF0|READ_U_0|MUX0_32_1|Mux18~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~8\, RegF0|READ_U_0|MUX0_32_1|Mux18~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~11\, RegF0|READ_U_0|MUX0_32_1|Mux18~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~12\, RegF0|READ_U_0|MUX0_32_1|Mux18~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~13\, RegF0|READ_U_0|MUX0_32_1|Mux18~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~14\, RegF0|READ_U_0|MUX0_32_1|Mux18~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~15\, RegF0|READ_U_0|MUX0_32_1|Mux18~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~16\, RegF0|READ_U_0|MUX0_32_1|Mux18~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~17\, RegF0|READ_U_0|MUX0_32_1|Mux18~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~18\, RegF0|READ_U_0|MUX0_32_1|Mux18~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~0\, RegF0|READ_U_0|MUX0_32_1|Mux18~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[13]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~1\, RegF0|READ_U_0|MUX0_32_1|Mux18~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux18~19\, RegF0|READ_U_0|MUX0_32_1|Mux18~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[13]~feeder\, ID_EX|ID_EX_read_data_1[13]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[13]\, ID_EX|ID_EX_read_data_1[13], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[13]~27\, Mux0_4to1|MUX2_2_1|Y[13]~27, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[13]~28\, Mux0_4to1|MUX2_2_1|Y[13]~28, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[13]~34\, Mux1_2to1|Y[13]~34, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~52\, ALU_exc|Add0~52, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~56\, ALU_exc|Add0~56, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~42\, ALU_exc|ALU_result~42, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux18~0\, ALU_exc|Mux18~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux18~1\, ALU_exc|Mux18~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~15\, EX_MEM|EX_MEM_ALU_result~15, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[13]\, EX_MEM|EX_MEM_ALU_result[13], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~0\, RegF0|READ_U_0|MUX1_32_1|Mux18~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~1\, RegF0|READ_U_0|MUX1_32_1|Mux18~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~12\, RegF0|READ_U_0|MUX1_32_1|Mux18~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~13\, RegF0|READ_U_0|MUX1_32_1|Mux18~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~14\, RegF0|READ_U_0|MUX1_32_1|Mux18~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~15\, RegF0|READ_U_0|MUX1_32_1|Mux18~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~2\, RegF0|READ_U_0|MUX1_32_1|Mux18~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~3\, RegF0|READ_U_0|MUX1_32_1|Mux18~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~4\, RegF0|READ_U_0|MUX1_32_1|Mux18~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~5\, RegF0|READ_U_0|MUX1_32_1|Mux18~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~6\, RegF0|READ_U_0|MUX1_32_1|Mux18~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~7\, RegF0|READ_U_0|MUX1_32_1|Mux18~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~8\, RegF0|READ_U_0|MUX1_32_1|Mux18~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~9\, RegF0|READ_U_0|MUX1_32_1|Mux18~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~10\, RegF0|READ_U_0|MUX1_32_1|Mux18~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~11\, RegF0|READ_U_0|MUX1_32_1|Mux18~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~16\, RegF0|READ_U_0|MUX1_32_1|Mux18~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~17\, RegF0|READ_U_0|MUX1_32_1|Mux18~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~18\, RegF0|READ_U_0|MUX1_32_1|Mux18~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux18~19\, RegF0|READ_U_0|MUX1_32_1|Mux18~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[13]\, ID_EX|ID_EX_read_data_2[13], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[13]~26\, Mux1_4to1|MUX2_2_1|Y[13]~26, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[13]~27\, Mux1_4to1|MUX2_2_1|Y[13]~27, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~13\, EX_MEM|EX_MEM_write_data~13, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[13]\, EX_MEM|EX_MEM_write_data[13], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[12]~12\, Mux4_2to1|Y[12]~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~17\, RegF0|READ_U_0|MUX1_32_1|Mux19~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~18\, RegF0|READ_U_0|MUX1_32_1|Mux19~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~7\, RegF0|READ_U_0|MUX1_32_1|Mux19~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~8\, RegF0|READ_U_0|MUX1_32_1|Mux19~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~0\, RegF0|READ_U_0|MUX1_32_1|Mux19~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~1\, RegF0|READ_U_0|MUX1_32_1|Mux19~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~2\, RegF0|READ_U_0|MUX1_32_1|Mux19~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~3\, RegF0|READ_U_0|MUX1_32_1|Mux19~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~4\, RegF0|READ_U_0|MUX1_32_1|Mux19~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~5\, RegF0|READ_U_0|MUX1_32_1|Mux19~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~6\, RegF0|READ_U_0|MUX1_32_1|Mux19~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~9\, RegF0|READ_U_0|MUX1_32_1|Mux19~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~10\, RegF0|READ_U_0|MUX1_32_1|Mux19~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~11\, RegF0|READ_U_0|MUX1_32_1|Mux19~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~12\, RegF0|READ_U_0|MUX1_32_1|Mux19~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~13\, RegF0|READ_U_0|MUX1_32_1|Mux19~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~14\, RegF0|READ_U_0|MUX1_32_1|Mux19~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~15\, RegF0|READ_U_0|MUX1_32_1|Mux19~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~16\, RegF0|READ_U_0|MUX1_32_1|Mux19~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux19~19\, RegF0|READ_U_0|MUX1_32_1|Mux19~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[12]\, ID_EX|ID_EX_read_data_2[12], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[12]~24\, Mux1_4to1|MUX2_2_1|Y[12]~24, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[12]~25\, Mux1_4to1|MUX2_2_1|Y[12]~25, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~12\, EX_MEM|EX_MEM_write_data~12, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[12]\, EX_MEM|EX_MEM_write_data[12], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[11]~11\, Mux4_2to1|Y[11]~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~17\, RegF0|READ_U_0|MUX0_32_1|Mux20~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~18\, RegF0|READ_U_0|MUX0_32_1|Mux20~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~0\, RegF0|READ_U_0|MUX0_32_1|Mux20~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~1\, RegF0|READ_U_0|MUX0_32_1|Mux20~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~2\, RegF0|READ_U_0|MUX0_32_1|Mux20~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~3\, RegF0|READ_U_0|MUX0_32_1|Mux20~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~9\, RegF0|READ_U_0|MUX0_32_1|Mux20~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~10\, RegF0|READ_U_0|MUX0_32_1|Mux20~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~6\, RegF0|READ_U_0|MUX0_32_1|Mux20~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~7\, RegF0|READ_U_0|MUX0_32_1|Mux20~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~4\, RegF0|READ_U_0|MUX0_32_1|Mux20~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~5\, RegF0|READ_U_0|MUX0_32_1|Mux20~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~8\, RegF0|READ_U_0|MUX0_32_1|Mux20~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~11\, RegF0|READ_U_0|MUX0_32_1|Mux20~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~12\, RegF0|READ_U_0|MUX0_32_1|Mux20~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[11]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~13\, RegF0|READ_U_0|MUX0_32_1|Mux20~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~14\, RegF0|READ_U_0|MUX0_32_1|Mux20~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~15\, RegF0|READ_U_0|MUX0_32_1|Mux20~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~16\, RegF0|READ_U_0|MUX0_32_1|Mux20~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux20~19\, RegF0|READ_U_0|MUX0_32_1|Mux20~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[11]~feeder\, ID_EX|ID_EX_read_data_1[11]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[11]\, ID_EX|ID_EX_read_data_1[11], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[11]~23\, Mux0_4to1|MUX2_2_1|Y[11]~23, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[11]~24\, Mux0_4to1|MUX2_2_1|Y[11]~24, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~37\, ALU_exc|ALU_result~37, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux20~2\, ALU_exc|Mux20~2, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux20~4\, ALU_exc|Mux20~4, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~13\, EX_MEM|EX_MEM_ALU_result~13, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[11]\, EX_MEM|EX_MEM_ALU_result[11], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~0\, RegF0|READ_U_0|MUX1_32_1|Mux20~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~1\, RegF0|READ_U_0|MUX1_32_1|Mux20~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~17\, RegF0|READ_U_0|MUX1_32_1|Mux20~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~18\, RegF0|READ_U_0|MUX1_32_1|Mux20~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~2\, RegF0|READ_U_0|MUX1_32_1|Mux20~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~3\, RegF0|READ_U_0|MUX1_32_1|Mux20~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~9\, RegF0|READ_U_0|MUX1_32_1|Mux20~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~10\, RegF0|READ_U_0|MUX1_32_1|Mux20~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~4\, RegF0|READ_U_0|MUX1_32_1|Mux20~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~5\, RegF0|READ_U_0|MUX1_32_1|Mux20~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~6\, RegF0|READ_U_0|MUX1_32_1|Mux20~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~7\, RegF0|READ_U_0|MUX1_32_1|Mux20~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~8\, RegF0|READ_U_0|MUX1_32_1|Mux20~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~11\, RegF0|READ_U_0|MUX1_32_1|Mux20~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~12\, RegF0|READ_U_0|MUX1_32_1|Mux20~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~13\, RegF0|READ_U_0|MUX1_32_1|Mux20~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~14\, RegF0|READ_U_0|MUX1_32_1|Mux20~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~15\, RegF0|READ_U_0|MUX1_32_1|Mux20~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~16\, RegF0|READ_U_0|MUX1_32_1|Mux20~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux20~19\, RegF0|READ_U_0|MUX1_32_1|Mux20~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[11]\, ID_EX|ID_EX_read_data_2[11], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[11]~22\, Mux1_4to1|MUX2_2_1|Y[11]~22, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[11]~23\, Mux1_4to1|MUX2_2_1|Y[11]~23, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~11\, EX_MEM|EX_MEM_write_data~11, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[11]\, EX_MEM|EX_MEM_write_data[11], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[10]~10\, Mux4_2to1|Y[10]~10, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[10]~36\, Mux1_2to1|Y[10]~36, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[10]~37\, Mux1_2to1|Y[10]~37, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~30\, ALU_exc|ALU_result~30, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux21~0\, ALU_exc|Mux21~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux21~1\, ALU_exc|Mux21~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~12\, EX_MEM|EX_MEM_ALU_result~12, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[10]\, EX_MEM|EX_MEM_ALU_result[10], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~17\, RegF0|READ_U_0|MUX1_32_1|Mux21~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~18\, RegF0|READ_U_0|MUX1_32_1|Mux21~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~4\, RegF0|READ_U_0|MUX1_32_1|Mux21~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~5\, RegF0|READ_U_0|MUX1_32_1|Mux21~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~2\, RegF0|READ_U_0|MUX1_32_1|Mux21~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~3\, RegF0|READ_U_0|MUX1_32_1|Mux21~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~6\, RegF0|READ_U_0|MUX1_32_1|Mux21~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~7\, RegF0|READ_U_0|MUX1_32_1|Mux21~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~8\, RegF0|READ_U_0|MUX1_32_1|Mux21~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~0\, RegF0|READ_U_0|MUX1_32_1|Mux21~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~1\, RegF0|READ_U_0|MUX1_32_1|Mux21~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~9\, RegF0|READ_U_0|MUX1_32_1|Mux21~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~10\, RegF0|READ_U_0|MUX1_32_1|Mux21~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~11\, RegF0|READ_U_0|MUX1_32_1|Mux21~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~12\, RegF0|READ_U_0|MUX1_32_1|Mux21~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~13\, RegF0|READ_U_0|MUX1_32_1|Mux21~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~14\, RegF0|READ_U_0|MUX1_32_1|Mux21~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~15\, RegF0|READ_U_0|MUX1_32_1|Mux21~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~16\, RegF0|READ_U_0|MUX1_32_1|Mux21~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux21~19\, RegF0|READ_U_0|MUX1_32_1|Mux21~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[10]\, ID_EX|ID_EX_read_data_2[10], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[10]~20\, Mux1_4to1|MUX2_2_1|Y[10]~20, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~10\, EX_MEM|EX_MEM_write_data~10, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[10]\, EX_MEM|EX_MEM_write_data[10], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[9]~9\, Mux4_2to1|Y[9]~9, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~9\, EX_MEM|EX_MEM_write_data~9, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[9]\, EX_MEM|EX_MEM_write_data[9], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[8]~8\, Mux4_2to1|Y[8]~8, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[8]~64\, Mux1_4to1|MUX2_2_1|Y[8]~64, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~4\, ALU_exc|Add0~4, MIPS_Pipeline, 1
instance = comp, \FWD_U|FWD_A[0]~8\, FWD_U|FWD_A[0]~8, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[8]~66\, Mux0_4to1|MUX2_2_1|Y[8]~66, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[8]~6\, Mux1_2to1|Y[8]~6, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~22\, ALU_exc|ALU_result~22, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux23~0\, ALU_exc|Mux23~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux23~1\, ALU_exc|Mux23~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~10\, EX_MEM|EX_MEM_ALU_result~10, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[8]\, EX_MEM|EX_MEM_ALU_result[8], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~17\, RegF0|READ_U_0|MUX1_32_1|Mux23~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~18\, RegF0|READ_U_0|MUX1_32_1|Mux23~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~7\, RegF0|READ_U_0|MUX1_32_1|Mux23~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~8\, RegF0|READ_U_0|MUX1_32_1|Mux23~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~0\, RegF0|READ_U_0|MUX1_32_1|Mux23~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~1\, RegF0|READ_U_0|MUX1_32_1|Mux23~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~2\, RegF0|READ_U_0|MUX1_32_1|Mux23~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~3\, RegF0|READ_U_0|MUX1_32_1|Mux23~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~4\, RegF0|READ_U_0|MUX1_32_1|Mux23~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~5\, RegF0|READ_U_0|MUX1_32_1|Mux23~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~6\, RegF0|READ_U_0|MUX1_32_1|Mux23~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~9\, RegF0|READ_U_0|MUX1_32_1|Mux23~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~10\, RegF0|READ_U_0|MUX1_32_1|Mux23~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~11\, RegF0|READ_U_0|MUX1_32_1|Mux23~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~12\, RegF0|READ_U_0|MUX1_32_1|Mux23~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~13\, RegF0|READ_U_0|MUX1_32_1|Mux23~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~14\, RegF0|READ_U_0|MUX1_32_1|Mux23~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~15\, RegF0|READ_U_0|MUX1_32_1|Mux23~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~16\, RegF0|READ_U_0|MUX1_32_1|Mux23~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux23~19\, RegF0|READ_U_0|MUX1_32_1|Mux23~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[8]\, ID_EX|ID_EX_read_data_2[8], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[8]~16\, Mux1_4to1|MUX2_2_1|Y[8]~16, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~8\, EX_MEM|EX_MEM_write_data~8, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[8]\, EX_MEM|EX_MEM_write_data[8], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[7]~7\, Mux4_2to1|Y[7]~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[7]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[7], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~17\, RegF0|READ_U_0|MUX0_32_1|Mux24~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~18\, RegF0|READ_U_0|MUX0_32_1|Mux24~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~0\, RegF0|READ_U_0|MUX0_32_1|Mux24~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~1\, RegF0|READ_U_0|MUX0_32_1|Mux24~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~12\, RegF0|READ_U_0|MUX0_32_1|Mux24~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~13\, RegF0|READ_U_0|MUX0_32_1|Mux24~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~14\, RegF0|READ_U_0|MUX0_32_1|Mux24~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~15\, RegF0|READ_U_0|MUX0_32_1|Mux24~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~9\, RegF0|READ_U_0|MUX0_32_1|Mux24~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~10\, RegF0|READ_U_0|MUX0_32_1|Mux24~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~2\, RegF0|READ_U_0|MUX0_32_1|Mux24~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~3\, RegF0|READ_U_0|MUX0_32_1|Mux24~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~4\, RegF0|READ_U_0|MUX0_32_1|Mux24~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~5\, RegF0|READ_U_0|MUX0_32_1|Mux24~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~6\, RegF0|READ_U_0|MUX0_32_1|Mux24~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~7\, RegF0|READ_U_0|MUX0_32_1|Mux24~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~8\, RegF0|READ_U_0|MUX0_32_1|Mux24~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~11\, RegF0|READ_U_0|MUX0_32_1|Mux24~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~16\, RegF0|READ_U_0|MUX0_32_1|Mux24~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux24~19\, RegF0|READ_U_0|MUX0_32_1|Mux24~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[7]\, ID_EX|ID_EX_read_data_1[7], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[7]~15\, Mux0_4to1|MUX2_2_1|Y[7]~15, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[7]~16\, Mux0_4to1|MUX2_2_1|Y[7]~16, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[7]~4\, Mux1_2to1|Y[7]~4, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[7]~5\, Mux1_2to1|Y[7]~5, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~21\, ALU_exc|ALU_result~21, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux24~0\, ALU_exc|Mux24~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux24~1\, ALU_exc|Mux24~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~9\, EX_MEM|EX_MEM_ALU_result~9, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[7]\, EX_MEM|EX_MEM_ALU_result[7], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[6]~6\, Mux4_2to1|Y[6]~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[6]~feeder\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[6]~feeder, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[6]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[6], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~17\, RegF0|READ_U_0|MUX0_32_1|Mux25~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~18\, RegF0|READ_U_0|MUX0_32_1|Mux25~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~7\, RegF0|READ_U_0|MUX0_32_1|Mux25~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~8\, RegF0|READ_U_0|MUX0_32_1|Mux25~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~2\, RegF0|READ_U_0|MUX0_32_1|Mux25~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~3\, RegF0|READ_U_0|MUX0_32_1|Mux25~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~4\, RegF0|READ_U_0|MUX0_32_1|Mux25~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~5\, RegF0|READ_U_0|MUX0_32_1|Mux25~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~6\, RegF0|READ_U_0|MUX0_32_1|Mux25~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~0\, RegF0|READ_U_0|MUX0_32_1|Mux25~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~1\, RegF0|READ_U_0|MUX0_32_1|Mux25~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~9\, RegF0|READ_U_0|MUX0_32_1|Mux25~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~10\, RegF0|READ_U_0|MUX0_32_1|Mux25~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~11\, RegF0|READ_U_0|MUX0_32_1|Mux25~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~12\, RegF0|READ_U_0|MUX0_32_1|Mux25~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~13\, RegF0|READ_U_0|MUX0_32_1|Mux25~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~14\, RegF0|READ_U_0|MUX0_32_1|Mux25~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~15\, RegF0|READ_U_0|MUX0_32_1|Mux25~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~16\, RegF0|READ_U_0|MUX0_32_1|Mux25~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux25~19\, RegF0|READ_U_0|MUX0_32_1|Mux25~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[6]\, ID_EX|ID_EX_read_data_1[6], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[6]~13\, Mux0_4to1|MUX2_2_1|Y[6]~13, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[6]~14\, Mux0_4to1|MUX2_2_1|Y[6]~14, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[6]~9\, Mux1_2to1|Y[6]~9, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[6]~10\, Mux1_2to1|Y[6]~10, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~24\, ALU_exc|ALU_result~24, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux25~0\, ALU_exc|Mux25~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux25~1\, ALU_exc|Mux25~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~8\, EX_MEM|EX_MEM_ALU_result~8, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[6]\, EX_MEM|EX_MEM_ALU_result[6], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[5]~5\, Mux4_2to1|Y[5]~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[5]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[5], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~0\, RegF0|READ_U_0|MUX1_32_1|Mux26~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~1\, RegF0|READ_U_0|MUX1_32_1|Mux26~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~17\, RegF0|READ_U_0|MUX1_32_1|Mux26~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~18\, RegF0|READ_U_0|MUX1_32_1|Mux26~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~12\, RegF0|READ_U_0|MUX1_32_1|Mux26~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~13\, RegF0|READ_U_0|MUX1_32_1|Mux26~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~14\, RegF0|READ_U_0|MUX1_32_1|Mux26~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~15\, RegF0|READ_U_0|MUX1_32_1|Mux26~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~9\, RegF0|READ_U_0|MUX1_32_1|Mux26~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~10\, RegF0|READ_U_0|MUX1_32_1|Mux26~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~2\, RegF0|READ_U_0|MUX1_32_1|Mux26~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~3\, RegF0|READ_U_0|MUX1_32_1|Mux26~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~6\, RegF0|READ_U_0|MUX1_32_1|Mux26~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~7\, RegF0|READ_U_0|MUX1_32_1|Mux26~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~4\, RegF0|READ_U_0|MUX1_32_1|Mux26~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~5\, RegF0|READ_U_0|MUX1_32_1|Mux26~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~8\, RegF0|READ_U_0|MUX1_32_1|Mux26~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~11\, RegF0|READ_U_0|MUX1_32_1|Mux26~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~16\, RegF0|READ_U_0|MUX1_32_1|Mux26~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux26~19\, RegF0|READ_U_0|MUX1_32_1|Mux26~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[5]~feeder\, ID_EX|ID_EX_read_data_2[5]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[5]\, ID_EX|ID_EX_read_data_2[5], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[5]~10\, Mux1_4to1|MUX2_2_1|Y[5]~10, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[5]~13\, Mux1_2to1|Y[5]~13, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[5]~14\, Mux1_2to1|Y[5]~14, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~26\, ALU_exc|ALU_result~26, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux26~0\, ALU_exc|Mux26~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux26~1\, ALU_exc|Mux26~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~7\, EX_MEM|EX_MEM_ALU_result~7, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[5]\, EX_MEM|EX_MEM_ALU_result[5], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[4]~4\, Mux4_2to1|Y[4]~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~12\, RegF0|READ_U_0|MUX0_32_1|Mux27~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~13\, RegF0|READ_U_0|MUX0_32_1|Mux27~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~14\, RegF0|READ_U_0|MUX0_32_1|Mux27~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~15\, RegF0|READ_U_0|MUX0_32_1|Mux27~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~10\, RegF0|READ_U_0|MUX0_32_1|Mux27~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~11\, RegF0|READ_U_0|MUX0_32_1|Mux27~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~16\, RegF0|READ_U_0|MUX0_32_1|Mux27~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~0\, RegF0|READ_U_0|MUX0_32_1|Mux27~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~1\, RegF0|READ_U_0|MUX0_32_1|Mux27~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~2\, RegF0|READ_U_0|MUX0_32_1|Mux27~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~3\, RegF0|READ_U_0|MUX0_32_1|Mux27~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~4\, RegF0|READ_U_0|MUX0_32_1|Mux27~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~5\, RegF0|READ_U_0|MUX0_32_1|Mux27~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~6\, RegF0|READ_U_0|MUX0_32_1|Mux27~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~7\, RegF0|READ_U_0|MUX0_32_1|Mux27~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~8\, RegF0|READ_U_0|MUX0_32_1|Mux27~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~9\, RegF0|READ_U_0|MUX0_32_1|Mux27~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~17\, RegF0|READ_U_0|MUX0_32_1|Mux27~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~18\, RegF0|READ_U_0|MUX0_32_1|Mux27~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux27~19\, RegF0|READ_U_0|MUX0_32_1|Mux27~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[4]\, ID_EX|ID_EX_read_data_1[4], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[4]~9\, Mux0_4to1|MUX2_2_1|Y[4]~9, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[4]~10\, Mux0_4to1|MUX2_2_1|Y[4]~10, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[4]~11\, Mux1_2to1|Y[4]~11, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[4]~12\, Mux1_2to1|Y[4]~12, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~25\, ALU_exc|ALU_result~25, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux27~0\, ALU_exc|Mux27~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux27~1\, ALU_exc|Mux27~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~34\, EX_MEM|EX_MEM_ALU_result~34, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~6\, EX_MEM|EX_MEM_ALU_result~6, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[4]\, EX_MEM|EX_MEM_ALU_result[4], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[3]~3\, Mux4_2to1|Y[3]~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[3]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[3], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~0\, RegF0|READ_U_0|MUX0_32_1|Mux28~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~1\, RegF0|READ_U_0|MUX0_32_1|Mux28~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~9\, RegF0|READ_U_0|MUX0_32_1|Mux28~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~10\, RegF0|READ_U_0|MUX0_32_1|Mux28~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~4\, RegF0|READ_U_0|MUX0_32_1|Mux28~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~5\, RegF0|READ_U_0|MUX0_32_1|Mux28~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~6\, RegF0|READ_U_0|MUX0_32_1|Mux28~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~7\, RegF0|READ_U_0|MUX0_32_1|Mux28~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~8\, RegF0|READ_U_0|MUX0_32_1|Mux28~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~2\, RegF0|READ_U_0|MUX0_32_1|Mux28~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~3\, RegF0|READ_U_0|MUX0_32_1|Mux28~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~11\, RegF0|READ_U_0|MUX0_32_1|Mux28~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~12\, RegF0|READ_U_0|MUX0_32_1|Mux28~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~13\, RegF0|READ_U_0|MUX0_32_1|Mux28~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~14\, RegF0|READ_U_0|MUX0_32_1|Mux28~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~15\, RegF0|READ_U_0|MUX0_32_1|Mux28~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~16\, RegF0|READ_U_0|MUX0_32_1|Mux28~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~17\, RegF0|READ_U_0|MUX0_32_1|Mux28~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~18\, RegF0|READ_U_0|MUX0_32_1|Mux28~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux28~19\, RegF0|READ_U_0|MUX0_32_1|Mux28~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[3]~feeder\, ID_EX|ID_EX_read_data_1[3]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[3]\, ID_EX|ID_EX_read_data_1[3], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[3]~7\, Mux0_4to1|MUX2_2_1|Y[3]~7, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[3]~8\, Mux0_4to1|MUX2_2_1|Y[3]~8, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[3]~3\, Mux1_2to1|Y[3]~3, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~39\, ALU_exc|ALU_result~39, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux28~0\, ALU_exc|Mux28~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux28~1\, ALU_exc|Mux28~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~5\, EX_MEM|EX_MEM_ALU_result~5, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[3]\, EX_MEM|EX_MEM_ALU_result[3], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[2]~2\, Mux4_2to1|Y[2]~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[2]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[2], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~4\, RegF0|READ_U_0|MUX1_32_1|Mux29~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~5\, RegF0|READ_U_0|MUX1_32_1|Mux29~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~2\, RegF0|READ_U_0|MUX1_32_1|Mux29~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~3\, RegF0|READ_U_0|MUX1_32_1|Mux29~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~6\, RegF0|READ_U_0|MUX1_32_1|Mux29~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~7\, RegF0|READ_U_0|MUX1_32_1|Mux29~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~8\, RegF0|READ_U_0|MUX1_32_1|Mux29~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~0\, RegF0|READ_U_0|MUX1_32_1|Mux29~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~1\, RegF0|READ_U_0|MUX1_32_1|Mux29~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~9\, RegF0|READ_U_0|MUX1_32_1|Mux29~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~17\, RegF0|READ_U_0|MUX1_32_1|Mux29~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~18\, RegF0|READ_U_0|MUX1_32_1|Mux29~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~12\, RegF0|READ_U_0|MUX1_32_1|Mux29~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~13\, RegF0|READ_U_0|MUX1_32_1|Mux29~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~14\, RegF0|READ_U_0|MUX1_32_1|Mux29~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~15\, RegF0|READ_U_0|MUX1_32_1|Mux29~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~10\, RegF0|READ_U_0|MUX1_32_1|Mux29~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~11\, RegF0|READ_U_0|MUX1_32_1|Mux29~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~16\, RegF0|READ_U_0|MUX1_32_1|Mux29~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux29~19\, RegF0|READ_U_0|MUX1_32_1|Mux29~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[2]\, ID_EX|ID_EX_read_data_2[2], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[2]~4\, Mux1_4to1|MUX2_2_1|Y[2]~4, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[2]~5\, Mux1_4to1|MUX2_2_1|Y[2]~5, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[2]~2\, Mux1_2to1|Y[2]~2, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[2]~65\, Mux0_4to1|MUX2_2_1|Y[2]~65, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~20\, ALU_exc|ALU_result~20, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux29~0\, ALU_exc|Mux29~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux29~1\, ALU_exc|Mux29~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~4\, EX_MEM|EX_MEM_ALU_result~4, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[2]\, EX_MEM|EX_MEM_ALU_result[2], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[1]~1\, Mux4_2to1|Y[1]~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[1]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[1], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~0\, RegF0|READ_U_0|MUX1_32_1|Mux30~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~1\, RegF0|READ_U_0|MUX1_32_1|Mux30~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~17\, RegF0|READ_U_0|MUX1_32_1|Mux30~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~18\, RegF0|READ_U_0|MUX1_32_1|Mux30~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~12\, RegF0|READ_U_0|MUX1_32_1|Mux30~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~13\, RegF0|READ_U_0|MUX1_32_1|Mux30~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~14\, RegF0|READ_U_0|MUX1_32_1|Mux30~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~15\, RegF0|READ_U_0|MUX1_32_1|Mux30~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~9\, RegF0|READ_U_0|MUX1_32_1|Mux30~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~10\, RegF0|READ_U_0|MUX1_32_1|Mux30~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~2\, RegF0|READ_U_0|MUX1_32_1|Mux30~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~3\, RegF0|READ_U_0|MUX1_32_1|Mux30~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~6\, RegF0|READ_U_0|MUX1_32_1|Mux30~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~7\, RegF0|READ_U_0|MUX1_32_1|Mux30~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~4\, RegF0|READ_U_0|MUX1_32_1|Mux30~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~5\, RegF0|READ_U_0|MUX1_32_1|Mux30~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~8\, RegF0|READ_U_0|MUX1_32_1|Mux30~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~11\, RegF0|READ_U_0|MUX1_32_1|Mux30~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~16\, RegF0|READ_U_0|MUX1_32_1|Mux30~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux30~19\, RegF0|READ_U_0|MUX1_32_1|Mux30~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[1]\, ID_EX|ID_EX_read_data_2[1], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[1]~2\, Mux1_4to1|MUX2_2_1|Y[1]~2, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[1]~3\, Mux1_4to1|MUX2_2_1|Y[1]~3, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[1]~1\, Mux1_2to1|Y[1]~1, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~38\, ALU_exc|ALU_result~38, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux30~0\, ALU_exc|Mux30~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux30~1\, ALU_exc|Mux30~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~3\, EX_MEM|EX_MEM_ALU_result~3, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[1]\, EX_MEM|EX_MEM_ALU_result[1], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[0]\, MEM_WB|MEM_WB_ALU_result[0], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[0]~0\, Mux4_2to1|Y[0]~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[0]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[0], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~7\, RegF0|READ_U_0|MUX1_32_1|Mux31~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~8\, RegF0|READ_U_0|MUX1_32_1|Mux31~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~4\, RegF0|READ_U_0|MUX1_32_1|Mux31~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~5\, RegF0|READ_U_0|MUX1_32_1|Mux31~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~2\, RegF0|READ_U_0|MUX1_32_1|Mux31~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~3\, RegF0|READ_U_0|MUX1_32_1|Mux31~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~6\, RegF0|READ_U_0|MUX1_32_1|Mux31~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~0\, RegF0|READ_U_0|MUX1_32_1|Mux31~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~1\, RegF0|READ_U_0|MUX1_32_1|Mux31~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~9\, RegF0|READ_U_0|MUX1_32_1|Mux31~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~17\, RegF0|READ_U_0|MUX1_32_1|Mux31~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~18\, RegF0|READ_U_0|MUX1_32_1|Mux31~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~10\, RegF0|READ_U_0|MUX1_32_1|Mux31~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~11\, RegF0|READ_U_0|MUX1_32_1|Mux31~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~12\, RegF0|READ_U_0|MUX1_32_1|Mux31~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~13\, RegF0|READ_U_0|MUX1_32_1|Mux31~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~14\, RegF0|READ_U_0|MUX1_32_1|Mux31~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~15\, RegF0|READ_U_0|MUX1_32_1|Mux31~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~16\, RegF0|READ_U_0|MUX1_32_1|Mux31~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux31~19\, RegF0|READ_U_0|MUX1_32_1|Mux31~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[0]\, ID_EX|ID_EX_read_data_2[0], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[0]~0\, Mux1_4to1|MUX2_2_1|Y[0]~0, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[0]~1\, Mux1_4to1|MUX2_2_1|Y[0]~1, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[0]~15\, Mux1_2to1|Y[0]~15, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~40\, ALU_exc|ALU_result~40, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux31~0\, ALU_exc|Mux31~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux31~1\, ALU_exc|Mux31~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~2\, EX_MEM|EX_MEM_ALU_result~2, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[0]\, EX_MEM|EX_MEM_ALU_result[0], MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[15]~32\, Mux1_2to1|Y[15]~32, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[15]~feeder\, MEM_WB|MEM_WB_ALU_result[15]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[15]\, MEM_WB|MEM_WB_ALU_result[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~12\, RegF0|READ_U_0|MUX0_32_1|Mux15~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~13\, RegF0|READ_U_0|MUX0_32_1|Mux15~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~14\, RegF0|READ_U_0|MUX0_32_1|Mux15~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~15\, RegF0|READ_U_0|MUX0_32_1|Mux15~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~10\, RegF0|READ_U_0|MUX0_32_1|Mux15~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~11\, RegF0|READ_U_0|MUX0_32_1|Mux15~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~16\, RegF0|READ_U_0|MUX0_32_1|Mux15~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~0\, RegF0|READ_U_0|MUX0_32_1|Mux15~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~1\, RegF0|READ_U_0|MUX0_32_1|Mux15~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~7\, RegF0|READ_U_0|MUX0_32_1|Mux15~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~8\, RegF0|READ_U_0|MUX0_32_1|Mux15~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~2\, RegF0|READ_U_0|MUX0_32_1|Mux15~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~3\, RegF0|READ_U_0|MUX0_32_1|Mux15~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~4\, RegF0|READ_U_0|MUX0_32_1|Mux15~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~5\, RegF0|READ_U_0|MUX0_32_1|Mux15~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~6\, RegF0|READ_U_0|MUX0_32_1|Mux15~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~9\, RegF0|READ_U_0|MUX0_32_1|Mux15~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~17\, RegF0|READ_U_0|MUX0_32_1|Mux15~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~18\, RegF0|READ_U_0|MUX0_32_1|Mux15~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux15~19\, RegF0|READ_U_0|MUX0_32_1|Mux15~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[16]~feeder\, ID_EX|ID_EX_read_data_1[16]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[16]\, ID_EX|ID_EX_read_data_1[16], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[16]~33\, Mux0_4to1|MUX2_2_1|Y[16]~33, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[16]~34\, Mux0_4to1|MUX2_2_1|Y[16]~34, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[16]~33\, Mux1_4to1|MUX2_2_1|Y[16]~33, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[16]~31\, Mux1_2to1|Y[16]~31, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~29\, ALU_exc|ALU_result~29, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~49\, ALU_exc|Add0~49, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~50\, ALU_exc|Add0~50, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~51\, ALU_exc|Add0~51, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~17\, RegF0|READ_U_0|MUX0_32_1|Mux17~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~18\, RegF0|READ_U_0|MUX0_32_1|Mux17~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~7\, RegF0|READ_U_0|MUX0_32_1|Mux17~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~8\, RegF0|READ_U_0|MUX0_32_1|Mux17~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~0\, RegF0|READ_U_0|MUX0_32_1|Mux17~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~1\, RegF0|READ_U_0|MUX0_32_1|Mux17~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~4\, RegF0|READ_U_0|MUX0_32_1|Mux17~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~5\, RegF0|READ_U_0|MUX0_32_1|Mux17~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~2\, RegF0|READ_U_0|MUX0_32_1|Mux17~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~3\, RegF0|READ_U_0|MUX0_32_1|Mux17~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~6\, RegF0|READ_U_0|MUX0_32_1|Mux17~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~9\, RegF0|READ_U_0|MUX0_32_1|Mux17~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~12\, RegF0|READ_U_0|MUX0_32_1|Mux17~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~13\, RegF0|READ_U_0|MUX0_32_1|Mux17~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~14\, RegF0|READ_U_0|MUX0_32_1|Mux17~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~15\, RegF0|READ_U_0|MUX0_32_1|Mux17~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[14]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~10\, RegF0|READ_U_0|MUX0_32_1|Mux17~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~11\, RegF0|READ_U_0|MUX0_32_1|Mux17~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~16\, RegF0|READ_U_0|MUX0_32_1|Mux17~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux17~19\, RegF0|READ_U_0|MUX0_32_1|Mux17~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[14]\, ID_EX|ID_EX_read_data_1[14], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[14]~29\, Mux0_4to1|MUX2_2_1|Y[14]~29, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[14]~30\, Mux0_4to1|MUX2_2_1|Y[14]~30, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~58\, ALU_exc|Add0~58, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~60\, ALU_exc|Add0~60, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~62\, ALU_exc|Add0~62, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux15~0\, ALU_exc|Mux15~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux15~1\, ALU_exc|Mux15~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~18\, EX_MEM|EX_MEM_ALU_result~18, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[16]\, EX_MEM|EX_MEM_ALU_result[16], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[16]~feeder\, MEM_WB|MEM_WB_ALU_result[16]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[16]\, MEM_WB|MEM_WB_ALU_result[16], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~17\, RegF0|READ_U_0|MUX0_32_1|Mux14~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~18\, RegF0|READ_U_0|MUX0_32_1|Mux14~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~6\, RegF0|READ_U_0|MUX0_32_1|Mux14~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~7\, RegF0|READ_U_0|MUX0_32_1|Mux14~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~4\, RegF0|READ_U_0|MUX0_32_1|Mux14~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~5\, RegF0|READ_U_0|MUX0_32_1|Mux14~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~8\, RegF0|READ_U_0|MUX0_32_1|Mux14~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~9\, RegF0|READ_U_0|MUX0_32_1|Mux14~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~10\, RegF0|READ_U_0|MUX0_32_1|Mux14~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~2\, RegF0|READ_U_0|MUX0_32_1|Mux14~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~3\, RegF0|READ_U_0|MUX0_32_1|Mux14~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~11\, RegF0|READ_U_0|MUX0_32_1|Mux14~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~12\, RegF0|READ_U_0|MUX0_32_1|Mux14~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~13\, RegF0|READ_U_0|MUX0_32_1|Mux14~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~14\, RegF0|READ_U_0|MUX0_32_1|Mux14~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~15\, RegF0|READ_U_0|MUX0_32_1|Mux14~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~16\, RegF0|READ_U_0|MUX0_32_1|Mux14~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~0\, RegF0|READ_U_0|MUX0_32_1|Mux14~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~1\, RegF0|READ_U_0|MUX0_32_1|Mux14~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux14~19\, RegF0|READ_U_0|MUX0_32_1|Mux14~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[17]~feeder\, ID_EX|ID_EX_read_data_1[17]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[17]\, ID_EX|ID_EX_read_data_1[17], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[17]~35\, Mux0_4to1|MUX2_2_1|Y[17]~35, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[17]~36\, Mux0_4to1|MUX2_2_1|Y[17]~36, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[17]~30\, Mux1_2to1|Y[17]~30, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~48\, ALU_exc|Add0~48, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~64\, ALU_exc|Add0~64, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~43\, ALU_exc|ALU_result~43, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux14~0\, ALU_exc|Mux14~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux14~1\, ALU_exc|Mux14~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~19\, EX_MEM|EX_MEM_ALU_result~19, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[17]\, EX_MEM|EX_MEM_ALU_result[17], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[17]~feeder\, MEM_WB|MEM_WB_ALU_result[17]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[17]\, MEM_WB|MEM_WB_ALU_result[17], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~12\, RegF0|READ_U_0|MUX0_32_1|Mux13~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~13\, RegF0|READ_U_0|MUX0_32_1|Mux13~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~14\, RegF0|READ_U_0|MUX0_32_1|Mux13~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~15\, RegF0|READ_U_0|MUX0_32_1|Mux13~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~10\, RegF0|READ_U_0|MUX0_32_1|Mux13~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~11\, RegF0|READ_U_0|MUX0_32_1|Mux13~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~16\, RegF0|READ_U_0|MUX0_32_1|Mux13~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~17\, RegF0|READ_U_0|MUX0_32_1|Mux13~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~18\, RegF0|READ_U_0|MUX0_32_1|Mux13~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~4\, RegF0|READ_U_0|MUX0_32_1|Mux13~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~5\, RegF0|READ_U_0|MUX0_32_1|Mux13~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~2\, RegF0|READ_U_0|MUX0_32_1|Mux13~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~3\, RegF0|READ_U_0|MUX0_32_1|Mux13~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~6\, RegF0|READ_U_0|MUX0_32_1|Mux13~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~7\, RegF0|READ_U_0|MUX0_32_1|Mux13~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~8\, RegF0|READ_U_0|MUX0_32_1|Mux13~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~0\, RegF0|READ_U_0|MUX0_32_1|Mux13~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~1\, RegF0|READ_U_0|MUX0_32_1|Mux13~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~9\, RegF0|READ_U_0|MUX0_32_1|Mux13~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux13~19\, RegF0|READ_U_0|MUX0_32_1|Mux13~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[18]\, ID_EX|ID_EX_read_data_1[18], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[18]~37\, Mux0_4to1|MUX2_2_1|Y[18]~37, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[18]~38\, Mux0_4to1|MUX2_2_1|Y[18]~38, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[18]~29\, Mux1_2to1|Y[18]~29, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~27\, ALU_exc|ALU_result~27, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~47\, ALU_exc|Add0~47, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~66\, ALU_exc|Add0~66, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux13~0\, ALU_exc|Mux13~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux13~1\, ALU_exc|Mux13~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~20\, EX_MEM|EX_MEM_ALU_result~20, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[18]\, EX_MEM|EX_MEM_ALU_result[18], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[18]\, MEM_WB|MEM_WB_ALU_result[18], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~4\, RegF0|READ_U_0|MUX1_32_1|Mux12~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~5\, RegF0|READ_U_0|MUX1_32_1|Mux12~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~6\, RegF0|READ_U_0|MUX1_32_1|Mux12~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~7\, RegF0|READ_U_0|MUX1_32_1|Mux12~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~8\, RegF0|READ_U_0|MUX1_32_1|Mux12~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~2\, RegF0|READ_U_0|MUX1_32_1|Mux12~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~3\, RegF0|READ_U_0|MUX1_32_1|Mux12~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~9\, RegF0|READ_U_0|MUX1_32_1|Mux12~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~10\, RegF0|READ_U_0|MUX1_32_1|Mux12~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~11\, RegF0|READ_U_0|MUX1_32_1|Mux12~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~12\, RegF0|READ_U_0|MUX1_32_1|Mux12~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~13\, RegF0|READ_U_0|MUX1_32_1|Mux12~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~14\, RegF0|READ_U_0|MUX1_32_1|Mux12~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~15\, RegF0|READ_U_0|MUX1_32_1|Mux12~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~16\, RegF0|READ_U_0|MUX1_32_1|Mux12~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~17\, RegF0|READ_U_0|MUX1_32_1|Mux12~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~18\, RegF0|READ_U_0|MUX1_32_1|Mux12~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[19]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[19], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~0\, RegF0|READ_U_0|MUX1_32_1|Mux12~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~1\, RegF0|READ_U_0|MUX1_32_1|Mux12~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux12~19\, RegF0|READ_U_0|MUX1_32_1|Mux12~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[19]\, ID_EX|ID_EX_read_data_2[19], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[19]~38\, Mux1_4to1|MUX2_2_1|Y[19]~38, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[19]~39\, Mux1_4to1|MUX2_2_1|Y[19]~39, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[19]~28\, Mux1_2to1|Y[19]~28, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~0\, RegF0|READ_U_0|MUX0_32_1|Mux12~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~1\, RegF0|READ_U_0|MUX0_32_1|Mux12~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~17\, RegF0|READ_U_0|MUX0_32_1|Mux12~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~18\, RegF0|READ_U_0|MUX0_32_1|Mux12~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~9\, RegF0|READ_U_0|MUX0_32_1|Mux12~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~10\, RegF0|READ_U_0|MUX0_32_1|Mux12~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~2\, RegF0|READ_U_0|MUX0_32_1|Mux12~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~3\, RegF0|READ_U_0|MUX0_32_1|Mux12~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~6\, RegF0|READ_U_0|MUX0_32_1|Mux12~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~7\, RegF0|READ_U_0|MUX0_32_1|Mux12~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~4\, RegF0|READ_U_0|MUX0_32_1|Mux12~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~5\, RegF0|READ_U_0|MUX0_32_1|Mux12~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~8\, RegF0|READ_U_0|MUX0_32_1|Mux12~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~11\, RegF0|READ_U_0|MUX0_32_1|Mux12~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~12\, RegF0|READ_U_0|MUX0_32_1|Mux12~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~13\, RegF0|READ_U_0|MUX0_32_1|Mux12~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~14\, RegF0|READ_U_0|MUX0_32_1|Mux12~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~15\, RegF0|READ_U_0|MUX0_32_1|Mux12~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~16\, RegF0|READ_U_0|MUX0_32_1|Mux12~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux12~19\, RegF0|READ_U_0|MUX0_32_1|Mux12~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[19]~feeder\, ID_EX|ID_EX_read_data_1[19]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[19]\, ID_EX|ID_EX_read_data_1[19], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[19]~39\, Mux0_4to1|MUX2_2_1|Y[19]~39, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[19]~40\, Mux0_4to1|MUX2_2_1|Y[19]~40, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~36\, ALU_exc|ALU_result~36, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~46\, ALU_exc|Add0~46, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~68\, ALU_exc|Add0~68, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux12~0\, ALU_exc|Mux12~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux12~1\, ALU_exc|Mux12~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~21\, EX_MEM|EX_MEM_ALU_result~21, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[19]\, EX_MEM|EX_MEM_ALU_result[19], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[19]~feeder\, MEM_WB|MEM_WB_ALU_result[19]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[19]\, MEM_WB|MEM_WB_ALU_result[19], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~2\, RegF0|READ_U_0|MUX0_32_1|Mux11~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~3\, RegF0|READ_U_0|MUX0_32_1|Mux11~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~4\, RegF0|READ_U_0|MUX0_32_1|Mux11~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~5\, RegF0|READ_U_0|MUX0_32_1|Mux11~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~6\, RegF0|READ_U_0|MUX0_32_1|Mux11~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~7\, RegF0|READ_U_0|MUX0_32_1|Mux11~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~8\, RegF0|READ_U_0|MUX0_32_1|Mux11~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~0\, RegF0|READ_U_0|MUX0_32_1|Mux11~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~1\, RegF0|READ_U_0|MUX0_32_1|Mux11~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~9\, RegF0|READ_U_0|MUX0_32_1|Mux11~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~17\, RegF0|READ_U_0|MUX0_32_1|Mux11~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~18\, RegF0|READ_U_0|MUX0_32_1|Mux11~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~10\, RegF0|READ_U_0|MUX0_32_1|Mux11~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~11\, RegF0|READ_U_0|MUX0_32_1|Mux11~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~12\, RegF0|READ_U_0|MUX0_32_1|Mux11~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~13\, RegF0|READ_U_0|MUX0_32_1|Mux11~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~14\, RegF0|READ_U_0|MUX0_32_1|Mux11~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~15\, RegF0|READ_U_0|MUX0_32_1|Mux11~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~16\, RegF0|READ_U_0|MUX0_32_1|Mux11~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux11~19\, RegF0|READ_U_0|MUX0_32_1|Mux11~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[20]\, ID_EX|ID_EX_read_data_1[20], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[20]~41\, Mux0_4to1|MUX2_2_1|Y[20]~41, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[20]~42\, Mux0_4to1|MUX2_2_1|Y[20]~42, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux11~6\, ALU_exc|Mux11~6, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[20]~27\, Mux1_2to1|Y[20]~27, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux11~7\, ALU_exc|Mux11~7, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~45\, ALU_exc|Add0~45, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~70\, ALU_exc|Add0~70, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux11~4\, ALU_exc|Mux11~4, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux11~5\, ALU_exc|Mux11~5, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~22\, EX_MEM|EX_MEM_ALU_result~22, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[20]\, EX_MEM|EX_MEM_ALU_result[20], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[20]~feeder\, MEM_WB|MEM_WB_ALU_result[20]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[20]\, MEM_WB|MEM_WB_ALU_result[20], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~0\, RegF0|READ_U_0|MUX0_32_1|Mux10~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~1\, RegF0|READ_U_0|MUX0_32_1|Mux10~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~17\, RegF0|READ_U_0|MUX0_32_1|Mux10~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~18\, RegF0|READ_U_0|MUX0_32_1|Mux10~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~12\, RegF0|READ_U_0|MUX0_32_1|Mux10~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~13\, RegF0|READ_U_0|MUX0_32_1|Mux10~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~14\, RegF0|READ_U_0|MUX0_32_1|Mux10~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~15\, RegF0|READ_U_0|MUX0_32_1|Mux10~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~2\, RegF0|READ_U_0|MUX0_32_1|Mux10~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~3\, RegF0|READ_U_0|MUX0_32_1|Mux10~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~4\, RegF0|READ_U_0|MUX0_32_1|Mux10~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~5\, RegF0|READ_U_0|MUX0_32_1|Mux10~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~6\, RegF0|READ_U_0|MUX0_32_1|Mux10~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~7\, RegF0|READ_U_0|MUX0_32_1|Mux10~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~8\, RegF0|READ_U_0|MUX0_32_1|Mux10~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[21]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[21], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~9\, RegF0|READ_U_0|MUX0_32_1|Mux10~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~10\, RegF0|READ_U_0|MUX0_32_1|Mux10~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~11\, RegF0|READ_U_0|MUX0_32_1|Mux10~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~16\, RegF0|READ_U_0|MUX0_32_1|Mux10~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux10~19\, RegF0|READ_U_0|MUX0_32_1|Mux10~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[21]~feeder\, ID_EX|ID_EX_read_data_1[21]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[21]\, ID_EX|ID_EX_read_data_1[21], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[21]~43\, Mux0_4to1|MUX2_2_1|Y[21]~43, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[21]~44\, Mux0_4to1|MUX2_2_1|Y[21]~44, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~17\, RegF0|READ_U_0|MUX1_32_1|Mux10~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~18\, RegF0|READ_U_0|MUX1_32_1|Mux10~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~0\, RegF0|READ_U_0|MUX1_32_1|Mux10~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~1\, RegF0|READ_U_0|MUX1_32_1|Mux10~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~4\, RegF0|READ_U_0|MUX1_32_1|Mux10~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~5\, RegF0|READ_U_0|MUX1_32_1|Mux10~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~6\, RegF0|READ_U_0|MUX1_32_1|Mux10~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~7\, RegF0|READ_U_0|MUX1_32_1|Mux10~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~8\, RegF0|READ_U_0|MUX1_32_1|Mux10~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~9\, RegF0|READ_U_0|MUX1_32_1|Mux10~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~10\, RegF0|READ_U_0|MUX1_32_1|Mux10~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~2\, RegF0|READ_U_0|MUX1_32_1|Mux10~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~3\, RegF0|READ_U_0|MUX1_32_1|Mux10~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~11\, RegF0|READ_U_0|MUX1_32_1|Mux10~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~12\, RegF0|READ_U_0|MUX1_32_1|Mux10~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~13\, RegF0|READ_U_0|MUX1_32_1|Mux10~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~14\, RegF0|READ_U_0|MUX1_32_1|Mux10~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~15\, RegF0|READ_U_0|MUX1_32_1|Mux10~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~16\, RegF0|READ_U_0|MUX1_32_1|Mux10~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux10~19\, RegF0|READ_U_0|MUX1_32_1|Mux10~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[21]~feeder\, ID_EX|ID_EX_read_data_2[21]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[21]\, ID_EX|ID_EX_read_data_2[21], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[21]~42\, Mux1_4to1|MUX2_2_1|Y[21]~42, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[21]~43\, Mux1_4to1|MUX2_2_1|Y[21]~43, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[21]~26\, Mux1_2to1|Y[21]~26, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~35\, ALU_exc|ALU_result~35, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~44\, ALU_exc|Add0~44, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~72\, ALU_exc|Add0~72, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux10~0\, ALU_exc|Mux10~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux10~1\, ALU_exc|Mux10~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~23\, EX_MEM|EX_MEM_ALU_result~23, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[21]\, EX_MEM|EX_MEM_ALU_result[21], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[21]~feeder\, MEM_WB|MEM_WB_ALU_result[21]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[21]\, MEM_WB|MEM_WB_ALU_result[21], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~17\, RegF0|READ_U_0|MUX0_32_1|Mux9~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~18\, RegF0|READ_U_0|MUX0_32_1|Mux9~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~10\, RegF0|READ_U_0|MUX0_32_1|Mux9~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~11\, RegF0|READ_U_0|MUX0_32_1|Mux9~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~12\, RegF0|READ_U_0|MUX0_32_1|Mux9~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~13\, RegF0|READ_U_0|MUX0_32_1|Mux9~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~14\, RegF0|READ_U_0|MUX0_32_1|Mux9~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~15\, RegF0|READ_U_0|MUX0_32_1|Mux9~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~16\, RegF0|READ_U_0|MUX0_32_1|Mux9~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~7\, RegF0|READ_U_0|MUX0_32_1|Mux9~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~8\, RegF0|READ_U_0|MUX0_32_1|Mux9~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~0\, RegF0|READ_U_0|MUX0_32_1|Mux9~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~1\, RegF0|READ_U_0|MUX0_32_1|Mux9~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~2\, RegF0|READ_U_0|MUX0_32_1|Mux9~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~3\, RegF0|READ_U_0|MUX0_32_1|Mux9~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~4\, RegF0|READ_U_0|MUX0_32_1|Mux9~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~5\, RegF0|READ_U_0|MUX0_32_1|Mux9~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~6\, RegF0|READ_U_0|MUX0_32_1|Mux9~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~9\, RegF0|READ_U_0|MUX0_32_1|Mux9~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux9~19\, RegF0|READ_U_0|MUX0_32_1|Mux9~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[22]~feeder\, ID_EX|ID_EX_read_data_1[22]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[22]\, ID_EX|ID_EX_read_data_1[22], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[22]~45\, Mux0_4to1|MUX2_2_1|Y[22]~45, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[22]~46\, Mux0_4to1|MUX2_2_1|Y[22]~46, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[22]~25\, Mux1_2to1|Y[22]~25, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~43\, ALU_exc|Add0~43, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~74\, ALU_exc|Add0~74, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~33\, ALU_exc|ALU_result~33, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux9~0\, ALU_exc|Mux9~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux9~1\, ALU_exc|Mux9~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~24\, EX_MEM|EX_MEM_ALU_result~24, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[22]\, EX_MEM|EX_MEM_ALU_result[22], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[22]~feeder\, MEM_WB|MEM_WB_ALU_result[22]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[22]\, MEM_WB|MEM_WB_ALU_result[22], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~0\, RegF0|READ_U_0|MUX0_32_1|Mux8~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~1\, RegF0|READ_U_0|MUX0_32_1|Mux8~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~17\, RegF0|READ_U_0|MUX0_32_1|Mux8~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~18\, RegF0|READ_U_0|MUX0_32_1|Mux8~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~12\, RegF0|READ_U_0|MUX0_32_1|Mux8~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~13\, RegF0|READ_U_0|MUX0_32_1|Mux8~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~14\, RegF0|READ_U_0|MUX0_32_1|Mux8~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~15\, RegF0|READ_U_0|MUX0_32_1|Mux8~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~9\, RegF0|READ_U_0|MUX0_32_1|Mux8~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~10\, RegF0|READ_U_0|MUX0_32_1|Mux8~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~2\, RegF0|READ_U_0|MUX0_32_1|Mux8~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~3\, RegF0|READ_U_0|MUX0_32_1|Mux8~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~6\, RegF0|READ_U_0|MUX0_32_1|Mux8~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~7\, RegF0|READ_U_0|MUX0_32_1|Mux8~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~4\, RegF0|READ_U_0|MUX0_32_1|Mux8~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~5\, RegF0|READ_U_0|MUX0_32_1|Mux8~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~8\, RegF0|READ_U_0|MUX0_32_1|Mux8~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~11\, RegF0|READ_U_0|MUX0_32_1|Mux8~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~16\, RegF0|READ_U_0|MUX0_32_1|Mux8~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux8~19\, RegF0|READ_U_0|MUX0_32_1|Mux8~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[23]\, ID_EX|ID_EX_read_data_1[23], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[23]~47\, Mux0_4to1|MUX2_2_1|Y[23]~47, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[23]~48\, Mux0_4to1|MUX2_2_1|Y[23]~48, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[23]~24\, Mux1_2to1|Y[23]~24, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~34\, ALU_exc|ALU_result~34, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~42\, ALU_exc|Add0~42, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~76\, ALU_exc|Add0~76, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux8~0\, ALU_exc|Mux8~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux8~1\, ALU_exc|Mux8~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~25\, EX_MEM|EX_MEM_ALU_result~25, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[23]\, EX_MEM|EX_MEM_ALU_result[23], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[23]~feeder\, MEM_WB|MEM_WB_ALU_result[23]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[23]\, MEM_WB|MEM_WB_ALU_result[23], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~17\, RegF0|READ_U_0|MUX1_32_1|Mux7~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~18\, RegF0|READ_U_0|MUX1_32_1|Mux7~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~2\, RegF0|READ_U_0|MUX1_32_1|Mux7~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~3\, RegF0|READ_U_0|MUX1_32_1|Mux7~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~4\, RegF0|READ_U_0|MUX1_32_1|Mux7~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~5\, RegF0|READ_U_0|MUX1_32_1|Mux7~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~6\, RegF0|READ_U_0|MUX1_32_1|Mux7~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~7\, RegF0|READ_U_0|MUX1_32_1|Mux7~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~8\, RegF0|READ_U_0|MUX1_32_1|Mux7~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~0\, RegF0|READ_U_0|MUX1_32_1|Mux7~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~1\, RegF0|READ_U_0|MUX1_32_1|Mux7~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~9\, RegF0|READ_U_0|MUX1_32_1|Mux7~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~10\, RegF0|READ_U_0|MUX1_32_1|Mux7~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~11\, RegF0|READ_U_0|MUX1_32_1|Mux7~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~12\, RegF0|READ_U_0|MUX1_32_1|Mux7~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~13\, RegF0|READ_U_0|MUX1_32_1|Mux7~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~14\, RegF0|READ_U_0|MUX1_32_1|Mux7~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~15\, RegF0|READ_U_0|MUX1_32_1|Mux7~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~16\, RegF0|READ_U_0|MUX1_32_1|Mux7~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux7~19\, RegF0|READ_U_0|MUX1_32_1|Mux7~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[24]\, ID_EX|ID_EX_read_data_2[24], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[24]~48\, Mux1_4to1|MUX2_2_1|Y[24]~48, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[24]~49\, Mux1_4to1|MUX2_2_1|Y[24]~49, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~24\, EX_MEM|EX_MEM_write_data~24, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[24]\, EX_MEM|EX_MEM_write_data[24], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~0\, RegF0|READ_U_0|MUX0_32_1|Mux6~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~1\, RegF0|READ_U_0|MUX0_32_1|Mux6~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~17\, RegF0|READ_U_0|MUX0_32_1|Mux6~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~18\, RegF0|READ_U_0|MUX0_32_1|Mux6~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~2\, RegF0|READ_U_0|MUX0_32_1|Mux6~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~3\, RegF0|READ_U_0|MUX0_32_1|Mux6~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~6\, RegF0|READ_U_0|MUX0_32_1|Mux6~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~7\, RegF0|READ_U_0|MUX0_32_1|Mux6~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~4\, RegF0|READ_U_0|MUX0_32_1|Mux6~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~5\, RegF0|READ_U_0|MUX0_32_1|Mux6~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~8\, RegF0|READ_U_0|MUX0_32_1|Mux6~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~9\, RegF0|READ_U_0|MUX0_32_1|Mux6~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~10\, RegF0|READ_U_0|MUX0_32_1|Mux6~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~11\, RegF0|READ_U_0|MUX0_32_1|Mux6~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~12\, RegF0|READ_U_0|MUX0_32_1|Mux6~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~13\, RegF0|READ_U_0|MUX0_32_1|Mux6~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~14\, RegF0|READ_U_0|MUX0_32_1|Mux6~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[25]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[25], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~15\, RegF0|READ_U_0|MUX0_32_1|Mux6~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~16\, RegF0|READ_U_0|MUX0_32_1|Mux6~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux6~19\, RegF0|READ_U_0|MUX0_32_1|Mux6~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[25]\, ID_EX|ID_EX_read_data_1[25], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[25]~51\, Mux0_4to1|MUX2_2_1|Y[25]~51, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[25]~52\, Mux0_4to1|MUX2_2_1|Y[25]~52, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[25]~22\, Mux1_2to1|Y[25]~22, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux6~7\, ALU_exc|Mux6~7, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux6~6\, ALU_exc|Mux6~6, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~40\, ALU_exc|Add0~40, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~41\, ALU_exc|Add0~41, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~78\, ALU_exc|Add0~78, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~80\, ALU_exc|Add0~80, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux6~4\, ALU_exc|Mux6~4, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux6~5\, ALU_exc|Mux6~5, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~27\, EX_MEM|EX_MEM_ALU_result~27, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[25]\, EX_MEM|EX_MEM_ALU_result[25], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[25]~feeder\, MEM_WB|MEM_WB_ALU_result[25]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[25]\, MEM_WB|MEM_WB_ALU_result[25], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~7\, RegF0|READ_U_0|MUX0_32_1|Mux5~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~8\, RegF0|READ_U_0|MUX0_32_1|Mux5~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~0\, RegF0|READ_U_0|MUX0_32_1|Mux5~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~1\, RegF0|READ_U_0|MUX0_32_1|Mux5~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~2\, RegF0|READ_U_0|MUX0_32_1|Mux5~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~3\, RegF0|READ_U_0|MUX0_32_1|Mux5~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~4\, RegF0|READ_U_0|MUX0_32_1|Mux5~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~5\, RegF0|READ_U_0|MUX0_32_1|Mux5~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~6\, RegF0|READ_U_0|MUX0_32_1|Mux5~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~9\, RegF0|READ_U_0|MUX0_32_1|Mux5~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~17\, RegF0|READ_U_0|MUX0_32_1|Mux5~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~18\, RegF0|READ_U_0|MUX0_32_1|Mux5~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~10\, RegF0|READ_U_0|MUX0_32_1|Mux5~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~11\, RegF0|READ_U_0|MUX0_32_1|Mux5~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[26]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[26], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~12\, RegF0|READ_U_0|MUX0_32_1|Mux5~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~13\, RegF0|READ_U_0|MUX0_32_1|Mux5~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~14\, RegF0|READ_U_0|MUX0_32_1|Mux5~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~15\, RegF0|READ_U_0|MUX0_32_1|Mux5~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~16\, RegF0|READ_U_0|MUX0_32_1|Mux5~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux5~19\, RegF0|READ_U_0|MUX0_32_1|Mux5~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[26]\, ID_EX|ID_EX_read_data_1[26], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[26]~53\, Mux0_4to1|MUX2_2_1|Y[26]~53, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[26]~54\, Mux0_4to1|MUX2_2_1|Y[26]~54, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux5~6\, ALU_exc|Mux5~6, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[26]~16\, Mux1_2to1|Y[26]~16, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux5~7\, ALU_exc|Mux5~7, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~39\, ALU_exc|Add0~39, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~82\, ALU_exc|Add0~82, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux5~4\, ALU_exc|Mux5~4, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux5~5\, ALU_exc|Mux5~5, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~28\, EX_MEM|EX_MEM_ALU_result~28, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[26]\, EX_MEM|EX_MEM_ALU_result[26], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[26]\, MEM_WB|MEM_WB_ALU_result[26], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~0\, RegF0|READ_U_0|MUX0_32_1|Mux4~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~1\, RegF0|READ_U_0|MUX0_32_1|Mux4~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~17\, RegF0|READ_U_0|MUX0_32_1|Mux4~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~18\, RegF0|READ_U_0|MUX0_32_1|Mux4~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~4\, RegF0|READ_U_0|MUX0_32_1|Mux4~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~5\, RegF0|READ_U_0|MUX0_32_1|Mux4~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~6\, RegF0|READ_U_0|MUX0_32_1|Mux4~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~7\, RegF0|READ_U_0|MUX0_32_1|Mux4~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~8\, RegF0|READ_U_0|MUX0_32_1|Mux4~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~2\, RegF0|READ_U_0|MUX0_32_1|Mux4~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~3\, RegF0|READ_U_0|MUX0_32_1|Mux4~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~9\, RegF0|READ_U_0|MUX0_32_1|Mux4~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~10\, RegF0|READ_U_0|MUX0_32_1|Mux4~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~11\, RegF0|READ_U_0|MUX0_32_1|Mux4~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~12\, RegF0|READ_U_0|MUX0_32_1|Mux4~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~13\, RegF0|READ_U_0|MUX0_32_1|Mux4~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[27]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[27], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~14\, RegF0|READ_U_0|MUX0_32_1|Mux4~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~15\, RegF0|READ_U_0|MUX0_32_1|Mux4~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~16\, RegF0|READ_U_0|MUX0_32_1|Mux4~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux4~19\, RegF0|READ_U_0|MUX0_32_1|Mux4~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[27]\, ID_EX|ID_EX_read_data_1[27], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[27]~55\, Mux0_4to1|MUX2_2_1|Y[27]~55, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[27]~56\, Mux0_4to1|MUX2_2_1|Y[27]~56, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~17\, RegF0|READ_U_0|MUX1_32_1|Mux4~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~18\, RegF0|READ_U_0|MUX1_32_1|Mux4~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~0\, RegF0|READ_U_0|MUX1_32_1|Mux4~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~1\, RegF0|READ_U_0|MUX1_32_1|Mux4~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~12\, RegF0|READ_U_0|MUX1_32_1|Mux4~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~13\, RegF0|READ_U_0|MUX1_32_1|Mux4~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~14\, RegF0|READ_U_0|MUX1_32_1|Mux4~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~15\, RegF0|READ_U_0|MUX1_32_1|Mux4~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~2\, RegF0|READ_U_0|MUX1_32_1|Mux4~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~3\, RegF0|READ_U_0|MUX1_32_1|Mux4~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~6\, RegF0|READ_U_0|MUX1_32_1|Mux4~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~7\, RegF0|READ_U_0|MUX1_32_1|Mux4~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~4\, RegF0|READ_U_0|MUX1_32_1|Mux4~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~5\, RegF0|READ_U_0|MUX1_32_1|Mux4~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~8\, RegF0|READ_U_0|MUX1_32_1|Mux4~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~9\, RegF0|READ_U_0|MUX1_32_1|Mux4~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~10\, RegF0|READ_U_0|MUX1_32_1|Mux4~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~11\, RegF0|READ_U_0|MUX1_32_1|Mux4~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~16\, RegF0|READ_U_0|MUX1_32_1|Mux4~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux4~19\, RegF0|READ_U_0|MUX1_32_1|Mux4~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[27]~feeder\, ID_EX|ID_EX_read_data_2[27]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[27]\, ID_EX|ID_EX_read_data_2[27], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[27]~54\, Mux1_4to1|MUX2_2_1|Y[27]~54, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[27]~55\, Mux1_4to1|MUX2_2_1|Y[27]~55, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[27]~21\, Mux1_2to1|Y[27]~21, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux4~6\, ALU_exc|Mux4~6, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux4~2\, ALU_exc|Mux4~2, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~87\, ALU_exc|Add0~87, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~88\, ALU_exc|Add0~88, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux4~3\, ALU_exc|Mux4~3, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux4~4\, ALU_exc|Mux4~4, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux4~5\, ALU_exc|Mux4~5, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~29\, EX_MEM|EX_MEM_ALU_result~29, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[27]\, EX_MEM|EX_MEM_ALU_result[27], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[27]~feeder\, MEM_WB|MEM_WB_ALU_result[27]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[27]\, MEM_WB|MEM_WB_ALU_result[27], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[28]\, MEM_WB|MEM_WB_ALU_result[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~0\, RegF0|READ_U_0|MUX0_32_1|Mux2~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~1\, RegF0|READ_U_0|MUX0_32_1|Mux2~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~17\, RegF0|READ_U_0|MUX0_32_1|Mux2~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~18\, RegF0|READ_U_0|MUX0_32_1|Mux2~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~9\, RegF0|READ_U_0|MUX0_32_1|Mux2~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~10\, RegF0|READ_U_0|MUX0_32_1|Mux2~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~6\, RegF0|READ_U_0|MUX0_32_1|Mux2~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~7\, RegF0|READ_U_0|MUX0_32_1|Mux2~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~4\, RegF0|READ_U_0|MUX0_32_1|Mux2~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~5\, RegF0|READ_U_0|MUX0_32_1|Mux2~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~8\, RegF0|READ_U_0|MUX0_32_1|Mux2~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~2\, RegF0|READ_U_0|MUX0_32_1|Mux2~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~3\, RegF0|READ_U_0|MUX0_32_1|Mux2~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~11\, RegF0|READ_U_0|MUX0_32_1|Mux2~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~12\, RegF0|READ_U_0|MUX0_32_1|Mux2~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~13\, RegF0|READ_U_0|MUX0_32_1|Mux2~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~14\, RegF0|READ_U_0|MUX0_32_1|Mux2~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~15\, RegF0|READ_U_0|MUX0_32_1|Mux2~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~16\, RegF0|READ_U_0|MUX0_32_1|Mux2~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux2~19\, RegF0|READ_U_0|MUX0_32_1|Mux2~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[29]\, ID_EX|ID_EX_read_data_1[29], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[29]~59\, Mux0_4to1|MUX2_2_1|Y[29]~59, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[29]~60\, Mux0_4to1|MUX2_2_1|Y[29]~60, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux2~6\, ALU_exc|Mux2~6, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~85\, ALU_exc|Add0~85, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~86\, ALU_exc|Add0~86, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~90\, ALU_exc|Add0~90, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~92\, ALU_exc|Add0~92, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux2~4\, ALU_exc|Mux2~4, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[29]~19\, Mux1_2to1|Y[29]~19, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux2~7\, ALU_exc|Mux2~7, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux2~5\, ALU_exc|Mux2~5, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~31\, EX_MEM|EX_MEM_ALU_result~31, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[29]\, EX_MEM|EX_MEM_ALU_result[29], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[29]~feeder\, MEM_WB|MEM_WB_ALU_result[29]~feeder, MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[29]\, MEM_WB|MEM_WB_ALU_result[29], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~30\, EX_MEM|EX_MEM_write_data~30, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[30]\, EX_MEM|EX_MEM_write_data[30], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~31\, EX_MEM|EX_MEM_write_data~31, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[31]\, EX_MEM|EX_MEM_write_data[31], MIPS_Pipeline, 1
instance = comp, \DataMEM0|altsyncram_component|auto_generated|ram_block1a14\, DataMEM0|altsyncram_component|auto_generated|ram_block1a14, MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[29]~29\, Mux4_2to1|Y[29]~29, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[29]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[29], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~12\, RegF0|READ_U_0|MUX1_32_1|Mux2~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~13\, RegF0|READ_U_0|MUX1_32_1|Mux2~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~14\, RegF0|READ_U_0|MUX1_32_1|Mux2~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~15\, RegF0|READ_U_0|MUX1_32_1|Mux2~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~2\, RegF0|READ_U_0|MUX1_32_1|Mux2~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~3\, RegF0|READ_U_0|MUX1_32_1|Mux2~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~9\, RegF0|READ_U_0|MUX1_32_1|Mux2~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~10\, RegF0|READ_U_0|MUX1_32_1|Mux2~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~6\, RegF0|READ_U_0|MUX1_32_1|Mux2~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~7\, RegF0|READ_U_0|MUX1_32_1|Mux2~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~4\, RegF0|READ_U_0|MUX1_32_1|Mux2~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~5\, RegF0|READ_U_0|MUX1_32_1|Mux2~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~8\, RegF0|READ_U_0|MUX1_32_1|Mux2~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~11\, RegF0|READ_U_0|MUX1_32_1|Mux2~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~16\, RegF0|READ_U_0|MUX1_32_1|Mux2~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~17\, RegF0|READ_U_0|MUX1_32_1|Mux2~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~18\, RegF0|READ_U_0|MUX1_32_1|Mux2~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~0\, RegF0|READ_U_0|MUX1_32_1|Mux2~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~1\, RegF0|READ_U_0|MUX1_32_1|Mux2~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux2~19\, RegF0|READ_U_0|MUX1_32_1|Mux2~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[29]\, ID_EX|ID_EX_read_data_2[29], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[29]~58\, Mux1_4to1|MUX2_2_1|Y[29]~58, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[29]~59\, Mux1_4to1|MUX2_2_1|Y[29]~59, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~29\, EX_MEM|EX_MEM_write_data~29, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[29]\, EX_MEM|EX_MEM_write_data[29], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[28]~28\, Mux4_2to1|Y[28]~28, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~22\, RegF0|READ_U_0|MUX0_32_1|Mux3~22, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~23\, RegF0|READ_U_0|MUX0_32_1|Mux3~23, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~15\, RegF0|READ_U_0|MUX0_32_1|Mux3~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~16\, RegF0|READ_U_0|MUX0_32_1|Mux3~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~17\, RegF0|READ_U_0|MUX0_32_1|Mux3~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~18\, RegF0|READ_U_0|MUX0_32_1|Mux3~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~19\, RegF0|READ_U_0|MUX0_32_1|Mux3~19, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~20\, RegF0|READ_U_0|MUX0_32_1|Mux3~20, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~21\, RegF0|READ_U_0|MUX0_32_1|Mux3~21, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~5\, RegF0|READ_U_0|MUX0_32_1|Mux3~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~6\, RegF0|READ_U_0|MUX0_32_1|Mux3~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~12\, RegF0|READ_U_0|MUX0_32_1|Mux3~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~13\, RegF0|READ_U_0|MUX0_32_1|Mux3~13, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~7\, RegF0|READ_U_0|MUX0_32_1|Mux3~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~8\, RegF0|READ_U_0|MUX0_32_1|Mux3~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~9\, RegF0|READ_U_0|MUX0_32_1|Mux3~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[28]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~10\, RegF0|READ_U_0|MUX0_32_1|Mux3~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~11\, RegF0|READ_U_0|MUX0_32_1|Mux3~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~14\, RegF0|READ_U_0|MUX0_32_1|Mux3~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux3~24\, RegF0|READ_U_0|MUX0_32_1|Mux3~24, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[28]~feeder\, ID_EX|ID_EX_read_data_1[28]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[28]\, ID_EX|ID_EX_read_data_1[28], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[28]~57\, Mux0_4to1|MUX2_2_1|Y[28]~57, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[28]~58\, Mux0_4to1|MUX2_2_1|Y[28]~58, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux3~8\, ALU_exc|Mux3~8, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[28]~20\, Mux1_2to1|Y[28]~20, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux3~9\, ALU_exc|Mux3~9, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux3~6\, ALU_exc|Mux3~6, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux3~7\, ALU_exc|Mux3~7, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~30\, EX_MEM|EX_MEM_ALU_result~30, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[28]\, EX_MEM|EX_MEM_ALU_result[28], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~4\, RegF0|READ_U_0|MUX1_32_1|Mux3~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~5\, RegF0|READ_U_0|MUX1_32_1|Mux3~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~2\, RegF0|READ_U_0|MUX1_32_1|Mux3~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~3\, RegF0|READ_U_0|MUX1_32_1|Mux3~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~6\, RegF0|READ_U_0|MUX1_32_1|Mux3~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~0\, RegF0|READ_U_0|MUX1_32_1|Mux3~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~1\, RegF0|READ_U_0|MUX1_32_1|Mux3~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~7\, RegF0|READ_U_0|MUX1_32_1|Mux3~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~8\, RegF0|READ_U_0|MUX1_32_1|Mux3~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~9\, RegF0|READ_U_0|MUX1_32_1|Mux3~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~17\, RegF0|READ_U_0|MUX1_32_1|Mux3~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~18\, RegF0|READ_U_0|MUX1_32_1|Mux3~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~10\, RegF0|READ_U_0|MUX1_32_1|Mux3~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~11\, RegF0|READ_U_0|MUX1_32_1|Mux3~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~12\, RegF0|READ_U_0|MUX1_32_1|Mux3~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~13\, RegF0|READ_U_0|MUX1_32_1|Mux3~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~14\, RegF0|READ_U_0|MUX1_32_1|Mux3~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~15\, RegF0|READ_U_0|MUX1_32_1|Mux3~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~16\, RegF0|READ_U_0|MUX1_32_1|Mux3~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux3~19\, RegF0|READ_U_0|MUX1_32_1|Mux3~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[28]~feeder\, ID_EX|ID_EX_read_data_2[28]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[28]\, ID_EX|ID_EX_read_data_2[28], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[28]~56\, Mux1_4to1|MUX2_2_1|Y[28]~56, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[28]~57\, Mux1_4to1|MUX2_2_1|Y[28]~57, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~28\, EX_MEM|EX_MEM_write_data~28, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[28]\, EX_MEM|EX_MEM_write_data[28], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[27]~27\, Mux4_2to1|Y[27]~27, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~27\, EX_MEM|EX_MEM_write_data~27, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[27]\, EX_MEM|EX_MEM_write_data[27], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[26]~26\, Mux4_2to1|Y[26]~26, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~0\, RegF0|READ_U_0|MUX1_32_1|Mux5~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~1\, RegF0|READ_U_0|MUX1_32_1|Mux5~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~4\, RegF0|READ_U_0|MUX1_32_1|Mux5~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~5\, RegF0|READ_U_0|MUX1_32_1|Mux5~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~2\, RegF0|READ_U_0|MUX1_32_1|Mux5~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~3\, RegF0|READ_U_0|MUX1_32_1|Mux5~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~6\, RegF0|READ_U_0|MUX1_32_1|Mux5~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~7\, RegF0|READ_U_0|MUX1_32_1|Mux5~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~8\, RegF0|READ_U_0|MUX1_32_1|Mux5~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~9\, RegF0|READ_U_0|MUX1_32_1|Mux5~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~17\, RegF0|READ_U_0|MUX1_32_1|Mux5~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~18\, RegF0|READ_U_0|MUX1_32_1|Mux5~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~12\, RegF0|READ_U_0|MUX1_32_1|Mux5~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~13\, RegF0|READ_U_0|MUX1_32_1|Mux5~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~14\, RegF0|READ_U_0|MUX1_32_1|Mux5~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~15\, RegF0|READ_U_0|MUX1_32_1|Mux5~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~10\, RegF0|READ_U_0|MUX1_32_1|Mux5~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~11\, RegF0|READ_U_0|MUX1_32_1|Mux5~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~16\, RegF0|READ_U_0|MUX1_32_1|Mux5~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux5~19\, RegF0|READ_U_0|MUX1_32_1|Mux5~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[26]~feeder\, ID_EX|ID_EX_read_data_2[26]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[26]\, ID_EX|ID_EX_read_data_2[26], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[26]~52\, Mux1_4to1|MUX2_2_1|Y[26]~52, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[26]~53\, Mux1_4to1|MUX2_2_1|Y[26]~53, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~26\, EX_MEM|EX_MEM_write_data~26, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[26]\, EX_MEM|EX_MEM_write_data[26], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[25]~25\, Mux4_2to1|Y[25]~25, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~17\, RegF0|READ_U_0|MUX1_32_1|Mux6~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~18\, RegF0|READ_U_0|MUX1_32_1|Mux6~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~0\, RegF0|READ_U_0|MUX1_32_1|Mux6~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~1\, RegF0|READ_U_0|MUX1_32_1|Mux6~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~12\, RegF0|READ_U_0|MUX1_32_1|Mux6~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~13\, RegF0|READ_U_0|MUX1_32_1|Mux6~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~14\, RegF0|READ_U_0|MUX1_32_1|Mux6~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~15\, RegF0|READ_U_0|MUX1_32_1|Mux6~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~4\, RegF0|READ_U_0|MUX1_32_1|Mux6~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~5\, RegF0|READ_U_0|MUX1_32_1|Mux6~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~6\, RegF0|READ_U_0|MUX1_32_1|Mux6~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~7\, RegF0|READ_U_0|MUX1_32_1|Mux6~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~8\, RegF0|READ_U_0|MUX1_32_1|Mux6~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~2\, RegF0|READ_U_0|MUX1_32_1|Mux6~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~3\, RegF0|READ_U_0|MUX1_32_1|Mux6~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~9\, RegF0|READ_U_0|MUX1_32_1|Mux6~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~10\, RegF0|READ_U_0|MUX1_32_1|Mux6~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~11\, RegF0|READ_U_0|MUX1_32_1|Mux6~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~16\, RegF0|READ_U_0|MUX1_32_1|Mux6~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux6~19\, RegF0|READ_U_0|MUX1_32_1|Mux6~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[25]\, ID_EX|ID_EX_read_data_2[25], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[25]~50\, Mux1_4to1|MUX2_2_1|Y[25]~50, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[25]~51\, Mux1_4to1|MUX2_2_1|Y[25]~51, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~25\, EX_MEM|EX_MEM_write_data~25, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[25]\, EX_MEM|EX_MEM_write_data[25], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[23]~23\, Mux4_2to1|Y[23]~23, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[23]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[23], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~2\, RegF0|READ_U_0|MUX1_32_1|Mux8~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~3\, RegF0|READ_U_0|MUX1_32_1|Mux8~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~6\, RegF0|READ_U_0|MUX1_32_1|Mux8~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~7\, RegF0|READ_U_0|MUX1_32_1|Mux8~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~4\, RegF0|READ_U_0|MUX1_32_1|Mux8~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~5\, RegF0|READ_U_0|MUX1_32_1|Mux8~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~8\, RegF0|READ_U_0|MUX1_32_1|Mux8~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~9\, RegF0|READ_U_0|MUX1_32_1|Mux8~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~10\, RegF0|READ_U_0|MUX1_32_1|Mux8~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~11\, RegF0|READ_U_0|MUX1_32_1|Mux8~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~12\, RegF0|READ_U_0|MUX1_32_1|Mux8~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~13\, RegF0|READ_U_0|MUX1_32_1|Mux8~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~14\, RegF0|READ_U_0|MUX1_32_1|Mux8~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~15\, RegF0|READ_U_0|MUX1_32_1|Mux8~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~16\, RegF0|READ_U_0|MUX1_32_1|Mux8~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~0\, RegF0|READ_U_0|MUX1_32_1|Mux8~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~1\, RegF0|READ_U_0|MUX1_32_1|Mux8~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~17\, RegF0|READ_U_0|MUX1_32_1|Mux8~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~18\, RegF0|READ_U_0|MUX1_32_1|Mux8~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux8~19\, RegF0|READ_U_0|MUX1_32_1|Mux8~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[23]\, ID_EX|ID_EX_read_data_2[23], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[23]~46\, Mux1_4to1|MUX2_2_1|Y[23]~46, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[23]~47\, Mux1_4to1|MUX2_2_1|Y[23]~47, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~23\, EX_MEM|EX_MEM_write_data~23, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[23]\, EX_MEM|EX_MEM_write_data[23], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[22]~22\, Mux4_2to1|Y[22]~22, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[22]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[22], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~17\, RegF0|READ_U_0|MUX1_32_1|Mux9~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~18\, RegF0|READ_U_0|MUX1_32_1|Mux9~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~12\, RegF0|READ_U_0|MUX1_32_1|Mux9~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~13\, RegF0|READ_U_0|MUX1_32_1|Mux9~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~14\, RegF0|READ_U_0|MUX1_32_1|Mux9~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~15\, RegF0|READ_U_0|MUX1_32_1|Mux9~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~10\, RegF0|READ_U_0|MUX1_32_1|Mux9~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~11\, RegF0|READ_U_0|MUX1_32_1|Mux9~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~16\, RegF0|READ_U_0|MUX1_32_1|Mux9~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~7\, RegF0|READ_U_0|MUX1_32_1|Mux9~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~8\, RegF0|READ_U_0|MUX1_32_1|Mux9~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~2\, RegF0|READ_U_0|MUX1_32_1|Mux9~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~3\, RegF0|READ_U_0|MUX1_32_1|Mux9~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~4\, RegF0|READ_U_0|MUX1_32_1|Mux9~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~5\, RegF0|READ_U_0|MUX1_32_1|Mux9~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~6\, RegF0|READ_U_0|MUX1_32_1|Mux9~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~0\, RegF0|READ_U_0|MUX1_32_1|Mux9~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~1\, RegF0|READ_U_0|MUX1_32_1|Mux9~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~9\, RegF0|READ_U_0|MUX1_32_1|Mux9~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux9~19\, RegF0|READ_U_0|MUX1_32_1|Mux9~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[22]\, ID_EX|ID_EX_read_data_2[22], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[22]~44\, Mux1_4to1|MUX2_2_1|Y[22]~44, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[22]~45\, Mux1_4to1|MUX2_2_1|Y[22]~45, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~22\, EX_MEM|EX_MEM_write_data~22, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[22]\, EX_MEM|EX_MEM_write_data[22], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[21]~21\, Mux4_2to1|Y[21]~21, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~21\, EX_MEM|EX_MEM_write_data~21, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[21]\, EX_MEM|EX_MEM_write_data[21], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[20]~20\, Mux4_2to1|Y[20]~20, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[20]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[20], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~17\, RegF0|READ_U_0|MUX1_32_1|Mux11~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~18\, RegF0|READ_U_0|MUX1_32_1|Mux11~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~12\, RegF0|READ_U_0|MUX1_32_1|Mux11~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~13\, RegF0|READ_U_0|MUX1_32_1|Mux11~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~14\, RegF0|READ_U_0|MUX1_32_1|Mux11~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~15\, RegF0|READ_U_0|MUX1_32_1|Mux11~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~10\, RegF0|READ_U_0|MUX1_32_1|Mux11~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~11\, RegF0|READ_U_0|MUX1_32_1|Mux11~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~16\, RegF0|READ_U_0|MUX1_32_1|Mux11~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~0\, RegF0|READ_U_0|MUX1_32_1|Mux11~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~1\, RegF0|READ_U_0|MUX1_32_1|Mux11~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~7\, RegF0|READ_U_0|MUX1_32_1|Mux11~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~8\, RegF0|READ_U_0|MUX1_32_1|Mux11~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~4\, RegF0|READ_U_0|MUX1_32_1|Mux11~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~5\, RegF0|READ_U_0|MUX1_32_1|Mux11~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~2\, RegF0|READ_U_0|MUX1_32_1|Mux11~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~3\, RegF0|READ_U_0|MUX1_32_1|Mux11~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~6\, RegF0|READ_U_0|MUX1_32_1|Mux11~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~9\, RegF0|READ_U_0|MUX1_32_1|Mux11~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux11~19\, RegF0|READ_U_0|MUX1_32_1|Mux11~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[20]~feeder\, ID_EX|ID_EX_read_data_2[20]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[20]\, ID_EX|ID_EX_read_data_2[20], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[20]~40\, Mux1_4to1|MUX2_2_1|Y[20]~40, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[20]~41\, Mux1_4to1|MUX2_2_1|Y[20]~41, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~20\, EX_MEM|EX_MEM_write_data~20, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[20]\, EX_MEM|EX_MEM_write_data[20], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[19]~19\, Mux4_2to1|Y[19]~19, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~19\, EX_MEM|EX_MEM_write_data~19, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[19]\, EX_MEM|EX_MEM_write_data[19], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[18]~18\, Mux4_2to1|Y[18]~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[18]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[18], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~22\, RegF0|READ_U_0|MUX1_32_1|Mux13~22, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~23\, RegF0|READ_U_0|MUX1_32_1|Mux13~23, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~5\, RegF0|READ_U_0|MUX1_32_1|Mux13~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~6\, RegF0|READ_U_0|MUX1_32_1|Mux13~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~12\, RegF0|READ_U_0|MUX1_32_1|Mux13~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~13\, RegF0|READ_U_0|MUX1_32_1|Mux13~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~9\, RegF0|READ_U_0|MUX1_32_1|Mux13~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~10\, RegF0|READ_U_0|MUX1_32_1|Mux13~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~7\, RegF0|READ_U_0|MUX1_32_1|Mux13~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~8\, RegF0|READ_U_0|MUX1_32_1|Mux13~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~11\, RegF0|READ_U_0|MUX1_32_1|Mux13~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~14\, RegF0|READ_U_0|MUX1_32_1|Mux13~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~17\, RegF0|READ_U_0|MUX1_32_1|Mux13~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~18\, RegF0|READ_U_0|MUX1_32_1|Mux13~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~19\, RegF0|READ_U_0|MUX1_32_1|Mux13~19, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~20\, RegF0|READ_U_0|MUX1_32_1|Mux13~20, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~15\, RegF0|READ_U_0|MUX1_32_1|Mux13~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~16\, RegF0|READ_U_0|MUX1_32_1|Mux13~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~21\, RegF0|READ_U_0|MUX1_32_1|Mux13~21, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux13~24\, RegF0|READ_U_0|MUX1_32_1|Mux13~24, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[18]~feeder\, ID_EX|ID_EX_read_data_2[18]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[18]\, ID_EX|ID_EX_read_data_2[18], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[18]~36\, Mux1_4to1|MUX2_2_1|Y[18]~36, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[18]~37\, Mux1_4to1|MUX2_2_1|Y[18]~37, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~18\, EX_MEM|EX_MEM_write_data~18, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[18]\, EX_MEM|EX_MEM_write_data[18], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[17]~17\, Mux4_2to1|Y[17]~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[17]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[17], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~0\, RegF0|READ_U_0|MUX1_32_1|Mux14~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~1\, RegF0|READ_U_0|MUX1_32_1|Mux14~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~17\, RegF0|READ_U_0|MUX1_32_1|Mux14~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~18\, RegF0|READ_U_0|MUX1_32_1|Mux14~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~9\, RegF0|READ_U_0|MUX1_32_1|Mux14~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~10\, RegF0|READ_U_0|MUX1_32_1|Mux14~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~6\, RegF0|READ_U_0|MUX1_32_1|Mux14~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~7\, RegF0|READ_U_0|MUX1_32_1|Mux14~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~4\, RegF0|READ_U_0|MUX1_32_1|Mux14~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~5\, RegF0|READ_U_0|MUX1_32_1|Mux14~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~8\, RegF0|READ_U_0|MUX1_32_1|Mux14~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~2\, RegF0|READ_U_0|MUX1_32_1|Mux14~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~3\, RegF0|READ_U_0|MUX1_32_1|Mux14~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~11\, RegF0|READ_U_0|MUX1_32_1|Mux14~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~12\, RegF0|READ_U_0|MUX1_32_1|Mux14~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~13\, RegF0|READ_U_0|MUX1_32_1|Mux14~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~14\, RegF0|READ_U_0|MUX1_32_1|Mux14~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~15\, RegF0|READ_U_0|MUX1_32_1|Mux14~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~16\, RegF0|READ_U_0|MUX1_32_1|Mux14~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux14~19\, RegF0|READ_U_0|MUX1_32_1|Mux14~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[17]\, ID_EX|ID_EX_read_data_2[17], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[17]~34\, Mux1_4to1|MUX2_2_1|Y[17]~34, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[17]~35\, Mux1_4to1|MUX2_2_1|Y[17]~35, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~17\, EX_MEM|EX_MEM_write_data~17, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[17]\, EX_MEM|EX_MEM_write_data[17], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[16]~16\, Mux4_2to1|Y[16]~16, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[16]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[16], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~2\, RegF0|READ_U_0|MUX1_32_1|Mux15~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~3\, RegF0|READ_U_0|MUX1_32_1|Mux15~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~4\, RegF0|READ_U_0|MUX1_32_1|Mux15~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~5\, RegF0|READ_U_0|MUX1_32_1|Mux15~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~6\, RegF0|READ_U_0|MUX1_32_1|Mux15~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~7\, RegF0|READ_U_0|MUX1_32_1|Mux15~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~8\, RegF0|READ_U_0|MUX1_32_1|Mux15~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~0\, RegF0|READ_U_0|MUX1_32_1|Mux15~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~1\, RegF0|READ_U_0|MUX1_32_1|Mux15~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~9\, RegF0|READ_U_0|MUX1_32_1|Mux15~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~10\, RegF0|READ_U_0|MUX1_32_1|Mux15~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~11\, RegF0|READ_U_0|MUX1_32_1|Mux15~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~12\, RegF0|READ_U_0|MUX1_32_1|Mux15~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~13\, RegF0|READ_U_0|MUX1_32_1|Mux15~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~14\, RegF0|READ_U_0|MUX1_32_1|Mux15~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~15\, RegF0|READ_U_0|MUX1_32_1|Mux15~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~16\, RegF0|READ_U_0|MUX1_32_1|Mux15~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~17\, RegF0|READ_U_0|MUX1_32_1|Mux15~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~18\, RegF0|READ_U_0|MUX1_32_1|Mux15~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux15~19\, RegF0|READ_U_0|MUX1_32_1|Mux15~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[16]~feeder\, ID_EX|ID_EX_read_data_2[16]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[16]\, ID_EX|ID_EX_read_data_2[16], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[16]~32\, Mux1_4to1|MUX2_2_1|Y[16]~32, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~16\, EX_MEM|EX_MEM_write_data~16, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[16]\, EX_MEM|EX_MEM_write_data[16], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[15]~15\, Mux4_2to1|Y[15]~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~17\, RegF0|READ_U_0|MUX0_32_1|Mux16~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~18\, RegF0|READ_U_0|MUX0_32_1|Mux16~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~0\, RegF0|READ_U_0|MUX0_32_1|Mux16~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~1\, RegF0|READ_U_0|MUX0_32_1|Mux16~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~12\, RegF0|READ_U_0|MUX0_32_1|Mux16~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~13\, RegF0|READ_U_0|MUX0_32_1|Mux16~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~14\, RegF0|READ_U_0|MUX0_32_1|Mux16~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~15\, RegF0|READ_U_0|MUX0_32_1|Mux16~15, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~2\, RegF0|READ_U_0|MUX0_32_1|Mux16~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~3\, RegF0|READ_U_0|MUX0_32_1|Mux16~3, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~9\, RegF0|READ_U_0|MUX0_32_1|Mux16~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~10\, RegF0|READ_U_0|MUX0_32_1|Mux16~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~4\, RegF0|READ_U_0|MUX0_32_1|Mux16~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~5\, RegF0|READ_U_0|MUX0_32_1|Mux16~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~6\, RegF0|READ_U_0|MUX0_32_1|Mux16~6, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[15]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~7\, RegF0|READ_U_0|MUX0_32_1|Mux16~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~8\, RegF0|READ_U_0|MUX0_32_1|Mux16~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~11\, RegF0|READ_U_0|MUX0_32_1|Mux16~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~16\, RegF0|READ_U_0|MUX0_32_1|Mux16~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux16~19\, RegF0|READ_U_0|MUX0_32_1|Mux16~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[15]\, ID_EX|ID_EX_read_data_1[15], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[15]~31\, Mux0_4to1|MUX2_2_1|Y[15]~31, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[15]~32\, Mux0_4to1|MUX2_2_1|Y[15]~32, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~28\, ALU_exc|ALU_result~28, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux16~0\, ALU_exc|Mux16~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux16~1\, ALU_exc|Mux16~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~17\, EX_MEM|EX_MEM_ALU_result~17, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[15]\, EX_MEM|EX_MEM_ALU_result[15], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~0\, RegF0|READ_U_0|MUX1_32_1|Mux16~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~1\, RegF0|READ_U_0|MUX1_32_1|Mux16~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~17\, RegF0|READ_U_0|MUX1_32_1|Mux16~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~18\, RegF0|READ_U_0|MUX1_32_1|Mux16~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~4\, RegF0|READ_U_0|MUX1_32_1|Mux16~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~5\, RegF0|READ_U_0|MUX1_32_1|Mux16~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~6\, RegF0|READ_U_0|MUX1_32_1|Mux16~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~7\, RegF0|READ_U_0|MUX1_32_1|Mux16~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~8\, RegF0|READ_U_0|MUX1_32_1|Mux16~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~9\, RegF0|READ_U_0|MUX1_32_1|Mux16~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~10\, RegF0|READ_U_0|MUX1_32_1|Mux16~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~2\, RegF0|READ_U_0|MUX1_32_1|Mux16~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~3\, RegF0|READ_U_0|MUX1_32_1|Mux16~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~11\, RegF0|READ_U_0|MUX1_32_1|Mux16~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~12\, RegF0|READ_U_0|MUX1_32_1|Mux16~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~13\, RegF0|READ_U_0|MUX1_32_1|Mux16~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~14\, RegF0|READ_U_0|MUX1_32_1|Mux16~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~15\, RegF0|READ_U_0|MUX1_32_1|Mux16~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~16\, RegF0|READ_U_0|MUX1_32_1|Mux16~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux16~19\, RegF0|READ_U_0|MUX1_32_1|Mux16~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[15]\, ID_EX|ID_EX_read_data_2[15], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[15]~30\, Mux1_4to1|MUX2_2_1|Y[15]~30, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[15]~31\, Mux1_4to1|MUX2_2_1|Y[15]~31, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~15\, EX_MEM|EX_MEM_write_data~15, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[15]\, EX_MEM|EX_MEM_write_data[15], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[14]~14\, Mux4_2to1|Y[14]~14, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[14]~29\, Mux1_4to1|MUX2_2_1|Y[14]~29, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[14]~33\, Mux1_2to1|Y[14]~33, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~31\, ALU_exc|ALU_result~31, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux17~0\, ALU_exc|Mux17~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux17~1\, ALU_exc|Mux17~1, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~16\, EX_MEM|EX_MEM_ALU_result~16, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[14]\, EX_MEM|EX_MEM_ALU_result[14], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~7\, RegF0|READ_U_0|MUX1_32_1|Mux17~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~8\, RegF0|READ_U_0|MUX1_32_1|Mux17~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~0\, RegF0|READ_U_0|MUX1_32_1|Mux17~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~1\, RegF0|READ_U_0|MUX1_32_1|Mux17~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~4\, RegF0|READ_U_0|MUX1_32_1|Mux17~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~5\, RegF0|READ_U_0|MUX1_32_1|Mux17~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~2\, RegF0|READ_U_0|MUX1_32_1|Mux17~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~3\, RegF0|READ_U_0|MUX1_32_1|Mux17~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~6\, RegF0|READ_U_0|MUX1_32_1|Mux17~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~9\, RegF0|READ_U_0|MUX1_32_1|Mux17~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~17\, RegF0|READ_U_0|MUX1_32_1|Mux17~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~18\, RegF0|READ_U_0|MUX1_32_1|Mux17~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~10\, RegF0|READ_U_0|MUX1_32_1|Mux17~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~11\, RegF0|READ_U_0|MUX1_32_1|Mux17~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~12\, RegF0|READ_U_0|MUX1_32_1|Mux17~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~13\, RegF0|READ_U_0|MUX1_32_1|Mux17~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~14\, RegF0|READ_U_0|MUX1_32_1|Mux17~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~15\, RegF0|READ_U_0|MUX1_32_1|Mux17~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~16\, RegF0|READ_U_0|MUX1_32_1|Mux17~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux17~19\, RegF0|READ_U_0|MUX1_32_1|Mux17~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[14]~feeder\, ID_EX|ID_EX_read_data_2[14]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[14]\, ID_EX|ID_EX_read_data_2[14], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[14]~28\, Mux1_4to1|MUX2_2_1|Y[14]~28, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data~14\, EX_MEM|EX_MEM_write_data~14, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_write_data[14]\, EX_MEM|EX_MEM_write_data[14], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[30]~30\, Mux4_2to1|Y[30]~30, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:13:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:13:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:12:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:12:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~17\, RegF0|READ_U_0|MUX1_32_1|Mux1~17, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:15:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:15:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:14:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:14:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~18\, RegF0|READ_U_0|MUX1_32_1|Mux1~18, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:18:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:18:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:22:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:22:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~0\, RegF0|READ_U_0|MUX1_32_1|Mux1~0, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:26:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:26:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:30:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:30:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~1\, RegF0|READ_U_0|MUX1_32_1|Mux1~1, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:23:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:23:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:19:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:19:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~7\, RegF0|READ_U_0|MUX1_32_1|Mux1~7, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:27:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:27:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:31:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:31:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~8\, RegF0|READ_U_0|MUX1_32_1|Mux1~8, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:20:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:20:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:24:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:24:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:16:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:16:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~4\, RegF0|READ_U_0|MUX1_32_1|Mux1~4, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:28:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:28:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~5\, RegF0|READ_U_0|MUX1_32_1|Mux1~5, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:17:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:17:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:25:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:25:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~2\, RegF0|READ_U_0|MUX1_32_1|Mux1~2, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:29:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:29:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:21:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:21:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~3\, RegF0|READ_U_0|MUX1_32_1|Mux1~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~6\, RegF0|READ_U_0|MUX1_32_1|Mux1~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~9\, RegF0|READ_U_0|MUX1_32_1|Mux1~9, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:10:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:10:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:8:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:8:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~10\, RegF0|READ_U_0|MUX1_32_1|Mux1~10, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:9:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:9:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:11:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:11:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~11\, RegF0|READ_U_0|MUX1_32_1|Mux1~11, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:3:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:3:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:1:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:1:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:5:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:5:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:4:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:4:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~12\, RegF0|READ_U_0|MUX1_32_1|Mux1~12, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:7:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:7:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:6:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:6:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~13\, RegF0|READ_U_0|MUX1_32_1|Mux1~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~14\, RegF0|READ_U_0|MUX1_32_1|Mux1~14, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[30]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~15\, RegF0|READ_U_0|MUX1_32_1|Mux1~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~16\, RegF0|READ_U_0|MUX1_32_1|Mux1~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX1_32_1|Mux1~19\, RegF0|READ_U_0|MUX1_32_1|Mux1~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_2[30]\, ID_EX|ID_EX_read_data_2[30], MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[30]~60\, Mux1_4to1|MUX2_2_1|Y[30]~60, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[30]~61\, Mux1_4to1|MUX2_2_1|Y[30]~61, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[30]~18\, Mux1_2to1|Y[30]~18, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux1~7\, ALU_exc|Mux1~7, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux1~6\, ALU_exc|Mux1~6, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~84\, ALU_exc|Add0~84, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~94\, ALU_exc|Add0~94, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux1~4\, ALU_exc|Mux1~4, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux1~5\, ALU_exc|Mux1~5, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~32\, EX_MEM|EX_MEM_ALU_result~32, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[30]\, EX_MEM|EX_MEM_ALU_result[30], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~7\, RegF0|READ_U_0|MUX0_32_1|Mux1~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~8\, RegF0|READ_U_0|MUX0_32_1|Mux1~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~0\, RegF0|READ_U_0|MUX0_32_1|Mux1~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~1\, RegF0|READ_U_0|MUX0_32_1|Mux1~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~4\, RegF0|READ_U_0|MUX0_32_1|Mux1~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~5\, RegF0|READ_U_0|MUX0_32_1|Mux1~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~2\, RegF0|READ_U_0|MUX0_32_1|Mux1~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~3\, RegF0|READ_U_0|MUX0_32_1|Mux1~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~6\, RegF0|READ_U_0|MUX0_32_1|Mux1~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~9\, RegF0|READ_U_0|MUX0_32_1|Mux1~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~17\, RegF0|READ_U_0|MUX0_32_1|Mux1~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~18\, RegF0|READ_U_0|MUX0_32_1|Mux1~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~10\, RegF0|READ_U_0|MUX0_32_1|Mux1~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~11\, RegF0|READ_U_0|MUX0_32_1|Mux1~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~12\, RegF0|READ_U_0|MUX0_32_1|Mux1~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~13\, RegF0|READ_U_0|MUX0_32_1|Mux1~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~14\, RegF0|READ_U_0|MUX0_32_1|Mux1~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~15\, RegF0|READ_U_0|MUX0_32_1|Mux1~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~16\, RegF0|READ_U_0|MUX0_32_1|Mux1~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux1~19\, RegF0|READ_U_0|MUX0_32_1|Mux1~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[30]\, ID_EX|ID_EX_read_data_1[30], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[30]~61\, Mux0_4to1|MUX2_2_1|Y[30]~61, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[30]~62\, Mux0_4to1|MUX2_2_1|Y[30]~62, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Add0~97\, ALU_exc|Add0~97, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux0~4\, ALU_exc|Mux0~4, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux0~5\, ALU_exc|Mux0~5, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux0~6\, ALU_exc|Mux0~6, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~33\, EX_MEM|EX_MEM_ALU_result~33, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[31]\, EX_MEM|EX_MEM_ALU_result[31], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[31]\, MEM_WB|MEM_WB_ALU_result[31], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[31]~31\, Mux4_2to1|Y[31]~31, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~0\, RegF0|READ_U_0|MUX0_32_1|Mux0~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~1\, RegF0|READ_U_0|MUX0_32_1|Mux0~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~17\, RegF0|READ_U_0|MUX0_32_1|Mux0~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~18\, RegF0|READ_U_0|MUX0_32_1|Mux0~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~9\, RegF0|READ_U_0|MUX0_32_1|Mux0~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~10\, RegF0|READ_U_0|MUX0_32_1|Mux0~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~2\, RegF0|READ_U_0|MUX0_32_1|Mux0~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~3\, RegF0|READ_U_0|MUX0_32_1|Mux0~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~6\, RegF0|READ_U_0|MUX0_32_1|Mux0~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~7\, RegF0|READ_U_0|MUX0_32_1|Mux0~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~4\, RegF0|READ_U_0|MUX0_32_1|Mux0~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~5\, RegF0|READ_U_0|MUX0_32_1|Mux0~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~8\, RegF0|READ_U_0|MUX0_32_1|Mux0~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~11\, RegF0|READ_U_0|MUX0_32_1|Mux0~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~12\, RegF0|READ_U_0|MUX0_32_1|Mux0~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~13\, RegF0|READ_U_0|MUX0_32_1|Mux0~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~14\, RegF0|READ_U_0|MUX0_32_1|Mux0~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~15\, RegF0|READ_U_0|MUX0_32_1|Mux0~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~16\, RegF0|READ_U_0|MUX0_32_1|Mux0~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux0~19\, RegF0|READ_U_0|MUX0_32_1|Mux0~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[31]\, ID_EX|ID_EX_read_data_1[31], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[31]~63\, Mux0_4to1|MUX2_2_1|Y[31]~63, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[31]~64\, Mux0_4to1|MUX2_2_1|Y[31]~64, MIPS_Pipeline, 1
instance = comp, \Mux1_2to1|Y[24]~23\, Mux1_2to1|Y[24]~23, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~1\, ALU_exc|LessThan0~1, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~3\, ALU_exc|LessThan0~3, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~5\, ALU_exc|LessThan0~5, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~7\, ALU_exc|LessThan0~7, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~9\, ALU_exc|LessThan0~9, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~11\, ALU_exc|LessThan0~11, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~13\, ALU_exc|LessThan0~13, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~15\, ALU_exc|LessThan0~15, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~17\, ALU_exc|LessThan0~17, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~19\, ALU_exc|LessThan0~19, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~21\, ALU_exc|LessThan0~21, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~23\, ALU_exc|LessThan0~23, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~25\, ALU_exc|LessThan0~25, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~27\, ALU_exc|LessThan0~27, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~29\, ALU_exc|LessThan0~29, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~31\, ALU_exc|LessThan0~31, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~33\, ALU_exc|LessThan0~33, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~35\, ALU_exc|LessThan0~35, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~37\, ALU_exc|LessThan0~37, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~39\, ALU_exc|LessThan0~39, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~41\, ALU_exc|LessThan0~41, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~43\, ALU_exc|LessThan0~43, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~45\, ALU_exc|LessThan0~45, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~47\, ALU_exc|LessThan0~47, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~49\, ALU_exc|LessThan0~49, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~51\, ALU_exc|LessThan0~51, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~53\, ALU_exc|LessThan0~53, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~55\, ALU_exc|LessThan0~55, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~57\, ALU_exc|LessThan0~57, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~59\, ALU_exc|LessThan0~59, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~61\, ALU_exc|LessThan0~61, MIPS_Pipeline, 1
instance = comp, \ALU_exc|LessThan0~62\, ALU_exc|LessThan0~62, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux20~6\, ALU_exc|Mux20~6, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result~26\, EX_MEM|EX_MEM_ALU_result~26, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_ALU_result[24]\, EX_MEM|EX_MEM_ALU_result[24], MIPS_Pipeline, 1
instance = comp, \MEM_WB|MEM_WB_ALU_result[24]\, MEM_WB|MEM_WB_ALU_result[24], MIPS_Pipeline, 1
instance = comp, \Mux4_2to1|Y[24]~24\, Mux4_2to1|Y[24]~24, MIPS_Pipeline, 1
instance = comp, \RegF0|WRITE_U_0|REG_BANK_Inst|GEN_REGS:2:REGS|Q[24]\, RegF0|WRITE_U_0|REG_BANK_Inst|\GEN_REGS:2:REGS|Q[24], MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~12\, RegF0|READ_U_0|MUX0_32_1|Mux7~12, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~13\, RegF0|READ_U_0|MUX0_32_1|Mux7~13, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~14\, RegF0|READ_U_0|MUX0_32_1|Mux7~14, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~15\, RegF0|READ_U_0|MUX0_32_1|Mux7~15, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~10\, RegF0|READ_U_0|MUX0_32_1|Mux7~10, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~11\, RegF0|READ_U_0|MUX0_32_1|Mux7~11, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~16\, RegF0|READ_U_0|MUX0_32_1|Mux7~16, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~7\, RegF0|READ_U_0|MUX0_32_1|Mux7~7, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~8\, RegF0|READ_U_0|MUX0_32_1|Mux7~8, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~0\, RegF0|READ_U_0|MUX0_32_1|Mux7~0, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~1\, RegF0|READ_U_0|MUX0_32_1|Mux7~1, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~4\, RegF0|READ_U_0|MUX0_32_1|Mux7~4, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~5\, RegF0|READ_U_0|MUX0_32_1|Mux7~5, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~2\, RegF0|READ_U_0|MUX0_32_1|Mux7~2, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~3\, RegF0|READ_U_0|MUX0_32_1|Mux7~3, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~6\, RegF0|READ_U_0|MUX0_32_1|Mux7~6, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~9\, RegF0|READ_U_0|MUX0_32_1|Mux7~9, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~17\, RegF0|READ_U_0|MUX0_32_1|Mux7~17, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~18\, RegF0|READ_U_0|MUX0_32_1|Mux7~18, MIPS_Pipeline, 1
instance = comp, \RegF0|READ_U_0|MUX0_32_1|Mux7~19\, RegF0|READ_U_0|MUX0_32_1|Mux7~19, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_read_data_1[24]\, ID_EX|ID_EX_read_data_1[24], MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[24]~49\, Mux0_4to1|MUX2_2_1|Y[24]~49, MIPS_Pipeline, 1
instance = comp, \Mux0_4to1|MUX2_2_1|Y[24]~50\, Mux0_4to1|MUX2_2_1|Y[24]~50, MIPS_Pipeline, 1
instance = comp, \ALU_exc|ALU_result~32\, ALU_exc|ALU_result~32, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux7~0\, ALU_exc|Mux7~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux7~1\, ALU_exc|Mux7~1, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~15\, ALU_exc|Equal0~15, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~16\, ALU_exc|Equal0~16, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~17\, ALU_exc|Equal0~17, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~2\, ALU_exc|Equal0~2, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~3\, ALU_exc|Equal0~3, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~6\, ALU_exc|Equal0~6, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~4\, ALU_exc|Equal0~4, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~5\, ALU_exc|Equal0~5, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~7\, ALU_exc|Equal0~7, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~23\, ALU_exc|Equal0~23, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~12\, ALU_exc|Equal0~12, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~13\, ALU_exc|Equal0~13, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~14\, ALU_exc|Equal0~14, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux0~8\, ALU_exc|Mux0~8, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~20\, ALU_exc|Equal0~20, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~19\, ALU_exc|Equal0~19, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~21\, ALU_exc|Equal0~21, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~8\, ALU_exc|Equal0~8, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~22\, ALU_exc|Equal0~22, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Zero~0\, EX_MEM|EX_MEM_Zero~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Zero\, EX_MEM|EX_MEM_Zero, MIPS_Pipeline, 1
instance = comp, \Control_U|Branch_ne~0\, Control_U|Branch_ne~0, MIPS_Pipeline, 1
instance = comp, \Control_U|Branch_ne\, Control_U|Branch_ne, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_ne~0\, EX_MEM|EX_MEM_Branch_ne~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_ne\, EX_MEM|EX_MEM_Branch_ne, MIPS_Pipeline, 1
instance = comp, \PC_Src~0\, PC_Src~0, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[2]\, EX_MEM|EX_MEM_Branch_Addr[2], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[2]~1\, Mux3_2to1|Y[2]~1, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[2]\, PC_Reg_1|Q[2], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~6\, IF_ID|IF_ID_Instruction~6, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[16]\, IF_ID|IF_ID_Instruction[16], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_Rt[0]\, ID_EX|ID_EX_Rt[0], MIPS_Pipeline, 1
instance = comp, \HDU1|PC_Write~4\, HDU1|PC_Write~4, MIPS_Pipeline, 1
instance = comp, \HDU1|Equal2~0\, HDU1|Equal2~0, MIPS_Pipeline, 1
instance = comp, \HDU1|PC_Write~3\, HDU1|PC_Write~3, MIPS_Pipeline, 1
instance = comp, \HDU1|PC_Write~1\, HDU1|PC_Write~1, MIPS_Pipeline, 1
instance = comp, \HDU1|PC_Write~0\, HDU1|PC_Write~0, MIPS_Pipeline, 1
instance = comp, \HDU1|PC_Write~2\, HDU1|PC_Write~2, MIPS_Pipeline, 1
instance = comp, \HDU1|PC_Write~5\, HDU1|PC_Write~5, MIPS_Pipeline, 1
instance = comp, \HDU1|Equal0~0\, HDU1|Equal0~0, MIPS_Pipeline, 1
instance = comp, \HDU1|PC_Write~6\, HDU1|PC_Write~6, MIPS_Pipeline, 1
instance = comp, \IF_ID_en~0\, IF_ID_en~0, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction~14\, IF_ID|IF_ID_Instruction~14, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_Instruction[30]\, IF_ID|IF_ID_Instruction[30], MIPS_Pipeline, 1
instance = comp, \Control_U|Jump~0\, Control_U|Jump~0, MIPS_Pipeline, 1
instance = comp, \Control_U|Jump~1\, Control_U|Jump~1, MIPS_Pipeline, 1
instance = comp, \Control_U|Jump~2\, Control_U|Jump~2, MIPS_Pipeline, 1
instance = comp, \Control_U|Jump\, Control_U|Jump, MIPS_Pipeline, 1
instance = comp, \HDU1|Stall_Flush~0\, HDU1|Stall_Flush~0, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[0]\, PC_plus4|Q[0], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~0\, IF_ID|IF_ID_nextPC~0, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[0]\, IF_ID|IF_ID_nextPC[0], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[0]\, ID_EX|ID_EX_nextPC[0], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr~30\, EX_MEM|EX_MEM_Branch_Addr~30, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[0]\, EX_MEM|EX_MEM_Branch_Addr[0], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[0]~0\, Mux3_2to1|Y[0]~0, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[0]~feeder\, PC_Reg_1|Q[0]~feeder, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[0]\, PC_Reg_1|Q[0], MIPS_Pipeline, 1
instance = comp, \Add0|Result[10]~16\, Add0|Result[10]~16, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[10]\, PC_plus4|Q[10], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~9\, IF_ID|IF_ID_nextPC~9, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[10]\, IF_ID|IF_ID_nextPC[10], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[10]~feeder\, ID_EX|ID_EX_nextPC[10]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[10]\, ID_EX|ID_EX_nextPC[10], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[10]~47\, EX_MEM|EX_MEM_Branch_Addr[10]~47, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[10]\, EX_MEM|EX_MEM_Branch_Addr[10], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[10]~9\, Mux3_2to1|Y[10]~9, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[10]\, PC_Reg_1|Q[10], MIPS_Pipeline, 1
instance = comp, \Add0|Result[11]~18\, Add0|Result[11]~18, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[11]\, PC_plus4|Q[11], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~10\, IF_ID|IF_ID_nextPC~10, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[11]\, IF_ID|IF_ID_nextPC[11], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[11]~feeder\, ID_EX|ID_EX_nextPC[11]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[11]\, ID_EX|ID_EX_nextPC[11], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[11]~49\, EX_MEM|EX_MEM_Branch_Addr[11]~49, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[11]\, EX_MEM|EX_MEM_Branch_Addr[11], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[11]~10\, Mux3_2to1|Y[11]~10, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[11]\, PC_Reg_1|Q[11], MIPS_Pipeline, 1
instance = comp, \Add0|Result[12]~20\, Add0|Result[12]~20, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[12]\, PC_plus4|Q[12], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~11\, IF_ID|IF_ID_nextPC~11, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[12]\, IF_ID|IF_ID_nextPC[12], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[12]~feeder\, ID_EX|ID_EX_nextPC[12]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[12]\, ID_EX|ID_EX_nextPC[12], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[12]~51\, EX_MEM|EX_MEM_Branch_Addr[12]~51, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[12]\, EX_MEM|EX_MEM_Branch_Addr[12], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[12]~11\, Mux3_2to1|Y[12]~11, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[12]\, PC_Reg_1|Q[12], MIPS_Pipeline, 1
instance = comp, \Add0|Result[13]~22\, Add0|Result[13]~22, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[13]\, PC_plus4|Q[13], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~12\, IF_ID|IF_ID_nextPC~12, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[13]\, IF_ID|IF_ID_nextPC[13], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[13]~feeder\, ID_EX|ID_EX_nextPC[13]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[13]\, ID_EX|ID_EX_nextPC[13], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[13]~53\, EX_MEM|EX_MEM_Branch_Addr[13]~53, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[13]\, EX_MEM|EX_MEM_Branch_Addr[13], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[13]~12\, Mux3_2to1|Y[13]~12, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[13]\, PC_Reg_1|Q[13], MIPS_Pipeline, 1
instance = comp, \Add0|Result[14]~24\, Add0|Result[14]~24, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[14]\, PC_plus4|Q[14], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~13\, IF_ID|IF_ID_nextPC~13, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[14]\, IF_ID|IF_ID_nextPC[14], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[14]~feeder\, ID_EX|ID_EX_nextPC[14]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[14]\, ID_EX|ID_EX_nextPC[14], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[14]~55\, EX_MEM|EX_MEM_Branch_Addr[14]~55, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[14]\, EX_MEM|EX_MEM_Branch_Addr[14], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[14]~13\, Mux3_2to1|Y[14]~13, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[14]\, PC_Reg_1|Q[14], MIPS_Pipeline, 1
instance = comp, \Add0|Result[15]~26\, Add0|Result[15]~26, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[15]\, PC_plus4|Q[15], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~14\, IF_ID|IF_ID_nextPC~14, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[15]\, IF_ID|IF_ID_nextPC[15], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[15]~feeder\, ID_EX|ID_EX_nextPC[15]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[15]\, ID_EX|ID_EX_nextPC[15], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[15]~57\, EX_MEM|EX_MEM_Branch_Addr[15]~57, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[15]\, EX_MEM|EX_MEM_Branch_Addr[15], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[15]~14\, Mux3_2to1|Y[15]~14, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[15]\, PC_Reg_1|Q[15], MIPS_Pipeline, 1
instance = comp, \Add0|Result[16]~28\, Add0|Result[16]~28, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[16]\, PC_plus4|Q[16], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~15\, IF_ID|IF_ID_nextPC~15, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[16]\, IF_ID|IF_ID_nextPC[16], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[16]\, ID_EX|ID_EX_nextPC[16], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[16]~59\, EX_MEM|EX_MEM_Branch_Addr[16]~59, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[16]\, EX_MEM|EX_MEM_Branch_Addr[16], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[16]~15\, Mux3_2to1|Y[16]~15, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[16]\, PC_Reg_1|Q[16], MIPS_Pipeline, 1
instance = comp, \Add0|Result[17]~30\, Add0|Result[17]~30, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[17]~feeder\, PC_plus4|Q[17]~feeder, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[17]\, PC_plus4|Q[17], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~16\, IF_ID|IF_ID_nextPC~16, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[17]\, IF_ID|IF_ID_nextPC[17], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[17]~feeder\, ID_EX|ID_EX_nextPC[17]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[17]\, ID_EX|ID_EX_nextPC[17], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[17]~61\, EX_MEM|EX_MEM_Branch_Addr[17]~61, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[17]\, EX_MEM|EX_MEM_Branch_Addr[17], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[17]~16\, Mux3_2to1|Y[17]~16, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[17]\, PC_Reg_1|Q[17], MIPS_Pipeline, 1
instance = comp, \Add0|Result[18]~32\, Add0|Result[18]~32, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[18]\, PC_plus4|Q[18], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~17\, IF_ID|IF_ID_nextPC~17, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[18]\, IF_ID|IF_ID_nextPC[18], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[18]\, ID_EX|ID_EX_nextPC[18], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[18]~63\, EX_MEM|EX_MEM_Branch_Addr[18]~63, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[18]\, EX_MEM|EX_MEM_Branch_Addr[18], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[18]~17\, Mux3_2to1|Y[18]~17, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[18]\, PC_Reg_1|Q[18], MIPS_Pipeline, 1
instance = comp, \Add0|Result[19]~34\, Add0|Result[19]~34, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[19]\, PC_plus4|Q[19], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~18\, IF_ID|IF_ID_nextPC~18, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[19]\, IF_ID|IF_ID_nextPC[19], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[19]~feeder\, ID_EX|ID_EX_nextPC[19]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[19]\, ID_EX|ID_EX_nextPC[19], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[19]~65\, EX_MEM|EX_MEM_Branch_Addr[19]~65, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[19]\, EX_MEM|EX_MEM_Branch_Addr[19], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[19]~18\, Mux3_2to1|Y[19]~18, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[19]\, PC_Reg_1|Q[19], MIPS_Pipeline, 1
instance = comp, \Add0|Result[20]~36\, Add0|Result[20]~36, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[20]\, PC_plus4|Q[20], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~19\, IF_ID|IF_ID_nextPC~19, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[20]\, IF_ID|IF_ID_nextPC[20], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[20]~feeder\, ID_EX|ID_EX_nextPC[20]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[20]\, ID_EX|ID_EX_nextPC[20], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[20]~67\, EX_MEM|EX_MEM_Branch_Addr[20]~67, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[20]\, EX_MEM|EX_MEM_Branch_Addr[20], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[20]~19\, Mux3_2to1|Y[20]~19, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[20]\, PC_Reg_1|Q[20], MIPS_Pipeline, 1
instance = comp, \Add0|Result[21]~38\, Add0|Result[21]~38, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[21]\, PC_plus4|Q[21], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~20\, IF_ID|IF_ID_nextPC~20, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[21]\, IF_ID|IF_ID_nextPC[21], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[21]~feeder\, ID_EX|ID_EX_nextPC[21]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[21]\, ID_EX|ID_EX_nextPC[21], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[21]~69\, EX_MEM|EX_MEM_Branch_Addr[21]~69, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[21]\, EX_MEM|EX_MEM_Branch_Addr[21], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[21]~20\, Mux3_2to1|Y[21]~20, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[21]\, PC_Reg_1|Q[21], MIPS_Pipeline, 1
instance = comp, \Add0|Result[22]~40\, Add0|Result[22]~40, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[22]\, PC_plus4|Q[22], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~21\, IF_ID|IF_ID_nextPC~21, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[22]\, IF_ID|IF_ID_nextPC[22], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[22]~feeder\, ID_EX|ID_EX_nextPC[22]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[22]\, ID_EX|ID_EX_nextPC[22], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[22]~71\, EX_MEM|EX_MEM_Branch_Addr[22]~71, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[22]\, EX_MEM|EX_MEM_Branch_Addr[22], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[22]~21\, Mux3_2to1|Y[22]~21, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[22]\, PC_Reg_1|Q[22], MIPS_Pipeline, 1
instance = comp, \Add0|Result[23]~42\, Add0|Result[23]~42, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[23]\, PC_plus4|Q[23], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~22\, IF_ID|IF_ID_nextPC~22, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[23]\, IF_ID|IF_ID_nextPC[23], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[23]~feeder\, ID_EX|ID_EX_nextPC[23]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[23]\, ID_EX|ID_EX_nextPC[23], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[23]~73\, EX_MEM|EX_MEM_Branch_Addr[23]~73, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[23]\, EX_MEM|EX_MEM_Branch_Addr[23], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[23]~22\, Mux3_2to1|Y[23]~22, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[23]\, PC_Reg_1|Q[23], MIPS_Pipeline, 1
instance = comp, \Add0|Result[24]~44\, Add0|Result[24]~44, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[24]\, PC_plus4|Q[24], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~23\, IF_ID|IF_ID_nextPC~23, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[24]\, IF_ID|IF_ID_nextPC[24], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[24]~feeder\, ID_EX|ID_EX_nextPC[24]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[24]\, ID_EX|ID_EX_nextPC[24], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[24]~75\, EX_MEM|EX_MEM_Branch_Addr[24]~75, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[24]\, EX_MEM|EX_MEM_Branch_Addr[24], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[24]~23\, Mux3_2to1|Y[24]~23, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[24]\, PC_Reg_1|Q[24], MIPS_Pipeline, 1
instance = comp, \Add0|Result[25]~46\, Add0|Result[25]~46, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[25]\, PC_plus4|Q[25], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~24\, IF_ID|IF_ID_nextPC~24, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[25]\, IF_ID|IF_ID_nextPC[25], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[25]~feeder\, ID_EX|ID_EX_nextPC[25]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[25]\, ID_EX|ID_EX_nextPC[25], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[25]~77\, EX_MEM|EX_MEM_Branch_Addr[25]~77, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[25]\, EX_MEM|EX_MEM_Branch_Addr[25], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[25]~24\, Mux3_2to1|Y[25]~24, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[25]\, PC_Reg_1|Q[25], MIPS_Pipeline, 1
instance = comp, \Add0|Result[26]~48\, Add0|Result[26]~48, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[26]\, PC_plus4|Q[26], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~25\, IF_ID|IF_ID_nextPC~25, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[26]\, IF_ID|IF_ID_nextPC[26], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[26]~feeder\, ID_EX|ID_EX_nextPC[26]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[26]\, ID_EX|ID_EX_nextPC[26], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[26]~79\, EX_MEM|EX_MEM_Branch_Addr[26]~79, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[26]\, EX_MEM|EX_MEM_Branch_Addr[26], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[26]~25\, Mux3_2to1|Y[26]~25, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[26]\, PC_Reg_1|Q[26], MIPS_Pipeline, 1
instance = comp, \Add0|Result[27]~50\, Add0|Result[27]~50, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[27]\, PC_plus4|Q[27], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~26\, IF_ID|IF_ID_nextPC~26, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[27]\, IF_ID|IF_ID_nextPC[27], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[27]~feeder\, ID_EX|ID_EX_nextPC[27]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[27]\, ID_EX|ID_EX_nextPC[27], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[27]~81\, EX_MEM|EX_MEM_Branch_Addr[27]~81, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[27]\, EX_MEM|EX_MEM_Branch_Addr[27], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[27]~26\, Mux3_2to1|Y[27]~26, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[27]\, PC_Reg_1|Q[27], MIPS_Pipeline, 1
instance = comp, \Add0|Result[28]~52\, Add0|Result[28]~52, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[28]\, PC_plus4|Q[28], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~27\, IF_ID|IF_ID_nextPC~27, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[28]\, IF_ID|IF_ID_nextPC[28], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[28]~feeder\, ID_EX|ID_EX_nextPC[28]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[28]\, ID_EX|ID_EX_nextPC[28], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[28]~83\, EX_MEM|EX_MEM_Branch_Addr[28]~83, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[28]\, EX_MEM|EX_MEM_Branch_Addr[28], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[28]~27\, Mux3_2to1|Y[28]~27, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[28]\, PC_Reg_1|Q[28], MIPS_Pipeline, 1
instance = comp, \Add0|Result[29]~54\, Add0|Result[29]~54, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[29]\, PC_plus4|Q[29], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~28\, IF_ID|IF_ID_nextPC~28, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[29]\, IF_ID|IF_ID_nextPC[29], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[29]\, ID_EX|ID_EX_nextPC[29], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[29]~85\, EX_MEM|EX_MEM_Branch_Addr[29]~85, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[29]\, EX_MEM|EX_MEM_Branch_Addr[29], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[29]~28\, Mux3_2to1|Y[29]~28, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[29]\, PC_Reg_1|Q[29], MIPS_Pipeline, 1
instance = comp, \Add0|Result[30]~56\, Add0|Result[30]~56, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[30]\, PC_plus4|Q[30], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~29\, IF_ID|IF_ID_nextPC~29, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[30]\, IF_ID|IF_ID_nextPC[30], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[30]~feeder\, ID_EX|ID_EX_nextPC[30]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[30]\, ID_EX|ID_EX_nextPC[30], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[30]~87\, EX_MEM|EX_MEM_Branch_Addr[30]~87, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[30]\, EX_MEM|EX_MEM_Branch_Addr[30], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[30]~29\, Mux3_2to1|Y[30]~29, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[30]\, PC_Reg_1|Q[30], MIPS_Pipeline, 1
instance = comp, \Add0|Result[31]~58\, Add0|Result[31]~58, MIPS_Pipeline, 1
instance = comp, \PC_plus4|Q[31]\, PC_plus4|Q[31], MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC~30\, IF_ID|IF_ID_nextPC~30, MIPS_Pipeline, 1
instance = comp, \IF_ID|IF_ID_nextPC[31]\, IF_ID|IF_ID_nextPC[31], MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[31]~feeder\, ID_EX|ID_EX_nextPC[31]~feeder, MIPS_Pipeline, 1
instance = comp, \ID_EX|ID_EX_nextPC[31]\, ID_EX|ID_EX_nextPC[31], MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[31]~89\, EX_MEM|EX_MEM_Branch_Addr[31]~89, MIPS_Pipeline, 1
instance = comp, \EX_MEM|EX_MEM_Branch_Addr[31]\, EX_MEM|EX_MEM_Branch_Addr[31], MIPS_Pipeline, 1
instance = comp, \Mux3_2to1|Y[31]~30\, Mux3_2to1|Y[31]~30, MIPS_Pipeline, 1
instance = comp, \PC_Reg_1|Q[31]\, PC_Reg_1|Q[31], MIPS_Pipeline, 1
instance = comp, \IF_Flush~0\, IF_Flush~0, MIPS_Pipeline, 1
instance = comp, \Mux0_2to1|Y[0]~0\, Mux0_2to1|Y[0]~0, MIPS_Pipeline, 1
instance = comp, \Mux0_2to1|Y[1]~1\, Mux0_2to1|Y[1]~1, MIPS_Pipeline, 1
instance = comp, \Mux0_2to1|Y[2]~2\, Mux0_2to1|Y[2]~2, MIPS_Pipeline, 1
instance = comp, \Mux0_2to1|Y[3]~3\, Mux0_2to1|Y[3]~3, MIPS_Pipeline, 1
instance = comp, \Mux0_2to1|Y[4]~4\, Mux0_2to1|Y[4]~4, MIPS_Pipeline, 1
instance = comp, \Mux1_4to1|MUX2_2_1|Y[8]~17\, Mux1_4to1|MUX2_2_1|Y[8]~17, MIPS_Pipeline, 1
instance = comp, \Final_Jump~0\, Final_Jump~0, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Mux3~10\, ALU_exc|Mux3~10, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~9\, ALU_exc|Equal0~9, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~10\, ALU_exc|Equal0~10, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~11\, ALU_exc|Equal0~11, MIPS_Pipeline, 1
instance = comp, \ALU_exc|Equal0~18\, ALU_exc|Equal0~18, MIPS_Pipeline, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, MIPS_Pipeline, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, MIPS_Pipeline, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, MIPS_Pipeline, 1
