Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d594824d796849a1a940fb8d3ea38dd5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_CPU_behav xil_defaultlib.sim_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port CLK [C:/Users/13151/Desktop/CPU/CPU.srcs/sources_1/new/datapath.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port y [C:/Users/13151/Desktop/CPU/CPU.srcs/sources_1/new/datapath.v:87]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port wa3 [C:/Users/13151/Desktop/CPU/CPU.srcs/sources_1/new/datapath.v:96]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
