|Uart1To20Top
clk => clk.IN1
rst_n => rst_n.IN25
spi_mosi => spi_mosi.IN1
spi_cs_n => spi_cs_n.IN1
spi_clk => spi_clk.IN1
spi_miso <= spi_slave_transceiver:spi_slave_inst.spi_miso
uart_tx_to_fpga => uart_tx_to_fpga.IN1
uart_rx_from_fpga <= uart_transceiver:uart_transceiver_Main.uart_chip_di
uart_rx[0] => uart_rx[0].IN1
uart_rx[1] => uart_rx[1].IN1
uart_rx[2] => uart_rx[2].IN1
uart_rx[3] => uart_rx[3].IN1
uart_rx[4] => uart_rx[4].IN1
uart_rx[5] => uart_rx[5].IN1
uart_rx[6] => uart_rx[6].IN1
uart_rx[7] => uart_rx[7].IN1
uart_rx[8] => uart_rx[8].IN1
uart_rx[9] => uart_rx[9].IN1
uart_rx[10] => uart_rx[10].IN1
uart_rx[11] => uart_rx[11].IN1
uart_rx[12] => uart_rx[12].IN1
uart_rx[13] => uart_rx[13].IN1
uart_rx[14] => uart_rx[14].IN1
uart_rx[15] => uart_rx[15].IN1
uart_rx[16] => uart_rx[16].IN1
uart_rx[17] => uart_rx[17].IN1
uart_rx[18] => uart_rx[18].IN1
uart_rx[19] => uart_rx[19].IN1
uart_tx[0] <= uart_transceiver:uart_transceiver_01inst.uart_chip_di
uart_tx[1] <= uart_transceiver:uart_transceiver_02inst.uart_chip_di
uart_tx[2] <= uart_transceiver:uart_transceiver_03inst.uart_chip_di
uart_tx[3] <= uart_transceiver:uart_transceiver_04inst.uart_chip_di
uart_tx[4] <= uart_transceiver:uart_transceiver_05inst.uart_chip_di
uart_tx[5] <= uart_transceiver:uart_transceiver_06inst.uart_chip_di
uart_tx[6] <= uart_transceiver:uart_transceiver_07inst.uart_chip_di
uart_tx[7] <= uart_transceiver:uart_transceiver_08inst.uart_chip_di
uart_tx[8] <= uart_transceiver:uart_transceiver_09inst.uart_chip_di
uart_tx[9] <= uart_transceiver:uart_transceiver_10inst.uart_chip_di
uart_tx[10] <= uart_transceiver:uart_transceiver_11inst.uart_chip_di
uart_tx[11] <= uart_transceiver:uart_transceiver_12inst.uart_chip_di
uart_tx[12] <= uart_transceiver:uart_transceiver_13inst.uart_chip_di
uart_tx[13] <= uart_transceiver:uart_transceiver_14inst.uart_chip_di
uart_tx[14] <= uart_transceiver:uart_transceiver_15inst.uart_chip_di
uart_tx[15] <= uart_transceiver:uart_transceiver_16inst.uart_chip_di
uart_tx[16] <= uart_transceiver:uart_transceiver_17inst.uart_chip_di
uart_tx[17] <= uart_transceiver:uart_transceiver_18inst.uart_chip_di
uart_tx[18] <= uart_transceiver:uart_transceiver_19inst.uart_chip_di
uart_tx[19] <= uart_transceiver:uart_transceiver_20inst.uart_chip_di


|Uart1To20Top|pll_8MIn:pll_8MIn
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|Uart1To20Top|pll_8MIn:pll_8MIn|altpll:altpll_component
inclk[0] => pll_8MIn_altpll:auto_generated.inclk[0]
inclk[1] => pll_8MIn_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_8MIn_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_8MIn_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Uart1To20Top|pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|spi_slave_transceiver:spi_slave_inst
clk => tx_shift_reg[0].CLK
clk => tx_shift_reg[1].CLK
clk => tx_shift_reg[2].CLK
clk => tx_shift_reg[3].CLK
clk => tx_shift_reg[4].CLK
clk => tx_shift_reg[5].CLK
clk => tx_shift_reg[6].CLK
clk => tx_shift_reg[7].CLK
clk => tx_shift_reg[8].CLK
clk => tx_shift_reg[9].CLK
clk => tx_shift_reg[10].CLK
clk => tx_shift_reg[11].CLK
clk => tx_shift_reg[12].CLK
clk => tx_shift_reg[13].CLK
clk => tx_shift_reg[14].CLK
clk => tx_shift_reg[15].CLK
clk => rx_data_ready~reg0.CLK
clk => rx_data[0]~reg0.CLK
clk => rx_data[1]~reg0.CLK
clk => rx_data[2]~reg0.CLK
clk => rx_data[3]~reg0.CLK
clk => rx_data[4]~reg0.CLK
clk => rx_data[5]~reg0.CLK
clk => rx_data[6]~reg0.CLK
clk => rx_data[7]~reg0.CLK
clk => rx_data[8]~reg0.CLK
clk => rx_data[9]~reg0.CLK
clk => rx_data[10]~reg0.CLK
clk => rx_data[11]~reg0.CLK
clk => rx_data[12]~reg0.CLK
clk => rx_data[13]~reg0.CLK
clk => rx_data[14]~reg0.CLK
clk => rx_data[15]~reg0.CLK
clk => bit_cnt[0].CLK
clk => bit_cnt[1].CLK
clk => bit_cnt[2].CLK
clk => bit_cnt[3].CLK
clk => rx_shift_reg[0].CLK
clk => rx_shift_reg[1].CLK
clk => rx_shift_reg[2].CLK
clk => rx_shift_reg[3].CLK
clk => rx_shift_reg[4].CLK
clk => rx_shift_reg[5].CLK
clk => rx_shift_reg[6].CLK
clk => rx_shift_reg[7].CLK
clk => rx_shift_reg[8].CLK
clk => rx_shift_reg[9].CLK
clk => rx_shift_reg[10].CLK
clk => rx_shift_reg[11].CLK
clk => rx_shift_reg[12].CLK
clk => rx_shift_reg[13].CLK
clk => rx_shift_reg[14].CLK
clk => rx_shift_reg[15].CLK
clk => clk_error_cnt[0].CLK
clk => clk_error_cnt[1].CLK
clk => clk_error_cnt[2].CLK
clk => clk_error_cnt[3].CLK
clk => clk_error_cnt[4].CLK
clk => clk_error_cnt[5].CLK
clk => clk_error_cnt[6].CLK
clk => clk_error_cnt[7].CLK
clk => clk_error_cnt[8].CLK
clk => clk_error_cnt[9].CLK
clk => clk_error_cnt[10].CLK
clk => clk_error_cnt[11].CLK
clk => spi_mosi_buf[0].CLK
clk => spi_mosi_buf[1].CLK
clk => spi_mosi_buf[2].CLK
clk => spi_cs_n_buf[0].CLK
clk => spi_cs_n_buf[1].CLK
clk => spi_cs_n_buf[2].CLK
clk => spi_clk_buf[0].CLK
clk => spi_clk_buf[1].CLK
clk => spi_clk_buf[2].CLK
rst_n => tx_shift_reg[0].ACLR
rst_n => tx_shift_reg[1].ACLR
rst_n => tx_shift_reg[2].ACLR
rst_n => tx_shift_reg[3].ACLR
rst_n => tx_shift_reg[4].ACLR
rst_n => tx_shift_reg[5].ACLR
rst_n => tx_shift_reg[6].ACLR
rst_n => tx_shift_reg[7].ACLR
rst_n => tx_shift_reg[8].ACLR
rst_n => tx_shift_reg[9].ACLR
rst_n => tx_shift_reg[10].ACLR
rst_n => tx_shift_reg[11].ACLR
rst_n => tx_shift_reg[12].ACLR
rst_n => tx_shift_reg[13].ACLR
rst_n => tx_shift_reg[14].ACLR
rst_n => tx_shift_reg[15].ACLR
rst_n => rx_data_ready~reg0.ACLR
rst_n => rx_data[0]~reg0.ACLR
rst_n => rx_data[1]~reg0.ACLR
rst_n => rx_data[2]~reg0.ACLR
rst_n => rx_data[3]~reg0.ACLR
rst_n => rx_data[4]~reg0.ACLR
rst_n => rx_data[5]~reg0.ACLR
rst_n => rx_data[6]~reg0.ACLR
rst_n => rx_data[7]~reg0.ACLR
rst_n => rx_data[8]~reg0.ACLR
rst_n => rx_data[9]~reg0.ACLR
rst_n => rx_data[10]~reg0.ACLR
rst_n => rx_data[11]~reg0.ACLR
rst_n => rx_data[12]~reg0.ACLR
rst_n => rx_data[13]~reg0.ACLR
rst_n => rx_data[14]~reg0.ACLR
rst_n => rx_data[15]~reg0.ACLR
rst_n => spi_mosi_buf[0].ACLR
rst_n => spi_mosi_buf[1].ACLR
rst_n => spi_mosi_buf[2].ACLR
rst_n => spi_cs_n_buf[0].ACLR
rst_n => spi_cs_n_buf[1].ACLR
rst_n => spi_cs_n_buf[2].ACLR
rst_n => spi_clk_buf[0].ACLR
rst_n => spi_clk_buf[1].ACLR
rst_n => spi_clk_buf[2].ACLR
rst_n => clk_error_cnt[0].ACLR
rst_n => clk_error_cnt[1].ACLR
rst_n => clk_error_cnt[2].ACLR
rst_n => clk_error_cnt[3].ACLR
rst_n => clk_error_cnt[4].ACLR
rst_n => clk_error_cnt[5].ACLR
rst_n => clk_error_cnt[6].ACLR
rst_n => clk_error_cnt[7].ACLR
rst_n => clk_error_cnt[8].ACLR
rst_n => clk_error_cnt[9].ACLR
rst_n => clk_error_cnt[10].ACLR
rst_n => clk_error_cnt[11].ACLR
rst_n => bit_cnt[0].ACLR
rst_n => bit_cnt[1].ACLR
rst_n => bit_cnt[2].ACLR
rst_n => bit_cnt[3].ACLR
rst_n => rx_shift_reg[0].ACLR
rst_n => rx_shift_reg[1].ACLR
rst_n => rx_shift_reg[2].ACLR
rst_n => rx_shift_reg[3].ACLR
rst_n => rx_shift_reg[4].ACLR
rst_n => rx_shift_reg[5].ACLR
rst_n => rx_shift_reg[6].ACLR
rst_n => rx_shift_reg[7].ACLR
rst_n => rx_shift_reg[8].ACLR
rst_n => rx_shift_reg[9].ACLR
rst_n => rx_shift_reg[10].ACLR
rst_n => rx_shift_reg[11].ACLR
rst_n => rx_shift_reg[12].ACLR
rst_n => rx_shift_reg[13].ACLR
rst_n => rx_shift_reg[14].ACLR
rst_n => rx_shift_reg[15].ACLR
spi_mosi => spi_mosi_buf[0].DATAIN
spi_cs_n => spi_cs_n_buf[0].DATAIN
spi_clk => spi_clk_buf[0].DATAIN
spi_miso <= tx_shift_reg[15].DB_MAX_OUTPUT_PORT_TYPE
spi_clk_error <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_ready <= rx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[0] <= rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[1] <= rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[2] <= rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[3] <= rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[4] <= rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[5] <= rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[6] <= rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[7] <= rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[8] <= rx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[9] <= rx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[10] <= rx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[11] <= rx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[12] <= rx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[13] <= rx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[14] <= rx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data[15] <= rx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data_ready => tx_shift_reg.OUTPUTSELECT
tx_data[0] => tx_shift_reg.DATAB
tx_data[1] => tx_shift_reg.DATAB
tx_data[2] => tx_shift_reg.DATAB
tx_data[3] => tx_shift_reg.DATAB
tx_data[4] => tx_shift_reg.DATAB
tx_data[5] => tx_shift_reg.DATAB
tx_data[6] => tx_shift_reg.DATAB
tx_data[7] => tx_shift_reg.DATAB
tx_data[8] => tx_shift_reg.DATAB
tx_data[9] => tx_shift_reg.DATAB
tx_data[10] => tx_shift_reg.DATAB
tx_data[11] => tx_shift_reg.DATAB
tx_data[12] => tx_shift_reg.DATAB
tx_data[13] => tx_shift_reg.DATAB
tx_data[14] => tx_shift_reg.DATAB
tx_data[15] => tx_shift_reg.DATAB


|Uart1To20Top|spi_slave_reg:spi_slave_reg_inst
clk => tx_data[0]~reg0.CLK
clk => tx_data[1]~reg0.CLK
clk => tx_data[2]~reg0.CLK
clk => tx_data[3]~reg0.CLK
clk => tx_data[4]~reg0.CLK
clk => tx_data[5]~reg0.CLK
clk => tx_data[6]~reg0.CLK
clk => tx_data[7]~reg0.CLK
clk => tx_data[8]~reg0.CLK
clk => tx_data[9]~reg0.CLK
clk => tx_data[10]~reg0.CLK
clk => tx_data[11]~reg0.CLK
clk => tx_data[12]~reg0.CLK
clk => tx_data[13]~reg0.CLK
clk => tx_data[14]~reg0.CLK
clk => tx_data[15]~reg0.CLK
clk => reg_timer_trig20[0]~reg0.CLK
clk => reg_timer_trig20[1]~reg0.CLK
clk => reg_timer_trig20[2]~reg0.CLK
clk => reg_timer_trig20[3]~reg0.CLK
clk => reg_timer_trig20[4]~reg0.CLK
clk => reg_timer_trig20[5]~reg0.CLK
clk => reg_timer_trig20[6]~reg0.CLK
clk => reg_timer_trig20[7]~reg0.CLK
clk => reg_timer_trig19[0]~reg0.CLK
clk => reg_timer_trig19[1]~reg0.CLK
clk => reg_timer_trig19[2]~reg0.CLK
clk => reg_timer_trig19[3]~reg0.CLK
clk => reg_timer_trig19[4]~reg0.CLK
clk => reg_timer_trig19[5]~reg0.CLK
clk => reg_timer_trig19[6]~reg0.CLK
clk => reg_timer_trig19[7]~reg0.CLK
clk => reg_timer_trig18[0]~reg0.CLK
clk => reg_timer_trig18[1]~reg0.CLK
clk => reg_timer_trig18[2]~reg0.CLK
clk => reg_timer_trig18[3]~reg0.CLK
clk => reg_timer_trig18[4]~reg0.CLK
clk => reg_timer_trig18[5]~reg0.CLK
clk => reg_timer_trig18[6]~reg0.CLK
clk => reg_timer_trig18[7]~reg0.CLK
clk => reg_timer_trig17[0]~reg0.CLK
clk => reg_timer_trig17[1]~reg0.CLK
clk => reg_timer_trig17[2]~reg0.CLK
clk => reg_timer_trig17[3]~reg0.CLK
clk => reg_timer_trig17[4]~reg0.CLK
clk => reg_timer_trig17[5]~reg0.CLK
clk => reg_timer_trig17[6]~reg0.CLK
clk => reg_timer_trig17[7]~reg0.CLK
clk => reg_timer_trig16[0]~reg0.CLK
clk => reg_timer_trig16[1]~reg0.CLK
clk => reg_timer_trig16[2]~reg0.CLK
clk => reg_timer_trig16[3]~reg0.CLK
clk => reg_timer_trig16[4]~reg0.CLK
clk => reg_timer_trig16[5]~reg0.CLK
clk => reg_timer_trig16[6]~reg0.CLK
clk => reg_timer_trig16[7]~reg0.CLK
clk => reg_timer_trig15[0]~reg0.CLK
clk => reg_timer_trig15[1]~reg0.CLK
clk => reg_timer_trig15[2]~reg0.CLK
clk => reg_timer_trig15[3]~reg0.CLK
clk => reg_timer_trig15[4]~reg0.CLK
clk => reg_timer_trig15[5]~reg0.CLK
clk => reg_timer_trig15[6]~reg0.CLK
clk => reg_timer_trig15[7]~reg0.CLK
clk => reg_timer_trig14[0]~reg0.CLK
clk => reg_timer_trig14[1]~reg0.CLK
clk => reg_timer_trig14[2]~reg0.CLK
clk => reg_timer_trig14[3]~reg0.CLK
clk => reg_timer_trig14[4]~reg0.CLK
clk => reg_timer_trig14[5]~reg0.CLK
clk => reg_timer_trig14[6]~reg0.CLK
clk => reg_timer_trig14[7]~reg0.CLK
clk => reg_timer_trig13[0]~reg0.CLK
clk => reg_timer_trig13[1]~reg0.CLK
clk => reg_timer_trig13[2]~reg0.CLK
clk => reg_timer_trig13[3]~reg0.CLK
clk => reg_timer_trig13[4]~reg0.CLK
clk => reg_timer_trig13[5]~reg0.CLK
clk => reg_timer_trig13[6]~reg0.CLK
clk => reg_timer_trig13[7]~reg0.CLK
clk => reg_timer_trig12[0]~reg0.CLK
clk => reg_timer_trig12[1]~reg0.CLK
clk => reg_timer_trig12[2]~reg0.CLK
clk => reg_timer_trig12[3]~reg0.CLK
clk => reg_timer_trig12[4]~reg0.CLK
clk => reg_timer_trig12[5]~reg0.CLK
clk => reg_timer_trig12[6]~reg0.CLK
clk => reg_timer_trig12[7]~reg0.CLK
clk => reg_timer_trig11[0]~reg0.CLK
clk => reg_timer_trig11[1]~reg0.CLK
clk => reg_timer_trig11[2]~reg0.CLK
clk => reg_timer_trig11[3]~reg0.CLK
clk => reg_timer_trig11[4]~reg0.CLK
clk => reg_timer_trig11[5]~reg0.CLK
clk => reg_timer_trig11[6]~reg0.CLK
clk => reg_timer_trig11[7]~reg0.CLK
clk => reg_timer_trig10[0]~reg0.CLK
clk => reg_timer_trig10[1]~reg0.CLK
clk => reg_timer_trig10[2]~reg0.CLK
clk => reg_timer_trig10[3]~reg0.CLK
clk => reg_timer_trig10[4]~reg0.CLK
clk => reg_timer_trig10[5]~reg0.CLK
clk => reg_timer_trig10[6]~reg0.CLK
clk => reg_timer_trig10[7]~reg0.CLK
clk => reg_timer_trig09[0]~reg0.CLK
clk => reg_timer_trig09[1]~reg0.CLK
clk => reg_timer_trig09[2]~reg0.CLK
clk => reg_timer_trig09[3]~reg0.CLK
clk => reg_timer_trig09[4]~reg0.CLK
clk => reg_timer_trig09[5]~reg0.CLK
clk => reg_timer_trig09[6]~reg0.CLK
clk => reg_timer_trig09[7]~reg0.CLK
clk => reg_timer_trig08[0]~reg0.CLK
clk => reg_timer_trig08[1]~reg0.CLK
clk => reg_timer_trig08[2]~reg0.CLK
clk => reg_timer_trig08[3]~reg0.CLK
clk => reg_timer_trig08[4]~reg0.CLK
clk => reg_timer_trig08[5]~reg0.CLK
clk => reg_timer_trig08[6]~reg0.CLK
clk => reg_timer_trig08[7]~reg0.CLK
clk => reg_timer_trig07[0]~reg0.CLK
clk => reg_timer_trig07[1]~reg0.CLK
clk => reg_timer_trig07[2]~reg0.CLK
clk => reg_timer_trig07[3]~reg0.CLK
clk => reg_timer_trig07[4]~reg0.CLK
clk => reg_timer_trig07[5]~reg0.CLK
clk => reg_timer_trig07[6]~reg0.CLK
clk => reg_timer_trig07[7]~reg0.CLK
clk => reg_timer_trig06[0]~reg0.CLK
clk => reg_timer_trig06[1]~reg0.CLK
clk => reg_timer_trig06[2]~reg0.CLK
clk => reg_timer_trig06[3]~reg0.CLK
clk => reg_timer_trig06[4]~reg0.CLK
clk => reg_timer_trig06[5]~reg0.CLK
clk => reg_timer_trig06[6]~reg0.CLK
clk => reg_timer_trig06[7]~reg0.CLK
clk => reg_timer_trig05[0]~reg0.CLK
clk => reg_timer_trig05[1]~reg0.CLK
clk => reg_timer_trig05[2]~reg0.CLK
clk => reg_timer_trig05[3]~reg0.CLK
clk => reg_timer_trig05[4]~reg0.CLK
clk => reg_timer_trig05[5]~reg0.CLK
clk => reg_timer_trig05[6]~reg0.CLK
clk => reg_timer_trig05[7]~reg0.CLK
clk => reg_timer_trig04[0]~reg0.CLK
clk => reg_timer_trig04[1]~reg0.CLK
clk => reg_timer_trig04[2]~reg0.CLK
clk => reg_timer_trig04[3]~reg0.CLK
clk => reg_timer_trig04[4]~reg0.CLK
clk => reg_timer_trig04[5]~reg0.CLK
clk => reg_timer_trig04[6]~reg0.CLK
clk => reg_timer_trig04[7]~reg0.CLK
clk => reg_timer_trig03[0]~reg0.CLK
clk => reg_timer_trig03[1]~reg0.CLK
clk => reg_timer_trig03[2]~reg0.CLK
clk => reg_timer_trig03[3]~reg0.CLK
clk => reg_timer_trig03[4]~reg0.CLK
clk => reg_timer_trig03[5]~reg0.CLK
clk => reg_timer_trig03[6]~reg0.CLK
clk => reg_timer_trig03[7]~reg0.CLK
clk => reg_timer_trig02[0]~reg0.CLK
clk => reg_timer_trig02[1]~reg0.CLK
clk => reg_timer_trig02[2]~reg0.CLK
clk => reg_timer_trig02[3]~reg0.CLK
clk => reg_timer_trig02[4]~reg0.CLK
clk => reg_timer_trig02[5]~reg0.CLK
clk => reg_timer_trig02[6]~reg0.CLK
clk => reg_timer_trig02[7]~reg0.CLK
clk => reg_timer_trig01[0]~reg0.CLK
clk => reg_timer_trig01[1]~reg0.CLK
clk => reg_timer_trig01[2]~reg0.CLK
clk => reg_timer_trig01[3]~reg0.CLK
clk => reg_timer_trig01[4]~reg0.CLK
clk => reg_timer_trig01[5]~reg0.CLK
clk => reg_timer_trig01[6]~reg0.CLK
clk => reg_timer_trig01[7]~reg0.CLK
clk => reg_baudrate_20[0]~reg0.CLK
clk => reg_baudrate_20[1]~reg0.CLK
clk => reg_baudrate_20[2]~reg0.CLK
clk => reg_baudrate_20[3]~reg0.CLK
clk => reg_baudrate_20[4]~reg0.CLK
clk => reg_baudrate_20[5]~reg0.CLK
clk => reg_baudrate_20[6]~reg0.CLK
clk => reg_baudrate_20[7]~reg0.CLK
clk => reg_baudrate_20[8]~reg0.CLK
clk => reg_baudrate_20[9]~reg0.CLK
clk => reg_baudrate_20[10]~reg0.CLK
clk => reg_baudrate_20[11]~reg0.CLK
clk => reg_baudrate_20[12]~reg0.CLK
clk => reg_baudrate_20[13]~reg0.CLK
clk => reg_baudrate_20[14]~reg0.CLK
clk => reg_baudrate_20[15]~reg0.CLK
clk => reg_baudrate_19[0]~reg0.CLK
clk => reg_baudrate_19[1]~reg0.CLK
clk => reg_baudrate_19[2]~reg0.CLK
clk => reg_baudrate_19[3]~reg0.CLK
clk => reg_baudrate_19[4]~reg0.CLK
clk => reg_baudrate_19[5]~reg0.CLK
clk => reg_baudrate_19[6]~reg0.CLK
clk => reg_baudrate_19[7]~reg0.CLK
clk => reg_baudrate_19[8]~reg0.CLK
clk => reg_baudrate_19[9]~reg0.CLK
clk => reg_baudrate_19[10]~reg0.CLK
clk => reg_baudrate_19[11]~reg0.CLK
clk => reg_baudrate_19[12]~reg0.CLK
clk => reg_baudrate_19[13]~reg0.CLK
clk => reg_baudrate_19[14]~reg0.CLK
clk => reg_baudrate_19[15]~reg0.CLK
clk => reg_baudrate_18[0]~reg0.CLK
clk => reg_baudrate_18[1]~reg0.CLK
clk => reg_baudrate_18[2]~reg0.CLK
clk => reg_baudrate_18[3]~reg0.CLK
clk => reg_baudrate_18[4]~reg0.CLK
clk => reg_baudrate_18[5]~reg0.CLK
clk => reg_baudrate_18[6]~reg0.CLK
clk => reg_baudrate_18[7]~reg0.CLK
clk => reg_baudrate_18[8]~reg0.CLK
clk => reg_baudrate_18[9]~reg0.CLK
clk => reg_baudrate_18[10]~reg0.CLK
clk => reg_baudrate_18[11]~reg0.CLK
clk => reg_baudrate_18[12]~reg0.CLK
clk => reg_baudrate_18[13]~reg0.CLK
clk => reg_baudrate_18[14]~reg0.CLK
clk => reg_baudrate_18[15]~reg0.CLK
clk => reg_baudrate_17[0]~reg0.CLK
clk => reg_baudrate_17[1]~reg0.CLK
clk => reg_baudrate_17[2]~reg0.CLK
clk => reg_baudrate_17[3]~reg0.CLK
clk => reg_baudrate_17[4]~reg0.CLK
clk => reg_baudrate_17[5]~reg0.CLK
clk => reg_baudrate_17[6]~reg0.CLK
clk => reg_baudrate_17[7]~reg0.CLK
clk => reg_baudrate_17[8]~reg0.CLK
clk => reg_baudrate_17[9]~reg0.CLK
clk => reg_baudrate_17[10]~reg0.CLK
clk => reg_baudrate_17[11]~reg0.CLK
clk => reg_baudrate_17[12]~reg0.CLK
clk => reg_baudrate_17[13]~reg0.CLK
clk => reg_baudrate_17[14]~reg0.CLK
clk => reg_baudrate_17[15]~reg0.CLK
clk => reg_baudrate_16[0]~reg0.CLK
clk => reg_baudrate_16[1]~reg0.CLK
clk => reg_baudrate_16[2]~reg0.CLK
clk => reg_baudrate_16[3]~reg0.CLK
clk => reg_baudrate_16[4]~reg0.CLK
clk => reg_baudrate_16[5]~reg0.CLK
clk => reg_baudrate_16[6]~reg0.CLK
clk => reg_baudrate_16[7]~reg0.CLK
clk => reg_baudrate_16[8]~reg0.CLK
clk => reg_baudrate_16[9]~reg0.CLK
clk => reg_baudrate_16[10]~reg0.CLK
clk => reg_baudrate_16[11]~reg0.CLK
clk => reg_baudrate_16[12]~reg0.CLK
clk => reg_baudrate_16[13]~reg0.CLK
clk => reg_baudrate_16[14]~reg0.CLK
clk => reg_baudrate_16[15]~reg0.CLK
clk => reg_baudrate_15[0]~reg0.CLK
clk => reg_baudrate_15[1]~reg0.CLK
clk => reg_baudrate_15[2]~reg0.CLK
clk => reg_baudrate_15[3]~reg0.CLK
clk => reg_baudrate_15[4]~reg0.CLK
clk => reg_baudrate_15[5]~reg0.CLK
clk => reg_baudrate_15[6]~reg0.CLK
clk => reg_baudrate_15[7]~reg0.CLK
clk => reg_baudrate_15[8]~reg0.CLK
clk => reg_baudrate_15[9]~reg0.CLK
clk => reg_baudrate_15[10]~reg0.CLK
clk => reg_baudrate_15[11]~reg0.CLK
clk => reg_baudrate_15[12]~reg0.CLK
clk => reg_baudrate_15[13]~reg0.CLK
clk => reg_baudrate_15[14]~reg0.CLK
clk => reg_baudrate_15[15]~reg0.CLK
clk => reg_baudrate_14[0]~reg0.CLK
clk => reg_baudrate_14[1]~reg0.CLK
clk => reg_baudrate_14[2]~reg0.CLK
clk => reg_baudrate_14[3]~reg0.CLK
clk => reg_baudrate_14[4]~reg0.CLK
clk => reg_baudrate_14[5]~reg0.CLK
clk => reg_baudrate_14[6]~reg0.CLK
clk => reg_baudrate_14[7]~reg0.CLK
clk => reg_baudrate_14[8]~reg0.CLK
clk => reg_baudrate_14[9]~reg0.CLK
clk => reg_baudrate_14[10]~reg0.CLK
clk => reg_baudrate_14[11]~reg0.CLK
clk => reg_baudrate_14[12]~reg0.CLK
clk => reg_baudrate_14[13]~reg0.CLK
clk => reg_baudrate_14[14]~reg0.CLK
clk => reg_baudrate_14[15]~reg0.CLK
clk => reg_baudrate_13[0]~reg0.CLK
clk => reg_baudrate_13[1]~reg0.CLK
clk => reg_baudrate_13[2]~reg0.CLK
clk => reg_baudrate_13[3]~reg0.CLK
clk => reg_baudrate_13[4]~reg0.CLK
clk => reg_baudrate_13[5]~reg0.CLK
clk => reg_baudrate_13[6]~reg0.CLK
clk => reg_baudrate_13[7]~reg0.CLK
clk => reg_baudrate_13[8]~reg0.CLK
clk => reg_baudrate_13[9]~reg0.CLK
clk => reg_baudrate_13[10]~reg0.CLK
clk => reg_baudrate_13[11]~reg0.CLK
clk => reg_baudrate_13[12]~reg0.CLK
clk => reg_baudrate_13[13]~reg0.CLK
clk => reg_baudrate_13[14]~reg0.CLK
clk => reg_baudrate_13[15]~reg0.CLK
clk => reg_baudrate_12[0]~reg0.CLK
clk => reg_baudrate_12[1]~reg0.CLK
clk => reg_baudrate_12[2]~reg0.CLK
clk => reg_baudrate_12[3]~reg0.CLK
clk => reg_baudrate_12[4]~reg0.CLK
clk => reg_baudrate_12[5]~reg0.CLK
clk => reg_baudrate_12[6]~reg0.CLK
clk => reg_baudrate_12[7]~reg0.CLK
clk => reg_baudrate_12[8]~reg0.CLK
clk => reg_baudrate_12[9]~reg0.CLK
clk => reg_baudrate_12[10]~reg0.CLK
clk => reg_baudrate_12[11]~reg0.CLK
clk => reg_baudrate_12[12]~reg0.CLK
clk => reg_baudrate_12[13]~reg0.CLK
clk => reg_baudrate_12[14]~reg0.CLK
clk => reg_baudrate_12[15]~reg0.CLK
clk => reg_baudrate_11[0]~reg0.CLK
clk => reg_baudrate_11[1]~reg0.CLK
clk => reg_baudrate_11[2]~reg0.CLK
clk => reg_baudrate_11[3]~reg0.CLK
clk => reg_baudrate_11[4]~reg0.CLK
clk => reg_baudrate_11[5]~reg0.CLK
clk => reg_baudrate_11[6]~reg0.CLK
clk => reg_baudrate_11[7]~reg0.CLK
clk => reg_baudrate_11[8]~reg0.CLK
clk => reg_baudrate_11[9]~reg0.CLK
clk => reg_baudrate_11[10]~reg0.CLK
clk => reg_baudrate_11[11]~reg0.CLK
clk => reg_baudrate_11[12]~reg0.CLK
clk => reg_baudrate_11[13]~reg0.CLK
clk => reg_baudrate_11[14]~reg0.CLK
clk => reg_baudrate_11[15]~reg0.CLK
clk => reg_baudrate_10[0]~reg0.CLK
clk => reg_baudrate_10[1]~reg0.CLK
clk => reg_baudrate_10[2]~reg0.CLK
clk => reg_baudrate_10[3]~reg0.CLK
clk => reg_baudrate_10[4]~reg0.CLK
clk => reg_baudrate_10[5]~reg0.CLK
clk => reg_baudrate_10[6]~reg0.CLK
clk => reg_baudrate_10[7]~reg0.CLK
clk => reg_baudrate_10[8]~reg0.CLK
clk => reg_baudrate_10[9]~reg0.CLK
clk => reg_baudrate_10[10]~reg0.CLK
clk => reg_baudrate_10[11]~reg0.CLK
clk => reg_baudrate_10[12]~reg0.CLK
clk => reg_baudrate_10[13]~reg0.CLK
clk => reg_baudrate_10[14]~reg0.CLK
clk => reg_baudrate_10[15]~reg0.CLK
clk => reg_baudrate_09[0]~reg0.CLK
clk => reg_baudrate_09[1]~reg0.CLK
clk => reg_baudrate_09[2]~reg0.CLK
clk => reg_baudrate_09[3]~reg0.CLK
clk => reg_baudrate_09[4]~reg0.CLK
clk => reg_baudrate_09[5]~reg0.CLK
clk => reg_baudrate_09[6]~reg0.CLK
clk => reg_baudrate_09[7]~reg0.CLK
clk => reg_baudrate_09[8]~reg0.CLK
clk => reg_baudrate_09[9]~reg0.CLK
clk => reg_baudrate_09[10]~reg0.CLK
clk => reg_baudrate_09[11]~reg0.CLK
clk => reg_baudrate_09[12]~reg0.CLK
clk => reg_baudrate_09[13]~reg0.CLK
clk => reg_baudrate_09[14]~reg0.CLK
clk => reg_baudrate_09[15]~reg0.CLK
clk => reg_baudrate_08[0]~reg0.CLK
clk => reg_baudrate_08[1]~reg0.CLK
clk => reg_baudrate_08[2]~reg0.CLK
clk => reg_baudrate_08[3]~reg0.CLK
clk => reg_baudrate_08[4]~reg0.CLK
clk => reg_baudrate_08[5]~reg0.CLK
clk => reg_baudrate_08[6]~reg0.CLK
clk => reg_baudrate_08[7]~reg0.CLK
clk => reg_baudrate_08[8]~reg0.CLK
clk => reg_baudrate_08[9]~reg0.CLK
clk => reg_baudrate_08[10]~reg0.CLK
clk => reg_baudrate_08[11]~reg0.CLK
clk => reg_baudrate_08[12]~reg0.CLK
clk => reg_baudrate_08[13]~reg0.CLK
clk => reg_baudrate_08[14]~reg0.CLK
clk => reg_baudrate_08[15]~reg0.CLK
clk => reg_baudrate_07[0]~reg0.CLK
clk => reg_baudrate_07[1]~reg0.CLK
clk => reg_baudrate_07[2]~reg0.CLK
clk => reg_baudrate_07[3]~reg0.CLK
clk => reg_baudrate_07[4]~reg0.CLK
clk => reg_baudrate_07[5]~reg0.CLK
clk => reg_baudrate_07[6]~reg0.CLK
clk => reg_baudrate_07[7]~reg0.CLK
clk => reg_baudrate_07[8]~reg0.CLK
clk => reg_baudrate_07[9]~reg0.CLK
clk => reg_baudrate_07[10]~reg0.CLK
clk => reg_baudrate_07[11]~reg0.CLK
clk => reg_baudrate_07[12]~reg0.CLK
clk => reg_baudrate_07[13]~reg0.CLK
clk => reg_baudrate_07[14]~reg0.CLK
clk => reg_baudrate_07[15]~reg0.CLK
clk => reg_baudrate_06[0]~reg0.CLK
clk => reg_baudrate_06[1]~reg0.CLK
clk => reg_baudrate_06[2]~reg0.CLK
clk => reg_baudrate_06[3]~reg0.CLK
clk => reg_baudrate_06[4]~reg0.CLK
clk => reg_baudrate_06[5]~reg0.CLK
clk => reg_baudrate_06[6]~reg0.CLK
clk => reg_baudrate_06[7]~reg0.CLK
clk => reg_baudrate_06[8]~reg0.CLK
clk => reg_baudrate_06[9]~reg0.CLK
clk => reg_baudrate_06[10]~reg0.CLK
clk => reg_baudrate_06[11]~reg0.CLK
clk => reg_baudrate_06[12]~reg0.CLK
clk => reg_baudrate_06[13]~reg0.CLK
clk => reg_baudrate_06[14]~reg0.CLK
clk => reg_baudrate_06[15]~reg0.CLK
clk => reg_baudrate_05[0]~reg0.CLK
clk => reg_baudrate_05[1]~reg0.CLK
clk => reg_baudrate_05[2]~reg0.CLK
clk => reg_baudrate_05[3]~reg0.CLK
clk => reg_baudrate_05[4]~reg0.CLK
clk => reg_baudrate_05[5]~reg0.CLK
clk => reg_baudrate_05[6]~reg0.CLK
clk => reg_baudrate_05[7]~reg0.CLK
clk => reg_baudrate_05[8]~reg0.CLK
clk => reg_baudrate_05[9]~reg0.CLK
clk => reg_baudrate_05[10]~reg0.CLK
clk => reg_baudrate_05[11]~reg0.CLK
clk => reg_baudrate_05[12]~reg0.CLK
clk => reg_baudrate_05[13]~reg0.CLK
clk => reg_baudrate_05[14]~reg0.CLK
clk => reg_baudrate_05[15]~reg0.CLK
clk => reg_baudrate_04[0]~reg0.CLK
clk => reg_baudrate_04[1]~reg0.CLK
clk => reg_baudrate_04[2]~reg0.CLK
clk => reg_baudrate_04[3]~reg0.CLK
clk => reg_baudrate_04[4]~reg0.CLK
clk => reg_baudrate_04[5]~reg0.CLK
clk => reg_baudrate_04[6]~reg0.CLK
clk => reg_baudrate_04[7]~reg0.CLK
clk => reg_baudrate_04[8]~reg0.CLK
clk => reg_baudrate_04[9]~reg0.CLK
clk => reg_baudrate_04[10]~reg0.CLK
clk => reg_baudrate_04[11]~reg0.CLK
clk => reg_baudrate_04[12]~reg0.CLK
clk => reg_baudrate_04[13]~reg0.CLK
clk => reg_baudrate_04[14]~reg0.CLK
clk => reg_baudrate_04[15]~reg0.CLK
clk => reg_baudrate_03[0]~reg0.CLK
clk => reg_baudrate_03[1]~reg0.CLK
clk => reg_baudrate_03[2]~reg0.CLK
clk => reg_baudrate_03[3]~reg0.CLK
clk => reg_baudrate_03[4]~reg0.CLK
clk => reg_baudrate_03[5]~reg0.CLK
clk => reg_baudrate_03[6]~reg0.CLK
clk => reg_baudrate_03[7]~reg0.CLK
clk => reg_baudrate_03[8]~reg0.CLK
clk => reg_baudrate_03[9]~reg0.CLK
clk => reg_baudrate_03[10]~reg0.CLK
clk => reg_baudrate_03[11]~reg0.CLK
clk => reg_baudrate_03[12]~reg0.CLK
clk => reg_baudrate_03[13]~reg0.CLK
clk => reg_baudrate_03[14]~reg0.CLK
clk => reg_baudrate_03[15]~reg0.CLK
clk => reg_baudrate_02[0]~reg0.CLK
clk => reg_baudrate_02[1]~reg0.CLK
clk => reg_baudrate_02[2]~reg0.CLK
clk => reg_baudrate_02[3]~reg0.CLK
clk => reg_baudrate_02[4]~reg0.CLK
clk => reg_baudrate_02[5]~reg0.CLK
clk => reg_baudrate_02[6]~reg0.CLK
clk => reg_baudrate_02[7]~reg0.CLK
clk => reg_baudrate_02[8]~reg0.CLK
clk => reg_baudrate_02[9]~reg0.CLK
clk => reg_baudrate_02[10]~reg0.CLK
clk => reg_baudrate_02[11]~reg0.CLK
clk => reg_baudrate_02[12]~reg0.CLK
clk => reg_baudrate_02[13]~reg0.CLK
clk => reg_baudrate_02[14]~reg0.CLK
clk => reg_baudrate_02[15]~reg0.CLK
clk => reg_baudrate_01[0]~reg0.CLK
clk => reg_baudrate_01[1]~reg0.CLK
clk => reg_baudrate_01[2]~reg0.CLK
clk => reg_baudrate_01[3]~reg0.CLK
clk => reg_baudrate_01[4]~reg0.CLK
clk => reg_baudrate_01[5]~reg0.CLK
clk => reg_baudrate_01[6]~reg0.CLK
clk => reg_baudrate_01[7]~reg0.CLK
clk => reg_baudrate_01[8]~reg0.CLK
clk => reg_baudrate_01[9]~reg0.CLK
clk => reg_baudrate_01[10]~reg0.CLK
clk => reg_baudrate_01[11]~reg0.CLK
clk => reg_baudrate_01[12]~reg0.CLK
clk => reg_baudrate_01[13]~reg0.CLK
clk => reg_baudrate_01[14]~reg0.CLK
clk => reg_baudrate_01[15]~reg0.CLK
clk => reg_baudrate_main[0]~reg0.CLK
clk => reg_baudrate_main[1]~reg0.CLK
clk => reg_baudrate_main[2]~reg0.CLK
clk => reg_baudrate_main[3]~reg0.CLK
clk => reg_baudrate_main[4]~reg0.CLK
clk => reg_baudrate_main[5]~reg0.CLK
clk => reg_baudrate_main[6]~reg0.CLK
clk => reg_baudrate_main[7]~reg0.CLK
clk => reg_baudrate_main[8]~reg0.CLK
clk => reg_baudrate_main[9]~reg0.CLK
clk => reg_baudrate_main[10]~reg0.CLK
clk => reg_baudrate_main[11]~reg0.CLK
clk => reg_baudrate_main[12]~reg0.CLK
clk => reg_baudrate_main[13]~reg0.CLK
clk => reg_baudrate_main[14]~reg0.CLK
clk => reg_baudrate_main[15]~reg0.CLK
clk => error2[0].CLK
clk => error2[1].CLK
clk => error2[2].CLK
clk => error2[3].CLK
clk => error2[4].CLK
clk => error2[5].CLK
clk => error2[6].CLK
clk => error2[7].CLK
clk => error1[0].CLK
clk => error1[1].CLK
clk => error1[2].CLK
clk => error1[3].CLK
clk => error1[4].CLK
clk => error1[5].CLK
clk => error1[6].CLK
clk => error1[7].CLK
clk => spi_clk_error_buf.CLK
clk => reg_address[0].CLK
clk => reg_address[1].CLK
clk => reg_address[2].CLK
clk => reg_address[3].CLK
clk => reg_address[4].CLK
clk => reg_address[5].CLK
clk => reg_address[6].CLK
clk => reg_address[7].CLK
clk => reg_address[8].CLK
clk => reg_address[9].CLK
clk => reg_address[10].CLK
clk => reg_address[11].CLK
clk => reg_address[12].CLK
clk => reg_address[13].CLK
clk => tx_data_ready_d[0].CLK
clk => tx_data_ready_d[1].CLK
clk => frame_lost_error~reg0.CLK
clk => frame_interval_counter[0].CLK
clk => frame_interval_counter[1].CLK
clk => frame_interval_counter[2].CLK
clk => frame_interval_counter[3].CLK
clk => frame_interval_counter[4].CLK
clk => frame_interval_counter[5].CLK
clk => frame_interval_counter[6].CLK
clk => frame_interval_counter[7].CLK
clk => frame_interval_counter[8].CLK
clk => frame_interval_counter[9].CLK
clk => frame_interval_counter[10].CLK
clk => frame_interval_counter[11].CLK
clk => state~1.DATAIN
rst_n => reg_timer_trig20[0]~reg0.ACLR
rst_n => reg_timer_trig20[1]~reg0.ACLR
rst_n => reg_timer_trig20[2]~reg0.PRESET
rst_n => reg_timer_trig20[3]~reg0.ACLR
rst_n => reg_timer_trig20[4]~reg0.PRESET
rst_n => reg_timer_trig20[5]~reg0.ACLR
rst_n => reg_timer_trig20[6]~reg0.ACLR
rst_n => reg_timer_trig20[7]~reg0.ACLR
rst_n => reg_timer_trig19[0]~reg0.ACLR
rst_n => reg_timer_trig19[1]~reg0.ACLR
rst_n => reg_timer_trig19[2]~reg0.PRESET
rst_n => reg_timer_trig19[3]~reg0.ACLR
rst_n => reg_timer_trig19[4]~reg0.PRESET
rst_n => reg_timer_trig19[5]~reg0.ACLR
rst_n => reg_timer_trig19[6]~reg0.ACLR
rst_n => reg_timer_trig19[7]~reg0.ACLR
rst_n => reg_timer_trig18[0]~reg0.ACLR
rst_n => reg_timer_trig18[1]~reg0.ACLR
rst_n => reg_timer_trig18[2]~reg0.PRESET
rst_n => reg_timer_trig18[3]~reg0.ACLR
rst_n => reg_timer_trig18[4]~reg0.PRESET
rst_n => reg_timer_trig18[5]~reg0.ACLR
rst_n => reg_timer_trig18[6]~reg0.ACLR
rst_n => reg_timer_trig18[7]~reg0.ACLR
rst_n => reg_timer_trig17[0]~reg0.ACLR
rst_n => reg_timer_trig17[1]~reg0.ACLR
rst_n => reg_timer_trig17[2]~reg0.PRESET
rst_n => reg_timer_trig17[3]~reg0.ACLR
rst_n => reg_timer_trig17[4]~reg0.PRESET
rst_n => reg_timer_trig17[5]~reg0.ACLR
rst_n => reg_timer_trig17[6]~reg0.ACLR
rst_n => reg_timer_trig17[7]~reg0.ACLR
rst_n => reg_timer_trig16[0]~reg0.ACLR
rst_n => reg_timer_trig16[1]~reg0.ACLR
rst_n => reg_timer_trig16[2]~reg0.PRESET
rst_n => reg_timer_trig16[3]~reg0.ACLR
rst_n => reg_timer_trig16[4]~reg0.PRESET
rst_n => reg_timer_trig16[5]~reg0.ACLR
rst_n => reg_timer_trig16[6]~reg0.ACLR
rst_n => reg_timer_trig16[7]~reg0.ACLR
rst_n => reg_timer_trig15[0]~reg0.ACLR
rst_n => reg_timer_trig15[1]~reg0.ACLR
rst_n => reg_timer_trig15[2]~reg0.PRESET
rst_n => reg_timer_trig15[3]~reg0.ACLR
rst_n => reg_timer_trig15[4]~reg0.PRESET
rst_n => reg_timer_trig15[5]~reg0.ACLR
rst_n => reg_timer_trig15[6]~reg0.ACLR
rst_n => reg_timer_trig15[7]~reg0.ACLR
rst_n => reg_timer_trig14[0]~reg0.ACLR
rst_n => reg_timer_trig14[1]~reg0.ACLR
rst_n => reg_timer_trig14[2]~reg0.PRESET
rst_n => reg_timer_trig14[3]~reg0.ACLR
rst_n => reg_timer_trig14[4]~reg0.PRESET
rst_n => reg_timer_trig14[5]~reg0.ACLR
rst_n => reg_timer_trig14[6]~reg0.ACLR
rst_n => reg_timer_trig14[7]~reg0.ACLR
rst_n => reg_timer_trig13[0]~reg0.ACLR
rst_n => reg_timer_trig13[1]~reg0.ACLR
rst_n => reg_timer_trig13[2]~reg0.PRESET
rst_n => reg_timer_trig13[3]~reg0.ACLR
rst_n => reg_timer_trig13[4]~reg0.PRESET
rst_n => reg_timer_trig13[5]~reg0.ACLR
rst_n => reg_timer_trig13[6]~reg0.ACLR
rst_n => reg_timer_trig13[7]~reg0.ACLR
rst_n => reg_timer_trig12[0]~reg0.ACLR
rst_n => reg_timer_trig12[1]~reg0.ACLR
rst_n => reg_timer_trig12[2]~reg0.PRESET
rst_n => reg_timer_trig12[3]~reg0.ACLR
rst_n => reg_timer_trig12[4]~reg0.PRESET
rst_n => reg_timer_trig12[5]~reg0.ACLR
rst_n => reg_timer_trig12[6]~reg0.ACLR
rst_n => reg_timer_trig12[7]~reg0.ACLR
rst_n => reg_timer_trig11[0]~reg0.ACLR
rst_n => reg_timer_trig11[1]~reg0.ACLR
rst_n => reg_timer_trig11[2]~reg0.PRESET
rst_n => reg_timer_trig11[3]~reg0.ACLR
rst_n => reg_timer_trig11[4]~reg0.PRESET
rst_n => reg_timer_trig11[5]~reg0.ACLR
rst_n => reg_timer_trig11[6]~reg0.ACLR
rst_n => reg_timer_trig11[7]~reg0.ACLR
rst_n => reg_timer_trig10[0]~reg0.ACLR
rst_n => reg_timer_trig10[1]~reg0.ACLR
rst_n => reg_timer_trig10[2]~reg0.PRESET
rst_n => reg_timer_trig10[3]~reg0.ACLR
rst_n => reg_timer_trig10[4]~reg0.PRESET
rst_n => reg_timer_trig10[5]~reg0.ACLR
rst_n => reg_timer_trig10[6]~reg0.ACLR
rst_n => reg_timer_trig10[7]~reg0.ACLR
rst_n => reg_timer_trig09[0]~reg0.ACLR
rst_n => reg_timer_trig09[1]~reg0.ACLR
rst_n => reg_timer_trig09[2]~reg0.PRESET
rst_n => reg_timer_trig09[3]~reg0.ACLR
rst_n => reg_timer_trig09[4]~reg0.PRESET
rst_n => reg_timer_trig09[5]~reg0.ACLR
rst_n => reg_timer_trig09[6]~reg0.ACLR
rst_n => reg_timer_trig09[7]~reg0.ACLR
rst_n => reg_timer_trig08[0]~reg0.ACLR
rst_n => reg_timer_trig08[1]~reg0.ACLR
rst_n => reg_timer_trig08[2]~reg0.PRESET
rst_n => reg_timer_trig08[3]~reg0.ACLR
rst_n => reg_timer_trig08[4]~reg0.PRESET
rst_n => reg_timer_trig08[5]~reg0.ACLR
rst_n => reg_timer_trig08[6]~reg0.ACLR
rst_n => reg_timer_trig08[7]~reg0.ACLR
rst_n => reg_timer_trig07[0]~reg0.ACLR
rst_n => reg_timer_trig07[1]~reg0.ACLR
rst_n => reg_timer_trig07[2]~reg0.PRESET
rst_n => reg_timer_trig07[3]~reg0.ACLR
rst_n => reg_timer_trig07[4]~reg0.PRESET
rst_n => reg_timer_trig07[5]~reg0.ACLR
rst_n => reg_timer_trig07[6]~reg0.ACLR
rst_n => reg_timer_trig07[7]~reg0.ACLR
rst_n => reg_timer_trig06[0]~reg0.ACLR
rst_n => reg_timer_trig06[1]~reg0.ACLR
rst_n => reg_timer_trig06[2]~reg0.PRESET
rst_n => reg_timer_trig06[3]~reg0.ACLR
rst_n => reg_timer_trig06[4]~reg0.PRESET
rst_n => reg_timer_trig06[5]~reg0.ACLR
rst_n => reg_timer_trig06[6]~reg0.ACLR
rst_n => reg_timer_trig06[7]~reg0.ACLR
rst_n => reg_timer_trig05[0]~reg0.ACLR
rst_n => reg_timer_trig05[1]~reg0.ACLR
rst_n => reg_timer_trig05[2]~reg0.PRESET
rst_n => reg_timer_trig05[3]~reg0.ACLR
rst_n => reg_timer_trig05[4]~reg0.PRESET
rst_n => reg_timer_trig05[5]~reg0.ACLR
rst_n => reg_timer_trig05[6]~reg0.ACLR
rst_n => reg_timer_trig05[7]~reg0.ACLR
rst_n => reg_timer_trig04[0]~reg0.ACLR
rst_n => reg_timer_trig04[1]~reg0.ACLR
rst_n => reg_timer_trig04[2]~reg0.PRESET
rst_n => reg_timer_trig04[3]~reg0.ACLR
rst_n => reg_timer_trig04[4]~reg0.PRESET
rst_n => reg_timer_trig04[5]~reg0.ACLR
rst_n => reg_timer_trig04[6]~reg0.ACLR
rst_n => reg_timer_trig04[7]~reg0.ACLR
rst_n => reg_timer_trig03[0]~reg0.ACLR
rst_n => reg_timer_trig03[1]~reg0.ACLR
rst_n => reg_timer_trig03[2]~reg0.PRESET
rst_n => reg_timer_trig03[3]~reg0.ACLR
rst_n => reg_timer_trig03[4]~reg0.PRESET
rst_n => reg_timer_trig03[5]~reg0.ACLR
rst_n => reg_timer_trig03[6]~reg0.ACLR
rst_n => reg_timer_trig03[7]~reg0.ACLR
rst_n => reg_timer_trig02[0]~reg0.ACLR
rst_n => reg_timer_trig02[1]~reg0.ACLR
rst_n => reg_timer_trig02[2]~reg0.PRESET
rst_n => reg_timer_trig02[3]~reg0.ACLR
rst_n => reg_timer_trig02[4]~reg0.PRESET
rst_n => reg_timer_trig02[5]~reg0.ACLR
rst_n => reg_timer_trig02[6]~reg0.ACLR
rst_n => reg_timer_trig02[7]~reg0.ACLR
rst_n => reg_timer_trig01[0]~reg0.ACLR
rst_n => reg_timer_trig01[1]~reg0.ACLR
rst_n => reg_timer_trig01[2]~reg0.PRESET
rst_n => reg_timer_trig01[3]~reg0.ACLR
rst_n => reg_timer_trig01[4]~reg0.PRESET
rst_n => reg_timer_trig01[5]~reg0.ACLR
rst_n => reg_timer_trig01[6]~reg0.ACLR
rst_n => reg_timer_trig01[7]~reg0.ACLR
rst_n => reg_baudrate_20[0]~reg0.PRESET
rst_n => reg_baudrate_20[1]~reg0.ACLR
rst_n => reg_baudrate_20[2]~reg0.ACLR
rst_n => reg_baudrate_20[3]~reg0.PRESET
rst_n => reg_baudrate_20[4]~reg0.PRESET
rst_n => reg_baudrate_20[5]~reg0.ACLR
rst_n => reg_baudrate_20[6]~reg0.PRESET
rst_n => reg_baudrate_20[7]~reg0.PRESET
rst_n => reg_baudrate_20[8]~reg0.ACLR
rst_n => reg_baudrate_20[9]~reg0.ACLR
rst_n => reg_baudrate_20[10]~reg0.ACLR
rst_n => reg_baudrate_20[11]~reg0.ACLR
rst_n => reg_baudrate_20[12]~reg0.ACLR
rst_n => reg_baudrate_20[13]~reg0.ACLR
rst_n => reg_baudrate_20[14]~reg0.ACLR
rst_n => reg_baudrate_20[15]~reg0.ACLR
rst_n => reg_baudrate_19[0]~reg0.PRESET
rst_n => reg_baudrate_19[1]~reg0.ACLR
rst_n => reg_baudrate_19[2]~reg0.ACLR
rst_n => reg_baudrate_19[3]~reg0.PRESET
rst_n => reg_baudrate_19[4]~reg0.PRESET
rst_n => reg_baudrate_19[5]~reg0.ACLR
rst_n => reg_baudrate_19[6]~reg0.PRESET
rst_n => reg_baudrate_19[7]~reg0.PRESET
rst_n => reg_baudrate_19[8]~reg0.ACLR
rst_n => reg_baudrate_19[9]~reg0.ACLR
rst_n => reg_baudrate_19[10]~reg0.ACLR
rst_n => reg_baudrate_19[11]~reg0.ACLR
rst_n => reg_baudrate_19[12]~reg0.ACLR
rst_n => reg_baudrate_19[13]~reg0.ACLR
rst_n => reg_baudrate_19[14]~reg0.ACLR
rst_n => reg_baudrate_19[15]~reg0.ACLR
rst_n => reg_baudrate_18[0]~reg0.PRESET
rst_n => reg_baudrate_18[1]~reg0.ACLR
rst_n => reg_baudrate_18[2]~reg0.ACLR
rst_n => reg_baudrate_18[3]~reg0.PRESET
rst_n => reg_baudrate_18[4]~reg0.PRESET
rst_n => reg_baudrate_18[5]~reg0.ACLR
rst_n => reg_baudrate_18[6]~reg0.PRESET
rst_n => reg_baudrate_18[7]~reg0.PRESET
rst_n => reg_baudrate_18[8]~reg0.ACLR
rst_n => reg_baudrate_18[9]~reg0.ACLR
rst_n => reg_baudrate_18[10]~reg0.ACLR
rst_n => reg_baudrate_18[11]~reg0.ACLR
rst_n => reg_baudrate_18[12]~reg0.ACLR
rst_n => reg_baudrate_18[13]~reg0.ACLR
rst_n => reg_baudrate_18[14]~reg0.ACLR
rst_n => reg_baudrate_18[15]~reg0.ACLR
rst_n => reg_baudrate_17[0]~reg0.PRESET
rst_n => reg_baudrate_17[1]~reg0.ACLR
rst_n => reg_baudrate_17[2]~reg0.ACLR
rst_n => reg_baudrate_17[3]~reg0.PRESET
rst_n => reg_baudrate_17[4]~reg0.PRESET
rst_n => reg_baudrate_17[5]~reg0.ACLR
rst_n => reg_baudrate_17[6]~reg0.PRESET
rst_n => reg_baudrate_17[7]~reg0.PRESET
rst_n => reg_baudrate_17[8]~reg0.ACLR
rst_n => reg_baudrate_17[9]~reg0.ACLR
rst_n => reg_baudrate_17[10]~reg0.ACLR
rst_n => reg_baudrate_17[11]~reg0.ACLR
rst_n => reg_baudrate_17[12]~reg0.ACLR
rst_n => reg_baudrate_17[13]~reg0.ACLR
rst_n => reg_baudrate_17[14]~reg0.ACLR
rst_n => reg_baudrate_17[15]~reg0.ACLR
rst_n => reg_baudrate_16[0]~reg0.PRESET
rst_n => reg_baudrate_16[1]~reg0.ACLR
rst_n => reg_baudrate_16[2]~reg0.ACLR
rst_n => reg_baudrate_16[3]~reg0.PRESET
rst_n => reg_baudrate_16[4]~reg0.PRESET
rst_n => reg_baudrate_16[5]~reg0.ACLR
rst_n => reg_baudrate_16[6]~reg0.PRESET
rst_n => reg_baudrate_16[7]~reg0.PRESET
rst_n => reg_baudrate_16[8]~reg0.ACLR
rst_n => reg_baudrate_16[9]~reg0.ACLR
rst_n => reg_baudrate_16[10]~reg0.ACLR
rst_n => reg_baudrate_16[11]~reg0.ACLR
rst_n => reg_baudrate_16[12]~reg0.ACLR
rst_n => reg_baudrate_16[13]~reg0.ACLR
rst_n => reg_baudrate_16[14]~reg0.ACLR
rst_n => reg_baudrate_16[15]~reg0.ACLR
rst_n => reg_baudrate_15[0]~reg0.PRESET
rst_n => reg_baudrate_15[1]~reg0.ACLR
rst_n => reg_baudrate_15[2]~reg0.ACLR
rst_n => reg_baudrate_15[3]~reg0.PRESET
rst_n => reg_baudrate_15[4]~reg0.PRESET
rst_n => reg_baudrate_15[5]~reg0.ACLR
rst_n => reg_baudrate_15[6]~reg0.PRESET
rst_n => reg_baudrate_15[7]~reg0.PRESET
rst_n => reg_baudrate_15[8]~reg0.ACLR
rst_n => reg_baudrate_15[9]~reg0.ACLR
rst_n => reg_baudrate_15[10]~reg0.ACLR
rst_n => reg_baudrate_15[11]~reg0.ACLR
rst_n => reg_baudrate_15[12]~reg0.ACLR
rst_n => reg_baudrate_15[13]~reg0.ACLR
rst_n => reg_baudrate_15[14]~reg0.ACLR
rst_n => reg_baudrate_15[15]~reg0.ACLR
rst_n => reg_baudrate_14[0]~reg0.PRESET
rst_n => reg_baudrate_14[1]~reg0.ACLR
rst_n => reg_baudrate_14[2]~reg0.ACLR
rst_n => reg_baudrate_14[3]~reg0.PRESET
rst_n => reg_baudrate_14[4]~reg0.PRESET
rst_n => reg_baudrate_14[5]~reg0.ACLR
rst_n => reg_baudrate_14[6]~reg0.PRESET
rst_n => reg_baudrate_14[7]~reg0.PRESET
rst_n => reg_baudrate_14[8]~reg0.ACLR
rst_n => reg_baudrate_14[9]~reg0.ACLR
rst_n => reg_baudrate_14[10]~reg0.ACLR
rst_n => reg_baudrate_14[11]~reg0.ACLR
rst_n => reg_baudrate_14[12]~reg0.ACLR
rst_n => reg_baudrate_14[13]~reg0.ACLR
rst_n => reg_baudrate_14[14]~reg0.ACLR
rst_n => reg_baudrate_14[15]~reg0.ACLR
rst_n => reg_baudrate_13[0]~reg0.PRESET
rst_n => reg_baudrate_13[1]~reg0.ACLR
rst_n => reg_baudrate_13[2]~reg0.ACLR
rst_n => reg_baudrate_13[3]~reg0.PRESET
rst_n => reg_baudrate_13[4]~reg0.PRESET
rst_n => reg_baudrate_13[5]~reg0.ACLR
rst_n => reg_baudrate_13[6]~reg0.PRESET
rst_n => reg_baudrate_13[7]~reg0.PRESET
rst_n => reg_baudrate_13[8]~reg0.ACLR
rst_n => reg_baudrate_13[9]~reg0.ACLR
rst_n => reg_baudrate_13[10]~reg0.ACLR
rst_n => reg_baudrate_13[11]~reg0.ACLR
rst_n => reg_baudrate_13[12]~reg0.ACLR
rst_n => reg_baudrate_13[13]~reg0.ACLR
rst_n => reg_baudrate_13[14]~reg0.ACLR
rst_n => reg_baudrate_13[15]~reg0.ACLR
rst_n => reg_baudrate_12[0]~reg0.PRESET
rst_n => reg_baudrate_12[1]~reg0.ACLR
rst_n => reg_baudrate_12[2]~reg0.ACLR
rst_n => reg_baudrate_12[3]~reg0.PRESET
rst_n => reg_baudrate_12[4]~reg0.PRESET
rst_n => reg_baudrate_12[5]~reg0.ACLR
rst_n => reg_baudrate_12[6]~reg0.PRESET
rst_n => reg_baudrate_12[7]~reg0.PRESET
rst_n => reg_baudrate_12[8]~reg0.ACLR
rst_n => reg_baudrate_12[9]~reg0.ACLR
rst_n => reg_baudrate_12[10]~reg0.ACLR
rst_n => reg_baudrate_12[11]~reg0.ACLR
rst_n => reg_baudrate_12[12]~reg0.ACLR
rst_n => reg_baudrate_12[13]~reg0.ACLR
rst_n => reg_baudrate_12[14]~reg0.ACLR
rst_n => reg_baudrate_12[15]~reg0.ACLR
rst_n => reg_baudrate_11[0]~reg0.PRESET
rst_n => reg_baudrate_11[1]~reg0.ACLR
rst_n => reg_baudrate_11[2]~reg0.ACLR
rst_n => reg_baudrate_11[3]~reg0.PRESET
rst_n => reg_baudrate_11[4]~reg0.PRESET
rst_n => reg_baudrate_11[5]~reg0.ACLR
rst_n => reg_baudrate_11[6]~reg0.PRESET
rst_n => reg_baudrate_11[7]~reg0.PRESET
rst_n => reg_baudrate_11[8]~reg0.ACLR
rst_n => reg_baudrate_11[9]~reg0.ACLR
rst_n => reg_baudrate_11[10]~reg0.ACLR
rst_n => reg_baudrate_11[11]~reg0.ACLR
rst_n => reg_baudrate_11[12]~reg0.ACLR
rst_n => reg_baudrate_11[13]~reg0.ACLR
rst_n => reg_baudrate_11[14]~reg0.ACLR
rst_n => reg_baudrate_11[15]~reg0.ACLR
rst_n => reg_baudrate_10[0]~reg0.PRESET
rst_n => reg_baudrate_10[1]~reg0.ACLR
rst_n => reg_baudrate_10[2]~reg0.ACLR
rst_n => reg_baudrate_10[3]~reg0.PRESET
rst_n => reg_baudrate_10[4]~reg0.PRESET
rst_n => reg_baudrate_10[5]~reg0.ACLR
rst_n => reg_baudrate_10[6]~reg0.PRESET
rst_n => reg_baudrate_10[7]~reg0.PRESET
rst_n => reg_baudrate_10[8]~reg0.ACLR
rst_n => reg_baudrate_10[9]~reg0.ACLR
rst_n => reg_baudrate_10[10]~reg0.ACLR
rst_n => reg_baudrate_10[11]~reg0.ACLR
rst_n => reg_baudrate_10[12]~reg0.ACLR
rst_n => reg_baudrate_10[13]~reg0.ACLR
rst_n => reg_baudrate_10[14]~reg0.ACLR
rst_n => reg_baudrate_10[15]~reg0.ACLR
rst_n => reg_baudrate_09[0]~reg0.PRESET
rst_n => reg_baudrate_09[1]~reg0.ACLR
rst_n => reg_baudrate_09[2]~reg0.ACLR
rst_n => reg_baudrate_09[3]~reg0.PRESET
rst_n => reg_baudrate_09[4]~reg0.PRESET
rst_n => reg_baudrate_09[5]~reg0.ACLR
rst_n => reg_baudrate_09[6]~reg0.PRESET
rst_n => reg_baudrate_09[7]~reg0.PRESET
rst_n => reg_baudrate_09[8]~reg0.ACLR
rst_n => reg_baudrate_09[9]~reg0.ACLR
rst_n => reg_baudrate_09[10]~reg0.ACLR
rst_n => reg_baudrate_09[11]~reg0.ACLR
rst_n => reg_baudrate_09[12]~reg0.ACLR
rst_n => reg_baudrate_09[13]~reg0.ACLR
rst_n => reg_baudrate_09[14]~reg0.ACLR
rst_n => reg_baudrate_09[15]~reg0.ACLR
rst_n => reg_baudrate_08[0]~reg0.PRESET
rst_n => reg_baudrate_08[1]~reg0.ACLR
rst_n => reg_baudrate_08[2]~reg0.ACLR
rst_n => reg_baudrate_08[3]~reg0.PRESET
rst_n => reg_baudrate_08[4]~reg0.PRESET
rst_n => reg_baudrate_08[5]~reg0.ACLR
rst_n => reg_baudrate_08[6]~reg0.PRESET
rst_n => reg_baudrate_08[7]~reg0.PRESET
rst_n => reg_baudrate_08[8]~reg0.ACLR
rst_n => reg_baudrate_08[9]~reg0.ACLR
rst_n => reg_baudrate_08[10]~reg0.ACLR
rst_n => reg_baudrate_08[11]~reg0.ACLR
rst_n => reg_baudrate_08[12]~reg0.ACLR
rst_n => reg_baudrate_08[13]~reg0.ACLR
rst_n => reg_baudrate_08[14]~reg0.ACLR
rst_n => reg_baudrate_08[15]~reg0.ACLR
rst_n => reg_baudrate_07[0]~reg0.PRESET
rst_n => reg_baudrate_07[1]~reg0.ACLR
rst_n => reg_baudrate_07[2]~reg0.ACLR
rst_n => reg_baudrate_07[3]~reg0.PRESET
rst_n => reg_baudrate_07[4]~reg0.PRESET
rst_n => reg_baudrate_07[5]~reg0.ACLR
rst_n => reg_baudrate_07[6]~reg0.PRESET
rst_n => reg_baudrate_07[7]~reg0.PRESET
rst_n => reg_baudrate_07[8]~reg0.ACLR
rst_n => reg_baudrate_07[9]~reg0.ACLR
rst_n => reg_baudrate_07[10]~reg0.ACLR
rst_n => reg_baudrate_07[11]~reg0.ACLR
rst_n => reg_baudrate_07[12]~reg0.ACLR
rst_n => reg_baudrate_07[13]~reg0.ACLR
rst_n => reg_baudrate_07[14]~reg0.ACLR
rst_n => reg_baudrate_07[15]~reg0.ACLR
rst_n => reg_baudrate_06[0]~reg0.PRESET
rst_n => reg_baudrate_06[1]~reg0.ACLR
rst_n => reg_baudrate_06[2]~reg0.ACLR
rst_n => reg_baudrate_06[3]~reg0.PRESET
rst_n => reg_baudrate_06[4]~reg0.PRESET
rst_n => reg_baudrate_06[5]~reg0.ACLR
rst_n => reg_baudrate_06[6]~reg0.PRESET
rst_n => reg_baudrate_06[7]~reg0.PRESET
rst_n => reg_baudrate_06[8]~reg0.ACLR
rst_n => reg_baudrate_06[9]~reg0.ACLR
rst_n => reg_baudrate_06[10]~reg0.ACLR
rst_n => reg_baudrate_06[11]~reg0.ACLR
rst_n => reg_baudrate_06[12]~reg0.ACLR
rst_n => reg_baudrate_06[13]~reg0.ACLR
rst_n => reg_baudrate_06[14]~reg0.ACLR
rst_n => reg_baudrate_06[15]~reg0.ACLR
rst_n => reg_baudrate_05[0]~reg0.PRESET
rst_n => reg_baudrate_05[1]~reg0.ACLR
rst_n => reg_baudrate_05[2]~reg0.ACLR
rst_n => reg_baudrate_05[3]~reg0.PRESET
rst_n => reg_baudrate_05[4]~reg0.PRESET
rst_n => reg_baudrate_05[5]~reg0.ACLR
rst_n => reg_baudrate_05[6]~reg0.PRESET
rst_n => reg_baudrate_05[7]~reg0.PRESET
rst_n => reg_baudrate_05[8]~reg0.ACLR
rst_n => reg_baudrate_05[9]~reg0.ACLR
rst_n => reg_baudrate_05[10]~reg0.ACLR
rst_n => reg_baudrate_05[11]~reg0.ACLR
rst_n => reg_baudrate_05[12]~reg0.ACLR
rst_n => reg_baudrate_05[13]~reg0.ACLR
rst_n => reg_baudrate_05[14]~reg0.ACLR
rst_n => reg_baudrate_05[15]~reg0.ACLR
rst_n => reg_baudrate_04[0]~reg0.PRESET
rst_n => reg_baudrate_04[1]~reg0.ACLR
rst_n => reg_baudrate_04[2]~reg0.ACLR
rst_n => reg_baudrate_04[3]~reg0.PRESET
rst_n => reg_baudrate_04[4]~reg0.PRESET
rst_n => reg_baudrate_04[5]~reg0.ACLR
rst_n => reg_baudrate_04[6]~reg0.PRESET
rst_n => reg_baudrate_04[7]~reg0.PRESET
rst_n => reg_baudrate_04[8]~reg0.ACLR
rst_n => reg_baudrate_04[9]~reg0.ACLR
rst_n => reg_baudrate_04[10]~reg0.ACLR
rst_n => reg_baudrate_04[11]~reg0.ACLR
rst_n => reg_baudrate_04[12]~reg0.ACLR
rst_n => reg_baudrate_04[13]~reg0.ACLR
rst_n => reg_baudrate_04[14]~reg0.ACLR
rst_n => reg_baudrate_04[15]~reg0.ACLR
rst_n => reg_baudrate_03[0]~reg0.PRESET
rst_n => reg_baudrate_03[1]~reg0.ACLR
rst_n => reg_baudrate_03[2]~reg0.ACLR
rst_n => reg_baudrate_03[3]~reg0.PRESET
rst_n => reg_baudrate_03[4]~reg0.PRESET
rst_n => reg_baudrate_03[5]~reg0.ACLR
rst_n => reg_baudrate_03[6]~reg0.PRESET
rst_n => reg_baudrate_03[7]~reg0.PRESET
rst_n => reg_baudrate_03[8]~reg0.ACLR
rst_n => reg_baudrate_03[9]~reg0.ACLR
rst_n => reg_baudrate_03[10]~reg0.ACLR
rst_n => reg_baudrate_03[11]~reg0.ACLR
rst_n => reg_baudrate_03[12]~reg0.ACLR
rst_n => reg_baudrate_03[13]~reg0.ACLR
rst_n => reg_baudrate_03[14]~reg0.ACLR
rst_n => reg_baudrate_03[15]~reg0.ACLR
rst_n => reg_baudrate_02[0]~reg0.PRESET
rst_n => reg_baudrate_02[1]~reg0.ACLR
rst_n => reg_baudrate_02[2]~reg0.ACLR
rst_n => reg_baudrate_02[3]~reg0.PRESET
rst_n => reg_baudrate_02[4]~reg0.PRESET
rst_n => reg_baudrate_02[5]~reg0.ACLR
rst_n => reg_baudrate_02[6]~reg0.PRESET
rst_n => reg_baudrate_02[7]~reg0.PRESET
rst_n => reg_baudrate_02[8]~reg0.ACLR
rst_n => reg_baudrate_02[9]~reg0.ACLR
rst_n => reg_baudrate_02[10]~reg0.ACLR
rst_n => reg_baudrate_02[11]~reg0.ACLR
rst_n => reg_baudrate_02[12]~reg0.ACLR
rst_n => reg_baudrate_02[13]~reg0.ACLR
rst_n => reg_baudrate_02[14]~reg0.ACLR
rst_n => reg_baudrate_02[15]~reg0.ACLR
rst_n => reg_baudrate_01[0]~reg0.PRESET
rst_n => reg_baudrate_01[1]~reg0.ACLR
rst_n => reg_baudrate_01[2]~reg0.ACLR
rst_n => reg_baudrate_01[3]~reg0.PRESET
rst_n => reg_baudrate_01[4]~reg0.PRESET
rst_n => reg_baudrate_01[5]~reg0.ACLR
rst_n => reg_baudrate_01[6]~reg0.PRESET
rst_n => reg_baudrate_01[7]~reg0.PRESET
rst_n => reg_baudrate_01[8]~reg0.ACLR
rst_n => reg_baudrate_01[9]~reg0.ACLR
rst_n => reg_baudrate_01[10]~reg0.ACLR
rst_n => reg_baudrate_01[11]~reg0.ACLR
rst_n => reg_baudrate_01[12]~reg0.ACLR
rst_n => reg_baudrate_01[13]~reg0.ACLR
rst_n => reg_baudrate_01[14]~reg0.ACLR
rst_n => reg_baudrate_01[15]~reg0.ACLR
rst_n => reg_baudrate_main[0]~reg0.PRESET
rst_n => reg_baudrate_main[1]~reg0.ACLR
rst_n => reg_baudrate_main[2]~reg0.ACLR
rst_n => reg_baudrate_main[3]~reg0.PRESET
rst_n => reg_baudrate_main[4]~reg0.PRESET
rst_n => reg_baudrate_main[5]~reg0.ACLR
rst_n => reg_baudrate_main[6]~reg0.PRESET
rst_n => reg_baudrate_main[7]~reg0.PRESET
rst_n => reg_baudrate_main[8]~reg0.ACLR
rst_n => reg_baudrate_main[9]~reg0.ACLR
rst_n => reg_baudrate_main[10]~reg0.ACLR
rst_n => reg_baudrate_main[11]~reg0.ACLR
rst_n => reg_baudrate_main[12]~reg0.ACLR
rst_n => reg_baudrate_main[13]~reg0.ACLR
rst_n => reg_baudrate_main[14]~reg0.ACLR
rst_n => reg_baudrate_main[15]~reg0.ACLR
rst_n => frame_lost_error~reg0.ACLR
rst_n => frame_interval_counter[0].ACLR
rst_n => frame_interval_counter[1].ACLR
rst_n => frame_interval_counter[2].ACLR
rst_n => frame_interval_counter[3].ACLR
rst_n => frame_interval_counter[4].ACLR
rst_n => frame_interval_counter[5].ACLR
rst_n => frame_interval_counter[6].ACLR
rst_n => frame_interval_counter[7].ACLR
rst_n => frame_interval_counter[8].ACLR
rst_n => frame_interval_counter[9].ACLR
rst_n => frame_interval_counter[10].ACLR
rst_n => frame_interval_counter[11].ACLR
rst_n => tx_data_ready_d[0].ACLR
rst_n => tx_data_ready_d[1].ACLR
rst_n => reg_address[0].ACLR
rst_n => reg_address[1].ACLR
rst_n => reg_address[2].ACLR
rst_n => reg_address[3].ACLR
rst_n => reg_address[4].ACLR
rst_n => reg_address[5].ACLR
rst_n => reg_address[6].ACLR
rst_n => reg_address[7].ACLR
rst_n => reg_address[8].ACLR
rst_n => reg_address[9].ACLR
rst_n => reg_address[10].ACLR
rst_n => reg_address[11].ACLR
rst_n => reg_address[12].ACLR
rst_n => reg_address[13].ACLR
rst_n => spi_clk_error_buf.ACLR
rst_n => error1[0].ACLR
rst_n => error1[1].ACLR
rst_n => error1[2].ACLR
rst_n => error1[3].ACLR
rst_n => error1[4].ACLR
rst_n => error1[5].ACLR
rst_n => error1[6].ACLR
rst_n => error1[7].ACLR
rst_n => error2[0].ACLR
rst_n => error2[1].ACLR
rst_n => error2[2].ACLR
rst_n => error2[3].ACLR
rst_n => error2[4].ACLR
rst_n => error2[5].ACLR
rst_n => error2[6].ACLR
rst_n => error2[7].ACLR
rst_n => state~3.DATAIN
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => reg_address.OUTPUTSELECT
rx_data_ready => always8.IN0
rx_data_ready => always10.IN1
rx_data_ready => always10.IN1
rx_data_ready => always10.IN1
rx_data[0] => reg_address.DATAB
rx_data[0] => reg_timer_trig20.DATAB
rx_data[0] => reg_timer_trig19.DATAB
rx_data[0] => reg_timer_trig18.DATAB
rx_data[0] => reg_timer_trig17.DATAB
rx_data[0] => reg_timer_trig16.DATAB
rx_data[0] => reg_timer_trig15.DATAB
rx_data[0] => reg_timer_trig14.DATAB
rx_data[0] => reg_timer_trig13.DATAB
rx_data[0] => reg_timer_trig12.DATAB
rx_data[0] => reg_timer_trig11.DATAB
rx_data[0] => reg_timer_trig10.DATAB
rx_data[0] => reg_timer_trig09.DATAB
rx_data[0] => reg_timer_trig08.DATAB
rx_data[0] => reg_timer_trig07.DATAB
rx_data[0] => reg_timer_trig06.DATAB
rx_data[0] => reg_timer_trig05.DATAB
rx_data[0] => reg_timer_trig04.DATAB
rx_data[0] => reg_timer_trig03.DATAB
rx_data[0] => reg_timer_trig02.DATAB
rx_data[0] => reg_timer_trig01.DATAB
rx_data[0] => reg_baudrate_20.DATAB
rx_data[0] => reg_baudrate_19.DATAB
rx_data[0] => reg_baudrate_18.DATAB
rx_data[0] => reg_baudrate_17.DATAB
rx_data[0] => reg_baudrate_16.DATAB
rx_data[0] => reg_baudrate_15.DATAB
rx_data[0] => reg_baudrate_14.DATAB
rx_data[0] => reg_baudrate_13.DATAB
rx_data[0] => reg_baudrate_12.DATAB
rx_data[0] => reg_baudrate_11.DATAB
rx_data[0] => reg_baudrate_10.DATAB
rx_data[0] => reg_baudrate_09.DATAB
rx_data[0] => reg_baudrate_08.DATAB
rx_data[0] => reg_baudrate_07.DATAB
rx_data[0] => reg_baudrate_06.DATAB
rx_data[0] => reg_baudrate_05.DATAB
rx_data[0] => reg_baudrate_04.DATAB
rx_data[0] => reg_baudrate_03.DATAB
rx_data[0] => reg_baudrate_02.DATAB
rx_data[0] => reg_baudrate_01.DATAB
rx_data[0] => reg_baudrate_main.DATAB
rx_data[1] => reg_address.DATAB
rx_data[1] => reg_timer_trig20.DATAB
rx_data[1] => reg_timer_trig19.DATAB
rx_data[1] => reg_timer_trig18.DATAB
rx_data[1] => reg_timer_trig17.DATAB
rx_data[1] => reg_timer_trig16.DATAB
rx_data[1] => reg_timer_trig15.DATAB
rx_data[1] => reg_timer_trig14.DATAB
rx_data[1] => reg_timer_trig13.DATAB
rx_data[1] => reg_timer_trig12.DATAB
rx_data[1] => reg_timer_trig11.DATAB
rx_data[1] => reg_timer_trig10.DATAB
rx_data[1] => reg_timer_trig09.DATAB
rx_data[1] => reg_timer_trig08.DATAB
rx_data[1] => reg_timer_trig07.DATAB
rx_data[1] => reg_timer_trig06.DATAB
rx_data[1] => reg_timer_trig05.DATAB
rx_data[1] => reg_timer_trig04.DATAB
rx_data[1] => reg_timer_trig03.DATAB
rx_data[1] => reg_timer_trig02.DATAB
rx_data[1] => reg_timer_trig01.DATAB
rx_data[1] => reg_baudrate_20.DATAB
rx_data[1] => reg_baudrate_19.DATAB
rx_data[1] => reg_baudrate_18.DATAB
rx_data[1] => reg_baudrate_17.DATAB
rx_data[1] => reg_baudrate_16.DATAB
rx_data[1] => reg_baudrate_15.DATAB
rx_data[1] => reg_baudrate_14.DATAB
rx_data[1] => reg_baudrate_13.DATAB
rx_data[1] => reg_baudrate_12.DATAB
rx_data[1] => reg_baudrate_11.DATAB
rx_data[1] => reg_baudrate_10.DATAB
rx_data[1] => reg_baudrate_09.DATAB
rx_data[1] => reg_baudrate_08.DATAB
rx_data[1] => reg_baudrate_07.DATAB
rx_data[1] => reg_baudrate_06.DATAB
rx_data[1] => reg_baudrate_05.DATAB
rx_data[1] => reg_baudrate_04.DATAB
rx_data[1] => reg_baudrate_03.DATAB
rx_data[1] => reg_baudrate_02.DATAB
rx_data[1] => reg_baudrate_01.DATAB
rx_data[1] => reg_baudrate_main.DATAB
rx_data[2] => reg_address.DATAB
rx_data[2] => reg_timer_trig20.DATAB
rx_data[2] => reg_timer_trig19.DATAB
rx_data[2] => reg_timer_trig18.DATAB
rx_data[2] => reg_timer_trig17.DATAB
rx_data[2] => reg_timer_trig16.DATAB
rx_data[2] => reg_timer_trig15.DATAB
rx_data[2] => reg_timer_trig14.DATAB
rx_data[2] => reg_timer_trig13.DATAB
rx_data[2] => reg_timer_trig12.DATAB
rx_data[2] => reg_timer_trig11.DATAB
rx_data[2] => reg_timer_trig10.DATAB
rx_data[2] => reg_timer_trig09.DATAB
rx_data[2] => reg_timer_trig08.DATAB
rx_data[2] => reg_timer_trig07.DATAB
rx_data[2] => reg_timer_trig06.DATAB
rx_data[2] => reg_timer_trig05.DATAB
rx_data[2] => reg_timer_trig04.DATAB
rx_data[2] => reg_timer_trig03.DATAB
rx_data[2] => reg_timer_trig02.DATAB
rx_data[2] => reg_timer_trig01.DATAB
rx_data[2] => reg_baudrate_20.DATAB
rx_data[2] => reg_baudrate_19.DATAB
rx_data[2] => reg_baudrate_18.DATAB
rx_data[2] => reg_baudrate_17.DATAB
rx_data[2] => reg_baudrate_16.DATAB
rx_data[2] => reg_baudrate_15.DATAB
rx_data[2] => reg_baudrate_14.DATAB
rx_data[2] => reg_baudrate_13.DATAB
rx_data[2] => reg_baudrate_12.DATAB
rx_data[2] => reg_baudrate_11.DATAB
rx_data[2] => reg_baudrate_10.DATAB
rx_data[2] => reg_baudrate_09.DATAB
rx_data[2] => reg_baudrate_08.DATAB
rx_data[2] => reg_baudrate_07.DATAB
rx_data[2] => reg_baudrate_06.DATAB
rx_data[2] => reg_baudrate_05.DATAB
rx_data[2] => reg_baudrate_04.DATAB
rx_data[2] => reg_baudrate_03.DATAB
rx_data[2] => reg_baudrate_02.DATAB
rx_data[2] => reg_baudrate_01.DATAB
rx_data[2] => reg_baudrate_main.DATAB
rx_data[3] => reg_address.DATAB
rx_data[3] => reg_timer_trig20.DATAB
rx_data[3] => reg_timer_trig19.DATAB
rx_data[3] => reg_timer_trig18.DATAB
rx_data[3] => reg_timer_trig17.DATAB
rx_data[3] => reg_timer_trig16.DATAB
rx_data[3] => reg_timer_trig15.DATAB
rx_data[3] => reg_timer_trig14.DATAB
rx_data[3] => reg_timer_trig13.DATAB
rx_data[3] => reg_timer_trig12.DATAB
rx_data[3] => reg_timer_trig11.DATAB
rx_data[3] => reg_timer_trig10.DATAB
rx_data[3] => reg_timer_trig09.DATAB
rx_data[3] => reg_timer_trig08.DATAB
rx_data[3] => reg_timer_trig07.DATAB
rx_data[3] => reg_timer_trig06.DATAB
rx_data[3] => reg_timer_trig05.DATAB
rx_data[3] => reg_timer_trig04.DATAB
rx_data[3] => reg_timer_trig03.DATAB
rx_data[3] => reg_timer_trig02.DATAB
rx_data[3] => reg_timer_trig01.DATAB
rx_data[3] => reg_baudrate_20.DATAB
rx_data[3] => reg_baudrate_19.DATAB
rx_data[3] => reg_baudrate_18.DATAB
rx_data[3] => reg_baudrate_17.DATAB
rx_data[3] => reg_baudrate_16.DATAB
rx_data[3] => reg_baudrate_15.DATAB
rx_data[3] => reg_baudrate_14.DATAB
rx_data[3] => reg_baudrate_13.DATAB
rx_data[3] => reg_baudrate_12.DATAB
rx_data[3] => reg_baudrate_11.DATAB
rx_data[3] => reg_baudrate_10.DATAB
rx_data[3] => reg_baudrate_09.DATAB
rx_data[3] => reg_baudrate_08.DATAB
rx_data[3] => reg_baudrate_07.DATAB
rx_data[3] => reg_baudrate_06.DATAB
rx_data[3] => reg_baudrate_05.DATAB
rx_data[3] => reg_baudrate_04.DATAB
rx_data[3] => reg_baudrate_03.DATAB
rx_data[3] => reg_baudrate_02.DATAB
rx_data[3] => reg_baudrate_01.DATAB
rx_data[3] => reg_baudrate_main.DATAB
rx_data[4] => reg_address.DATAB
rx_data[4] => reg_timer_trig20.DATAB
rx_data[4] => reg_timer_trig19.DATAB
rx_data[4] => reg_timer_trig18.DATAB
rx_data[4] => reg_timer_trig17.DATAB
rx_data[4] => reg_timer_trig16.DATAB
rx_data[4] => reg_timer_trig15.DATAB
rx_data[4] => reg_timer_trig14.DATAB
rx_data[4] => reg_timer_trig13.DATAB
rx_data[4] => reg_timer_trig12.DATAB
rx_data[4] => reg_timer_trig11.DATAB
rx_data[4] => reg_timer_trig10.DATAB
rx_data[4] => reg_timer_trig09.DATAB
rx_data[4] => reg_timer_trig08.DATAB
rx_data[4] => reg_timer_trig07.DATAB
rx_data[4] => reg_timer_trig06.DATAB
rx_data[4] => reg_timer_trig05.DATAB
rx_data[4] => reg_timer_trig04.DATAB
rx_data[4] => reg_timer_trig03.DATAB
rx_data[4] => reg_timer_trig02.DATAB
rx_data[4] => reg_timer_trig01.DATAB
rx_data[4] => reg_baudrate_20.DATAB
rx_data[4] => reg_baudrate_19.DATAB
rx_data[4] => reg_baudrate_18.DATAB
rx_data[4] => reg_baudrate_17.DATAB
rx_data[4] => reg_baudrate_16.DATAB
rx_data[4] => reg_baudrate_15.DATAB
rx_data[4] => reg_baudrate_14.DATAB
rx_data[4] => reg_baudrate_13.DATAB
rx_data[4] => reg_baudrate_12.DATAB
rx_data[4] => reg_baudrate_11.DATAB
rx_data[4] => reg_baudrate_10.DATAB
rx_data[4] => reg_baudrate_09.DATAB
rx_data[4] => reg_baudrate_08.DATAB
rx_data[4] => reg_baudrate_07.DATAB
rx_data[4] => reg_baudrate_06.DATAB
rx_data[4] => reg_baudrate_05.DATAB
rx_data[4] => reg_baudrate_04.DATAB
rx_data[4] => reg_baudrate_03.DATAB
rx_data[4] => reg_baudrate_02.DATAB
rx_data[4] => reg_baudrate_01.DATAB
rx_data[4] => reg_baudrate_main.DATAB
rx_data[5] => reg_address.DATAB
rx_data[5] => reg_timer_trig20.DATAB
rx_data[5] => reg_timer_trig19.DATAB
rx_data[5] => reg_timer_trig18.DATAB
rx_data[5] => reg_timer_trig17.DATAB
rx_data[5] => reg_timer_trig16.DATAB
rx_data[5] => reg_timer_trig15.DATAB
rx_data[5] => reg_timer_trig14.DATAB
rx_data[5] => reg_timer_trig13.DATAB
rx_data[5] => reg_timer_trig12.DATAB
rx_data[5] => reg_timer_trig11.DATAB
rx_data[5] => reg_timer_trig10.DATAB
rx_data[5] => reg_timer_trig09.DATAB
rx_data[5] => reg_timer_trig08.DATAB
rx_data[5] => reg_timer_trig07.DATAB
rx_data[5] => reg_timer_trig06.DATAB
rx_data[5] => reg_timer_trig05.DATAB
rx_data[5] => reg_timer_trig04.DATAB
rx_data[5] => reg_timer_trig03.DATAB
rx_data[5] => reg_timer_trig02.DATAB
rx_data[5] => reg_timer_trig01.DATAB
rx_data[5] => reg_baudrate_20.DATAB
rx_data[5] => reg_baudrate_19.DATAB
rx_data[5] => reg_baudrate_18.DATAB
rx_data[5] => reg_baudrate_17.DATAB
rx_data[5] => reg_baudrate_16.DATAB
rx_data[5] => reg_baudrate_15.DATAB
rx_data[5] => reg_baudrate_14.DATAB
rx_data[5] => reg_baudrate_13.DATAB
rx_data[5] => reg_baudrate_12.DATAB
rx_data[5] => reg_baudrate_11.DATAB
rx_data[5] => reg_baudrate_10.DATAB
rx_data[5] => reg_baudrate_09.DATAB
rx_data[5] => reg_baudrate_08.DATAB
rx_data[5] => reg_baudrate_07.DATAB
rx_data[5] => reg_baudrate_06.DATAB
rx_data[5] => reg_baudrate_05.DATAB
rx_data[5] => reg_baudrate_04.DATAB
rx_data[5] => reg_baudrate_03.DATAB
rx_data[5] => reg_baudrate_02.DATAB
rx_data[5] => reg_baudrate_01.DATAB
rx_data[5] => reg_baudrate_main.DATAB
rx_data[6] => reg_address.DATAB
rx_data[6] => reg_timer_trig20.DATAB
rx_data[6] => reg_timer_trig19.DATAB
rx_data[6] => reg_timer_trig18.DATAB
rx_data[6] => reg_timer_trig17.DATAB
rx_data[6] => reg_timer_trig16.DATAB
rx_data[6] => reg_timer_trig15.DATAB
rx_data[6] => reg_timer_trig14.DATAB
rx_data[6] => reg_timer_trig13.DATAB
rx_data[6] => reg_timer_trig12.DATAB
rx_data[6] => reg_timer_trig11.DATAB
rx_data[6] => reg_timer_trig10.DATAB
rx_data[6] => reg_timer_trig09.DATAB
rx_data[6] => reg_timer_trig08.DATAB
rx_data[6] => reg_timer_trig07.DATAB
rx_data[6] => reg_timer_trig06.DATAB
rx_data[6] => reg_timer_trig05.DATAB
rx_data[6] => reg_timer_trig04.DATAB
rx_data[6] => reg_timer_trig03.DATAB
rx_data[6] => reg_timer_trig02.DATAB
rx_data[6] => reg_timer_trig01.DATAB
rx_data[6] => reg_baudrate_20.DATAB
rx_data[6] => reg_baudrate_19.DATAB
rx_data[6] => reg_baudrate_18.DATAB
rx_data[6] => reg_baudrate_17.DATAB
rx_data[6] => reg_baudrate_16.DATAB
rx_data[6] => reg_baudrate_15.DATAB
rx_data[6] => reg_baudrate_14.DATAB
rx_data[6] => reg_baudrate_13.DATAB
rx_data[6] => reg_baudrate_12.DATAB
rx_data[6] => reg_baudrate_11.DATAB
rx_data[6] => reg_baudrate_10.DATAB
rx_data[6] => reg_baudrate_09.DATAB
rx_data[6] => reg_baudrate_08.DATAB
rx_data[6] => reg_baudrate_07.DATAB
rx_data[6] => reg_baudrate_06.DATAB
rx_data[6] => reg_baudrate_05.DATAB
rx_data[6] => reg_baudrate_04.DATAB
rx_data[6] => reg_baudrate_03.DATAB
rx_data[6] => reg_baudrate_02.DATAB
rx_data[6] => reg_baudrate_01.DATAB
rx_data[6] => reg_baudrate_main.DATAB
rx_data[7] => reg_address.DATAB
rx_data[7] => reg_timer_trig20.DATAB
rx_data[7] => reg_timer_trig19.DATAB
rx_data[7] => reg_timer_trig18.DATAB
rx_data[7] => reg_timer_trig17.DATAB
rx_data[7] => reg_timer_trig16.DATAB
rx_data[7] => reg_timer_trig15.DATAB
rx_data[7] => reg_timer_trig14.DATAB
rx_data[7] => reg_timer_trig13.DATAB
rx_data[7] => reg_timer_trig12.DATAB
rx_data[7] => reg_timer_trig11.DATAB
rx_data[7] => reg_timer_trig10.DATAB
rx_data[7] => reg_timer_trig09.DATAB
rx_data[7] => reg_timer_trig08.DATAB
rx_data[7] => reg_timer_trig07.DATAB
rx_data[7] => reg_timer_trig06.DATAB
rx_data[7] => reg_timer_trig05.DATAB
rx_data[7] => reg_timer_trig04.DATAB
rx_data[7] => reg_timer_trig03.DATAB
rx_data[7] => reg_timer_trig02.DATAB
rx_data[7] => reg_timer_trig01.DATAB
rx_data[7] => reg_baudrate_20.DATAB
rx_data[7] => reg_baudrate_19.DATAB
rx_data[7] => reg_baudrate_18.DATAB
rx_data[7] => reg_baudrate_17.DATAB
rx_data[7] => reg_baudrate_16.DATAB
rx_data[7] => reg_baudrate_15.DATAB
rx_data[7] => reg_baudrate_14.DATAB
rx_data[7] => reg_baudrate_13.DATAB
rx_data[7] => reg_baudrate_12.DATAB
rx_data[7] => reg_baudrate_11.DATAB
rx_data[7] => reg_baudrate_10.DATAB
rx_data[7] => reg_baudrate_09.DATAB
rx_data[7] => reg_baudrate_08.DATAB
rx_data[7] => reg_baudrate_07.DATAB
rx_data[7] => reg_baudrate_06.DATAB
rx_data[7] => reg_baudrate_05.DATAB
rx_data[7] => reg_baudrate_04.DATAB
rx_data[7] => reg_baudrate_03.DATAB
rx_data[7] => reg_baudrate_02.DATAB
rx_data[7] => reg_baudrate_01.DATAB
rx_data[7] => reg_baudrate_main.DATAB
rx_data[8] => reg_address.DATAB
rx_data[8] => reg_baudrate_20.DATAB
rx_data[8] => reg_baudrate_19.DATAB
rx_data[8] => reg_baudrate_18.DATAB
rx_data[8] => reg_baudrate_17.DATAB
rx_data[8] => reg_baudrate_16.DATAB
rx_data[8] => reg_baudrate_15.DATAB
rx_data[8] => reg_baudrate_14.DATAB
rx_data[8] => reg_baudrate_13.DATAB
rx_data[8] => reg_baudrate_12.DATAB
rx_data[8] => reg_baudrate_11.DATAB
rx_data[8] => reg_baudrate_10.DATAB
rx_data[8] => reg_baudrate_09.DATAB
rx_data[8] => reg_baudrate_08.DATAB
rx_data[8] => reg_baudrate_07.DATAB
rx_data[8] => reg_baudrate_06.DATAB
rx_data[8] => reg_baudrate_05.DATAB
rx_data[8] => reg_baudrate_04.DATAB
rx_data[8] => reg_baudrate_03.DATAB
rx_data[8] => reg_baudrate_02.DATAB
rx_data[8] => reg_baudrate_01.DATAB
rx_data[8] => reg_baudrate_main.DATAB
rx_data[9] => reg_address.DATAB
rx_data[9] => reg_baudrate_20.DATAB
rx_data[9] => reg_baudrate_19.DATAB
rx_data[9] => reg_baudrate_18.DATAB
rx_data[9] => reg_baudrate_17.DATAB
rx_data[9] => reg_baudrate_16.DATAB
rx_data[9] => reg_baudrate_15.DATAB
rx_data[9] => reg_baudrate_14.DATAB
rx_data[9] => reg_baudrate_13.DATAB
rx_data[9] => reg_baudrate_12.DATAB
rx_data[9] => reg_baudrate_11.DATAB
rx_data[9] => reg_baudrate_10.DATAB
rx_data[9] => reg_baudrate_09.DATAB
rx_data[9] => reg_baudrate_08.DATAB
rx_data[9] => reg_baudrate_07.DATAB
rx_data[9] => reg_baudrate_06.DATAB
rx_data[9] => reg_baudrate_05.DATAB
rx_data[9] => reg_baudrate_04.DATAB
rx_data[9] => reg_baudrate_03.DATAB
rx_data[9] => reg_baudrate_02.DATAB
rx_data[9] => reg_baudrate_01.DATAB
rx_data[9] => reg_baudrate_main.DATAB
rx_data[10] => reg_address.DATAB
rx_data[10] => reg_baudrate_20.DATAB
rx_data[10] => reg_baudrate_19.DATAB
rx_data[10] => reg_baudrate_18.DATAB
rx_data[10] => reg_baudrate_17.DATAB
rx_data[10] => reg_baudrate_16.DATAB
rx_data[10] => reg_baudrate_15.DATAB
rx_data[10] => reg_baudrate_14.DATAB
rx_data[10] => reg_baudrate_13.DATAB
rx_data[10] => reg_baudrate_12.DATAB
rx_data[10] => reg_baudrate_11.DATAB
rx_data[10] => reg_baudrate_10.DATAB
rx_data[10] => reg_baudrate_09.DATAB
rx_data[10] => reg_baudrate_08.DATAB
rx_data[10] => reg_baudrate_07.DATAB
rx_data[10] => reg_baudrate_06.DATAB
rx_data[10] => reg_baudrate_05.DATAB
rx_data[10] => reg_baudrate_04.DATAB
rx_data[10] => reg_baudrate_03.DATAB
rx_data[10] => reg_baudrate_02.DATAB
rx_data[10] => reg_baudrate_01.DATAB
rx_data[10] => reg_baudrate_main.DATAB
rx_data[11] => reg_address.DATAB
rx_data[11] => reg_baudrate_20.DATAB
rx_data[11] => reg_baudrate_19.DATAB
rx_data[11] => reg_baudrate_18.DATAB
rx_data[11] => reg_baudrate_17.DATAB
rx_data[11] => reg_baudrate_16.DATAB
rx_data[11] => reg_baudrate_15.DATAB
rx_data[11] => reg_baudrate_14.DATAB
rx_data[11] => reg_baudrate_13.DATAB
rx_data[11] => reg_baudrate_12.DATAB
rx_data[11] => reg_baudrate_11.DATAB
rx_data[11] => reg_baudrate_10.DATAB
rx_data[11] => reg_baudrate_09.DATAB
rx_data[11] => reg_baudrate_08.DATAB
rx_data[11] => reg_baudrate_07.DATAB
rx_data[11] => reg_baudrate_06.DATAB
rx_data[11] => reg_baudrate_05.DATAB
rx_data[11] => reg_baudrate_04.DATAB
rx_data[11] => reg_baudrate_03.DATAB
rx_data[11] => reg_baudrate_02.DATAB
rx_data[11] => reg_baudrate_01.DATAB
rx_data[11] => reg_baudrate_main.DATAB
rx_data[12] => reg_address.DATAB
rx_data[12] => reg_baudrate_20.DATAB
rx_data[12] => reg_baudrate_19.DATAB
rx_data[12] => reg_baudrate_18.DATAB
rx_data[12] => reg_baudrate_17.DATAB
rx_data[12] => reg_baudrate_16.DATAB
rx_data[12] => reg_baudrate_15.DATAB
rx_data[12] => reg_baudrate_14.DATAB
rx_data[12] => reg_baudrate_13.DATAB
rx_data[12] => reg_baudrate_12.DATAB
rx_data[12] => reg_baudrate_11.DATAB
rx_data[12] => reg_baudrate_10.DATAB
rx_data[12] => reg_baudrate_09.DATAB
rx_data[12] => reg_baudrate_08.DATAB
rx_data[12] => reg_baudrate_07.DATAB
rx_data[12] => reg_baudrate_06.DATAB
rx_data[12] => reg_baudrate_05.DATAB
rx_data[12] => reg_baudrate_04.DATAB
rx_data[12] => reg_baudrate_03.DATAB
rx_data[12] => reg_baudrate_02.DATAB
rx_data[12] => reg_baudrate_01.DATAB
rx_data[12] => reg_baudrate_main.DATAB
rx_data[13] => reg_address.DATAB
rx_data[13] => reg_baudrate_20.DATAB
rx_data[13] => reg_baudrate_19.DATAB
rx_data[13] => reg_baudrate_18.DATAB
rx_data[13] => reg_baudrate_17.DATAB
rx_data[13] => reg_baudrate_16.DATAB
rx_data[13] => reg_baudrate_15.DATAB
rx_data[13] => reg_baudrate_14.DATAB
rx_data[13] => reg_baudrate_13.DATAB
rx_data[13] => reg_baudrate_12.DATAB
rx_data[13] => reg_baudrate_11.DATAB
rx_data[13] => reg_baudrate_10.DATAB
rx_data[13] => reg_baudrate_09.DATAB
rx_data[13] => reg_baudrate_08.DATAB
rx_data[13] => reg_baudrate_07.DATAB
rx_data[13] => reg_baudrate_06.DATAB
rx_data[13] => reg_baudrate_05.DATAB
rx_data[13] => reg_baudrate_04.DATAB
rx_data[13] => reg_baudrate_03.DATAB
rx_data[13] => reg_baudrate_02.DATAB
rx_data[13] => reg_baudrate_01.DATAB
rx_data[13] => reg_baudrate_main.DATAB
rx_data[14] => reg_baudrate_20.DATAB
rx_data[14] => reg_baudrate_19.DATAB
rx_data[14] => reg_baudrate_18.DATAB
rx_data[14] => reg_baudrate_17.DATAB
rx_data[14] => reg_baudrate_16.DATAB
rx_data[14] => reg_baudrate_15.DATAB
rx_data[14] => reg_baudrate_14.DATAB
rx_data[14] => reg_baudrate_13.DATAB
rx_data[14] => reg_baudrate_12.DATAB
rx_data[14] => reg_baudrate_11.DATAB
rx_data[14] => reg_baudrate_10.DATAB
rx_data[14] => reg_baudrate_09.DATAB
rx_data[14] => reg_baudrate_08.DATAB
rx_data[14] => reg_baudrate_07.DATAB
rx_data[14] => reg_baudrate_06.DATAB
rx_data[14] => reg_baudrate_05.DATAB
rx_data[14] => reg_baudrate_04.DATAB
rx_data[14] => reg_baudrate_03.DATAB
rx_data[14] => reg_baudrate_02.DATAB
rx_data[14] => reg_baudrate_01.DATAB
rx_data[14] => reg_baudrate_main.DATAB
rx_data[14] => Equal45.IN1
rx_data[14] => Equal46.IN1
rx_data[15] => reg_baudrate_20.DATAB
rx_data[15] => reg_baudrate_19.DATAB
rx_data[15] => reg_baudrate_18.DATAB
rx_data[15] => reg_baudrate_17.DATAB
rx_data[15] => reg_baudrate_16.DATAB
rx_data[15] => reg_baudrate_15.DATAB
rx_data[15] => reg_baudrate_14.DATAB
rx_data[15] => reg_baudrate_13.DATAB
rx_data[15] => reg_baudrate_12.DATAB
rx_data[15] => reg_baudrate_11.DATAB
rx_data[15] => reg_baudrate_10.DATAB
rx_data[15] => reg_baudrate_09.DATAB
rx_data[15] => reg_baudrate_08.DATAB
rx_data[15] => reg_baudrate_07.DATAB
rx_data[15] => reg_baudrate_06.DATAB
rx_data[15] => reg_baudrate_05.DATAB
rx_data[15] => reg_baudrate_04.DATAB
rx_data[15] => reg_baudrate_03.DATAB
rx_data[15] => reg_baudrate_02.DATAB
rx_data[15] => reg_baudrate_01.DATAB
rx_data[15] => reg_baudrate_main.DATAB
rx_data[15] => Equal45.IN0
rx_data[15] => Equal46.IN0
tx_data_ready <= tx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
tx_data[0] <= tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[1] <= tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[2] <= tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[3] <= tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[4] <= tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[5] <= tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[6] <= tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[7] <= tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[8] <= tx_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[9] <= tx_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[10] <= tx_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[11] <= tx_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[12] <= tx_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[13] <= tx_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[14] <= tx_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_data[15] <= tx_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk_error => spi_clk_error_edge.IN1
spi_clk_error => spi_clk_error_buf.DATAIN
version[0] => tx_data.DATAB
version[1] => tx_data.DATAB
version[2] => tx_data.DATAB
version[3] => tx_data.DATAB
version[4] => tx_data.DATAB
version[5] => tx_data.DATAB
version[6] => tx_data.DATAB
version[7] => tx_data.DATAB
version[8] => tx_data.DATAB
version[9] => tx_data.DATAB
version[10] => tx_data.DATAB
version[11] => tx_data.DATAB
version[12] => tx_data.DATAB
version[13] => tx_data.DATAB
version[14] => tx_data.DATAB
version[15] => tx_data.DATAB
version[16] => tx_data.DATAB
version[17] => tx_data.DATAB
version[18] => tx_data.DATAB
version[19] => tx_data.DATAB
version[20] => tx_data.DATAB
version[21] => tx_data.DATAB
version[22] => tx_data.DATAB
version[23] => tx_data.DATAB
version[24] => tx_data.DATAB
version[25] => tx_data.DATAB
version[26] => tx_data.DATAB
version[27] => tx_data.DATAB
version[28] => tx_data.DATAB
version[29] => tx_data.DATAB
version[30] => tx_data.DATAB
version[31] => tx_data.DATAB
reg_baudrate_main[0] <= reg_baudrate_main[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[1] <= reg_baudrate_main[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[2] <= reg_baudrate_main[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[3] <= reg_baudrate_main[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[4] <= reg_baudrate_main[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[5] <= reg_baudrate_main[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[6] <= reg_baudrate_main[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[7] <= reg_baudrate_main[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[8] <= reg_baudrate_main[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[9] <= reg_baudrate_main[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[10] <= reg_baudrate_main[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[11] <= reg_baudrate_main[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[12] <= reg_baudrate_main[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[13] <= reg_baudrate_main[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[14] <= reg_baudrate_main[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_main[15] <= reg_baudrate_main[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[0] <= reg_baudrate_01[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[1] <= reg_baudrate_01[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[2] <= reg_baudrate_01[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[3] <= reg_baudrate_01[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[4] <= reg_baudrate_01[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[5] <= reg_baudrate_01[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[6] <= reg_baudrate_01[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[7] <= reg_baudrate_01[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[8] <= reg_baudrate_01[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[9] <= reg_baudrate_01[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[10] <= reg_baudrate_01[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[11] <= reg_baudrate_01[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[12] <= reg_baudrate_01[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[13] <= reg_baudrate_01[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[14] <= reg_baudrate_01[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_01[15] <= reg_baudrate_01[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[0] <= reg_baudrate_02[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[1] <= reg_baudrate_02[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[2] <= reg_baudrate_02[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[3] <= reg_baudrate_02[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[4] <= reg_baudrate_02[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[5] <= reg_baudrate_02[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[6] <= reg_baudrate_02[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[7] <= reg_baudrate_02[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[8] <= reg_baudrate_02[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[9] <= reg_baudrate_02[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[10] <= reg_baudrate_02[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[11] <= reg_baudrate_02[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[12] <= reg_baudrate_02[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[13] <= reg_baudrate_02[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[14] <= reg_baudrate_02[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_02[15] <= reg_baudrate_02[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[0] <= reg_baudrate_03[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[1] <= reg_baudrate_03[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[2] <= reg_baudrate_03[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[3] <= reg_baudrate_03[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[4] <= reg_baudrate_03[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[5] <= reg_baudrate_03[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[6] <= reg_baudrate_03[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[7] <= reg_baudrate_03[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[8] <= reg_baudrate_03[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[9] <= reg_baudrate_03[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[10] <= reg_baudrate_03[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[11] <= reg_baudrate_03[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[12] <= reg_baudrate_03[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[13] <= reg_baudrate_03[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[14] <= reg_baudrate_03[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_03[15] <= reg_baudrate_03[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[0] <= reg_baudrate_04[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[1] <= reg_baudrate_04[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[2] <= reg_baudrate_04[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[3] <= reg_baudrate_04[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[4] <= reg_baudrate_04[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[5] <= reg_baudrate_04[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[6] <= reg_baudrate_04[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[7] <= reg_baudrate_04[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[8] <= reg_baudrate_04[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[9] <= reg_baudrate_04[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[10] <= reg_baudrate_04[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[11] <= reg_baudrate_04[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[12] <= reg_baudrate_04[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[13] <= reg_baudrate_04[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[14] <= reg_baudrate_04[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_04[15] <= reg_baudrate_04[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[0] <= reg_baudrate_05[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[1] <= reg_baudrate_05[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[2] <= reg_baudrate_05[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[3] <= reg_baudrate_05[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[4] <= reg_baudrate_05[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[5] <= reg_baudrate_05[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[6] <= reg_baudrate_05[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[7] <= reg_baudrate_05[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[8] <= reg_baudrate_05[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[9] <= reg_baudrate_05[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[10] <= reg_baudrate_05[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[11] <= reg_baudrate_05[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[12] <= reg_baudrate_05[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[13] <= reg_baudrate_05[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[14] <= reg_baudrate_05[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_05[15] <= reg_baudrate_05[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[0] <= reg_baudrate_06[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[1] <= reg_baudrate_06[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[2] <= reg_baudrate_06[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[3] <= reg_baudrate_06[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[4] <= reg_baudrate_06[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[5] <= reg_baudrate_06[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[6] <= reg_baudrate_06[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[7] <= reg_baudrate_06[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[8] <= reg_baudrate_06[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[9] <= reg_baudrate_06[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[10] <= reg_baudrate_06[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[11] <= reg_baudrate_06[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[12] <= reg_baudrate_06[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[13] <= reg_baudrate_06[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[14] <= reg_baudrate_06[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_06[15] <= reg_baudrate_06[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[0] <= reg_baudrate_07[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[1] <= reg_baudrate_07[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[2] <= reg_baudrate_07[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[3] <= reg_baudrate_07[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[4] <= reg_baudrate_07[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[5] <= reg_baudrate_07[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[6] <= reg_baudrate_07[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[7] <= reg_baudrate_07[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[8] <= reg_baudrate_07[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[9] <= reg_baudrate_07[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[10] <= reg_baudrate_07[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[11] <= reg_baudrate_07[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[12] <= reg_baudrate_07[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[13] <= reg_baudrate_07[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[14] <= reg_baudrate_07[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_07[15] <= reg_baudrate_07[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[0] <= reg_baudrate_08[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[1] <= reg_baudrate_08[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[2] <= reg_baudrate_08[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[3] <= reg_baudrate_08[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[4] <= reg_baudrate_08[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[5] <= reg_baudrate_08[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[6] <= reg_baudrate_08[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[7] <= reg_baudrate_08[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[8] <= reg_baudrate_08[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[9] <= reg_baudrate_08[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[10] <= reg_baudrate_08[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[11] <= reg_baudrate_08[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[12] <= reg_baudrate_08[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[13] <= reg_baudrate_08[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[14] <= reg_baudrate_08[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_08[15] <= reg_baudrate_08[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[0] <= reg_baudrate_09[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[1] <= reg_baudrate_09[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[2] <= reg_baudrate_09[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[3] <= reg_baudrate_09[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[4] <= reg_baudrate_09[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[5] <= reg_baudrate_09[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[6] <= reg_baudrate_09[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[7] <= reg_baudrate_09[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[8] <= reg_baudrate_09[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[9] <= reg_baudrate_09[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[10] <= reg_baudrate_09[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[11] <= reg_baudrate_09[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[12] <= reg_baudrate_09[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[13] <= reg_baudrate_09[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[14] <= reg_baudrate_09[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_09[15] <= reg_baudrate_09[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[0] <= reg_baudrate_10[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[1] <= reg_baudrate_10[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[2] <= reg_baudrate_10[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[3] <= reg_baudrate_10[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[4] <= reg_baudrate_10[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[5] <= reg_baudrate_10[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[6] <= reg_baudrate_10[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[7] <= reg_baudrate_10[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[8] <= reg_baudrate_10[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[9] <= reg_baudrate_10[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[10] <= reg_baudrate_10[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[11] <= reg_baudrate_10[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[12] <= reg_baudrate_10[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[13] <= reg_baudrate_10[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[14] <= reg_baudrate_10[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_10[15] <= reg_baudrate_10[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[0] <= reg_baudrate_11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[1] <= reg_baudrate_11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[2] <= reg_baudrate_11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[3] <= reg_baudrate_11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[4] <= reg_baudrate_11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[5] <= reg_baudrate_11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[6] <= reg_baudrate_11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[7] <= reg_baudrate_11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[8] <= reg_baudrate_11[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[9] <= reg_baudrate_11[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[10] <= reg_baudrate_11[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[11] <= reg_baudrate_11[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[12] <= reg_baudrate_11[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[13] <= reg_baudrate_11[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[14] <= reg_baudrate_11[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_11[15] <= reg_baudrate_11[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[0] <= reg_baudrate_12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[1] <= reg_baudrate_12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[2] <= reg_baudrate_12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[3] <= reg_baudrate_12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[4] <= reg_baudrate_12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[5] <= reg_baudrate_12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[6] <= reg_baudrate_12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[7] <= reg_baudrate_12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[8] <= reg_baudrate_12[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[9] <= reg_baudrate_12[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[10] <= reg_baudrate_12[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[11] <= reg_baudrate_12[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[12] <= reg_baudrate_12[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[13] <= reg_baudrate_12[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[14] <= reg_baudrate_12[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_12[15] <= reg_baudrate_12[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[0] <= reg_baudrate_13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[1] <= reg_baudrate_13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[2] <= reg_baudrate_13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[3] <= reg_baudrate_13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[4] <= reg_baudrate_13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[5] <= reg_baudrate_13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[6] <= reg_baudrate_13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[7] <= reg_baudrate_13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[8] <= reg_baudrate_13[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[9] <= reg_baudrate_13[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[10] <= reg_baudrate_13[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[11] <= reg_baudrate_13[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[12] <= reg_baudrate_13[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[13] <= reg_baudrate_13[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[14] <= reg_baudrate_13[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_13[15] <= reg_baudrate_13[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[0] <= reg_baudrate_14[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[1] <= reg_baudrate_14[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[2] <= reg_baudrate_14[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[3] <= reg_baudrate_14[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[4] <= reg_baudrate_14[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[5] <= reg_baudrate_14[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[6] <= reg_baudrate_14[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[7] <= reg_baudrate_14[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[8] <= reg_baudrate_14[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[9] <= reg_baudrate_14[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[10] <= reg_baudrate_14[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[11] <= reg_baudrate_14[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[12] <= reg_baudrate_14[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[13] <= reg_baudrate_14[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[14] <= reg_baudrate_14[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_14[15] <= reg_baudrate_14[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[0] <= reg_baudrate_15[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[1] <= reg_baudrate_15[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[2] <= reg_baudrate_15[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[3] <= reg_baudrate_15[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[4] <= reg_baudrate_15[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[5] <= reg_baudrate_15[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[6] <= reg_baudrate_15[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[7] <= reg_baudrate_15[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[8] <= reg_baudrate_15[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[9] <= reg_baudrate_15[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[10] <= reg_baudrate_15[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[11] <= reg_baudrate_15[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[12] <= reg_baudrate_15[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[13] <= reg_baudrate_15[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[14] <= reg_baudrate_15[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_15[15] <= reg_baudrate_15[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[0] <= reg_baudrate_16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[1] <= reg_baudrate_16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[2] <= reg_baudrate_16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[3] <= reg_baudrate_16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[4] <= reg_baudrate_16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[5] <= reg_baudrate_16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[6] <= reg_baudrate_16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[7] <= reg_baudrate_16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[8] <= reg_baudrate_16[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[9] <= reg_baudrate_16[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[10] <= reg_baudrate_16[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[11] <= reg_baudrate_16[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[12] <= reg_baudrate_16[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[13] <= reg_baudrate_16[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[14] <= reg_baudrate_16[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_16[15] <= reg_baudrate_16[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[0] <= reg_baudrate_17[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[1] <= reg_baudrate_17[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[2] <= reg_baudrate_17[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[3] <= reg_baudrate_17[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[4] <= reg_baudrate_17[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[5] <= reg_baudrate_17[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[6] <= reg_baudrate_17[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[7] <= reg_baudrate_17[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[8] <= reg_baudrate_17[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[9] <= reg_baudrate_17[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[10] <= reg_baudrate_17[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[11] <= reg_baudrate_17[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[12] <= reg_baudrate_17[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[13] <= reg_baudrate_17[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[14] <= reg_baudrate_17[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_17[15] <= reg_baudrate_17[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[0] <= reg_baudrate_18[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[1] <= reg_baudrate_18[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[2] <= reg_baudrate_18[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[3] <= reg_baudrate_18[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[4] <= reg_baudrate_18[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[5] <= reg_baudrate_18[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[6] <= reg_baudrate_18[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[7] <= reg_baudrate_18[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[8] <= reg_baudrate_18[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[9] <= reg_baudrate_18[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[10] <= reg_baudrate_18[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[11] <= reg_baudrate_18[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[12] <= reg_baudrate_18[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[13] <= reg_baudrate_18[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[14] <= reg_baudrate_18[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_18[15] <= reg_baudrate_18[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[0] <= reg_baudrate_19[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[1] <= reg_baudrate_19[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[2] <= reg_baudrate_19[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[3] <= reg_baudrate_19[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[4] <= reg_baudrate_19[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[5] <= reg_baudrate_19[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[6] <= reg_baudrate_19[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[7] <= reg_baudrate_19[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[8] <= reg_baudrate_19[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[9] <= reg_baudrate_19[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[10] <= reg_baudrate_19[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[11] <= reg_baudrate_19[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[12] <= reg_baudrate_19[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[13] <= reg_baudrate_19[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[14] <= reg_baudrate_19[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_19[15] <= reg_baudrate_19[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[0] <= reg_baudrate_20[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[1] <= reg_baudrate_20[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[2] <= reg_baudrate_20[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[3] <= reg_baudrate_20[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[4] <= reg_baudrate_20[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[5] <= reg_baudrate_20[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[6] <= reg_baudrate_20[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[7] <= reg_baudrate_20[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[8] <= reg_baudrate_20[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[9] <= reg_baudrate_20[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[10] <= reg_baudrate_20[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[11] <= reg_baudrate_20[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[12] <= reg_baudrate_20[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[13] <= reg_baudrate_20[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[14] <= reg_baudrate_20[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_baudrate_20[15] <= reg_baudrate_20[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig01[0] <= reg_timer_trig01[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig01[1] <= reg_timer_trig01[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig01[2] <= reg_timer_trig01[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig01[3] <= reg_timer_trig01[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig01[4] <= reg_timer_trig01[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig01[5] <= reg_timer_trig01[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig01[6] <= reg_timer_trig01[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig01[7] <= reg_timer_trig01[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig02[0] <= reg_timer_trig02[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig02[1] <= reg_timer_trig02[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig02[2] <= reg_timer_trig02[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig02[3] <= reg_timer_trig02[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig02[4] <= reg_timer_trig02[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig02[5] <= reg_timer_trig02[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig02[6] <= reg_timer_trig02[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig02[7] <= reg_timer_trig02[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig03[0] <= reg_timer_trig03[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig03[1] <= reg_timer_trig03[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig03[2] <= reg_timer_trig03[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig03[3] <= reg_timer_trig03[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig03[4] <= reg_timer_trig03[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig03[5] <= reg_timer_trig03[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig03[6] <= reg_timer_trig03[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig03[7] <= reg_timer_trig03[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig04[0] <= reg_timer_trig04[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig04[1] <= reg_timer_trig04[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig04[2] <= reg_timer_trig04[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig04[3] <= reg_timer_trig04[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig04[4] <= reg_timer_trig04[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig04[5] <= reg_timer_trig04[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig04[6] <= reg_timer_trig04[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig04[7] <= reg_timer_trig04[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig05[0] <= reg_timer_trig05[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig05[1] <= reg_timer_trig05[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig05[2] <= reg_timer_trig05[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig05[3] <= reg_timer_trig05[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig05[4] <= reg_timer_trig05[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig05[5] <= reg_timer_trig05[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig05[6] <= reg_timer_trig05[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig05[7] <= reg_timer_trig05[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig06[0] <= reg_timer_trig06[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig06[1] <= reg_timer_trig06[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig06[2] <= reg_timer_trig06[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig06[3] <= reg_timer_trig06[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig06[4] <= reg_timer_trig06[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig06[5] <= reg_timer_trig06[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig06[6] <= reg_timer_trig06[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig06[7] <= reg_timer_trig06[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig07[0] <= reg_timer_trig07[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig07[1] <= reg_timer_trig07[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig07[2] <= reg_timer_trig07[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig07[3] <= reg_timer_trig07[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig07[4] <= reg_timer_trig07[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig07[5] <= reg_timer_trig07[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig07[6] <= reg_timer_trig07[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig07[7] <= reg_timer_trig07[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig08[0] <= reg_timer_trig08[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig08[1] <= reg_timer_trig08[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig08[2] <= reg_timer_trig08[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig08[3] <= reg_timer_trig08[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig08[4] <= reg_timer_trig08[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig08[5] <= reg_timer_trig08[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig08[6] <= reg_timer_trig08[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig08[7] <= reg_timer_trig08[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig09[0] <= reg_timer_trig09[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig09[1] <= reg_timer_trig09[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig09[2] <= reg_timer_trig09[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig09[3] <= reg_timer_trig09[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig09[4] <= reg_timer_trig09[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig09[5] <= reg_timer_trig09[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig09[6] <= reg_timer_trig09[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig09[7] <= reg_timer_trig09[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig10[0] <= reg_timer_trig10[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig10[1] <= reg_timer_trig10[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig10[2] <= reg_timer_trig10[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig10[3] <= reg_timer_trig10[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig10[4] <= reg_timer_trig10[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig10[5] <= reg_timer_trig10[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig10[6] <= reg_timer_trig10[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig10[7] <= reg_timer_trig10[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig11[0] <= reg_timer_trig11[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig11[1] <= reg_timer_trig11[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig11[2] <= reg_timer_trig11[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig11[3] <= reg_timer_trig11[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig11[4] <= reg_timer_trig11[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig11[5] <= reg_timer_trig11[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig11[6] <= reg_timer_trig11[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig11[7] <= reg_timer_trig11[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig12[0] <= reg_timer_trig12[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig12[1] <= reg_timer_trig12[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig12[2] <= reg_timer_trig12[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig12[3] <= reg_timer_trig12[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig12[4] <= reg_timer_trig12[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig12[5] <= reg_timer_trig12[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig12[6] <= reg_timer_trig12[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig12[7] <= reg_timer_trig12[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig13[0] <= reg_timer_trig13[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig13[1] <= reg_timer_trig13[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig13[2] <= reg_timer_trig13[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig13[3] <= reg_timer_trig13[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig13[4] <= reg_timer_trig13[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig13[5] <= reg_timer_trig13[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig13[6] <= reg_timer_trig13[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig13[7] <= reg_timer_trig13[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig14[0] <= reg_timer_trig14[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig14[1] <= reg_timer_trig14[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig14[2] <= reg_timer_trig14[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig14[3] <= reg_timer_trig14[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig14[4] <= reg_timer_trig14[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig14[5] <= reg_timer_trig14[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig14[6] <= reg_timer_trig14[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig14[7] <= reg_timer_trig14[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig15[0] <= reg_timer_trig15[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig15[1] <= reg_timer_trig15[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig15[2] <= reg_timer_trig15[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig15[3] <= reg_timer_trig15[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig15[4] <= reg_timer_trig15[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig15[5] <= reg_timer_trig15[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig15[6] <= reg_timer_trig15[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig15[7] <= reg_timer_trig15[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig16[0] <= reg_timer_trig16[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig16[1] <= reg_timer_trig16[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig16[2] <= reg_timer_trig16[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig16[3] <= reg_timer_trig16[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig16[4] <= reg_timer_trig16[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig16[5] <= reg_timer_trig16[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig16[6] <= reg_timer_trig16[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig16[7] <= reg_timer_trig16[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig17[0] <= reg_timer_trig17[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig17[1] <= reg_timer_trig17[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig17[2] <= reg_timer_trig17[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig17[3] <= reg_timer_trig17[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig17[4] <= reg_timer_trig17[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig17[5] <= reg_timer_trig17[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig17[6] <= reg_timer_trig17[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig17[7] <= reg_timer_trig17[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig18[0] <= reg_timer_trig18[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig18[1] <= reg_timer_trig18[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig18[2] <= reg_timer_trig18[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig18[3] <= reg_timer_trig18[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig18[4] <= reg_timer_trig18[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig18[5] <= reg_timer_trig18[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig18[6] <= reg_timer_trig18[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig18[7] <= reg_timer_trig18[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig19[0] <= reg_timer_trig19[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig19[1] <= reg_timer_trig19[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig19[2] <= reg_timer_trig19[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig19[3] <= reg_timer_trig19[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig19[4] <= reg_timer_trig19[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig19[5] <= reg_timer_trig19[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig19[6] <= reg_timer_trig19[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig19[7] <= reg_timer_trig19[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig20[0] <= reg_timer_trig20[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig20[1] <= reg_timer_trig20[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig20[2] <= reg_timer_trig20[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig20[3] <= reg_timer_trig20[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig20[4] <= reg_timer_trig20[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig20[5] <= reg_timer_trig20[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig20[6] <= reg_timer_trig20[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_timer_trig20[7] <= reg_timer_trig20[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
frame_lost_error <= frame_lost_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|uart_transceiver:uart_transceiver_Main
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|MainTxctrl:MainTxctrl_inst
clk => clk.IN20
rst_n => rst_n.IN20
uartM_rx_data[0] => Add0.IN16
uartM_rx_data[0] => channal_no.DATAB
uartM_rx_data[0] => tx_data.DATAB
uartM_rx_data[0] => Equal0.IN7
uartM_rx_data[0] => Equal1.IN2
uartM_rx_data[0] => Equal2.IN7
uartM_rx_data[0] => Equal3.IN7
uartM_rx_data[1] => Add0.IN15
uartM_rx_data[1] => channal_no.DATAB
uartM_rx_data[1] => tx_data.DATAB
uartM_rx_data[1] => Equal0.IN6
uartM_rx_data[1] => Equal1.IN1
uartM_rx_data[1] => Equal2.IN6
uartM_rx_data[1] => Equal3.IN2
uartM_rx_data[2] => Add0.IN14
uartM_rx_data[2] => channal_no.DATAB
uartM_rx_data[2] => tx_data.DATAB
uartM_rx_data[2] => Equal0.IN1
uartM_rx_data[2] => Equal1.IN7
uartM_rx_data[2] => Equal2.IN2
uartM_rx_data[2] => Equal3.IN1
uartM_rx_data[3] => Add0.IN13
uartM_rx_data[3] => channal_no.DATAB
uartM_rx_data[3] => tx_data.DATAB
uartM_rx_data[3] => Equal0.IN5
uartM_rx_data[3] => Equal1.IN6
uartM_rx_data[3] => Equal2.IN5
uartM_rx_data[3] => Equal3.IN6
uartM_rx_data[4] => Add0.IN12
uartM_rx_data[4] => channal_no.DATAB
uartM_rx_data[4] => tx_data.DATAB
uartM_rx_data[4] => Equal0.IN4
uartM_rx_data[4] => Equal1.IN5
uartM_rx_data[4] => Equal2.IN1
uartM_rx_data[4] => Equal3.IN5
uartM_rx_data[5] => Add0.IN11
uartM_rx_data[5] => channal_no.DATAB
uartM_rx_data[5] => tx_data.DATAB
uartM_rx_data[5] => Equal0.IN0
uartM_rx_data[5] => Equal1.IN4
uartM_rx_data[5] => Equal2.IN4
uartM_rx_data[5] => Equal3.IN4
uartM_rx_data[6] => Add0.IN10
uartM_rx_data[6] => channal_no.DATAB
uartM_rx_data[6] => tx_data.DATAB
uartM_rx_data[6] => Equal0.IN3
uartM_rx_data[6] => Equal1.IN0
uartM_rx_data[6] => Equal2.IN0
uartM_rx_data[6] => Equal3.IN0
uartM_rx_data[7] => Add0.IN9
uartM_rx_data[7] => channal_no.DATAB
uartM_rx_data[7] => tx_data.DATAB
uartM_rx_data[7] => Equal0.IN2
uartM_rx_data[7] => Equal1.IN3
uartM_rx_data[7] => Equal2.IN3
uartM_rx_data[7] => Equal3.IN3
uartM_rx_data_ready => always0.IN1
uartM_rx_data_ready => always0.IN1
uartM_rx_data_ready => always0.IN1
uartM_rx_data_ready => always0.IN1
uartM_rx_data_ready => data_len.OUTPUTSELECT
uartM_rx_data_ready => data_len.OUTPUTSELECT
uartM_rx_data_ready => data_len.OUTPUTSELECT
uartM_rx_data_ready => data_len.OUTPUTSELECT
uartM_rx_data_ready => data_len.OUTPUTSELECT
uartM_rx_data_ready => data_len.OUTPUTSELECT
uartM_rx_data_ready => data_len.OUTPUTSELECT
uartM_rx_data_ready => data_len.OUTPUTSELECT
uartM_rx_data_ready => channal_no.OUTPUTSELECT
uartM_rx_data_ready => channal_no.OUTPUTSELECT
uartM_rx_data_ready => channal_no.OUTPUTSELECT
uartM_rx_data_ready => channal_no.OUTPUTSELECT
uartM_rx_data_ready => channal_no.OUTPUTSELECT
uartM_rx_data_ready => channal_no.OUTPUTSELECT
uartM_rx_data_ready => channal_no.OUTPUTSELECT
uartM_rx_data_ready => channal_no.OUTPUTSELECT
uartM_rx_data_ready => state.OUTPUTSELECT
uartM_rx_data_ready => state.OUTPUTSELECT
uartM_rx_data_ready => data_cnt.OUTPUTSELECT
uartM_rx_data_ready => data_cnt.OUTPUTSELECT
uartM_rx_data_ready => data_cnt.OUTPUTSELECT
uartM_rx_data_ready => data_cnt.OUTPUTSELECT
uartM_rx_data_ready => data_cnt.OUTPUTSELECT
uartM_rx_data_ready => data_cnt.OUTPUTSELECT
uartM_rx_data_ready => data_cnt.OUTPUTSELECT
uartM_rx_data_ready => data_cnt.OUTPUTSELECT
uartM_rx_data_ready => tx_data.OUTPUTSELECT
uartM_rx_data_ready => tx_data.OUTPUTSELECT
uartM_rx_data_ready => tx_data.OUTPUTSELECT
uartM_rx_data_ready => tx_data.OUTPUTSELECT
uartM_rx_data_ready => tx_data.OUTPUTSELECT
uartM_rx_data_ready => tx_data.OUTPUTSELECT
uartM_rx_data_ready => tx_data.OUTPUTSELECT
uartM_rx_data_ready => tx_data.OUTPUTSELECT
uartM_rx_data_ready => Selector5.IN3
uartM_rx_data_ready => Selector6.IN3
uartM_rx_data_ready => Selector34.IN3
uartM_rx_data_ready => Selector8.IN3
uartM_rx_data_ready => Selector9.IN3
uartM_rx_data_ready => Selector0.IN3
uartM_rx_data_ready => Selector4.IN2
uartM_rx_data_ready => Selector5.IN1
uartM_rx_data_ready => Selector7.IN1
uartM_rx_data_ready => Selector8.IN1
uartM_rx_data_ready => Selector9.IN1
uart01_tx_status <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_status
uart01_tx_over <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_over
uart01_tx_data[0] <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_data
uart01_tx_data[1] <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_data
uart01_tx_data[2] <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_data
uart01_tx_data[3] <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_data
uart01_tx_data[4] <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_data
uart01_tx_data[5] <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_data
uart01_tx_data[6] <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_data
uart01_tx_data[7] <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_data
uart01_tx_data_ready <= uart_tx_ctrl:uart01_tx_ctrl.uart_tx_data_ready
uart02_tx_status <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_status
uart02_tx_over <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_over
uart02_tx_data[0] <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_data
uart02_tx_data[1] <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_data
uart02_tx_data[2] <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_data
uart02_tx_data[3] <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_data
uart02_tx_data[4] <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_data
uart02_tx_data[5] <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_data
uart02_tx_data[6] <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_data
uart02_tx_data[7] <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_data
uart02_tx_data_ready <= uart_tx_ctrl:uart02_tx_ctrl.uart_tx_data_ready
uart03_tx_status <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_status
uart03_tx_over <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_over
uart03_tx_data[0] <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_data
uart03_tx_data[1] <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_data
uart03_tx_data[2] <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_data
uart03_tx_data[3] <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_data
uart03_tx_data[4] <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_data
uart03_tx_data[5] <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_data
uart03_tx_data[6] <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_data
uart03_tx_data[7] <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_data
uart03_tx_data_ready <= uart_tx_ctrl:uart03_tx_ctrl.uart_tx_data_ready
uart04_tx_status <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_status
uart04_tx_over <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_over
uart04_tx_data[0] <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_data
uart04_tx_data[1] <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_data
uart04_tx_data[2] <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_data
uart04_tx_data[3] <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_data
uart04_tx_data[4] <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_data
uart04_tx_data[5] <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_data
uart04_tx_data[6] <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_data
uart04_tx_data[7] <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_data
uart04_tx_data_ready <= uart_tx_ctrl:uart04_tx_ctrl.uart_tx_data_ready
uart05_tx_status <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_status
uart05_tx_over <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_over
uart05_tx_data[0] <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_data
uart05_tx_data[1] <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_data
uart05_tx_data[2] <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_data
uart05_tx_data[3] <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_data
uart05_tx_data[4] <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_data
uart05_tx_data[5] <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_data
uart05_tx_data[6] <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_data
uart05_tx_data[7] <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_data
uart05_tx_data_ready <= uart_tx_ctrl:uart05_tx_ctrl.uart_tx_data_ready
uart06_tx_status <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_status
uart06_tx_over <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_over
uart06_tx_data[0] <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_data
uart06_tx_data[1] <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_data
uart06_tx_data[2] <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_data
uart06_tx_data[3] <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_data
uart06_tx_data[4] <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_data
uart06_tx_data[5] <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_data
uart06_tx_data[6] <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_data
uart06_tx_data[7] <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_data
uart06_tx_data_ready <= uart_tx_ctrl:uart06_tx_ctrl.uart_tx_data_ready
uart07_tx_status <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_status
uart07_tx_over <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_over
uart07_tx_data[0] <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_data
uart07_tx_data[1] <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_data
uart07_tx_data[2] <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_data
uart07_tx_data[3] <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_data
uart07_tx_data[4] <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_data
uart07_tx_data[5] <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_data
uart07_tx_data[6] <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_data
uart07_tx_data[7] <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_data
uart07_tx_data_ready <= uart_tx_ctrl:uart07_tx_ctrl.uart_tx_data_ready
uart08_tx_status <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_status
uart08_tx_over <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_over
uart08_tx_data[0] <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_data
uart08_tx_data[1] <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_data
uart08_tx_data[2] <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_data
uart08_tx_data[3] <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_data
uart08_tx_data[4] <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_data
uart08_tx_data[5] <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_data
uart08_tx_data[6] <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_data
uart08_tx_data[7] <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_data
uart08_tx_data_ready <= uart_tx_ctrl:uart08_tx_ctrl.uart_tx_data_ready
uart09_tx_status <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_status
uart09_tx_over <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_over
uart09_tx_data[0] <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_data
uart09_tx_data[1] <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_data
uart09_tx_data[2] <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_data
uart09_tx_data[3] <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_data
uart09_tx_data[4] <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_data
uart09_tx_data[5] <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_data
uart09_tx_data[6] <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_data
uart09_tx_data[7] <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_data
uart09_tx_data_ready <= uart_tx_ctrl:uart09_tx_ctrl.uart_tx_data_ready
uart10_tx_status <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_status
uart10_tx_over <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_over
uart10_tx_data[0] <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_data
uart10_tx_data[1] <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_data
uart10_tx_data[2] <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_data
uart10_tx_data[3] <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_data
uart10_tx_data[4] <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_data
uart10_tx_data[5] <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_data
uart10_tx_data[6] <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_data
uart10_tx_data[7] <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_data
uart10_tx_data_ready <= uart_tx_ctrl:uart10_tx_ctrl.uart_tx_data_ready
uart11_tx_status <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_status
uart11_tx_over <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_over
uart11_tx_data[0] <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_data
uart11_tx_data[1] <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_data
uart11_tx_data[2] <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_data
uart11_tx_data[3] <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_data
uart11_tx_data[4] <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_data
uart11_tx_data[5] <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_data
uart11_tx_data[6] <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_data
uart11_tx_data[7] <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_data
uart11_tx_data_ready <= uart_tx_ctrl:uart11_tx_ctrl.uart_tx_data_ready
uart12_tx_status <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_status
uart12_tx_over <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_over
uart12_tx_data[0] <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_data
uart12_tx_data[1] <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_data
uart12_tx_data[2] <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_data
uart12_tx_data[3] <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_data
uart12_tx_data[4] <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_data
uart12_tx_data[5] <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_data
uart12_tx_data[6] <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_data
uart12_tx_data[7] <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_data
uart12_tx_data_ready <= uart_tx_ctrl:uart12_tx_ctrl.uart_tx_data_ready
uart13_tx_status <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_status
uart13_tx_over <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_over
uart13_tx_data[0] <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_data
uart13_tx_data[1] <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_data
uart13_tx_data[2] <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_data
uart13_tx_data[3] <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_data
uart13_tx_data[4] <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_data
uart13_tx_data[5] <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_data
uart13_tx_data[6] <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_data
uart13_tx_data[7] <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_data
uart13_tx_data_ready <= uart_tx_ctrl:uart13_tx_ctrl.uart_tx_data_ready
uart14_tx_status <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_status
uart14_tx_over <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_over
uart14_tx_data[0] <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_data
uart14_tx_data[1] <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_data
uart14_tx_data[2] <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_data
uart14_tx_data[3] <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_data
uart14_tx_data[4] <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_data
uart14_tx_data[5] <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_data
uart14_tx_data[6] <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_data
uart14_tx_data[7] <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_data
uart14_tx_data_ready <= uart_tx_ctrl:uart14_tx_ctrl.uart_tx_data_ready
uart15_tx_status <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_status
uart15_tx_over <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_over
uart15_tx_data[0] <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_data
uart15_tx_data[1] <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_data
uart15_tx_data[2] <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_data
uart15_tx_data[3] <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_data
uart15_tx_data[4] <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_data
uart15_tx_data[5] <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_data
uart15_tx_data[6] <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_data
uart15_tx_data[7] <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_data
uart15_tx_data_ready <= uart_tx_ctrl:uart15_tx_ctrl.uart_tx_data_ready
uart16_tx_status <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_status
uart16_tx_over <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_over
uart16_tx_data[0] <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_data
uart16_tx_data[1] <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_data
uart16_tx_data[2] <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_data
uart16_tx_data[3] <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_data
uart16_tx_data[4] <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_data
uart16_tx_data[5] <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_data
uart16_tx_data[6] <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_data
uart16_tx_data[7] <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_data
uart16_tx_data_ready <= uart_tx_ctrl:uart16_tx_ctrl.uart_tx_data_ready
uart17_tx_status <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_status
uart17_tx_over <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_over
uart17_tx_data[0] <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_data
uart17_tx_data[1] <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_data
uart17_tx_data[2] <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_data
uart17_tx_data[3] <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_data
uart17_tx_data[4] <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_data
uart17_tx_data[5] <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_data
uart17_tx_data[6] <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_data
uart17_tx_data[7] <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_data
uart17_tx_data_ready <= uart_tx_ctrl:uart17_tx_ctrl.uart_tx_data_ready
uart18_tx_status <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_status
uart18_tx_over <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_over
uart18_tx_data[0] <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_data
uart18_tx_data[1] <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_data
uart18_tx_data[2] <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_data
uart18_tx_data[3] <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_data
uart18_tx_data[4] <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_data
uart18_tx_data[5] <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_data
uart18_tx_data[6] <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_data
uart18_tx_data[7] <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_data
uart18_tx_data_ready <= uart_tx_ctrl:uart18_tx_ctrl.uart_tx_data_ready
uart19_tx_status <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_status
uart19_tx_over <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_over
uart19_tx_data[0] <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_data
uart19_tx_data[1] <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_data
uart19_tx_data[2] <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_data
uart19_tx_data[3] <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_data
uart19_tx_data[4] <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_data
uart19_tx_data[5] <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_data
uart19_tx_data[6] <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_data
uart19_tx_data[7] <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_data
uart19_tx_data_ready <= uart_tx_ctrl:uart19_tx_ctrl.uart_tx_data_ready
uart20_tx_status <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_status
uart20_tx_over <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_over
uart20_tx_data[0] <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_data
uart20_tx_data[1] <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_data
uart20_tx_data[2] <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_data
uart20_tx_data[3] <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_data
uart20_tx_data[4] <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_data
uart20_tx_data[5] <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_data
uart20_tx_data[6] <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_data
uart20_tx_data[7] <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_data
uart20_tx_data_ready <= uart_tx_ctrl:uart20_tx_ctrl.uart_tx_data_ready


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl
clk => clk.IN1
rst_n => _.IN1
rst_n => uart_tx_data_ready~reg0.ACLR
rst_n => channal_rdreq.ACLR
channal_sel => comb.IN0
tx_data[0] => tx_data[0].IN1
tx_data[1] => tx_data[1].IN1
tx_data[2] => tx_data[2].IN1
tx_data[3] => tx_data[3].IN1
tx_data[4] => tx_data[4].IN1
tx_data[5] => tx_data[5].IN1
tx_data[6] => tx_data[6].IN1
tx_data[7] => tx_data[7].IN1
tx_data_en => comb.IN1
uart_tx_status <= <GND>
uart_tx_over <= <GND>
uart_tx_data[0] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[1] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[2] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[3] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[4] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[5] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[6] <= fifo256X8:fifo256X8_inst.q
uart_tx_data[7] <= fifo256X8:fifo256X8_inst.q
uart_tx_data_ready <= uart_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|uart_transceiver:uart_transceiver_01inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_02inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_03inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_04inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_05inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_06inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_07inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_08inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_09inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_10inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_11inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_12inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_13inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_14inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_15inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_16inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_17inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_18inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_19inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|uart_transceiver:uart_transceiver_20inst
uart_rx_data[0] <= uart_rx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[1] <= uart_rx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[2] <= uart_rx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[3] <= uart_rx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[4] <= uart_rx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[5] <= uart_rx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[6] <= uart_rx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data[7] <= uart_rx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_data_ready <= uart_rx_data_ready.DB_MAX_OUTPUT_PORT_TYPE
uart_rx_err <= uart_rx_err.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_status <= uart_tx_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_over <= uart_tx_over~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_tx_data[0] => uart_tx_data_reg.DATAB
uart_tx_data[1] => uart_tx_data_reg.DATAB
uart_tx_data[2] => uart_tx_data_reg.DATAB
uart_tx_data[3] => uart_tx_data_reg.DATAB
uart_tx_data[4] => uart_tx_data_reg.DATAB
uart_tx_data[5] => uart_tx_data_reg.DATAB
uart_tx_data[6] => uart_tx_data_reg.DATAB
uart_tx_data[7] => uart_tx_data_reg.DATAB
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_state.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => uart_tx_data_reg.OUTPUTSELECT
uart_tx_data_ready => Selector1.IN3
uart_chip_de <= uart_chip_de~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_re_n <= <GND>
uart_chip_di <= uart_chip_di~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_ro => uart_rx.DATAB
baudrate_reg[0] => Add0.IN32
baudrate_reg[0] => Add2.IN32
baudrate_reg[1] => Add0.IN31
baudrate_reg[1] => Add1.IN30
baudrate_reg[1] => Add2.IN31
baudrate_reg[2] => Add0.IN30
baudrate_reg[2] => Add1.IN29
baudrate_reg[2] => Add2.IN30
baudrate_reg[3] => Add0.IN29
baudrate_reg[3] => Add1.IN28
baudrate_reg[3] => Add2.IN29
baudrate_reg[4] => Add0.IN28
baudrate_reg[4] => Add1.IN27
baudrate_reg[4] => Add2.IN28
baudrate_reg[5] => Add0.IN27
baudrate_reg[5] => Add1.IN26
baudrate_reg[5] => Add2.IN27
baudrate_reg[6] => Add0.IN26
baudrate_reg[6] => Add1.IN25
baudrate_reg[6] => Add2.IN26
baudrate_reg[7] => Add0.IN25
baudrate_reg[7] => Add1.IN24
baudrate_reg[7] => Add2.IN25
baudrate_reg[8] => Add0.IN24
baudrate_reg[8] => Add1.IN23
baudrate_reg[8] => Add2.IN24
baudrate_reg[9] => Add0.IN23
baudrate_reg[9] => Add1.IN22
baudrate_reg[9] => Add2.IN23
baudrate_reg[10] => Add0.IN22
baudrate_reg[10] => Add1.IN21
baudrate_reg[10] => Add2.IN22
baudrate_reg[11] => Add0.IN21
baudrate_reg[11] => Add1.IN20
baudrate_reg[11] => Add2.IN21
baudrate_reg[12] => Add0.IN20
baudrate_reg[12] => Add1.IN19
baudrate_reg[12] => Add2.IN20
baudrate_reg[13] => Add0.IN19
baudrate_reg[13] => Add1.IN18
baudrate_reg[13] => Add2.IN19
baudrate_reg[14] => Add0.IN18
baudrate_reg[14] => Add1.IN17
baudrate_reg[14] => Add2.IN18
baudrate_reg[15] => Add0.IN17
baudrate_reg[15] => Add1.IN16
baudrate_reg[15] => Add2.IN17
clk => uart_rx_data[0]~reg0.CLK
clk => uart_rx_data[1]~reg0.CLK
clk => uart_rx_data[2]~reg0.CLK
clk => uart_rx_data[3]~reg0.CLK
clk => uart_rx_data[4]~reg0.CLK
clk => uart_rx_data[5]~reg0.CLK
clk => uart_rx_data[6]~reg0.CLK
clk => uart_rx_data[7]~reg0.CLK
clk => uart_rx_data_reg[0].CLK
clk => uart_rx_data_reg[1].CLK
clk => uart_rx_data_reg[2].CLK
clk => uart_rx_data_reg[3].CLK
clk => uart_rx_data_reg[4].CLK
clk => uart_rx_data_reg[5].CLK
clk => uart_rx_data_reg[6].CLK
clk => uart_rx_data_reg[7].CLK
clk => uart_rx_bit_counter[0].CLK
clk => uart_rx_bit_counter[1].CLK
clk => uart_rx_bit_counter[2].CLK
clk => uart_rx_sample_timer[0].CLK
clk => uart_rx_sample_timer[1].CLK
clk => uart_rx_sample_timer[2].CLK
clk => uart_rx_sample_timer[3].CLK
clk => uart_rx_sample_timer[4].CLK
clk => uart_rx_sample_timer[5].CLK
clk => uart_rx_sample_timer[6].CLK
clk => uart_rx_sample_timer[7].CLK
clk => uart_rx_sample_timer[8].CLK
clk => uart_rx_sample_timer[9].CLK
clk => uart_rx_sample_timer[10].CLK
clk => uart_rx_sample_timer[11].CLK
clk => uart_rx_sample_timer[12].CLK
clk => uart_rx_err_d1.CLK
clk => uart_rx_data_ready_d1.CLK
clk => uart_rx_err_d2.CLK
clk => uart_rx_data_ready_d2.CLK
clk => uart_tx_over~reg0.CLK
clk => uart_tx_data_reg[0].CLK
clk => uart_tx_data_reg[1].CLK
clk => uart_tx_data_reg[2].CLK
clk => uart_tx_data_reg[3].CLK
clk => uart_tx_data_reg[4].CLK
clk => uart_tx_data_reg[5].CLK
clk => uart_tx_data_reg[6].CLK
clk => uart_tx_data_reg[7].CLK
clk => uart_tx_bit_counter[0].CLK
clk => uart_tx_bit_counter[1].CLK
clk => uart_tx_bit_counter[2].CLK
clk => uart_tx_sample_timer[0].CLK
clk => uart_tx_sample_timer[1].CLK
clk => uart_tx_sample_timer[2].CLK
clk => uart_tx_sample_timer[3].CLK
clk => uart_tx_sample_timer[4].CLK
clk => uart_tx_sample_timer[5].CLK
clk => uart_tx_sample_timer[6].CLK
clk => uart_tx_sample_timer[7].CLK
clk => uart_tx_sample_timer[8].CLK
clk => uart_tx_sample_timer[9].CLK
clk => uart_tx_sample_timer[10].CLK
clk => uart_tx_sample_timer[11].CLK
clk => uart_tx_sample_timer[12].CLK
clk => uart_tx_status~reg0.CLK
clk => uart_tx_en.CLK
clk => uart_tx.CLK
clk => uart_rx_d3.CLK
clk => uart_rx_d2.CLK
clk => uart_rx_d1.CLK
clk => uart_rx.CLK
clk => uart_chip_de~reg0.CLK
clk => uart_chip_di~reg0.CLK
clk => TX_UART_BAUDRATE[0].CLK
clk => TX_UART_BAUDRATE[1].CLK
clk => TX_UART_BAUDRATE[2].CLK
clk => TX_UART_BAUDRATE[3].CLK
clk => TX_UART_BAUDRATE[4].CLK
clk => TX_UART_BAUDRATE[5].CLK
clk => TX_UART_BAUDRATE[6].CLK
clk => TX_UART_BAUDRATE[7].CLK
clk => TX_UART_BAUDRATE[8].CLK
clk => TX_UART_BAUDRATE[9].CLK
clk => TX_UART_BAUDRATE[10].CLK
clk => TX_UART_BAUDRATE[11].CLK
clk => TX_UART_BAUDRATE[12].CLK
clk => UART_BAUDRATE_HALF[0].CLK
clk => UART_BAUDRATE_HALF[1].CLK
clk => UART_BAUDRATE_HALF[2].CLK
clk => UART_BAUDRATE_HALF[3].CLK
clk => UART_BAUDRATE_HALF[4].CLK
clk => UART_BAUDRATE_HALF[5].CLK
clk => UART_BAUDRATE_HALF[6].CLK
clk => UART_BAUDRATE_HALF[7].CLK
clk => UART_BAUDRATE_HALF[8].CLK
clk => UART_BAUDRATE_HALF[9].CLK
clk => UART_BAUDRATE_HALF[10].CLK
clk => UART_BAUDRATE_HALF[11].CLK
clk => UART_BAUDRATE_HALF[12].CLK
clk => UART_BAUDRATE[0].CLK
clk => UART_BAUDRATE[1].CLK
clk => UART_BAUDRATE[2].CLK
clk => UART_BAUDRATE[3].CLK
clk => UART_BAUDRATE[4].CLK
clk => UART_BAUDRATE[5].CLK
clk => UART_BAUDRATE[6].CLK
clk => UART_BAUDRATE[7].CLK
clk => UART_BAUDRATE[8].CLK
clk => UART_BAUDRATE[9].CLK
clk => UART_BAUDRATE[10].CLK
clk => UART_BAUDRATE[11].CLK
clk => UART_BAUDRATE[12].CLK
clk => uart_rx_state~5.DATAIN
clk => uart_tx_state~5.DATAIN
uart_clk => uart_chip_di.OUTPUTSELECT
uart_clk => uart_chip_de.OUTPUTSELECT
uart_clk => uart_rx.OUTPUTSELECT
uart_clk => uart_rx_d1.OUTPUTSELECT
uart_clk => uart_rx_d2.OUTPUTSELECT
uart_clk => uart_rx_d3.OUTPUTSELECT
uart_clk => uart_rx_data_ready_d1.OUTPUTSELECT
uart_clk => uart_rx_err_d1.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_sample_timer.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_bit_counter.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_data_reg.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_state.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
uart_clk => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data_ready_d1.OUTPUTSELECT
rst_n => uart_rx_err_d1.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_state.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_sample_timer.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_bit_counter.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data_reg.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_rx_data.OUTPUTSELECT
rst_n => uart_tx.OUTPUTSELECT
rst_n => uart_tx_status.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_state.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_sample_timer.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_bit_counter.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_data_reg.OUTPUTSELECT
rst_n => uart_tx_over.OUTPUTSELECT
rst_n => uart_chip_di.OUTPUTSELECT
rst_n => uart_chip_de.OUTPUTSELECT
rst_n => uart_rx.OUTPUTSELECT
rst_n => uart_rx_d1.OUTPUTSELECT
rst_n => uart_rx_d2.OUTPUTSELECT
rst_n => uart_rx_d3.OUTPUTSELECT
rst_n => uart_rx_data_ready_d2.OUTPUTSELECT
rst_n => uart_rx_err_d2.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => UART_BAUDRATE_HALF.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT
rst_n => TX_UART_BAUDRATE.OUTPUTSELECT


|Uart1To20Top|MainRxctrl:MainRxctrl_inst
clk => clk.IN21
rst_n => rst_n.IN21
timer_trig01[0] => timer_trig01[0].IN1
timer_trig01[1] => timer_trig01[1].IN1
timer_trig01[2] => timer_trig01[2].IN1
timer_trig01[3] => timer_trig01[3].IN1
timer_trig01[4] => timer_trig01[4].IN1
timer_trig01[5] => timer_trig01[5].IN1
timer_trig01[6] => timer_trig01[6].IN1
timer_trig01[7] => timer_trig01[7].IN1
timer_trig02[0] => timer_trig02[0].IN1
timer_trig02[1] => timer_trig02[1].IN1
timer_trig02[2] => timer_trig02[2].IN1
timer_trig02[3] => timer_trig02[3].IN1
timer_trig02[4] => timer_trig02[4].IN1
timer_trig02[5] => timer_trig02[5].IN1
timer_trig02[6] => timer_trig02[6].IN1
timer_trig02[7] => timer_trig02[7].IN1
timer_trig03[0] => timer_trig03[0].IN1
timer_trig03[1] => timer_trig03[1].IN1
timer_trig03[2] => timer_trig03[2].IN1
timer_trig03[3] => timer_trig03[3].IN1
timer_trig03[4] => timer_trig03[4].IN1
timer_trig03[5] => timer_trig03[5].IN1
timer_trig03[6] => timer_trig03[6].IN1
timer_trig03[7] => timer_trig03[7].IN1
timer_trig04[0] => timer_trig04[0].IN1
timer_trig04[1] => timer_trig04[1].IN1
timer_trig04[2] => timer_trig04[2].IN1
timer_trig04[3] => timer_trig04[3].IN1
timer_trig04[4] => timer_trig04[4].IN1
timer_trig04[5] => timer_trig04[5].IN1
timer_trig04[6] => timer_trig04[6].IN1
timer_trig04[7] => timer_trig04[7].IN1
timer_trig05[0] => timer_trig05[0].IN1
timer_trig05[1] => timer_trig05[1].IN1
timer_trig05[2] => timer_trig05[2].IN1
timer_trig05[3] => timer_trig05[3].IN1
timer_trig05[4] => timer_trig05[4].IN1
timer_trig05[5] => timer_trig05[5].IN1
timer_trig05[6] => timer_trig05[6].IN1
timer_trig05[7] => timer_trig05[7].IN1
timer_trig06[0] => timer_trig06[0].IN1
timer_trig06[1] => timer_trig06[1].IN1
timer_trig06[2] => timer_trig06[2].IN1
timer_trig06[3] => timer_trig06[3].IN1
timer_trig06[4] => timer_trig06[4].IN1
timer_trig06[5] => timer_trig06[5].IN1
timer_trig06[6] => timer_trig06[6].IN1
timer_trig06[7] => timer_trig06[7].IN1
timer_trig07[0] => timer_trig07[0].IN1
timer_trig07[1] => timer_trig07[1].IN1
timer_trig07[2] => timer_trig07[2].IN1
timer_trig07[3] => timer_trig07[3].IN1
timer_trig07[4] => timer_trig07[4].IN1
timer_trig07[5] => timer_trig07[5].IN1
timer_trig07[6] => timer_trig07[6].IN1
timer_trig07[7] => timer_trig07[7].IN1
timer_trig08[0] => timer_trig08[0].IN1
timer_trig08[1] => timer_trig08[1].IN1
timer_trig08[2] => timer_trig08[2].IN1
timer_trig08[3] => timer_trig08[3].IN1
timer_trig08[4] => timer_trig08[4].IN1
timer_trig08[5] => timer_trig08[5].IN1
timer_trig08[6] => timer_trig08[6].IN1
timer_trig08[7] => timer_trig08[7].IN1
timer_trig09[0] => timer_trig09[0].IN1
timer_trig09[1] => timer_trig09[1].IN1
timer_trig09[2] => timer_trig09[2].IN1
timer_trig09[3] => timer_trig09[3].IN1
timer_trig09[4] => timer_trig09[4].IN1
timer_trig09[5] => timer_trig09[5].IN1
timer_trig09[6] => timer_trig09[6].IN1
timer_trig09[7] => timer_trig09[7].IN1
timer_trig10[0] => timer_trig10[0].IN1
timer_trig10[1] => timer_trig10[1].IN1
timer_trig10[2] => timer_trig10[2].IN1
timer_trig10[3] => timer_trig10[3].IN1
timer_trig10[4] => timer_trig10[4].IN1
timer_trig10[5] => timer_trig10[5].IN1
timer_trig10[6] => timer_trig10[6].IN1
timer_trig10[7] => timer_trig10[7].IN1
timer_trig11[0] => timer_trig11[0].IN1
timer_trig11[1] => timer_trig11[1].IN1
timer_trig11[2] => timer_trig11[2].IN1
timer_trig11[3] => timer_trig11[3].IN1
timer_trig11[4] => timer_trig11[4].IN1
timer_trig11[5] => timer_trig11[5].IN1
timer_trig11[6] => timer_trig11[6].IN1
timer_trig11[7] => timer_trig11[7].IN1
timer_trig12[0] => timer_trig12[0].IN1
timer_trig12[1] => timer_trig12[1].IN1
timer_trig12[2] => timer_trig12[2].IN1
timer_trig12[3] => timer_trig12[3].IN1
timer_trig12[4] => timer_trig12[4].IN1
timer_trig12[5] => timer_trig12[5].IN1
timer_trig12[6] => timer_trig12[6].IN1
timer_trig12[7] => timer_trig12[7].IN1
timer_trig13[0] => timer_trig13[0].IN1
timer_trig13[1] => timer_trig13[1].IN1
timer_trig13[2] => timer_trig13[2].IN1
timer_trig13[3] => timer_trig13[3].IN1
timer_trig13[4] => timer_trig13[4].IN1
timer_trig13[5] => timer_trig13[5].IN1
timer_trig13[6] => timer_trig13[6].IN1
timer_trig13[7] => timer_trig13[7].IN1
timer_trig14[0] => timer_trig14[0].IN1
timer_trig14[1] => timer_trig14[1].IN1
timer_trig14[2] => timer_trig14[2].IN1
timer_trig14[3] => timer_trig14[3].IN1
timer_trig14[4] => timer_trig14[4].IN1
timer_trig14[5] => timer_trig14[5].IN1
timer_trig14[6] => timer_trig14[6].IN1
timer_trig14[7] => timer_trig14[7].IN1
timer_trig15[0] => timer_trig15[0].IN1
timer_trig15[1] => timer_trig15[1].IN1
timer_trig15[2] => timer_trig15[2].IN1
timer_trig15[3] => timer_trig15[3].IN1
timer_trig15[4] => timer_trig15[4].IN1
timer_trig15[5] => timer_trig15[5].IN1
timer_trig15[6] => timer_trig15[6].IN1
timer_trig15[7] => timer_trig15[7].IN1
timer_trig16[0] => timer_trig16[0].IN1
timer_trig16[1] => timer_trig16[1].IN1
timer_trig16[2] => timer_trig16[2].IN1
timer_trig16[3] => timer_trig16[3].IN1
timer_trig16[4] => timer_trig16[4].IN1
timer_trig16[5] => timer_trig16[5].IN1
timer_trig16[6] => timer_trig16[6].IN1
timer_trig16[7] => timer_trig16[7].IN1
timer_trig17[0] => timer_trig17[0].IN1
timer_trig17[1] => timer_trig17[1].IN1
timer_trig17[2] => timer_trig17[2].IN1
timer_trig17[3] => timer_trig17[3].IN1
timer_trig17[4] => timer_trig17[4].IN1
timer_trig17[5] => timer_trig17[5].IN1
timer_trig17[6] => timer_trig17[6].IN1
timer_trig17[7] => timer_trig17[7].IN1
timer_trig18[0] => timer_trig18[0].IN1
timer_trig18[1] => timer_trig18[1].IN1
timer_trig18[2] => timer_trig18[2].IN1
timer_trig18[3] => timer_trig18[3].IN1
timer_trig18[4] => timer_trig18[4].IN1
timer_trig18[5] => timer_trig18[5].IN1
timer_trig18[6] => timer_trig18[6].IN1
timer_trig18[7] => timer_trig18[7].IN1
timer_trig19[0] => timer_trig19[0].IN1
timer_trig19[1] => timer_trig19[1].IN1
timer_trig19[2] => timer_trig19[2].IN1
timer_trig19[3] => timer_trig19[3].IN1
timer_trig19[4] => timer_trig19[4].IN1
timer_trig19[5] => timer_trig19[5].IN1
timer_trig19[6] => timer_trig19[6].IN1
timer_trig19[7] => timer_trig19[7].IN1
timer_trig20[0] => timer_trig20[0].IN1
timer_trig20[1] => timer_trig20[1].IN1
timer_trig20[2] => timer_trig20[2].IN1
timer_trig20[3] => timer_trig20[3].IN1
timer_trig20[4] => timer_trig20[4].IN1
timer_trig20[5] => timer_trig20[5].IN1
timer_trig20[6] => timer_trig20[6].IN1
timer_trig20[7] => timer_trig20[7].IN1
uart01_rx_data[0] => uart01_rx_data[0].IN1
uart01_rx_data[1] => uart01_rx_data[1].IN1
uart01_rx_data[2] => uart01_rx_data[2].IN1
uart01_rx_data[3] => uart01_rx_data[3].IN1
uart01_rx_data[4] => uart01_rx_data[4].IN1
uart01_rx_data[5] => uart01_rx_data[5].IN1
uart01_rx_data[6] => uart01_rx_data[6].IN1
uart01_rx_data[7] => uart01_rx_data[7].IN1
uart01_rx_data_ready => uart01_rx_data_ready.IN1
uart01_rx_err => ~NO_FANOUT~
uart02_rx_data[0] => uart02_rx_data[0].IN1
uart02_rx_data[1] => uart02_rx_data[1].IN1
uart02_rx_data[2] => uart02_rx_data[2].IN1
uart02_rx_data[3] => uart02_rx_data[3].IN1
uart02_rx_data[4] => uart02_rx_data[4].IN1
uart02_rx_data[5] => uart02_rx_data[5].IN1
uart02_rx_data[6] => uart02_rx_data[6].IN1
uart02_rx_data[7] => uart02_rx_data[7].IN1
uart02_rx_data_ready => uart02_rx_data_ready.IN1
uart02_rx_err => ~NO_FANOUT~
uart03_rx_data[0] => uart03_rx_data[0].IN1
uart03_rx_data[1] => uart03_rx_data[1].IN1
uart03_rx_data[2] => uart03_rx_data[2].IN1
uart03_rx_data[3] => uart03_rx_data[3].IN1
uart03_rx_data[4] => uart03_rx_data[4].IN1
uart03_rx_data[5] => uart03_rx_data[5].IN1
uart03_rx_data[6] => uart03_rx_data[6].IN1
uart03_rx_data[7] => uart03_rx_data[7].IN1
uart03_rx_data_ready => uart03_rx_data_ready.IN1
uart03_rx_err => ~NO_FANOUT~
uart04_rx_data[0] => uart04_rx_data[0].IN1
uart04_rx_data[1] => uart04_rx_data[1].IN1
uart04_rx_data[2] => uart04_rx_data[2].IN1
uart04_rx_data[3] => uart04_rx_data[3].IN1
uart04_rx_data[4] => uart04_rx_data[4].IN1
uart04_rx_data[5] => uart04_rx_data[5].IN1
uart04_rx_data[6] => uart04_rx_data[6].IN1
uart04_rx_data[7] => uart04_rx_data[7].IN1
uart04_rx_data_ready => uart04_rx_data_ready.IN1
uart04_rx_err => ~NO_FANOUT~
uart05_rx_data[0] => uart05_rx_data[0].IN1
uart05_rx_data[1] => uart05_rx_data[1].IN1
uart05_rx_data[2] => uart05_rx_data[2].IN1
uart05_rx_data[3] => uart05_rx_data[3].IN1
uart05_rx_data[4] => uart05_rx_data[4].IN1
uart05_rx_data[5] => uart05_rx_data[5].IN1
uart05_rx_data[6] => uart05_rx_data[6].IN1
uart05_rx_data[7] => uart05_rx_data[7].IN1
uart05_rx_data_ready => uart05_rx_data_ready.IN1
uart05_rx_err => ~NO_FANOUT~
uart06_rx_data[0] => uart06_rx_data[0].IN1
uart06_rx_data[1] => uart06_rx_data[1].IN1
uart06_rx_data[2] => uart06_rx_data[2].IN1
uart06_rx_data[3] => uart06_rx_data[3].IN1
uart06_rx_data[4] => uart06_rx_data[4].IN1
uart06_rx_data[5] => uart06_rx_data[5].IN1
uart06_rx_data[6] => uart06_rx_data[6].IN1
uart06_rx_data[7] => uart06_rx_data[7].IN1
uart06_rx_data_ready => uart06_rx_data_ready.IN1
uart06_rx_err => ~NO_FANOUT~
uart07_rx_data[0] => uart07_rx_data[0].IN1
uart07_rx_data[1] => uart07_rx_data[1].IN1
uart07_rx_data[2] => uart07_rx_data[2].IN1
uart07_rx_data[3] => uart07_rx_data[3].IN1
uart07_rx_data[4] => uart07_rx_data[4].IN1
uart07_rx_data[5] => uart07_rx_data[5].IN1
uart07_rx_data[6] => uart07_rx_data[6].IN1
uart07_rx_data[7] => uart07_rx_data[7].IN1
uart07_rx_data_ready => uart07_rx_data_ready.IN1
uart07_rx_err => ~NO_FANOUT~
uart08_rx_data[0] => uart08_rx_data[0].IN1
uart08_rx_data[1] => uart08_rx_data[1].IN1
uart08_rx_data[2] => uart08_rx_data[2].IN1
uart08_rx_data[3] => uart08_rx_data[3].IN1
uart08_rx_data[4] => uart08_rx_data[4].IN1
uart08_rx_data[5] => uart08_rx_data[5].IN1
uart08_rx_data[6] => uart08_rx_data[6].IN1
uart08_rx_data[7] => uart08_rx_data[7].IN1
uart08_rx_data_ready => uart08_rx_data_ready.IN1
uart08_rx_err => ~NO_FANOUT~
uart09_rx_data[0] => uart09_rx_data[0].IN1
uart09_rx_data[1] => uart09_rx_data[1].IN1
uart09_rx_data[2] => uart09_rx_data[2].IN1
uart09_rx_data[3] => uart09_rx_data[3].IN1
uart09_rx_data[4] => uart09_rx_data[4].IN1
uart09_rx_data[5] => uart09_rx_data[5].IN1
uart09_rx_data[6] => uart09_rx_data[6].IN1
uart09_rx_data[7] => uart09_rx_data[7].IN1
uart09_rx_data_ready => uart09_rx_data_ready.IN1
uart09_rx_err => ~NO_FANOUT~
uart10_rx_data[0] => uart10_rx_data[0].IN1
uart10_rx_data[1] => uart10_rx_data[1].IN1
uart10_rx_data[2] => uart10_rx_data[2].IN1
uart10_rx_data[3] => uart10_rx_data[3].IN1
uart10_rx_data[4] => uart10_rx_data[4].IN1
uart10_rx_data[5] => uart10_rx_data[5].IN1
uart10_rx_data[6] => uart10_rx_data[6].IN1
uart10_rx_data[7] => uart10_rx_data[7].IN1
uart10_rx_data_ready => uart10_rx_data_ready.IN1
uart10_rx_err => ~NO_FANOUT~
uart11_rx_data[0] => uart11_rx_data[0].IN1
uart11_rx_data[1] => uart11_rx_data[1].IN1
uart11_rx_data[2] => uart11_rx_data[2].IN1
uart11_rx_data[3] => uart11_rx_data[3].IN1
uart11_rx_data[4] => uart11_rx_data[4].IN1
uart11_rx_data[5] => uart11_rx_data[5].IN1
uart11_rx_data[6] => uart11_rx_data[6].IN1
uart11_rx_data[7] => uart11_rx_data[7].IN1
uart11_rx_data_ready => uart11_rx_data_ready.IN1
uart11_rx_err => ~NO_FANOUT~
uart12_rx_data[0] => uart12_rx_data[0].IN1
uart12_rx_data[1] => uart12_rx_data[1].IN1
uart12_rx_data[2] => uart12_rx_data[2].IN1
uart12_rx_data[3] => uart12_rx_data[3].IN1
uart12_rx_data[4] => uart12_rx_data[4].IN1
uart12_rx_data[5] => uart12_rx_data[5].IN1
uart12_rx_data[6] => uart12_rx_data[6].IN1
uart12_rx_data[7] => uart12_rx_data[7].IN1
uart12_rx_data_ready => uart12_rx_data_ready.IN1
uart12_rx_err => ~NO_FANOUT~
uart13_rx_data[0] => uart13_rx_data[0].IN1
uart13_rx_data[1] => uart13_rx_data[1].IN1
uart13_rx_data[2] => uart13_rx_data[2].IN1
uart13_rx_data[3] => uart13_rx_data[3].IN1
uart13_rx_data[4] => uart13_rx_data[4].IN1
uart13_rx_data[5] => uart13_rx_data[5].IN1
uart13_rx_data[6] => uart13_rx_data[6].IN1
uart13_rx_data[7] => uart13_rx_data[7].IN1
uart13_rx_data_ready => uart13_rx_data_ready.IN1
uart13_rx_err => ~NO_FANOUT~
uart14_rx_data[0] => uart14_rx_data[0].IN1
uart14_rx_data[1] => uart14_rx_data[1].IN1
uart14_rx_data[2] => uart14_rx_data[2].IN1
uart14_rx_data[3] => uart14_rx_data[3].IN1
uart14_rx_data[4] => uart14_rx_data[4].IN1
uart14_rx_data[5] => uart14_rx_data[5].IN1
uart14_rx_data[6] => uart14_rx_data[6].IN1
uart14_rx_data[7] => uart14_rx_data[7].IN1
uart14_rx_data_ready => uart14_rx_data_ready.IN1
uart14_rx_err => ~NO_FANOUT~
uart15_rx_data[0] => uart15_rx_data[0].IN1
uart15_rx_data[1] => uart15_rx_data[1].IN1
uart15_rx_data[2] => uart15_rx_data[2].IN1
uart15_rx_data[3] => uart15_rx_data[3].IN1
uart15_rx_data[4] => uart15_rx_data[4].IN1
uart15_rx_data[5] => uart15_rx_data[5].IN1
uart15_rx_data[6] => uart15_rx_data[6].IN1
uart15_rx_data[7] => uart15_rx_data[7].IN1
uart15_rx_data_ready => uart15_rx_data_ready.IN1
uart15_rx_err => ~NO_FANOUT~
uart16_rx_data[0] => uart16_rx_data[0].IN1
uart16_rx_data[1] => uart16_rx_data[1].IN1
uart16_rx_data[2] => uart16_rx_data[2].IN1
uart16_rx_data[3] => uart16_rx_data[3].IN1
uart16_rx_data[4] => uart16_rx_data[4].IN1
uart16_rx_data[5] => uart16_rx_data[5].IN1
uart16_rx_data[6] => uart16_rx_data[6].IN1
uart16_rx_data[7] => uart16_rx_data[7].IN1
uart16_rx_data_ready => uart16_rx_data_ready.IN1
uart16_rx_err => ~NO_FANOUT~
uart17_rx_data[0] => uart17_rx_data[0].IN1
uart17_rx_data[1] => uart17_rx_data[1].IN1
uart17_rx_data[2] => uart17_rx_data[2].IN1
uart17_rx_data[3] => uart17_rx_data[3].IN1
uart17_rx_data[4] => uart17_rx_data[4].IN1
uart17_rx_data[5] => uart17_rx_data[5].IN1
uart17_rx_data[6] => uart17_rx_data[6].IN1
uart17_rx_data[7] => uart17_rx_data[7].IN1
uart17_rx_data_ready => uart17_rx_data_ready.IN1
uart17_rx_err => ~NO_FANOUT~
uart18_rx_data[0] => uart18_rx_data[0].IN1
uart18_rx_data[1] => uart18_rx_data[1].IN1
uart18_rx_data[2] => uart18_rx_data[2].IN1
uart18_rx_data[3] => uart18_rx_data[3].IN1
uart18_rx_data[4] => uart18_rx_data[4].IN1
uart18_rx_data[5] => uart18_rx_data[5].IN1
uart18_rx_data[6] => uart18_rx_data[6].IN1
uart18_rx_data[7] => uart18_rx_data[7].IN1
uart18_rx_data_ready => uart18_rx_data_ready.IN1
uart18_rx_err => ~NO_FANOUT~
uart19_rx_data[0] => uart19_rx_data[0].IN1
uart19_rx_data[1] => uart19_rx_data[1].IN1
uart19_rx_data[2] => uart19_rx_data[2].IN1
uart19_rx_data[3] => uart19_rx_data[3].IN1
uart19_rx_data[4] => uart19_rx_data[4].IN1
uart19_rx_data[5] => uart19_rx_data[5].IN1
uart19_rx_data[6] => uart19_rx_data[6].IN1
uart19_rx_data[7] => uart19_rx_data[7].IN1
uart19_rx_data_ready => uart19_rx_data_ready.IN1
uart19_rx_err => ~NO_FANOUT~
uart20_rx_data[0] => uart20_rx_data[0].IN1
uart20_rx_data[1] => uart20_rx_data[1].IN1
uart20_rx_data[2] => uart20_rx_data[2].IN1
uart20_rx_data[3] => uart20_rx_data[3].IN1
uart20_rx_data[4] => uart20_rx_data[4].IN1
uart20_rx_data[5] => uart20_rx_data[5].IN1
uart20_rx_data[6] => uart20_rx_data[6].IN1
uart20_rx_data[7] => uart20_rx_data[7].IN1
uart20_rx_data_ready => uart20_rx_data_ready.IN1
uart20_rx_err => ~NO_FANOUT~
uartM_tx_status => cnt.OUTPUTSELECT
uartM_tx_status => cnt.OUTPUTSELECT
uartM_tx_status => cnt.OUTPUTSELECT
uartM_tx_over => ~NO_FANOUT~
uartM_tx_data[0] <= uartM_tx_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uartM_tx_data[1] <= uartM_tx_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uartM_tx_data[2] <= uartM_tx_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uartM_tx_data[3] <= uartM_tx_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uartM_tx_data[4] <= uartM_tx_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uartM_tx_data[5] <= uartM_tx_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uartM_tx_data[6] <= uartM_tx_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uartM_tx_data[7] <= uartM_tx_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uartM_tx_data_ready <= uartM_tx_data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst
clk => clk.IN1
rst_n => _.IN1
rst_n => rxfifo_timer[0].ACLR
rst_n => rxfifo_timer[1].ACLR
rst_n => rxfifo_timer[2].ACLR
rst_n => rxfifo_timer[3].ACLR
rst_n => rxfifo_timer[4].ACLR
rst_n => rxfifo_timer[5].ACLR
rst_n => rxfifo_timer[6].ACLR
rst_n => rxfifo_timer[7].ACLR
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
clk_100k => rxfifo_timer.OUTPUTSELECT
uart_rx_data[0] => uart_rx_data[0].IN1
uart_rx_data[1] => uart_rx_data[1].IN1
uart_rx_data[2] => uart_rx_data[2].IN1
uart_rx_data[3] => uart_rx_data[3].IN1
uart_rx_data[4] => uart_rx_data[4].IN1
uart_rx_data[5] => uart_rx_data[5].IN1
uart_rx_data[6] => uart_rx_data[6].IN1
uart_rx_data[7] => uart_rx_data[7].IN1
uart_rx_data_ready => rxfifo_wrreq.IN1
timer_trig[0] => LessThan0.IN8
timer_trig[1] => LessThan0.IN7
timer_trig[2] => LessThan0.IN6
timer_trig[3] => LessThan0.IN5
timer_trig[4] => LessThan0.IN4
timer_trig[5] => LessThan0.IN3
timer_trig[6] => LessThan0.IN2
timer_trig[7] => LessThan0.IN1
rxfifo_rdreq => rxfifo_rdreq.IN1
rxfifo_data_ready <= rxfifo_data_ready.DB_MAX_OUTPUT_PORT_TYPE
rxfifo_usedw[0] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[1] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[2] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[3] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[4] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[5] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[6] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_usedw[7] <= fifo256X8:fifo256X8_01inst.usedw
rxfifo_q[0] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[1] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[2] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[3] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[4] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[5] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[6] <= fifo256X8:fifo256X8_01inst.q
rxfifo_q[7] <= fifo256X8:fifo256X8_01inst.q


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
usedw[0] <= scfifo:scfifo_component.usedw
usedw[1] <= scfifo:scfifo_component.usedw
usedw[2] <= scfifo:scfifo_component.usedw
usedw[3] <= scfifo:scfifo_component.usedw
usedw[4] <= scfifo:scfifo_component.usedw
usedw[5] <= scfifo:scfifo_component.usedw
usedw[6] <= scfifo:scfifo_component.usedw
usedw[7] <= scfifo:scfifo_component.usedw


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
data[0] => scfifo_de71:auto_generated.data[0]
data[1] => scfifo_de71:auto_generated.data[1]
data[2] => scfifo_de71:auto_generated.data[2]
data[3] => scfifo_de71:auto_generated.data[3]
data[4] => scfifo_de71:auto_generated.data[4]
data[5] => scfifo_de71:auto_generated.data[5]
data[6] => scfifo_de71:auto_generated.data[6]
data[7] => scfifo_de71:auto_generated.data[7]
q[0] <= scfifo_de71:auto_generated.q[0]
q[1] <= scfifo_de71:auto_generated.q[1]
q[2] <= scfifo_de71:auto_generated.q[2]
q[3] <= scfifo_de71:auto_generated.q[3]
q[4] <= scfifo_de71:auto_generated.q[4]
q[5] <= scfifo_de71:auto_generated.q[5]
q[6] <= scfifo_de71:auto_generated.q[6]
q[7] <= scfifo_de71:auto_generated.q[7]
wrreq => scfifo_de71:auto_generated.wrreq
rdreq => scfifo_de71:auto_generated.rdreq
clock => scfifo_de71:auto_generated.clock
aclr => scfifo_de71:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_de71:auto_generated.empty
full <= scfifo_de71:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_de71:auto_generated.usedw[0]
usedw[1] <= scfifo_de71:auto_generated.usedw[1]
usedw[2] <= scfifo_de71:auto_generated.usedw[2]
usedw[3] <= scfifo_de71:auto_generated.usedw[3]
usedw[4] <= scfifo_de71:auto_generated.usedw[4]
usedw[5] <= scfifo_de71:auto_generated.usedw[5]
usedw[6] <= scfifo_de71:auto_generated.usedw[6]
usedw[7] <= scfifo_de71:auto_generated.usedw[7]


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated
aclr => a_dpfifo_no51:dpfifo.aclr
clock => a_dpfifo_no51:dpfifo.clock
data[0] => a_dpfifo_no51:dpfifo.data[0]
data[1] => a_dpfifo_no51:dpfifo.data[1]
data[2] => a_dpfifo_no51:dpfifo.data[2]
data[3] => a_dpfifo_no51:dpfifo.data[3]
data[4] => a_dpfifo_no51:dpfifo.data[4]
data[5] => a_dpfifo_no51:dpfifo.data[5]
data[6] => a_dpfifo_no51:dpfifo.data[6]
data[7] => a_dpfifo_no51:dpfifo.data[7]
empty <= a_dpfifo_no51:dpfifo.empty
full <= a_dpfifo_no51:dpfifo.full
q[0] <= a_dpfifo_no51:dpfifo.q[0]
q[1] <= a_dpfifo_no51:dpfifo.q[1]
q[2] <= a_dpfifo_no51:dpfifo.q[2]
q[3] <= a_dpfifo_no51:dpfifo.q[3]
q[4] <= a_dpfifo_no51:dpfifo.q[4]
q[5] <= a_dpfifo_no51:dpfifo.q[5]
q[6] <= a_dpfifo_no51:dpfifo.q[6]
q[7] <= a_dpfifo_no51:dpfifo.q[7]
rdreq => a_dpfifo_no51:dpfifo.rreq
usedw[0] <= a_dpfifo_no51:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no51:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no51:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_no51:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_no51:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_no51:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_no51:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_no51:dpfifo.usedw[7]
wrreq => a_dpfifo_no51:dpfifo.wreq


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo
aclr => a_fefifo_08f:fifo_state.aclr
aclr => cntr_p2b:rd_ptr_count.aclr
aclr => cntr_p2b:wr_ptr.aclr
clock => a_fefifo_08f:fifo_state.clock
clock => altsyncram_frn1:FIFOram.clock0
clock => altsyncram_frn1:FIFOram.clock1
clock => cntr_p2b:rd_ptr_count.clock
clock => cntr_p2b:wr_ptr.clock
data[0] => altsyncram_frn1:FIFOram.data_a[0]
data[1] => altsyncram_frn1:FIFOram.data_a[1]
data[2] => altsyncram_frn1:FIFOram.data_a[2]
data[3] => altsyncram_frn1:FIFOram.data_a[3]
data[4] => altsyncram_frn1:FIFOram.data_a[4]
data[5] => altsyncram_frn1:FIFOram.data_a[5]
data[6] => altsyncram_frn1:FIFOram.data_a[6]
data[7] => altsyncram_frn1:FIFOram.data_a[7]
empty <= a_fefifo_08f:fifo_state.empty
full <= a_fefifo_08f:fifo_state.full
q[0] <= altsyncram_frn1:FIFOram.q_b[0]
q[1] <= altsyncram_frn1:FIFOram.q_b[1]
q[2] <= altsyncram_frn1:FIFOram.q_b[2]
q[3] <= altsyncram_frn1:FIFOram.q_b[3]
q[4] <= altsyncram_frn1:FIFOram.q_b[4]
q[5] <= altsyncram_frn1:FIFOram.q_b[5]
q[6] <= altsyncram_frn1:FIFOram.q_b[6]
q[7] <= altsyncram_frn1:FIFOram.q_b[7]
rreq => a_fefifo_08f:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_08f:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_p2b:rd_ptr_count.sclr
sclr => cntr_p2b:wr_ptr.sclr
usedw[0] <= a_fefifo_08f:fifo_state.usedw_out[0]
usedw[1] <= a_fefifo_08f:fifo_state.usedw_out[1]
usedw[2] <= a_fefifo_08f:fifo_state.usedw_out[2]
usedw[3] <= a_fefifo_08f:fifo_state.usedw_out[3]
usedw[4] <= a_fefifo_08f:fifo_state.usedw_out[4]
usedw[5] <= a_fefifo_08f:fifo_state.usedw_out[5]
usedw[6] <= a_fefifo_08f:fifo_state.usedw_out[6]
usedw[7] <= a_fefifo_08f:fifo_state.usedw_out[7]
wreq => a_fefifo_08f:fifo_state.wreq
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_537:count_usedw.aclr
clock => cntr_537:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_537:count_usedw.sclr
usedw_out[0] <= usedw[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw[2].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[3] <= usedw[3].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[4] <= usedw[4].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[5] <= usedw[5].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[6] <= usedw[6].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[7] <= usedw[7].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|Uart1To20Top|MainRxctrl:MainRxctrl_inst|crc_16:crc_16
clk => crc_ready~reg0.CLK
clk => crc_cnt[0].CLK
clk => crc_cnt[1].CLK
clk => crc_cnt[2].CLK
clk => crc_cnt[3].CLK
clk => crc_reg[0]~reg0.CLK
clk => crc_reg[1]~reg0.CLK
clk => crc_reg[2]~reg0.CLK
clk => crc_reg[3]~reg0.CLK
clk => crc_reg[4]~reg0.CLK
clk => crc_reg[5]~reg0.CLK
clk => crc_reg[6]~reg0.CLK
clk => crc_reg[7]~reg0.CLK
clk => crc_reg[8]~reg0.CLK
clk => crc_reg[9]~reg0.CLK
clk => crc_reg[10]~reg0.CLK
clk => crc_reg[11]~reg0.CLK
clk => crc_reg[12]~reg0.CLK
clk => crc_reg[13]~reg0.CLK
clk => crc_reg[14]~reg0.CLK
clk => crc_reg[15]~reg0.CLK
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_reg.OUTPUTSELECT
rst_n => crc_cnt.OUTPUTSELECT
rst_n => crc_cnt.OUTPUTSELECT
rst_n => crc_cnt.OUTPUTSELECT
rst_n => crc_cnt.OUTPUTSELECT
rst_n => crc_ready.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_reg.OUTPUTSELECT
crc_en => crc_cnt.OUTPUTSELECT
crc_en => crc_cnt.OUTPUTSELECT
crc_en => crc_cnt.OUTPUTSELECT
crc_en => crc_cnt.OUTPUTSELECT
crc_en => crc_ready.OUTPUTSELECT
data_in[0] => crc_reg.IN1
data_in[1] => crc_reg.IN1
data_in[2] => crc_reg.IN1
data_in[3] => crc_reg.IN1
data_in[4] => crc_reg.IN1
data_in[5] => crc_reg.IN1
data_in[6] => crc_reg.IN1
data_in[7] => crc_reg.IN1
crc_reg[0] <= crc_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[1] <= crc_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[2] <= crc_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[3] <= crc_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[4] <= crc_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[5] <= crc_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[6] <= crc_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[7] <= crc_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[8] <= crc_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[9] <= crc_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[10] <= crc_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[11] <= crc_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[12] <= crc_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[13] <= crc_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[14] <= crc_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_reg[15] <= crc_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
crc_ready <= crc_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


