static T_1\r\nF_1 ( int V_1 , void * V_2 )\r\n{\r\nT_2 V_3 ;\r\nT_2 V_4 ;\r\nF_2 ( V_5 , V_6 + 0 ) ;\r\nV_3 = F_3 ( V_6 + 0 ) ;\r\nif ( ( V_3 & 0x80 ) == 0 ) {\r\nreturn V_7 ;\r\n}\r\nV_4 = V_3 & 0x0f ;\r\nif ( V_4 == 2 || V_4 > 7 ) {\r\nF_4 (KERN_ERR PFX L_1 ) ;\r\nreturn V_8 ;\r\n}\r\nif ( V_4 == 7 ) {\r\nF_2 ( V_9 , V_6 + 0 ) ;\r\nV_3 = F_3 ( V_6 + 0 ) ;\r\nif ( ( V_3 & 0x80 ) == 0 ) {\r\nF_4 (KERN_WARNING PFX L_2 ) ;\r\nreturn V_8 ;\r\n}\r\n}\r\nF_5 ( V_4 ) ;\r\nF_2 ( ( V_10 | V_4 ) , V_6 + 0 ) ;\r\nreturn V_8 ;\r\n}\r\nstatic void\r\nF_6 ( struct V_11 * V_12 )\r\n{\r\nstruct V_13 * V_14 = & V_15 ;\r\nstruct V_11 * V_16 = V_14 -> V_17 ;\r\nT_3 V_18 ;\r\nint V_19 ;\r\nif ( V_14 -> V_20 )\r\nreturn;\r\nF_7 ( ! V_16 ) ;\r\nF_7 ( ! V_14 -> V_21 ) ;\r\nV_16 -> V_22 = V_14 -> V_21 -> V_22 ;\r\nV_14 -> V_21 -> V_22 = F_8 ( V_14 -> V_21 ) ;\r\nF_4 (KERN_INFO PFX L_3 ,\r\npci_name(pdev), pdev->irq) ;\r\nF_9 ( V_16 , V_23 , & V_14 -> V_24 ) ;\r\nV_14 -> V_24 &= ~ 1 ;\r\nF_4 (KERN_INFO PFX L_4 , sio->sp1_base) ;\r\nF_9 ( V_16 , V_25 , & V_14 -> V_26 ) ;\r\nV_14 -> V_26 &= ~ 1 ;\r\nF_4 (KERN_INFO PFX L_5 , sio->sp2_base) ;\r\nF_9 ( V_16 , V_27 , & V_14 -> V_28 ) ;\r\nV_14 -> V_28 &= ~ 1 ;\r\nF_4 (KERN_INFO PFX L_6 , sio->pp_base) ;\r\nF_9 ( V_16 , V_29 , & V_14 -> V_30 ) ;\r\nV_14 -> V_30 &= ~ 1 ;\r\nF_4 (KERN_INFO PFX L_7 , sio->fdc_base) ;\r\nF_9 ( V_16 , V_31 , & V_14 -> V_32 ) ;\r\nV_14 -> V_32 &= ~ 1 ;\r\nF_4 (KERN_INFO PFX L_8 , sio->acpi_base) ;\r\nF_10 ( V_6 , 0x1f , L_9 ) ;\r\nF_10 ( V_33 , 0x1f , L_10 ) ;\r\nF_10 ( V_14 -> V_32 , 0x1f , L_11 ) ;\r\nF_11 ( V_16 , V_34 , & V_18 ) ;\r\nV_18 |= V_35 | V_36 | V_37 ;\r\nF_12 ( V_16 , V_34 , V_18 ) ;\r\nF_13 ( V_16 ) ;\r\nV_19 = F_14 ( V_16 ) ;\r\nF_7 ( V_19 < 0 ) ;\r\nF_15 ( V_16 , 0x64 , 0x82000000U ) ;\r\nF_15 ( V_16 , V_38 , 0x07654300U ) ;\r\nF_15 ( V_16 , V_39 , 0x00001000U ) ;\r\nF_15 ( V_16 , V_40 , 0x4c880000U ) ;\r\nF_2 ( 0x11 , V_6 + 0 ) ;\r\nF_2 ( 0x00 , V_6 + 1 ) ;\r\nF_2 ( 0x04 , V_6 + 1 ) ;\r\nF_2 ( 0x01 , V_6 + 1 ) ;\r\nF_2 ( 0xff , V_6 + 1 ) ;\r\nF_2 ( 0xc2 , V_6 + 0 ) ;\r\nF_2 ( 0x11 , V_33 + 0 ) ;\r\nF_2 ( 0x00 , V_33 + 1 ) ;\r\nF_2 ( 0x02 , V_33 + 1 ) ;\r\nF_2 ( 0x01 , V_33 + 1 ) ;\r\nF_2 ( 0xff , V_6 + 1 ) ;\r\nF_2 ( 0x68 , V_6 + 0 ) ;\r\nF_2 ( 0xff , V_6 + 1 ) ;\r\nF_2 ( 1 , V_14 -> V_32 + V_41 ) ;\r\nif ( F_3 ( V_14 -> V_32 + V_41 ) & 1 )\r\nF_4 (KERN_INFO PFX L_12 ) ;\r\nelse\r\nF_4 (KERN_ERR PFX L_13 ) ;\r\nif ( F_16 ( V_16 -> V_22 , F_1 , V_42 ,\r\nV_43 , ( void * ) V_14 ) ) {\r\nF_4 (KERN_ERR PFX L_14 ) ;\r\nF_17 () ;\r\nreturn;\r\n}\r\nV_14 -> V_20 = 1 ;\r\n}\r\nstatic void F_18 ( struct V_44 * V_45 )\r\n{\r\nunsigned int V_22 = V_45 -> V_22 ;\r\nT_2 V_46 ;\r\nif ( ( V_22 < 1 ) || ( V_22 == 2 ) || ( V_22 > 7 ) ) {\r\nF_4 (KERN_ERR PFX L_15 ) ;\r\nF_17 () ;\r\nreturn;\r\n}\r\nV_46 = F_3 ( V_6 + 1 ) ;\r\nV_46 |= ( 1 << V_22 ) ;\r\nF_2 ( V_46 , V_6 + 1 ) ;\r\n}\r\nstatic void F_19 ( struct V_44 * V_45 )\r\n{\r\nunsigned int V_22 = V_45 -> V_22 ;\r\nT_2 V_46 ;\r\nif ( ( V_22 < 1 ) || ( V_22 == 2 ) || ( V_22 > 7 ) ) {\r\nF_4 (KERN_ERR PFX L_16 , irq) ;\r\nF_17 () ;\r\nreturn;\r\n}\r\nV_46 = F_3 ( V_6 + 1 ) ;\r\nV_46 &= ~ ( 1 << V_22 ) ;\r\nF_2 ( V_46 , V_6 + 1 ) ;\r\n}\r\nint F_8 ( struct V_11 * V_12 )\r\n{\r\nint V_4 , V_47 ;\r\n#ifdef F_20\r\nint V_48 ;\r\nV_48 = F_21 ( V_12 -> V_49 ) ;\r\nif ( V_50 [ V_48 ] != V_12 -> V_51 ) {\r\nF_17 () ;\r\nreturn - 1 ;\r\n}\r\nF_4 ( L_17 ,\r\nF_22 ( V_12 ) ,\r\nV_12 -> V_52 , V_12 -> V_51 ,\r\nF_23 ( 0 ) ) ;\r\n#endif\r\nfor ( V_47 = 0 ; V_47 < 16 ; V_47 ++ ) {\r\nF_24 ( V_47 , & V_53 ,\r\nV_54 ) ;\r\n}\r\nswitch( V_12 -> V_51 ) {\r\ncase V_55 :\r\nV_4 = V_56 ;\r\nbreak;\r\ncase V_57 :\r\nV_15 . V_17 = V_12 ;\r\nreturn - 1 ;\r\ncase V_58 :\r\nV_15 . V_21 = V_12 ;\r\nV_4 = V_59 ;\r\nbreak;\r\ndefault:\r\nV_4 = - 1 ;\r\nF_17 () ;\r\nbreak;\r\n}\r\nreturn V_4 ;\r\n}\r\nstatic void T_4 F_25 ( void )\r\n{\r\n#ifdef F_26\r\nint V_60 ;\r\nstruct V_61 V_62 ;\r\nmemset ( & V_62 , 0 , sizeof( V_62 ) ) ;\r\nV_62 . V_63 = V_64 ;\r\nV_62 . type = V_65 ;\r\nV_62 . V_66 = 115200 * 16 ;\r\nV_62 . V_67 = 16 ;\r\nV_62 . V_68 = V_15 . V_24 ;\r\nV_62 . V_22 = V_69 ;\r\nV_62 . line = 0 ;\r\nV_60 = F_27 ( & V_62 ) ;\r\nif ( V_60 < 0 ) {\r\nF_4 (KERN_WARNING PFX L_18 ) ;\r\nreturn;\r\n}\r\nV_62 . V_68 = V_15 . V_26 ;\r\nV_62 . V_22 = V_70 ;\r\nV_62 . line = 1 ;\r\nV_60 = F_27 ( & V_62 ) ;\r\nif ( V_60 < 0 )\r\nF_4 (KERN_WARNING PFX L_19 ) ;\r\n#endif\r\n}\r\nstatic void T_4 F_28 ( void )\r\n{\r\n#ifdef F_29\r\nif ( ! F_30 ( V_15 . V_28 ,\r\n0 ,\r\nV_71 ,\r\nV_72 ,\r\nNULL ,\r\n0 ) )\r\nF_4 (KERN_WARNING PFX L_20 ) ;\r\n#endif\r\n}\r\nstatic void F_31 ( struct V_11 * V_16 )\r\n{\r\nT_2 V_73 ;\r\nV_16 -> V_74 |= 0x5 ;\r\nF_32 ( V_16 , V_75 , V_16 -> V_74 ) ;\r\nF_33 ( V_16 , V_75 , & V_73 ) ;\r\nF_4 ( L_21 , V_73 ) ;\r\n}\r\nstatic int T_4\r\nF_34 ( struct V_11 * V_76 , const struct V_77 * V_78 )\r\n{\r\nstruct V_13 * V_14 = & V_15 ;\r\nF_35 ( L_22 ,\r\nF_22 ( V_76 ) ,\r\nV_76 -> V_52 , V_76 -> V_51 ,\r\nV_76 -> V_79 , V_76 -> V_80 ,\r\nV_76 -> V_74 ) ;\r\nF_7 ( ! V_14 -> V_20 ) ;\r\nif ( V_76 -> V_51 == V_57 ) {\r\nF_28 () ;\r\nF_25 () ;\r\nreturn 0 ;\r\n} else if ( V_76 -> V_51 == V_55 ) {\r\nF_35 ( L_23 ) ;\r\n} else if ( V_76 -> V_51 == V_58 ) {\r\nF_35 ( L_24 ) ;\r\n} else {\r\nF_35 ( L_25 ) ;\r\n}\r\nreturn - V_81 ;\r\n}\r\nstatic int T_4 F_36 ( void )\r\n{\r\nreturn F_37 ( & V_82 ) ;\r\n}\r\nstatic void T_5 F_38 ( void )\r\n{\r\nF_39 ( & V_82 ) ;\r\n}
