
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _487_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
     1    0.002775    0.032090    0.015639    2.015639 ^ rst_n (in)
                                                         rst_n (net)
                      0.032090    0.000000    2.015639 ^ input10/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.003671    0.087497    0.145012    2.160652 ^ input10/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net10 (net)
                      0.087497    0.000048    2.160700 ^ fanout31/A (sky130_fd_sc_hd__clkbuf_2)
     6    0.024516    0.215541    0.305276    2.465976 ^ fanout31/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net31 (net)
                      0.215541    0.000143    2.466119 ^ fanout30/A (sky130_fd_sc_hd__clkbuf_2)
    10    0.029804    0.258545    0.394869    2.860988 ^ fanout30/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net30 (net)
                      0.258545    0.000531    2.861519 ^ _314_/B (sky130_fd_sc_hd__and2b_2)
    10    0.041112    0.335727    0.561300    3.422819 ^ _314_/X (sky130_fd_sc_hd__and2b_2)
                                                         _157_ (net)
                      0.335730    0.001596    3.424415 ^ _390_/S (sky130_fd_sc_hd__mux2_1)
     1    0.002258    0.107143    0.775983    4.200397 v _390_/X (sky130_fd_sc_hd__mux2_1)
                                                         _072_ (net)
                      0.107143    0.000024    4.200421 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003129    0.108515    1.146503    5.346924 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net52 (net)
                      0.108515    0.000045    5.346969 v _487_/D (sky130_fd_sc_hd__dfxtp_1)
                                              5.346969   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
     1    0.017149    0.130238    0.088018   10.088018 ^ clk (in)
                                                         clk (net)
                      0.130241    0.000000   10.088018 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.078838    0.146716    0.320163   10.408182 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.146718    0.000865   10.409047 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.029949    0.080338    0.270876   10.679923 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_3_6__leaf_clk (net)
                      0.080338    0.000321   10.680243 ^ _487_/CLK (sky130_fd_sc_hd__dfxtp_1)
                                 -0.250000   10.430243   clock uncertainty
                                  0.000000   10.430243   clock reconvergence pessimism
                                 -0.282202   10.148042   library setup time
                                             10.148042   data required time
---------------------------------------------------------------------------------------------
                                             10.148042   data required time
                                             -5.346969   data arrival time
---------------------------------------------------------------------------------------------
                                              4.801073   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_3_2__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_3__f_clk/X                      10     12     -2 (VIOLATED)
clkbuf_3_1__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_5__f_clk/X                      10     11        (VIOLATED)
clkbuf_3_6__f_clk/X                      10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 clkload0/Y
 clkload1/X
 clkload2/X
 clkload3/Y
 clkload4/X
 clkload5/X
 clkload6/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 5
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 8 unclocked register/latch pins.
  _461_/GATE_N
  _462_/GATE_N
  _463_/GATE_N
  _464_/GATE_N
  _465_/GATE_N
  _466_/GATE_N
  _467_/GATE_N
  _468_/GATE_N
Warning: There are 8 unconstrained endpoints.
  _461_/D
  _462_/D
  _463_/D
  _464_/D
  _465_/D
  _466_/D
  _467_/D
  _468_/D
