# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab4task2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/ram32x8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:38 on Feb 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/ram32x8.v 
# -- Compiling module ram32x8
# 
# Top level modules:
# 	ram32x8
# End time: 20:00:38 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/data_bin.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:38 on Feb 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/data_bin.sv 
# -- Compiling module data_bin
# -- Compiling module data_bin_tb
# 
# Top level modules:
# 	data_bin_tb
# End time: 20:00:38 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/fsm_bin.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:39 on Feb 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/fsm_bin.sv 
# -- Compiling module fsm_bin
# -- Compiling module fsm_bin_tb
# 
# Top level modules:
# 	fsm_bin_tb
# End time: 20:00:39 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/binary_fpga.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:39 on Feb 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/binary_fpga.sv 
# -- Compiling module binary_fpga
# -- Compiling module binary_fpga_tb
# 
# Top level modules:
# 	binary_fpga_tb
# End time: 20:00:39 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/bdavi/OneDrive/Desktop/EE\ 371/Labs/lab4/task2 {C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/hexadecimal.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:00:39 on Feb 16,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2" C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/hexadecimal.sv 
# -- Compiling module hexadecimal
# -- Compiling module hexadecimal_testbench
# 
# Top level modules:
# 	hexadecimal_testbench
# End time: 20:00:39 on Feb 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.binary_fpga_tb -Lf altera_mf_ver
# vsim -gui -l msim_transcript work.binary_fpga_tb -Lf altera_mf_ver 
# Start time: 20:01:00 on Feb 16,2024
# Loading sv_std.std
# Loading work.binary_fpga_tb
# Loading work.binary_fpga
# Loading work.fsm_bin
# Loading work.data_bin
# Loading work.ram32x8
# Loading altera_mf_ver.altsyncram
# Loading work.hexadecimal
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/data_bin.sv(33): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren'. The port definition is at: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/ram32x8.v(44).
#    Time: 0 ps  Iteration: 0  Instance: /binary_fpga_tb/dut/asm/ram File: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/ram32x8.v
# ** Warning: (vsim-3015) C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/binary_fpga.sv(32): [PCDPC] - Port size (4) does not match connection size (1) for port 'in'. The port definition is at: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/hexadecimal.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /binary_fpga_tb/dut/hx1 File: C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/hexadecimal.sv
add wave -position end  sim:/binary_fpga_tb/CLOCK_50
add wave -position end  sim:/binary_fpga_tb/SW[9]
add wave -position end  sim:/binary_fpga_tb/LEDR[9]
add wave -position end  sim:/binary_fpga_tb/LEDR[8]
add wave -position end  sim:/binary_fpga_tb/KEY[0]
add wave -position end  sim:/binary_fpga_tb/HEX0
add wave -position end  sim:/binary_fpga_tb/HEX1
run -all
# ** Note: $stop    : C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/binary_fpga.sv(66)
#    Time: 750 ps  Iteration: 1  Instance: /binary_fpga_tb
# Break in Module binary_fpga_tb at C:/Users/bdavi/OneDrive/Desktop/EE 371/Labs/lab4/task2/binary_fpga.sv line 66
# End time: 20:03:20 on Feb 16,2024, Elapsed time: 0:02:20
# Errors: 0, Warnings: 2
