// Seed: 3740097535
module module_0;
  integer id_1, id_2, id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3[1] = id_1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_6;
  module_0();
  initial begin
    if (1) begin
      if (1) begin
        assume (1'b0);
      end else $display(1, 1);
    end else begin
      id_6 <= id_2;
    end
  end
endmodule
