0 s
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1977
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_256_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=256

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1909
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=2 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1917
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=4 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1995
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_1_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2001
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1940
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_32_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=32MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'Base' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1675
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_No_Caches/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=Base

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1967
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=4 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1692
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_16_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=16kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1929
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_32_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=32kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1731
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_8_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2071
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=2 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1981
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=4 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1978
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=8 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1862
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_16_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=16MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1770
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_4_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=4MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1883
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1785
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_2_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=2MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1674
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_4_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=4kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1726
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_4_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=4kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/system.ccsrc/base/statistics.hh::196279: : warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.ccwarn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2087
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1693
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_8_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=8kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2032
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_128_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=128

info: Standard input is not a terminal, disabling listeners.
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1905
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_128_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=128MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.ccwarn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'Atomic' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2108
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_No_Caches/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=Atomic

info: Standard input is not a terminal, disabling listeners.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2076
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_8_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
src/base/statistics.hhwarn: No dot file generated. Please install pydot to generate the dot file and pdf.
:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1881
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_64_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
Global frequency set at 1000000000000 ticks per second
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1963
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_32_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=32

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1727
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_64_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=64kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1672
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_1_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1670
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_2_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=2kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'Timing' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2003
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_No_Caches/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=Timing

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1696
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_32_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=32kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1728
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_2_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=2kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1755
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_64_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=64kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1898
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_8_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=8MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1753
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_16_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=16kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1906
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=2 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1960
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_16_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=16

info: Standard input is not a terminal, disabling listeners.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1710
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_1_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1907
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=8 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1893
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_512_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=512

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1737
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_128_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=128kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
Global frequency set at 1000000000000 ticks per second
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2012
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=8 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
Global frequency set at 1000000000000 ticks per second
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2084
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_64_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1891
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_64_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=64MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1705
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_128_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=128kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
Global frequency set at 1000000000000 ticks per second
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2102
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_64_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2110
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_512_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=512

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2074
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_256_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=256

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2125
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_128_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=128

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
hmmcalibrate -- calibrate HMM search statistics
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
HMMER 2.3 (May 2003)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
HMMER 2.3 (May 2003)
Freely distributed under the GNU General Public License (GPL)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
:418: warn: Sockets disabled, not accepting gdb connections
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
src/base/remote_gdb.ccsrc/base/remote_gdb.cc::418418: : warn: Sockets disabled, not accepting gdb connections
warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Length distribution mean: 325
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.ccsrc/base/remote_gdb.cc:418src/base/remote_gdb.cc: :warn: Sockets disabled, not accepting gdb connections
418: warn: Sockets disabled, not accepting gdb connections
:418: warn: Sockets disabled, not accepting gdb connections
Length distribution s.d.: 200
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2006
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_256_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=256

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Length distribution mean: 325
Number of samples:        5000
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
random seed:              1000000000
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
hmmcalibrate -- calibrate HMM search statistics
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
hmmcalibrate -- calibrate HMM search statistics
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Freely distributed under the GNU General Public License (GPL)

src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.ccNumber of samples:        5000
:418: HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
warn: Sockets disabled, not accepting gdb connections
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000
histogram(s) saved to:    [not saved]
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)

Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
hmmcalibrate -- calibrate HMM search statistics
Length distribution s.d.: 200
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2118
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_32_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=32

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Length distribution mean: 325
src/sim/simulate.cc:Freely distributed under the GNU General Public License (GPL)
194: src/base/remote_gdb.ccinfo: Entering event queue @ 0.  Starting simulation...
:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2133
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_512_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=512

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.ccHMMER 2.3 (May 2003)
:443: info: Increasing stack size by one page.
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
random seed:              1000000000
Number of samples:        5000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Freely distributed under the GNU General Public License (GPL)
histogram(s) saved to:    [not saved]
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Length distribution s.d.: 200
Length distribution mean: 325
Number of samples:        5000
Length distribution s.d.: 200
random seed:              1000000000
Number of samples:        5000
random seed:              1000000000
histogram(s) saved to:    [not saved]
hmmcalibrate -- calibrate HMM search statistics
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -


gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2009
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_128_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=128

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
Length distribution s.d.: 200
Number of samples:        5000
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
random seed:              1000000000
Freely distributed under the GNU General Public License (GPL)
histogram(s) saved to:    [not saved]
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2093
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=2 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2126
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_32_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=32

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/base/remote_gdb.cc
:HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
418: warn: Sockets disabled, not accepting gdb connections
hmmcalibrate -- calibrate HMM search statistics
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2096
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=4 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.ccsrc/sim/simulate.cc:443: :info: Increasing stack size by one page.
194: info: Entering event queue @ 0.  Starting simulation...
HMMER 2.3 (May 2003)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Length distribution mean: 325
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2114
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_32_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=32kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Length distribution s.d.: 200
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Number of samples:        5000
Length distribution mean: 325
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
random seed:              1000000000
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1958
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_64_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=64kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****

random seed:              1000000000
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2106
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_2_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=2MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2122
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=8 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2077
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_64_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=64kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Freely distributed under the GNU General Public License (GPL)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2094
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=4 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2007
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_32_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=32kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Length distribution mean: 325
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Length distribution s.d.: 200
hmmcalibrate -- calibrate HMM search statistics
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2095
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_16_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=16

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2088
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_4_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=4kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Number of samples:        5000
hmmcalibrate -- calibrate HMM search statistics
random seed:              1000000000
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2046
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_4_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=4MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMMER 2.3 (May 2003)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Freely distributed under the GNU General Public License (GPL)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.ccCopyright (C) 1992-2003 HHMI/Washington University School of Medicine
hmmcalibrate -- calibrate HMM search statistics
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Freely distributed under the GNU General Public License (GPL)
:443: info: Increasing stack size by one page.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1946
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=4 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
HMMER 2.3 (May 2003)
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2024
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_32_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=32kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution mean: 325
Freely distributed under the GNU General Public License (GPL)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Length distribution s.d.: 200
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2097
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_16_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=16

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Length distribution mean: 325
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Number of samples:        5000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
hmmcalibrate -- calibrate HMM search statistics
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2098
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
hmmcalibrate -- calibrate HMM search statistics
src/sim/simulate.ccsrc/sim/mem_state.cc:gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2105
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2070
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_8_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
HMMER 2.3 (May 2003)
src/sim/simulate.cc::194194: 443info: Entering event queue @ 0.  Starting simulation...
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
: : info: Increasing stack size by one page.
info: Entering event queue @ 0.  Starting simulation...
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:22
gem5 executing on ip-172-31-39-215, pid 2138
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=4 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
HMMER 2.3 (May 2003)
Length distribution mean: 325

Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMMER 2.3 (May 2003)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2123
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_16_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=16kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Number of samples:        5000
src/sim/simulate.ccLength distribution s.d.: 200
:Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
194: info: Entering event queue @ 0.  Starting simulation...
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
Number of samples:        5000
Freely distributed under the GNU General Public License (GPL)
src/sim/mem_state.ccgem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2092
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=2 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
:443src/sim/mem_state.cc: info: Increasing stack size by one page.
:443: info: Increasing stack size by one page.
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
hmmcalibrate -- calibrate HMM search statistics
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2131
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_4_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=4kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/simulate.cc:gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2127
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=8 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.ccsrc/sim/mem_state.cc:443194: :info: Increasing stack size by one page.
443hmmcalibrate -- calibrate HMM search statistics
: : info: Increasing stack size by one page.
histogram(s) saved to:    [not saved]
info: Entering event queue @ 0.  Starting simulation...
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm

random seed:              1000000000
src/sim/mem_state.ccHMMER 2.3 (May 2003)
:443gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2042
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=8 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2101
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=2 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
HMMER 2.3 (May 2003)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2112
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_1_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
hmmcalibrate -- calibrate HMM search statistics
: info: Increasing stack size by one page.
histogram(s) saved to:    [not saved]
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/sim/mem_state.ccHMMER 2.3 (May 2003)
:443: info: Increasing stack size by one page.
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Freely distributed under the GNU General Public License (GPL)
hmmcalibrate -- calibrate HMM search statistics

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2069
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_128_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=128kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1942
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_2_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=2kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1985
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_128_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=128kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Length distribution s.d.: 200
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2057
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_2_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=2kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1984
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
HMMER 2.3 (May 2003)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2082
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_4_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=4kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:22
gem5 executing on ip-172-31-39-215, pid 2135
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_256_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=256

info: Standard input is not a terminal, disabling listeners.
src/sim/mem_state.cchmmcalibrate -- calibrate HMM search statistics
:443Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
: info: Increasing stack size by one page.
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
src/sim/mem_state.ccLength distribution mean: 325
:gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2086
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=8 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
443usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
: info: Increasing stack size by one page.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:22
gem5 executing on ip-172-31-39-215, pid 2140
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2041
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_16_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=16kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/mem_state.ccCopyright (C) 1992-2003 HHMI/Washington University School of Medicine
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/simulate.ccgem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2062
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_1_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Number of samples:        5000
Freely distributed under the GNU General Public License (GPL)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Freely distributed under the GNU General Public License (GPL)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Freely distributed under the GNU General Public License (GPL)
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2124
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=2 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
::443: HMMER 2.3 (May 2003)
194info: Increasing stack size by one page.
: info: Entering event queue @ 0.  Starting simulation...
HMMER 2.3 (May 2003)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
hmmcalibrate -- calibrate HMM search statistics
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1982
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_4_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=4kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
src/sim/simulate.cc:HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
194: info: Entering event queue @ 0.  Starting simulation...
Length distribution s.d.: 200
random seed:              1000000000
src/sim/mem_state.ccLength distribution mean: 325
:443src/sim/mem_state.cc: info: Increasing stack size by one page.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
:443- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
: info: Increasing stack size by one page.
Length distribution s.d.: 200
src/sim/mem_state.ccse.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:22
gem5 executing on ip-172-31-39-215, pid 2136
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=2 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/sim/mem_state.ccgem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2058
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=4 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
:443gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2081
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=2 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2111
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Assoc_2/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=2 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: src/sim/simulate.ccinfo: Entering event queue @ 0.  Starting simulation...
:194: src/sim/simulate.ccinfo: Entering event queue @ 0.  Starting simulation...
:194: info: Entering event queue @ 0.  Starting simulation...
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
Number of samples:        5000
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:22
gem5 executing on ip-172-31-39-215, pid 2141
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=4 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2116
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2091
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_64_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=64kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/mem_state.ccwarn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/simulate.cc::443194: src/sim/simulate.cc: info: Increasing stack size by one page.
:info: Entering event queue @ 0.  Starting simulation...
194: info: Entering event queue @ 0.  Starting simulation...
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/sim/mem_state.ccCopyright (C) 1992-2003 HHMI/Washington University School of Medicine
:443src/sim/mem_state.cc: src/sim/simulate.ccinfo: Increasing stack size by one page.
:Freely distributed under the GNU General Public License (GPL)
443:: 194warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2107
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_32_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=32kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
HMMER 2.3 (May 2003)
src/sim/mem_state.ccsrc/sim/simulate.ccgem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2061
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_128_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=128kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2120
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_16_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=16kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2090
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=8 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2038
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_128_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=128kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2078
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_8_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
194src/sim/simulate.ccsrc/sim/simulate.cc: gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2040
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_8_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
::info: Entering event queue @ 0.  Starting simulation...
src/sim/simulate.cc194hmmcalibrate -- calibrate HMM search statistics
194:: src/sim/simulate.cc: 194info: Entering event queue @ 0.  Starting simulation...
:info: Entering event queue @ 0.  Starting simulation...
: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.ccusage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
:443histogram(s) saved to:    [not saved]
: info: Increasing stack size by one page.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:22
gem5 executing on ip-172-31-39-215, pid 2137
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_1_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
se.py: error: argument --cpu-type: invalid choice: 'Base' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:22
gem5 executing on ip-172-31-39-215, pid 2142
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_No_Caches/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=Base

info: Standard input is not a terminal, disabling listeners.
Length distribution mean: 325
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:22
gem5 executing on ip-172-31-39-215, pid 2143
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=4 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.ccgem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2044
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Assoc_8/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=8 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
:src/sim/mem_state.cc443: info: Increasing stack size by one page.
:443: info: Increasing stack size by one page.
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
hmmcalibrate -- calibrate HMM search statistics
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2121
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_1_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
hmmcalibrate -- calibrate HMM search statistics
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
HMMER 2.3 (May 2003)
Number of samples:        5000
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
hmmcalibrate -- calibrate HMM search statistics
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
src/sim/mem_state.ccsrc/sim/mem_state.cc:443: info: Increasing stack size by one page.
HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
random seed:              1000000000
::443: Length distribution s.d.: 200
info: Increasing stack size by one page.
194: info: Entering event queue @ 0.  Starting simulation...
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
Freely distributed under the GNU General Public License (GPL)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2075
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
random seed:              1000000000
src/sim/mem_state.ccFreely distributed under the GNU General Public License (GPL)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
194src/sim/simulate.cc: info: Entering event queue @ 0.  Starting simulation...

:194src/sim/mem_state.ccsrc/sim/mem_state.cc:443src/sim/mem_state.cc: :info: Increasing stack size by one page.
src/sim/mem_state.cc443:: 4 s
443info: Increasing stack size by one page.
:: 443HMMER 2.3 (May 2003)
info: Increasing stack size by one page.
: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1954
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_2_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=2kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Length distribution s.d.: 200
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1943
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_16_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=16kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
:Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
443: gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2002
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Assoc_1/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
info: Increasing stack size by one page.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1996
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_1_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Freely distributed under the GNU General Public License (GPL)
histogram(s) saved to:    [not saved]
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
Number of samples:        5000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
src/sim/mem_state.cc::src/sim/simulate.cc443: info: Increasing stack size by one page.
:194: info: Entering event queue @ 0.  Starting simulation...
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
: src/sim/simulate.ccCopyright (C) 1992-2003 HHMI/Washington University School of Medicine
:194: info: Entering event queue @ 0.  Starting simulation...
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2129
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_2_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=2MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Freely distributed under the GNU General Public License (GPL)
histogram(s) saved to:    [not saved]
src/sim/simulate.cc:hmmcalibrate -- calibrate HMM search statistics
194: info: Entering event queue @ 0.  Starting simulation...
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
src/sim/mem_state.cchmmcalibrate -- calibrate HMM search statistics
:443: Length distribution s.d.: 200
src/sim/simulate.ccNumber of samples:        5000
:194: info: Entering event queue @ 0.  Starting simulation...
Freely distributed under the GNU General Public License (GPL)
src/sim/simulate.ccHMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
:194: info: Entering event queue @ 0.  Starting simulation...
Length distribution mean: 325
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
random seed:              1000000000
src/sim/mem_state.ccgem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2010
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_8_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=8kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
:se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
443: info: Increasing stack size by one page.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2139
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_32_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=32MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2115
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_8_bytes/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
hmmcalibrate -- calibrate HMM search statistics
Length distribution s.d.: 200
info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution s.d.: 200
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
hmmcalibrate -- calibrate HMM search statistics
histogram(s) saved to:    [not saved]
info: Increasing stack size by one page.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2150
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=8 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2144
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_8_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2020
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_1_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Number of samples:        5000
Length distribution mean: 325
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2113
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_8_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=8kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMMER 2.3 (May 2003)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
histogram(s) saved to:    [not saved]
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Freely distributed under the GNU General Public License (GPL)

Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Length distribution mean: 325
src/sim/mem_state.ccsrc/sim/simulate.cc:443: info: Increasing stack size by one page.
:194: info: Entering event queue @ 0.  Starting simulation...
hmmcalibrate -- calibrate HMM search statistics
hmmcalibrate -- calibrate HMM search statistics
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
Length distribution s.d.: 200
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
HMMER 2.3 (May 2003)
Freely distributed under the GNU General Public License (GPL)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
4 s
hmmcalibrate -- calibrate HMM search statistics
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
src/sim/mem_state.cc
:443src/sim/mem_state.cc: HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
info: Increasing stack size by one page.
HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
Number of samples:        5000
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
HMMER 2.3 (May 2003)
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2132
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=4 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/mem_state.cchmmcalibrate -- calibrate HMM search statistics
:src/sim/simulate.ccsrc/sim/mem_state.cc443:: 194hmmcalibrate -- calibrate HMM search statistics
info: Increasing stack size by one page.
:: info: Entering event queue @ 0.  Starting simulation...
443usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
: info: Increasing stack size by one page.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2153
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2149
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_16_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=16MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2045
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Assoc_4/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=4 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1979
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_1_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.ccsrc/sim/simulate.cchmmcalibrate -- calibrate HMM search statistics
::src/sim/simulate.cc- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
194194usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2104
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_2_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=2kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2148
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_16_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=16kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
4 s
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2176
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=2 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
se.py: error: argument --cpu-type: invalid choice: 'Timing' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2157
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_No_Caches/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=Timing

info: Standard input is not a terminal, disabling listeners.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2158
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
random seed:              1000000000

Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
hmmcalibrate -- calibrate HMM search statistics
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1989
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_4_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=4MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 1986
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_64_KB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=64kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
hmmcalibrate -- calibrate HMM search statistics
src/sim/simulate.cchmmcalibrate -- calibrate HMM search statistics
:src/sim/simulate.cc194warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
:: info: Entering event queue @ 0.  Starting simulation...
194hmmcalibrate -- calibrate HMM search statistics
: info: Entering event queue @ 0.  Starting simulation...
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2145
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_4_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=4MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
hmmcalibrate -- calibrate HMM search statistics
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
HMMER 2.3 (May 2003)
src/sim/mem_state.ccLength distribution s.d.: 200
:443: usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2146
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_32_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=32kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
hmmcalibrate -- calibrate HMM search statistics
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Number of samples:        5000
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMMER 2.3 (May 2003)
:HMMER 2.3 (May 2003)
443: info: Increasing stack size by one page.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
Number of samples:        5000
Length distribution mean: 325

histogram(s) saved to:    [not saved]
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMMER 2.3 (May 2003)
random seed:              1000000000
HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
4 s
hmmcalibrate -- calibrate HMM search statistics
hmmcalibrate -- calibrate HMM search statistics
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
src/sim/mem_state.ccgem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2099
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_8_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=8MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
:443warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
: info: Increasing stack size by one page.
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Length distribution mean: 325
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
HMMER 2.3 (May 2003)
Length distribution s.d.: 200
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
:: 194: info: Entering event queue @ 0.  Starting simulation...
info: Entering event queue @ 0.  Starting simulation...
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2165
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_32_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=32kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Number of samples:        5000
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
HMMER 2.3 (May 2003)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
: usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
info: Entering event queue @ 0.  Starting simulation...
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2147
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=2 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
4 s
4 s
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Freely distributed under the GNU General Public License (GPL)
4 s
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Length distribution s.d.: 200
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]
hmmcalibrate -- calibrate HMM search statistics
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Freely distributed under the GNU General Public License (GPL)
Number of samples:        5000

usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
HMMER 2.3 (May 2003)
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
hmmcalibrate -- calibrate HMM search statistics
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2159
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_8_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
HMMER 2.3 (May 2003)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
HMMER 2.3 (May 2003)
Length distribution mean: 325
src/sim/mem_state.cc:443warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
: info: Increasing stack size by one page.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2175
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_128_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=128kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Length distribution mean: 325
random seed:              1000000000
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Length distribution s.d.: 200
HMMER 2.3 (May 2003)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2177
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_512_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=512

info: Standard input is not a terminal, disabling listeners.
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2173
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_16_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=16

info: Standard input is not a terminal, disabling listeners.
src/sim/mem_state.ccse.py: error: argument --cpu-type: invalid choice: 'Atomic' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
:443HMMER 2.3 (May 2003)
: info: Increasing stack size by one page.
info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2156
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_No_Caches/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=Atomic

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2026
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_8_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=8MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2151
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_2_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=2MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
hmmcalibrate -- calibrate HMM search statistics

Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
4 s
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
hmmcalibrate -- calibrate HMM search statistics
hmmcalibrate -- calibrate HMM search statistics
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
histogram(s) saved to:    [not saved]
Freely distributed under the GNU General Public License (GPL)
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Length distribution s.d.: 200
random seed:              1000000000
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.

HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2152
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_4_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=4kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution mean: 325
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
hmmcalibrate -- calibrate HMM search statistics
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Length distribution mean: 325
HMMER 2.3 (May 2003)
hmmcalibrate -- calibrate HMM search statistics
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Freely distributed under the GNU General Public License (GPL)
histogram(s) saved to:    [not saved]
HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
4 s
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/sim/mem_state.ccusage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
:443random seed:              1000000000
: info: Increasing stack size by one page.
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
Length distribution s.d.: 200
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
4 s
Freely distributed under the GNU General Public License (GPL)
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2171
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=8 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
4 s

histogram(s) saved to:    [not saved]
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
HMMER 2.3 (May 2003)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
hmmcalibrate -- calibrate HMM search statistics
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
hmmcalibrate -- calibrate HMM search statistics
4 s
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
random seed:              1000000000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
Freely distributed under the GNU General Public License (GPL)
Number of samples:        5000
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2161
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_128_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=128

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2178
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=8 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
Freely distributed under the GNU General Public License (GPL)
4 s
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Freely distributed under the GNU General Public License (GPL)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2060
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_16_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=16MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Freely distributed under the GNU General Public License (GPL)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
histogram(s) saved to:    [not saved]
Number of samples:        5000
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
HMMER 2.3 (May 2003)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
hmmcalibrate -- calibrate HMM search statistics
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2155
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_64_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
4 s
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
random seed:              1000000000
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2160
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_8_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=8kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMMER 2.3 (May 2003)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Freely distributed under the GNU General Public License (GPL)
HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Freely distributed under the GNU General Public License (GPL)
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Length distribution s.d.: 200
HMMER 2.3 (May 2003)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2174
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_1_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2172
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_8_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=8MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2164
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_128_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=128MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
Freely distributed under the GNU General Public License (GPL)
Number of samples:        5000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
4 s
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
4 s
Freely distributed under the GNU General Public License (GPL)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2162
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_Cacheline_32_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=32

info: Standard input is not a terminal, disabling listeners.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000
Freely distributed under the GNU General Public License (GPL)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
4 s
Length distribution mean: 325
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
4 s
Number of samples:        5000
HMMER 2.3 (May 2003)
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
4 s
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
HMMER 2.3 (May 2003)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2163
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_64_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=64kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2166
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_1_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
hmmcalibrate -- calibrate HMM search statistics
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Freely distributed under the GNU General Public License (GPL)
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
hmmcalibrate -- calibrate HMM search statistics
Freely distributed under the GNU General Public License (GPL)

HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm

Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
Freely distributed under the GNU General Public License (GPL)
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
hmmcalibrate -- calibrate HMM search statistics
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Freely distributed under the GNU General Public License (GPL)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
histogram(s) saved to:    [not saved]
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2169
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_64_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=64kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2170
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_16_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=16kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]
4 s
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
4 s
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Freely distributed under the GNU General Public License (GPL)
hmmcalibrate -- calibrate HMM search statistics
random seed:              1000000000
Length distribution mean: 325
Number of samples:        5000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine

Length distribution s.d.: 200
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)

Number of samples:        5000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2154
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_4_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=4kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2167
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1D_Size_2_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=2kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2168
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_2_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=2kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2180
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L1I_Size_128_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=128kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
4 s
Length distribution mean: 325
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMMER 2.3 (May 2003)
usage: se.py [-h] [-n NUM_CPUS] [--sys-voltage SYS_VOLTAGE]
             [--sys-clock SYS_CLOCK] [--list-mem-types]
             [--mem-type {CfiMemory,DDR3_1600_8x8,DDR3_2133_8x8,DDR4_2400_16x4,DDR4_2400_4x16,DDR4_2400_8x8,DDR5_4400_4x8,DDR5_6400_4x8,DDR5_8400_4x8,DRAMInterface,GDDR5_4000_2x32,HBM_1000_4H_1x128,HBM_1000_4H_1x64,HBM_2000_4H_1x64,HMC_2500_1x32,LPDDR2_S4_1066_1x32,LPDDR3_1600_1x32,LPDDR5_5500_1x16_8B_BL32,LPDDR5_5500_1x16_BG_BL16,LPDDR5_5500_1x16_BG_BL32,LPDDR5_6400_1x16_8B_BL32,LPDDR5_6400_1x16_BG_BL16,LPDDR5_6400_1x16_BG_BL32,NVMInterface,NVM_2400_1x64,QoSMemSinkInterface,SimpleMemory,WideIO_200_1x128}]
             [--mem-channels MEM_CHANNELS] [--mem-ranks MEM_RANKS]
             [--mem-size MEM_SIZE] [--enable-dram-powerdown]
             [--mem-channels-intlv MEM_CHANNELS_INTLV] [--memchecker]
             [--external-memory-system EXTERNAL_MEMORY_SYSTEM]
             [--tlm-memory TLM_MEMORY] [--caches] [--l2cache]
             [--num-dirs NUM_DIRS] [--num-l2caches NUM_L2CACHES]
             [--num-l3caches NUM_L3CACHES] [--l1d_size L1D_SIZE]
             [--l1i_size L1I_SIZE] [--l2_size L2_SIZE] [--l3_size L3_SIZE]
             [--l1d_assoc L1D_ASSOC] [--l1i_assoc L1I_ASSOC]
             [--l2_assoc L2_ASSOC] [--l3_assoc L3_ASSOC]
             [--cacheline_size CACHELINE_SIZE] [--ruby] [-m TICKS]
             [--rel-max-tick TICKS] [--maxtime MAXTIME] [-P PARAM]
             [--list-cpu-types]
             [--cpu-type {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--list-bp-types] [--list-indirect-bp-types]
             [--bp-type {BiModeBP,LTAGE,LocalBP,MultiperspectivePerceptron64KB,MultiperspectivePerceptron8KB,MultiperspectivePerceptronTAGE64KB,MultiperspectivePerceptronTAGE8KB,TAGE,TAGE_SC_L_64KB,TAGE_SC_L_8KB,TournamentBP}]
             [--indirect-bp-type {SimpleIndirectPredictor}] [--list-rp-types]
             [--list-hwp-types]
             [--l1i-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l1d-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--l2-hwp-type {AMPMPrefetcher,BOPPrefetcher,DCPTPrefetcher,IndirectMemoryPrefetcher,IrregularStreamBufferPrefetcher,MultiPrefetcher,PIFPrefetcher,SBOOEPrefetcher,STeMSPrefetcher,SignaturePathPrefetcher,SignaturePathPrefetcherV2,SlimAMPMPrefetcher,StridePrefetcher,TaggedPrefetcher}]
             [--checker] [--cpu-clock CPU_CLOCK] [--smt] [--elastic-trace-en]
             [--inst-trace-file INST_TRACE_FILE]
             [--data-trace-file DATA_TRACE_FILE] [--dist]
             [--dist-sync-on-pseudo-op] [--is-switch] [--dist-rank DIST_RANK]
             [--dist-size DIST_SIZE] [--dist-server-name DIST_SERVER_NAME]
             [--dist-server-port DIST_SERVER_PORT]
             [--dist-sync-repeat DIST_SYNC_REPEAT]
             [--dist-sync-start DIST_SYNC_START]
             [--ethernet-linkspeed ETHERNET_LINKSPEED]
             [--ethernet-linkdelay ETHERNET_LINKDELAY] [-I MAXINSTS]
             [--work-item-id WORK_ITEM_ID] [--num-work-ids NUM_WORK_IDS]
             [--work-begin-cpu-id-exit WORK_BEGIN_CPU_ID_EXIT]
             [--work-end-exit-count WORK_END_EXIT_COUNT]
             [--work-begin-exit-count WORK_BEGIN_EXIT_COUNT]
             [--init-param INIT_PARAM] [--initialize-only]
             [--simpoint-profile] [--simpoint-interval SIMPOINT_INTERVAL]
             [--take-simpoint-checkpoints TAKE_SIMPOINT_CHECKPOINTS]
             [--restore-simpoint-checkpoint]
             [--take-checkpoints TAKE_CHECKPOINTS]
             [--max-checkpoints MAX_CHECKPOINTS]
             [--checkpoint-dir CHECKPOINT_DIR] [-r CHECKPOINT_RESTORE]
             [--checkpoint-at-end]
             [--work-begin-checkpoint-count WORK_BEGIN_CHECKPOINT_COUNT]
             [--work-end-checkpoint-count WORK_END_CHECKPOINT_COUNT]
             [--work-cpus-checkpoint-count WORK_CPUS_CHECKPOINT_COUNT]
             [--restore-with-cpu {AtomicSimpleCPU,BaseAtomicSimpleCPU,BaseMinorCPU,BaseNonCachingSimpleCPU,BaseO3CPU,BaseTimingSimpleCPU,DerivO3CPU,NonCachingSimpleCPU,O3CPU,TimingSimpleCPU,X86AtomicSimpleCPU,X86KvmCPU,X86MinorCPU,X86NonCachingSimpleCPU,X86O3CPU,X86TimingSimpleCPU}]
             [--repeat-switch REPEAT_SWITCH] [-s STANDARD_SWITCH]
             [-p PROG_INTERVAL] [-W WARMUP_INSTS] [--bench BENCH]
             [-F FAST_FORWARD] [-S] [--at-instruction]
             [--spec-input {ref,test,train,smred,mdred,lgred}]
             [--arm-iset {arm,thumb,aarch64}] [--stats-root STATS_ROOT]
             [--override-vendor-string OVERRIDE_VENDOR_STRING] [-c CMD]
             [-o OPTIONS] [-e ENV] [-i INPUT] [--output OUTPUT]
             [--errout ERROUT] [--chroot CHROOT] [--interp-dir INTERP_DIR]
             [--redirects REDIRECTS] [--wait-gdb]
se.py: error: argument --cpu-type: invalid choice: 'BaseSimpleCPU' (choose from 'AtomicSimpleCPU', 'BaseAtomicSimpleCPU', 'BaseMinorCPU', 'BaseNonCachingSimpleCPU', 'BaseO3CPU', 'BaseTimingSimpleCPU', 'DerivO3CPU', 'NonCachingSimpleCPU', 'O3CPU', 'TimingSimpleCPU', 'X86AtomicSimpleCPU', 'X86KvmCPU', 'X86MinorCPU', 'X86NonCachingSimpleCPU', 'X86O3CPU', 'X86TimingSimpleCPU')
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:23
gem5 executing on ip-172-31-39-215, pid 2179
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Base_L2_Size_64_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=BaseSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=64MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
4 s
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Length distribution mean: 325
Length distribution s.d.: 200
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
hmmcalibrate -- calibrate HMM search statistics
Length distribution mean: 325
Length distribution s.d.: 200
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
hmmcalibrate -- calibrate HMM search statistics
4 s
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
4 s
Length distribution mean: 325
Length distribution mean: 325
HMMER 2.3 (May 2003)
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Freely distributed under the GNU General Public License (GPL)
Length distribution mean: 325
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2059
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_16_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=16MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
HMMER 2.3 (May 2003)
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
random seed:              1000000000
Freely distributed under the GNU General Public License (GPL)
Number of samples:        5000
Length distribution s.d.: 200
random seed:              1000000000
Length distribution s.d.: 200
Length distribution s.d.: 200
Length distribution s.d.: 200
histogram(s) saved to:    [not saved]
Freely distributed under the GNU General Public License (GPL)
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Length distribution s.d.: 200
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMMER 2.3 (May 2003)
Number of samples:        5000
Length distribution mean: 325

src/sim/simulate.cc
:194- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections

Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMMER 2.3 (May 2003)
4 s
Length distribution s.d.: 200
Freely distributed under the GNU General Public License (GPL)
Length distribution mean: 325
hmmcalibrate -- calibrate HMM search statistics
Length distribution s.d.: 200
Length distribution mean: 325
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution mean: 325
Length distribution mean: 325
Length distribution mean: 325
Number of samples:        5000
histogram(s) saved to:    [not saved]
random seed:              1000000000
Length distribution mean: 325
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
Number of samples:        5000
Number of samples:        5000
Number of samples:        5000
: info: Entering event queue @ 0.  Starting simulation...
Length distribution s.d.: 200
Length distribution s.d.: 200
Length distribution mean: 325
random seed:              1000000000
Length distribution s.d.: 200
5 s
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
Freely distributed under the GNU General Public License (GPL)
Freely distributed under the GNU General Public License (GPL)
Number of samples:        5000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution s.d.: 200
4 s
random seed:              1000000000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
random seed:              1000000000
Length distribution mean: 325
Length distribution s.d.: 200
Number of samples:        5000
Length distribution s.d.: 200
random seed:              1000000000
5 s
Number of samples:        5000
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
random seed:              1000000000
Length distribution s.d.: 200

Length distribution mean: 325
HMMER 2.3 (May 2003)
Length distribution mean: 325
Number of samples:        5000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
4 s
Number of samples:        5000
HMMER 2.3 (May 2003)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
4 s
Length distribution s.d.: 200
Number of samples:        5000
4 s
Freely distributed under the GNU General Public License (GPL)
Length distribution s.d.: 200
4 s
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
4 s
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution s.d.: 200
Number of samples:        5000
random seed:              1000000000
histogram(s) saved to:    [not saved]
random seed:              1000000000
random seed:              1000000000
src/sim/mem_state.cchistogram(s) saved to:    [not saved]
:443Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
5 s
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000
Length distribution s.d.: 200
Number of samples:        5000
histogram(s) saved to:    [not saved]
random seed:              1000000000
Number of samples:        5000
histogram(s) saved to:    [not saved]
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]
Number of samples:        5000
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
5 s
random seed:              1000000000
Length distribution mean: 325
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
Number of samples:        5000
random seed:              1000000000
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Length distribution s.d.: 200
histogram(s) saved to:    [not saved]
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
Length distribution s.d.: 200
Length distribution s.d.: 200

HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Number of samples:        5000

Length distribution s.d.: 200
5 s
Length distribution mean: 325
Number of samples:        5000
Length distribution s.d.: 200
Number of samples:        5000
Length distribution mean: 325
: info: Increasing stack size by one page.
histogram(s) saved to:    [not saved]
Freely distributed under the GNU General Public License (GPL)
Length distribution s.d.: 200
Length distribution mean: 325
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000


- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000

random seed:              1000000000
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000
histogram(s) saved to:    [not saved]
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
5 s
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
5 s
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
5 s
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
5 s
Freely distributed under the GNU General Public License (GPL)
random seed:              1000000000
5 s
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Number of samples:        5000
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Number of samples:        5000
random seed:              1000000000
random seed:              1000000000
random seed:              1000000000
random seed:              1000000000
5 s
random seed:              1000000000

random seed:              1000000000
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
5 s
Length distribution s.d.: 200


random seed:              1000000000
histogram(s) saved to:    [not saved]

histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]

Length distribution mean: 325
Number of samples:        5000
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -


- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
5 s

histogram(s) saved to:    [not saved]

Number of samples:        5000
random seed:              1000000000
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
histogram(s) saved to:    [not saved]
Length distribution mean: 325
Length distribution mean: 325
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
5 s
random seed:              1000000000
hmmcalibrate -- calibrate HMM search statistics
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000

random seed:              1000000000
Length distribution s.d.: 200
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2056
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_32_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=32MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
Length distribution s.d.: 200
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
random seed:              1000000000



- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Number of samples:        5000

Length distribution s.d.: 200
HMMER 2.3 (May 2003)
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200

Length distribution mean: 325
histogram(s) saved to:    [not saved]


Number of samples:        5000
Number of samples:        5000
Number of samples:        5000
Length distribution mean: 325
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine


Number of samples:        5000
Length distribution s.d.: 200
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution s.d.: 200
random seed:              1000000000
random seed:              1000000000
histogram(s) saved to:    [not saved]

random seed:              1000000000
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000


Number of samples:        5000

Freely distributed under the GNU General Public License (GPL)
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
Length distribution mean: 325
histogram(s) saved to:    [not saved]

random seed:              1000000000
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
histogram(s) saved to:    [not saved]
Number of samples:        5000

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Number of samples:        5000
Length distribution s.d.: 200
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm


Number of samples:        5000
random seed:              1000000000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -



histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000
Length distribution mean: 325
histogram(s) saved to:    [not saved]

Length distribution s.d.: 200
histogram(s) saved to:    [not saved]
Length distribution s.d.: 200
Number of samples:        5000
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Number of samples:        5000
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
random seed:              1000000000

histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2109
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_32_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=32MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Length distribution s.d.: 200
Number of samples:        5000
random seed:              1000000000
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Length distribution s.d.: 200
Number of samples:        5000
random seed:              1000000000
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1955
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_64_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=64MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Length distribution s.d.: 200
Number of samples:        5000
random seed:              1000000000
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 2103
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_64_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=64MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Length distribution s.d.: 200
Number of samples:        5000
random seed:              1000000000
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:20
gem5 executing on ip-172-31-39-215, pid 1997
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_128_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=128MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Length distribution s.d.: 200
Number of samples:        5000
random seed:              1000000000
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:42:21
gem5 executing on ip-172-31-39-215, pid 2036
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_128_MB/hmmer ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/456.hmmer/src/benchmark -o ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=128MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
hmmcalibrate -- calibrate HMM search statistics
HMMER 2.3 (May 2003)
Copyright (C) 1992-2003 HHMI/Washington University School of Medicine
Freely distributed under the GNU General Public License (GPL)
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
HMM file:                 ../../../Project1_SPEC/456.hmmer/data/bombesin.hmm
Length distribution mean: 325
Length distribution s.d.: 200
Number of samples:        5000
random seed:              1000000000
histogram(s) saved to:    [not saved]
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -

Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:45:41
gem5 executing on ip-172-31-39-215, pid 2289
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_32_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=32kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 42317137000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:45:46
gem5 executing on ip-172-31-39-215, pid 2290
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_64_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=64kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:45:47
gem5 executing on ip-172-31-39-215, pid 2291
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_16_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=16kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:45:49
gem5 executing on ip-172-31-39-215, pid 2292
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_4_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=4kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:45:50
gem5 executing on ip-172-31-39-215, pid 2293
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_128_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=128kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:45:50
gem5 executing on ip-172-31-39-215, pid 2294
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_8_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=8kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:45:58
gem5 executing on ip-172-31-39-215, pid 2295
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_64_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:45:59
gem5 executing on ip-172-31-39-215, pid 2296
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_2_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=2kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:05
gem5 executing on ip-172-31-39-215, pid 2299
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_128_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=128

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:18
gem5 executing on ip-172-31-39-215, pid 2300
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_256_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=256

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:20
gem5 executing on ip-172-31-39-215, pid 2301
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_16_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=16

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:21
gem5 executing on ip-172-31-39-215, pid 2302
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_32_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=32

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:29
gem5 executing on ip-172-31-39-215, pid 2303
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_512_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=512

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:32
gem5 executing on ip-172-31-39-215, pid 2304
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=2 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:37
gem5 executing on ip-172-31-39-215, pid 2305
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_64_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=64kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:38
gem5 executing on ip-172-31-39-215, pid 2306
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_8_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:38
gem5 executing on ip-172-31-39-215, pid 2307
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=4 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:40
gem5 executing on ip-172-31-39-215, pid 2308
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_32_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=32kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:42
gem5 executing on ip-172-31-39-215, pid 2309
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_128_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=128kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:45
gem5 executing on ip-172-31-39-215, pid 2310
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_16_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=16kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:45
gem5 executing on ip-172-31-39-215, pid 2311
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_2_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=2kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:45
gem5 executing on ip-172-31-39-215, pid 2312
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_4_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=4kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Exiting @ tick 42317137000 because a thread reached the max instruction count
Global frequency set at 1000000000000 ticks per second
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:47
gem5 executing on ip-172-31-39-215, pid 2313
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Size_1_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Global frequency set at 1000000000000 ticks per second
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:48
gem5 executing on ip-172-31-39-215, pid 2315
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:48
gem5 executing on ip-172-31-39-215, pid 2314
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_4_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=4MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:48
gem5 executing on ip-172-31-39-215, pid 2316
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=8 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:49
gem5 executing on ip-172-31-39-215, pid 2319
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_2_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=2MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:49
gem5 executing on ip-172-31-39-215, pid 2320
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_8_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=8MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:50
gem5 executing on ip-172-31-39-215, pid 2321
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:50
gem5 executing on ip-172-31-39-215, pid 2325
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Size_1_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:50
gem5 executing on ip-172-31-39-215, pid 2322
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_1_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:49
gem5 executing on ip-172-31-39-215, pid 2318
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_16_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=16MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:50
gem5 executing on ip-172-31-39-215, pid 2323
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_Cacheline_8_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 42317137000 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:52
gem5 executing on ip-172-31-39-215, pid 2326
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1D_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:50
gem5 executing on ip-172-31-39-215, pid 2324
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_32_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=32MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:53
gem5 executing on ip-172-31-39-215, pid 2327
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=4 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:49
gem5 executing on ip-172-31-39-215, pid 2317
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_64_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=64MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:54
gem5 executing on ip-172-31-39-215, pid 2328
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=2 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:59
gem5 executing on ip-172-31-39-215, pid 2330
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=2 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:47:01
gem5 executing on ip-172-31-39-215, pid 2331
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=8 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:46:54
gem5 executing on ip-172-31-39-215, pid 2329
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L2_Size_128_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=128MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 42317137000 because a thread reached the max instruction count
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:47:22
gem5 executing on ip-172-31-39-215, pid 2332
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=4 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:47:24
gem5 executing on ip-172-31-39-215, pid 2333
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Atomic_L1I_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=AtomicSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=8 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 128597950000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:47:30
gem5 executing on ip-172-31-39-215, pid 2336
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_8_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=8kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 127963542000 because a thread reached the max instruction count
Exiting @ tick 127901098000 because a thread reached the max instruction count
Exiting @ tick 128049012000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:47:35
gem5 executing on ip-172-31-39-215, pid 2337
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_64_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=64kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:47:35
gem5 executing on ip-172-31-39-215, pid 2338
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_32_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=32kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:47:36
gem5 executing on ip-172-31-39-215, pid 2339
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_128_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=128kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 129115395000 because a thread reached the max instruction count
Exiting @ tick 128217848000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:47:41
gem5 executing on ip-172-31-39-215, pid 2341
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_16_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=16kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:47:40
gem5 executing on ip-172-31-39-215, pid 2340
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_4_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=4kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 158815350000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:48:03
gem5 executing on ip-172-31-39-215, pid 2342
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_2_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=2kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 169004257000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:48:09
gem5 executing on ip-172-31-39-215, pid 2343
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_64_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=64

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 176838628500 because a thread reached the max instruction count

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:48:21
gem5 executing on ip-172-31-39-215, pid 2344
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_32_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=32

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 186647069500 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:48:26
gem5 executing on ip-172-31-39-215, pid 2345
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_128_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=128

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 192722082000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 243842500000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:48:49
gem5 executing on ip-172-31-39-215, pid 2352
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_16_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=16

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:48:50
gem5 executing on ip-172-31-39-215, pid 2353
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_256_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=256

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 222464473000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 285521350500 because a thread reached the max instruction count
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:02
gem5 executing on ip-172-31-39-215, pid 2355
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_512_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=512

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:00
gem5 executing on ip-172-31-39-215, pid 2354
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_128_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=128kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 224869476000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:07
gem5 executing on ip-172-31-39-215, pid 2356
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_64_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=64kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 226370898000 because a thread reached the max instruction count
Exiting @ tick 228180645000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:19
gem5 executing on ip-172-31-39-215, pid 2357
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_32_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=32kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:19
gem5 executing on ip-172-31-39-215, pid 2358
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_16_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=16kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 237835027000 because a thread reached the max instruction count
Exiting @ tick 238098764000 because a thread reached the max instruction count
Exiting @ tick 251020341000 because a thread reached the max instruction count

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 237382762000 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:24
gem5 executing on ip-172-31-39-215, pid 2360
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=2 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:24
gem5 executing on ip-172-31-39-215, pid 2361
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_Cacheline_8_bytes/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:24
gem5 executing on ip-172-31-39-215, pid 2359
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=8 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 239014084000 because a thread reached the max instruction count
Exiting @ tick 251020341000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:26
gem5 executing on ip-172-31-39-215, pid 2362
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=4 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:28
gem5 executing on ip-172-31-39-215, pid 2363
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_4_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=4kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 250950894000 because a thread reached the max instruction count
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 250950894000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:29
gem5 executing on ip-172-31-39-215, pid 2364
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 236537341000 because a thread reached the max instruction count
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 250950894000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 251020341000 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
Exiting @ tick 251020341000 because a thread reached the max instruction count
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 250950894000 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
Exiting @ tick 250950894000 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 251020341000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:31
gem5 executing on ip-172-31-39-215, pid 2365
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_4_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=4MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 250950894000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:32
gem5 executing on ip-172-31-39-215, pid 2366
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_8_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=8MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:33
gem5 executing on ip-172-31-39-215, pid 2367
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_8_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=8kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:33
gem5 executing on ip-172-31-39-215, pid 2368
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_2_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=2MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 251020341000 because a thread reached the max instruction count
Exiting @ tick 243626074000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:34
gem5 executing on ip-172-31-39-215, pid 2369
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Size_1_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:34
gem5 executing on ip-172-31-39-215, pid 2370
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:35
gem5 executing on ip-172-31-39-215, pid 2372
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_1_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:36
gem5 executing on ip-172-31-39-215, pid 2374
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_16_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=16MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 250956606000 because a thread reached the max instruction count
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:37
gem5 executing on ip-172-31-39-215, pid 2376
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_2_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=2kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:35
gem5 executing on ip-172-31-39-215, pid 2373
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_32_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=32MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:37
gem5 executing on ip-172-31-39-215, pid 2375
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1D_Size_1_KB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
Exiting @ tick 251020341000 because a thread reached the max instruction count
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:35
gem5 executing on ip-172-31-39-215, pid 2371
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_64_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=64MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:40
gem5 executing on ip-172-31-39-215, pid 2377
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=2 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:41
gem5 executing on ip-172-31-39-215, pid 2378
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Assoc_1/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 250950894000 because a thread reached the max instruction count
Exiting @ tick 250950894000 because a thread reached the max instruction count
Exiting @ tick 250950894000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:46
gem5 executing on ip-172-31-39-215, pid 2379
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=8 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:46
gem5 executing on ip-172-31-39-215, pid 2381
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=4 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 265356205000 because a thread reached the max instruction count
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:46
gem5 executing on ip-172-31-39-215, pid 2380
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L2_Size_128_MB/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=128MB --l1d_assoc=1 --l1i_assoc=1 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:49:54
gem5 executing on ip-172-31-39-215, pid 2385
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Assoc_2/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=2 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 294437703000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:50:24
gem5 executing on ip-172-31-39-215, pid 2394
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Assoc_4/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=4 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 304101028000 because a thread reached the max instruction count
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
warn: The se.py script is deprecated. It will be removed in future releases of  gem5.
warn: The `get_runtime_isa` function is deprecated. Please migrate away from using this function.
Global frequency set at 1000000000000 ticks per second
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
src/mem/dram_interface.cc:690: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (512 Mbytes)
src/sim/system.cc:196: warn: Cache line size is neither 16, 32, 64 nor 128 bytes.
src/base/statistics.hh:279: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
src/base/remote_gdb.cc:418: warn: Sockets disabled, not accepting gdb connections
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.1.0
gem5 compiled Nov 24 2023 00:23:55
gem5 started Nov 28 2023 22:50:42
gem5 executing on ip-172-31-39-215, pid 2395
command line: ../../../gem5/build/X86/gem5.opt -d ../output/Timing_L1I_Assoc_8/sjeng ../../../gem5/configs/deprecated/example/se.py -c ../../../Project1_SPEC/458.sjeng/src/benchmark -o ../../../Project1_SPEC/458.sjeng/data/test.txt -I 50000000 --cpu-type=TimingSimpleCPU --caches --l2cache --l1d_size=1kB --l1i_size=1kB --l2_size=1MB --l1d_assoc=1 --l1i_assoc=8 --l2_assoc=1 --cacheline_size=8

info: Standard input is not a terminal, disabling listeners.
**** REAL SIMULATION ****
src/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Exiting @ tick 58397023500 because a thread reached the max instruction count
518 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
521 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
522 s

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 58397023500 because a thread reached the max instruction count
549 s

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 58397023500 because a thread reached the max instruction count
642 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 58397023500 because a thread reached the max instruction count
773 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
Opening phase.6 |
 *P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |Time for move : 1000000
    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 253080318500 because a thread reached the max instruction count
855 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 331379560500 because a thread reached the max instruction count
861 s
Exiting @ tick 427910560500 because a thread reached the max instruction count
869 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |Opening phase.    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
 *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |
    | *P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  P |  +----+----+----+----+----+----+----+----+
 *P |8 |    | *R |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+
    |4 | *K |  P | *B | *P |    |    | *R |    |
  +----+----+----+----+----+----+----+----+
  N |7 |    |    |    |    |    |    |
  +----+----+----+----+----+----+----+----+
 *N |3 |    |    | *P |    |    |  B | *P |    |    |    |  P |
  +----+----+----+----+----+----+----+----+
  P |6 | *P |
  +----+----+----+----+----+----+----+----+
    |2 |    |  P |  Q |    |    |    |    |    |  P |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
1 |5 |  R |    |    |    |    | *P |    |  P |  K | *P |    |    |    |    |  R | *Q |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

4 |Searching to 10 ply
  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |Opening phase.
  +----+----+----+----+----+----+----+----+


     a    b    c    d    e    f    g    h

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Time for move : 1000000
Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |

  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc    |:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
    |  P |    |8 |    | *R |
  +----+----+----+----+----+----+----+----+
    |1 |    |  R |    |    | *K |    | *B |    |    |  K | *R |    |
  +----+----+----+----+----+----+----+----+
    |7 |  R |    |
  +----+----+----+----+----+----+----+----+
    |
     a    b    c    d    e    f    g    h

    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

 *N |    |Searching to 10 ply
 *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |Opening phase.  B |    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  P |Time for move : 1000000
  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |
    |
  +----+----+----+----+----+----+----+----+
6 |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
 *P |  +----+----+----+----+----+----+----+----+
    |8 |    | *R |    |    |    |    |    |    |    | *K | *P | *B |Opening phase.
  +----+----+----+----+----+----+----+----+
    |
5 | *R |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
    |
  +----+----+----+----+----+----+----+----+
    |7 | *P |    |  P |    | *P |    |    | *N |    |    | *Q | *P |
  +----+----+----+----+----+----+----+----+
 *P |4 |    |  P |
  +----+----+----+----+----+----+----+----+
 *P |6 |    | *P |    |    |  N |    |    |    |    |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    | *P |    |    |
  +----+----+----+----+----+----+----+----+
  B |5 |    |    |    |    |  P | *P |  P |  P |
  +----+----+----+----+----+----+----+----+
 *P |2 |    |    |    |  P |
 *Q |  Q |    |
  +----+----+----+----+----+----+----+----+
    |4 |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  P |  P |  +----+----+----+----+----+----+----+----+
    | *P |8 |    |    | *R |    |
  +----+----+----+----+----+----+----+----+
    |  N |1 |    |    |  R |    |    |    | *K |    |    | *B |    |
  +----+----+----+----+----+----+----+----+
    |  K |3 | *R |    |    |
  +----+----+----+----+----+----+----+----+
    |    |7 |  R |    |    |  B |
  +----+----+----+----+----+----+----+----+
    |
     a    b    c    d    e    f    g    h

    |    |    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

 *N |  P |    |Searching to 10 ply
  P | *P |
  +----+----+----+----+----+----+----+----+
 *P |2 |    |    |
  +----+----+----+----+----+----+----+----+
  P |6 |  Q | *P |    |    |    |    |  P |    |    |    |    |    |
  +----+----+----+----+----+----+----+----+
    |1 | *P |  R |
  +----+----+----+----+----+----+----+----+
    |5 |    |    |    |    |  K | *P |    |  P |    | *P |  R |    |
  +----+----+----+----+----+----+----+----+
    |
     a    b    c    d    e    f    g    h

 *Q |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";


  +----+----+----+----+----+----+----+----+
Searching to 10 ply
4 |  P |
 *P |    |    |  N |    |    |    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

  +----+----+----+----+----+----+----+----+
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
3 |8 |    |    | *R |    |    |  B |    |Opening phase.    |    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
 *K |Time for move : 1000000
  P | *B |  P |    |
  +----+----+----+----+----+----+----+----+
2 | *R |    |  P |  Q |
  +----+----+----+----+----+----+----+----+
    |7 |    |    |    |  P |    |    |    |
  +----+----+----+----+----+----+----+----+
 *N |1 |    |  R |    | *P |    | *P |    |    |  K |
  +----+----+----+----+----+----+----+----+
    |    |6 |  R | *P |    |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |    |Searching to 10 ply
    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |Opening phase.    | *P |
  P | *P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |Time for move : 1000000
    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |Opening phase.  Q |    |    |
  P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  P |  +----+----+----+----+----+----+----+----+
  P |8 |
  +----+----+----+----+----+----+----+----+
 *R |2 |    |    |    |  P |    |  Q | *K |    | *B |    |    |  P | *R |    |
  +----+----+----+----+----+----+----+----+
    |7 |
  +----+----+----+----+----+----+----+----+
    |1 |  R |    |    |    |    |  K |    |    | *N |    |    | *P |  R | *P |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";


  +----+----+----+----+----+----+----+----+
6 |Searching to 10 ply
 *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |Opening phase.    |
  P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
  Q |    |
    |  P |    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
8 |1 | *R |  R |    |    |    |    |    |    |  K | *K |    | *B |    |    |  R | *R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h


  +----+----+----+----+----+----+----+----+
EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

7 |    |Searching to 10 ply
    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |Opening phase.    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

  +----+----+----+----+----+----+----+----+
Time for move : 1000000
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |
  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Searching to 10 ply
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
Opening phase.
4 |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  P |Time for move : 1000000
 *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
8 |1 | *R |  R |    |    |    |    |    |    | *K |  K | *B |    |    |    | *R |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h


  +----+----+----+----+----+----+----+----+
EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

7 |Searching to 10 ply
    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |Opening phase.    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
Opening phase.6 |
 *P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |Time for move : 1000000
    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |  +----+----+----+----+----+----+----+----+
 *N |8 |    | *R | *P |    | *P |    |    |    |
  +----+----+----+----+----+----+----+----+
 *K |6 | *P | *B |    |    |    | *R |    |
  +----+----+----+----+----+----+----+----+
    |7 |    |    |    |    | *P |    |
  +----+----+----+----+----+----+----+----+
 *N |5 |    |    | *P |    | *P | *P |    |  P |
  +----+----+----+----+----+----+----+----+
 *P |6 |    | *P |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+
4 |  P |    | *P |    |    |    |    |    |  N | *P |    |
  +----+----+----+----+----+----+----+----+
    |5 |    |    |    |
  +----+----+----+----+----+----+----+----+
 *P |3 |  P |    |    | *P |    |    |  B |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+
  P |4 |  P |  P | *P |
  +----+----+----+----+----+----+----+----+
    |2 |    |  N |    |  P |    |  Q |    |    |    |    |
  +----+----+----+----+----+----+----+----+
  P |3 |    |    |    |    |    |
  +----+----+----+----+----+----+----+----+
  B |1 |    |  R |    |    |    |  P |    |  P |  K |
  +----+----+----+----+----+----+----+----+
    |2 |    |    |  R |  P |  Q |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |  P |Searching to 10 ply
    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |Opening phase.    |

  +----+----+----+----+----+----+----+----+
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 58397023500 because a thread reached the max instruction count
923 s
Exiting @ tick 653707322500 because a thread reached the max instruction count
Exiting @ tick 58397023500 because a thread reached the max instruction count
943 s
943 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
945 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
947 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
951 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
959 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
961 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
964 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
969 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
976 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
977 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
978 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
979 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
Exiting @ tick 58397023500 because a thread reached the max instruction count
981 s
981 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
982 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
Exiting @ tick 58397023500 because a thread reached the max instruction count
982 s
982 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
983 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
Exiting @ tick 58397023500 because a thread reached the max instruction count
984 s
984 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
Exiting @ tick 58397023500 because a thread reached the max instruction count
984 s
984 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
Exiting @ tick 58397023500 because a thread reached the max instruction count
985 s
985 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
988 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
988 s

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 58397023500 because a thread reached the max instruction count
992 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
992 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
992 s
Exiting @ tick 58397023500 because a thread reached the max instruction count

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
993 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
994 s

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 58397023500 because a thread reached the max instruction count
994 s

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 58397023500 because a thread reached the max instruction count
996 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 58397023500 because a thread reached the max instruction count
1000 s

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto
Exiting @ tick 58397023500 because a thread reached the max instruction count

SPEC Workload
1005 s
Exiting @ tick 58397023500 because a thread reached the max instruction count
1010 s

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload
Exiting @ tick 1140940079500 because a thread reached the max instruction count
1055 s

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

Sjeng version SPEC 1.0, Copyright (C) 2000-2005 Gian-Carlo Pascutto

SPEC Workload

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 2109071572500 because a thread reached the max instruction count
1244 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |
    | *P |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.

  +----+----+----+----+----+----+----+----+
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
5 |    |    |8 | *P | *R |  P |    | *P |    |    |    |    | *K | *Q | *B |
  +----+----+----+----+----+----+----+----+
    |4 | *R |  P |
  +----+----+----+----+----+----+----+----+
 *P |7 |    |    |    |    |    |  N | *N |    |    |    | *P |    | *P |
  +----+----+----+----+----+----+----+----+
    |3 |
  +----+----+----+----+----+----+----+----+
    |6 |    | *P |    |    |  B |    |    |    |    |    |    |  P |    |  P | *P |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
2 |5 |    |    |  P |    |  Q | *P |    |  P |    | *P |  P |    |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
4 |1 |  P |  R | *P |    |    |    |    |  N |    |    |  K |    |    |    |    |
  +----+----+----+----+----+----+----+----+
  R |3 |
  +----+----+----+----+----+----+----+----+
    |
     a    b    c    d    e    f    g    h

    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |  B |    |    |Searching to 10 ply
  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |

  +----+----+----+----+----+----+----+----+
6 |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
 *P |    |    |8 |    |    | *R |    |    |    |    | *P |    |
  +----+----+----+----+----+----+----+----+
 *K |5 | *B |    |    |    | *P | *R |  P |
  +----+----+----+----+----+----+----+----+
 *P |7 |    |    |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+
 *N |4 |    |  P | *P | *P | *P |    |    |    |
  +----+----+----+----+----+----+----+----+
  N |    |6 |    | *P |    |    |
  +----+----+----+----+----+----+----+----+
    |3 |    |    |    |    |    |    |    |  B | *P |    |
  +----+----+----+----+----+----+----+----+
    |5 |  P |    |  P |    |
  +----+----+----+----+----+----+----+----+
 *P |2 |  P |    | *P |  P |    |  Q |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+
  P |4 |    |    |  P |
  +----+----+----+----+----+----+----+----+
 *P |1 |    |  R |    |    |  N |    |    |    |    |  K |    |    |
  +----+----+----+----+----+----+----+----+
    |3 |  R |
  +----+----+----+----+----+----+----+----+
    |
     a    b    c    d    e    f    g    h

    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |Searching to 10 ply
  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |Opening phase.
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |Opening phase.
  +----+----+----+----+----+----+----+----+

7 |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    |
 *N |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
    | *P | *P |8 |    | *R |
  +----+----+----+----+----+----+----+----+
    |6 |    | *P |    |    | *K |    | *B |    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    | *R |  +----+----+----+----+----+----+----+----+
    |
  +----+----+----+----+----+----+----+----+
8 |7 |    |    | *R | *P |    |    |    |
  +----+----+----+----+----+----+----+----+
    | *N |5 |    |    |    | *K | *P | *P |    | *B |    | *P |  P |    |
  +----+----+----+----+----+----+----+----+
 *P | *R |    |6 |
  +----+----+----+----+----+----+----+----+
    | *P | *Q |7 |    |    |
  +----+----+----+----+----+----+----+----+
    |    |    |4 |    |  P |    | *P | *N |    |    |    |    | *P |    | *P | *P |  N |    |
  +----+----+----+----+----+----+----+----+
    |
  +----+----+----+----+----+----+----+----+
    |5 |    |6 |    |
  +----+----+----+----+----+----+----+----+
 *P |    |3 |    | *P |    |    |    |  P |    |    |    | *P |  B |    |    |    |    |    |    | *Q | *P |
  +----+----+----+----+----+----+----+----+
  P |
  +----+----+----+----+----+----+----+----+
4 |  P |  P |5 |
  +----+----+----+----+----+----+----+----+
 *P |    |    |2 |    |    | *P |    |  N |  P |  P |    |  Q | *P |    |    |    |    |    |
  +----+----+----+----+----+----+----+----+
    |  P | *Q |3 |
  +----+----+----+----+----+----+----+----+
    |    |4 |    |    |  P |    |
  +----+----+----+----+----+----+----+----+
 *P |1 |  B |    |  R |    |    |    |  N |    |    |  P |    |    |  P |  K |
  +----+----+----+----+----+----+----+----+
    |    |2 |    |    |    |  R |
  +----+----+----+----+----+----+----+----+
  P |
  +----+----+----+----+----+----+----+----+
3 |  Q |    |
     a    b    c    d    e    f    g    h

    |    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |    |  P |Searching to 10 ply
  B |    |    |    |    |
  +----+----+----+----+----+----+----+----+
  P |1 |  P |  R |
  +----+----+----+----+----+----+----+----+
    |2 |    |    |    |  P |  K |  Q |    |    |    |    |  R |  P |
  +----+----+----+----+----+----+----+----+
    |
     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |
  +----+----+----+----+----+----+----+----+
Searching to 10 ply
1 |Opening phase.  R |
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |
    | *Q |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+
4 |  P |8 | *P |    | *R |    |    |  N |    |    |    |    | *K |    | *B |
  +----+----+----+----+----+----+----+----+
    |3 | *R |    |
  +----+----+----+----+----+----+----+----+
    |7 |    |    |
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  B |    |  +----+----+----+----+----+----+----+----+
    |    |8 |    | *N |  P | *R |    |    |  P |    | *P |
  +----+----+----+----+----+----+----+----+
 *P |    |2 |    | *K |
  +----+----+----+----+----+----+----+----+
    | *B |6 |  P |    | *P |  Q | *R |    |    |
  +----+----+----+----+----+----+----+----+
    |    |    |7 |  P |    |    |    |    |    |    |    |    |
  +----+----+----+----+----+----+----+----+
 *N |1 | *P |    |  R |
  +----+----+----+----+----+----+----+----+
    | *P |    |5 | *P |    |    |    |    |  K |
  +----+----+----+----+----+----+----+----+
 *P |    |  P |6 | *P |    |  R | *P |    |    |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

    |    | *Q |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |
  +----+----+----+----+----+----+----+----+
Searching to 10 ply
    |    |4 |  P |    | *P | *P |
  +----+----+----+----+----+----+----+----+
    |5 |    |  N |    |    |    | *P |    |  P |    | *P |
  +----+----+----+----+----+----+----+----+
    |3 |    |    | *Q |    |
  +----+----+----+----+----+----+----+----+
    |4 |  B |  P |    | *P |    |    |  P |Opening phase.    |
  P |  N |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
    |
  +----+----+----+----+----+----+----+----+
    |2 |    |    |
  +----+----+----+----+----+----+----+----+
  P |3 |  Q |    |    |    |    |    |  B |  P |    |    |    |    |  P |
  +----+----+----+----+----+----+----+----+
  P |
  +----+----+----+----+----+----+----+----+
1 |2 |  R |    |    |  P |    |  Q |    |  K |    |    |    |  P |    |    |  R |    |
  +----+----+----+----+----+----+----+----+

  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

1 |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

  R |Searching to 10 ply
    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 1409652204500 because a thread reached the max instruction count
1329 s

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |  +----+----+----+----+----+----+----+----+
 *P |8 |  P | *R | *P |    |    |    |    |    | *Q | *K |
  +----+----+----+----+----+----+----+----+
 *B |4 |    |  P | *R | *P |
  +----+----+----+----+----+----+----+----+
    |7 |    |    |  N |    |    |    |    | *N |    |    |
  +----+----+----+----+----+----+----+----+
 *P |3 | *P |    |    |    |
  +----+----+----+----+----+----+----+----+
    |6 |  B | *P |    |    |    |    |  P |    |  P |    |
  +----+----+----+----+----+----+----+----+
    |2 |    |    | *P |  P |
  +----+----+----+----+----+----+----+----+
  Q |5 |    |    |    |    |  P | *P |    |  P |    | *P |
  +----+----+----+----+----+----+----+----+
    |1 |    |  R | *Q |    |
  +----+----+----+----+----+----+----+----+
    |4 |    |  P |  K | *P |    |    |    |    |  R |  N |
  +----+----+----+----+----+----+----+----+
    |
     a    b    c    d    e    f    g    h

    |EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

    |
  +----+----+----+----+----+----+----+----+
Searching to 10 ply
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |Opening phase.    |
  R |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |

  +----+----+----+----+----+----+----+----+
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
6 |  +----+----+----+----+----+----+----+----+
 *P |8 |    | *R |    |    |    |    |    |    |    | *K |    | *B | *P |    |
  +----+----+----+----+----+----+----+----+
 *R |5 |
  +----+----+----+----+----+----+----+----+
    |7 |    |    | *P |    |  P |    | *P | *N |    |    |    | *P | *Q | *P |
  +----+----+----+----+----+----+----+----+
    |4 |
  +----+----+----+----+----+----+----+----+
  P |6 | *P | *P |    |    |    |    |  N |    |    |    |    |    |    |    |
  +----+----+----+----+----+----+----+----+
 *P |3 |
  +----+----+----+----+----+----+----+----+
    |5 |    |    |    |    |  B | *P |    |  P |    | *P |  P |    |  P |    |
  +----+----+----+----+----+----+----+----+
 *Q |2 |
  +----+----+----+----+----+----+----+----+
    |4 |  P |  P |  Q | *P |    |    |    |    |  P |  N |    |    |    |    |
  +----+----+----+----+----+----+----+----+
    |1 |
  +----+----+----+----+----+----+----+----+
  R |3 |    |    |    |    |    |    |  K |  B |    |    |    |    |  R |  P |
  +----+----+----+----+----+----+----+----+
  P |
     a    b    c    d    e    f    g    h


  +----+----+----+----+----+----+----+----+
EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

2 |    |Searching to 10 ply
  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    |Opening phase. *P |
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
 *P |Time for move : 1000000
    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";


src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Searching to 10 ply
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |Opening phase.    |
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 |Opening phase. *P |
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
    |src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000

src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
  +----+----+----+----+----+----+----+----+
8 | *R |    |    |    | *K | *B |    | *R |
  +----+----+----+----+----+----+----+----+
7 |    |    |    | *N |    | *P | *P |    |
  +----+----+----+----+----+----+----+----+
6 | *P |    |    |    |    |    |    | *P |
  +----+----+----+----+----+----+----+----+
5 |    |    | *P |  P | *P |    |    | *Q |
  +----+----+----+----+----+----+----+----+
4 |  P | *P |    |    |  N |    |    |    |
  +----+----+----+----+----+----+----+----+
3 |    |    |    |  B |    |    |  P |  P |
  +----+----+----+----+----+----+----+----+
2 |    |  P |  Q |    |    |  P |    |    |
  +----+----+----+----+----+----+----+----+
1 |  R |    |    |    |  K |    |    |  R |
  +----+----+----+----+----+----+----+----+

     a    b    c    d    e    f    g    h

EPD: r3kb1r/3n1pp1/p6p/2pPp2q/Pp2N3/3B2PP/1PQ2P2/R3K2R w KQkq - bm d6; id "LCT2-POS-01";

Searching to 10 ply
Opening phase.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
src/sim/mem_state.cc:443: info: Increasing stack size by one page.
Time for move : 1000000
Exiting @ tick 1681815479500 because a thread reached the max instruction count
1377 s
Exiting @ tick 1682256386500 because a thread reached the max instruction count
1385 s
Exiting @ tick 1682366330500 because a thread reached the max instruction count
1394 s
Exiting @ tick 1682117540500 because a thread reached the max instruction count
1399 s
Exiting @ tick 1681895052500 because a thread reached the max instruction count
Exiting @ tick 1681952612500 because a thread reached the max instruction count
1403 s
1403 s
Exiting @ tick 1682377465500 because a thread reached the max instruction count
1406 s
Exiting @ tick 1682378691500 because a thread reached the max instruction count
1406 s
Exiting @ tick 1682378691500 because a thread reached the max instruction count
1406 s
Exiting @ tick 1681822128500 because a thread reached the max instruction count
Exiting @ tick 1681829978500 because a thread reached the max instruction count
1407 s
1407 s
Exiting @ tick 1682378691500 because a thread reached the max instruction count
1408 s
Exiting @ tick 1682377465500 because a thread reached the max instruction count
1415 s
Exiting @ tick 1682378028500 because a thread reached the max instruction count
1416 s
Exiting @ tick 1682377465500 because a thread reached the max instruction count
1417 s
Exiting @ tick 1681597569500 because a thread reached the max instruction count
1418 s
Exiting @ tick 1682377465500 because a thread reached the max instruction count
1419 s
Exiting @ tick 1682070762500 because a thread reached the max instruction count
1419 s
Exiting @ tick 1681957467500 because a thread reached the max instruction count
1420 s
Exiting @ tick 1682377465500 because a thread reached the max instruction count
1423 s
Exiting @ tick 1682378691500 because a thread reached the max instruction count
1424 s
Exiting @ tick 1682104928500 because a thread reached the max instruction count
1427 s
Exiting @ tick 1682377465500 because a thread reached the max instruction count
1427 s
Exiting @ tick 1682378691500 because a thread reached the max instruction count
1430 s
Exiting @ tick 1682378691500 because a thread reached the max instruction count
1430 s
Exiting @ tick 1682027931500 because a thread reached the max instruction count
1431 s
Exiting @ tick 1682389384500 because a thread reached the max instruction count
1431 s
Exiting @ tick 1682377465500 because a thread reached the max instruction count
1432 s
Exiting @ tick 1681648025500 because a thread reached the max instruction count
1432 s
Exiting @ tick 1682382703500 because a thread reached the max instruction count
1433 s
Exiting @ tick 1681828091500 because a thread reached the max instruction count
1435 s
Exiting @ tick 1681557861500 because a thread reached the max instruction count
1437 s
Exiting @ tick 1681548467500 because a thread reached the max instruction count
1438 s
Exiting @ tick 1681573511500 because a thread reached the max instruction count
1441 s
Exiting @ tick 1682380145500 because a thread reached the max instruction count
1443 s
Exiting @ tick 1682378129500 because a thread reached the max instruction count
1444 s
