#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_00000230d70ff090 .scope module, "cpu_tb" "cpu_tb" 2 1;
 .timescale 0 0;
v00000230d7159090_0 .var "CLK", 0 0;
v00000230d715a0d0_0 .net "INSTRUCTION", 31 0, L_00000230d7158ff0;  1 drivers
v00000230d7159270_0 .net "PC", 31 0, v00000230d7159a90_0;  1 drivers
v00000230d715a850_0 .var "RESET", 0 0;
v00000230d715ab70_0 .net *"_ivl_0", 7 0, L_00000230d7158e10;  1 drivers
v00000230d71594f0_0 .net *"_ivl_10", 31 0, L_00000230d7159bd0;  1 drivers
v00000230d7159590_0 .net *"_ivl_12", 7 0, L_00000230d7159130;  1 drivers
L_00000230d7210118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000230d715aad0_0 .net/2u *"_ivl_14", 31 0, L_00000230d7210118;  1 drivers
v00000230d7159db0_0 .net *"_ivl_16", 31 0, L_00000230d7159950;  1 drivers
v00000230d7159770_0 .net *"_ivl_18", 7 0, L_00000230d7158f50;  1 drivers
L_00000230d7210088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000230d715ac10_0 .net/2u *"_ivl_2", 31 0, L_00000230d7210088;  1 drivers
v00000230d715a990_0 .net *"_ivl_4", 31 0, L_00000230d7158eb0;  1 drivers
v00000230d715acb0_0 .net *"_ivl_6", 7 0, L_00000230d715a210;  1 drivers
L_00000230d72100d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000230d7159630_0 .net/2u *"_ivl_8", 31 0, L_00000230d72100d0;  1 drivers
v00000230d7159810 .array "instr_mem", 0 1023, 7 0;
L_00000230d7158e10 .array/port v00000230d7159810, L_00000230d7158eb0;
L_00000230d7158eb0 .arith/sum 32, v00000230d7159a90_0, L_00000230d7210088;
L_00000230d715a210 .array/port v00000230d7159810, L_00000230d7159bd0;
L_00000230d7159bd0 .arith/sum 32, v00000230d7159a90_0, L_00000230d72100d0;
L_00000230d7159130 .array/port v00000230d7159810, L_00000230d7159950;
L_00000230d7159950 .arith/sum 32, v00000230d7159a90_0, L_00000230d7210118;
L_00000230d7158f50 .array/port v00000230d7159810, v00000230d7159a90_0;
L_00000230d7158ff0 .delay 32 (2,2,2) L_00000230d7158ff0/d;
L_00000230d7158ff0/d .concat [ 8 8 8 8], L_00000230d7158f50, L_00000230d7159130, L_00000230d715a210, L_00000230d7158e10;
S_00000230d70e5d50 .scope module, "mycpu" "cpu" 2 44, 3 4 0, S_00000230d70ff090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v00000230d70c7fe0_0 .var "ALUOP", 2 0;
v00000230d7159f90_0 .net "ALURESULT", 7 0, v00000230d70f5dc0_0;  1 drivers
v00000230d715a2b0_0 .net "CLK", 0 0, v00000230d7159090_0;  1 drivers
v00000230d715a7b0_0 .net "IMMEDIATE", 7 0, L_00000230d716ca50;  1 drivers
v00000230d7159ef0_0 .net "INSTRUCTION", 31 0, L_00000230d7158ff0;  alias, 1 drivers
v00000230d715a350_0 .var "OPCODE", 7 0;
v00000230d7159d10_0 .net "OPERAND2", 7 0, v00000230d70f6540_0;  1 drivers
v00000230d7159a90_0 .var "PC", 31 0;
v00000230d715a8f0_0 .var "PCreg", 31 0;
v00000230d715a3f0_0 .net "READREG1", 2 0, L_00000230d716ae30;  1 drivers
v00000230d715a530_0 .net "READREG2", 2 0, L_00000230d716b970;  1 drivers
v00000230d715aa30_0 .net "REGOUT1", 7 0, L_00000230d70f79d0;  1 drivers
v00000230d71593b0_0 .net "REGOUT2", 7 0, L_00000230d70f8140;  1 drivers
v00000230d715a490_0 .net "RESET", 0 0, v00000230d715a850_0;  1 drivers
v00000230d715a170_0 .var "WRITEENABLE", 0 0;
v00000230d71596d0_0 .net "WRITEREG", 2 0, L_00000230d716caf0;  1 drivers
v00000230d715a710_0 .net *"_ivl_1", 7 0, L_00000230d716c2d0;  1 drivers
v00000230d715a5d0_0 .net *"_ivl_11", 7 0, L_00000230d716b1f0;  1 drivers
v00000230d71598b0_0 .net *"_ivl_7", 7 0, L_00000230d716c690;  1 drivers
v00000230d7159c70_0 .var "immSelect", 0 0;
v00000230d7159450_0 .net "negatedOp", 7 0, L_00000230d7159e50;  1 drivers
v00000230d715a670_0 .net "registerOp", 7 0, v00000230d70c7cc0_0;  1 drivers
v00000230d7159b30_0 .var "signSelect", 0 0;
E_00000230d70fb030 .event anyedge, v00000230d7159ef0_0;
E_00000230d70faab0 .event anyedge, v00000230d7159a90_0;
L_00000230d716c2d0 .part L_00000230d7158ff0, 8, 8;
L_00000230d716ae30 .part L_00000230d716c2d0, 0, 3;
L_00000230d716ca50 .part L_00000230d7158ff0, 0, 8;
L_00000230d716c690 .part L_00000230d7158ff0, 0, 8;
L_00000230d716b970 .part L_00000230d716c690, 0, 3;
L_00000230d716b1f0 .part L_00000230d7158ff0, 16, 8;
L_00000230d716caf0 .part L_00000230d716b1f0, 0, 3;
S_00000230d70e5ee0 .scope module, "immediateMUX" "mux" 3 46, 3 159 0, S_00000230d70e5d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000230d70f5e60_0 .net "IN1", 7 0, v00000230d70c7cc0_0;  alias, 1 drivers
v00000230d70f6680_0 .net "IN2", 7 0, L_00000230d716ca50;  alias, 1 drivers
v00000230d70f6540_0 .var "OUT", 7 0;
v00000230d70f5820_0 .net "SELECT", 0 0, v00000230d7159c70_0;  1 drivers
E_00000230d70fb7b0 .event anyedge, v00000230d70f5820_0, v00000230d70f6680_0, v00000230d70f5e60_0;
S_00000230d720cad0 .scope module, "my_alu" "alu" 3 40, 4 6 0, S_00000230d70e5d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v00000230d70f62c0_0 .net "DATA1", 7 0, L_00000230d70f79d0;  alias, 1 drivers
v00000230d70f5aa0_0 .net "DATA2", 7 0, v00000230d70f6540_0;  alias, 1 drivers
v00000230d70f5dc0_0 .var "RESULT", 7 0;
v00000230d70f6400_0 .net "SELECT", 2 0, v00000230d70c7fe0_0;  1 drivers
v00000230d70f64a0_0 .net "addResult", 7 0, v00000230d70f5fa0_0;  1 drivers
v00000230d70f5500_0 .net "andResult", 7 0, v00000230d70f6e00_0;  1 drivers
v00000230d70f6fe0_0 .net "forwardResult", 7 0, v00000230d70f6220_0;  1 drivers
v00000230d70f65e0_0 .net "orResult", 7 0, v00000230d70f5a00_0;  1 drivers
E_00000230d70fb270/0 .event anyedge, v00000230d70f6400_0, v00000230d70f6220_0, v00000230d70f5a00_0, v00000230d70f6e00_0;
E_00000230d70fb270/1 .event anyedge, v00000230d70f5fa0_0;
E_00000230d70fb270 .event/or E_00000230d70fb270/0, E_00000230d70fb270/1;
S_00000230d720cc60 .scope module, "addModuleAlu" "addModule" 4 14, 5 1 0, S_00000230d720cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "addResult";
v00000230d70f6180_0 .net "DATA1", 7 0, L_00000230d70f79d0;  alias, 1 drivers
v00000230d70f56e0_0 .net "DATA2", 7 0, v00000230d70f6540_0;  alias, 1 drivers
v00000230d70f5fa0_0 .var "addResult", 7 0;
E_00000230d70fb5b0 .event anyedge, v00000230d70f6540_0, v00000230d70f6180_0;
S_00000230d70e6a90 .scope module, "andModuleAlu" "andModule" 4 19, 6 1 0, S_00000230d720cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "andResult";
v00000230d70f6860_0 .net "DATA1", 7 0, L_00000230d70f79d0;  alias, 1 drivers
v00000230d70f6b80_0 .net "DATA2", 7 0, v00000230d70f6540_0;  alias, 1 drivers
v00000230d70f6e00_0 .var "andResult", 7 0;
S_00000230d70e6c20 .scope module, "forwardModuleAlu" "forwardModule" 4 29, 7 1 0, S_00000230d720cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "forwardResult";
v00000230d70f6900_0 .net "DATA1", 7 0, L_00000230d70f79d0;  alias, 1 drivers
v00000230d70f6a40_0 .net "DATA2", 7 0, v00000230d70f6540_0;  alias, 1 drivers
v00000230d70f6220_0 .var "forwardResult", 7 0;
S_00000230d720de50 .scope module, "orModuleAlu" "orModule" 4 24, 8 1 0, S_00000230d720cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "orResult";
v00000230d70f60e0_0 .net "DATA1", 7 0, L_00000230d70f79d0;  alias, 1 drivers
v00000230d70f6360_0 .net "DATA2", 7 0, v00000230d70f6540_0;  alias, 1 drivers
v00000230d70f5a00_0 .var "orResult", 7 0;
S_00000230d720dfe0 .scope module, "my_reg" "reg_file" 3 38, 9 1 0, S_00000230d70e5d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000230d70f79d0/d .functor BUFZ 8, L_00000230d71591d0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000230d70f79d0 .delay 8 (2,2,2) L_00000230d70f79d0/d;
L_00000230d70f8140/d .functor BUFZ 8, L_00000230d715a030, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000230d70f8140 .delay 8 (2,2,2) L_00000230d70f8140/d;
v00000230d70f71c0_0 .net "CLK", 0 0, v00000230d7159090_0;  alias, 1 drivers
v00000230d70f6ae0_0 .net "IN", 7 0, v00000230d70f5dc0_0;  alias, 1 drivers
v00000230d70f5b40_0 .net "INADDRESS", 2 0, L_00000230d716caf0;  alias, 1 drivers
v00000230d70f67c0_0 .net "OUT1", 7 0, L_00000230d70f79d0;  alias, 1 drivers
v00000230d70f6c20_0 .net "OUT1ADDRESS", 2 0, L_00000230d716ae30;  alias, 1 drivers
v00000230d70f5d20_0 .net "OUT2", 7 0, L_00000230d70f8140;  alias, 1 drivers
v00000230d70f7260_0 .net "OUT2ADDRESS", 2 0, L_00000230d716b970;  alias, 1 drivers
v00000230d70f6d60_0 .net "RESET", 0 0, v00000230d715a850_0;  alias, 1 drivers
v00000230d70f6cc0_0 .net "WRITE", 0 0, v00000230d715a170_0;  1 drivers
v00000230d70f7080_0 .net *"_ivl_0", 7 0, L_00000230d71591d0;  1 drivers
v00000230d70f6f40_0 .net *"_ivl_10", 4 0, L_00000230d71599f0;  1 drivers
L_00000230d72101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000230d70f6ea0_0 .net *"_ivl_13", 1 0, L_00000230d72101a8;  1 drivers
v00000230d70f7120_0 .net *"_ivl_2", 4 0, L_00000230d7159310;  1 drivers
L_00000230d7210160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000230d70f7300_0 .net *"_ivl_5", 1 0, L_00000230d7210160;  1 drivers
v00000230d70f5460_0 .net *"_ivl_8", 7 0, L_00000230d715a030;  1 drivers
v00000230d70f5960_0 .var/i "i", 31 0;
v00000230d70f5be0 .array "registers", 0 7, 7 0;
E_00000230d70fadb0 .event posedge, v00000230d70f71c0_0;
L_00000230d71591d0 .array/port v00000230d70f5be0, L_00000230d7159310;
L_00000230d7159310 .concat [ 3 2 0 0], L_00000230d716ae30, L_00000230d7210160;
L_00000230d715a030 .array/port v00000230d70f5be0, L_00000230d71599f0;
L_00000230d71599f0 .concat [ 3 2 0 0], L_00000230d716b970, L_00000230d72101a8;
S_00000230d70e87b0 .scope module, "my_twosComp" "twosComp" 3 42, 3 151 0, S_00000230d70e5d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT";
L_00000230d70f7a40 .functor NOT 8, L_00000230d70f8140, C4<00000000>, C4<00000000>, C4<00000000>;
v00000230d70f55a0_0 .net "IN", 7 0, L_00000230d70f8140;  alias, 1 drivers
v00000230d70f5640_0 .net "OUT", 7 0, L_00000230d7159e50;  alias, 1 drivers
v00000230d70f5780_0 .net *"_ivl_0", 7 0, L_00000230d70f7a40;  1 drivers
L_00000230d72101f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000230d70c8440_0 .net/2u *"_ivl_2", 7 0, L_00000230d72101f0;  1 drivers
L_00000230d7159e50 .delay 8 (1,1,1) L_00000230d7159e50/d;
L_00000230d7159e50/d .arith/sum 8, L_00000230d70f7a40, L_00000230d72101f0;
S_00000230d70e8940 .scope module, "negationMUX" "mux" 3 44, 3 159 0, S_00000230d70e5d50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v00000230d70c8800_0 .net "IN1", 7 0, L_00000230d70f8140;  alias, 1 drivers
v00000230d70c8b20_0 .net "IN2", 7 0, L_00000230d7159e50;  alias, 1 drivers
v00000230d70c7cc0_0 .var "OUT", 7 0;
v00000230d70c7f40_0 .net "SELECT", 0 0, v00000230d7159b30_0;  1 drivers
E_00000230d70faf30 .event anyedge, v00000230d70c7f40_0, v00000230d70f5640_0, v00000230d70f5d20_0;
    .scope S_00000230d720dfe0;
T_0 ;
    %wait E_00000230d70fadb0;
    %load/vec4 v00000230d70f6d60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230d70f5960_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000230d70f5960_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000230d70f5960_0;
    %store/vec4a v00000230d70f5be0, 4, 0;
    %load/vec4 v00000230d70f5960_0;
    %addi 1, 0, 32;
    %store/vec4 v00000230d70f5960_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000230d70f6cc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %delay 1, 0;
    %load/vec4 v00000230d70f6ae0_0;
    %load/vec4 v00000230d70f5b40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000230d70f5be0, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000230d720dfe0;
T_1 ;
    %vpi_call 9 30 "$monitor", $time, "\011%d\011%d", v00000230d70f67c0_0, v00000230d70f5d20_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000230d720cc60;
T_2 ;
    %wait E_00000230d70fb5b0;
    %delay 2, 0;
    %load/vec4 v00000230d70f6180_0;
    %load/vec4 v00000230d70f56e0_0;
    %add;
    %store/vec4 v00000230d70f5fa0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000230d70e6a90;
T_3 ;
    %wait E_00000230d70fb5b0;
    %delay 1, 0;
    %load/vec4 v00000230d70f6860_0;
    %load/vec4 v00000230d70f6b80_0;
    %and;
    %store/vec4 v00000230d70f6e00_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000230d720de50;
T_4 ;
    %wait E_00000230d70fb5b0;
    %delay 1, 0;
    %load/vec4 v00000230d70f60e0_0;
    %load/vec4 v00000230d70f6360_0;
    %or;
    %store/vec4 v00000230d70f5a00_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000230d70e6c20;
T_5 ;
    %wait E_00000230d70fb5b0;
    %delay 1, 0;
    %load/vec4 v00000230d70f6a40_0;
    %store/vec4 v00000230d70f6220_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000230d720cad0;
T_6 ;
    %wait E_00000230d70fb270;
    %load/vec4 v00000230d70f6400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v00000230d70f6fe0_0;
    %store/vec4 v00000230d70f5dc0_0, 0, 8;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v00000230d70f64a0_0;
    %store/vec4 v00000230d70f5dc0_0, 0, 8;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v00000230d70f5500_0;
    %store/vec4 v00000230d70f5dc0_0, 0, 8;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v00000230d70f65e0_0;
    %store/vec4 v00000230d70f5dc0_0, 0, 8;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000230d70e8940;
T_7 ;
    %wait E_00000230d70faf30;
    %load/vec4 v00000230d70c7f40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v00000230d70c8b20_0;
    %store/vec4 v00000230d70c7cc0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000230d70c8800_0;
    %store/vec4 v00000230d70c7cc0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000230d70e5ee0;
T_8 ;
    %wait E_00000230d70fb7b0;
    %load/vec4 v00000230d70f5820_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000230d70f6680_0;
    %store/vec4 v00000230d70f6540_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000230d70f5e60_0;
    %store/vec4 v00000230d70f6540_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000230d70e5d50;
T_9 ;
    %wait E_00000230d70fadb0;
    %load/vec4 v00000230d715a490_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230d7159a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000230d715a8f0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v00000230d715a8f0_0;
    %store/vec4 v00000230d7159a90_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000230d70e5d50;
T_10 ;
    %wait E_00000230d70faab0;
    %delay 1, 0;
    %load/vec4 v00000230d715a8f0_0;
    %addi 4, 0, 32;
    %store/vec4 v00000230d715a8f0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000230d70e5d50;
T_11 ;
    %wait E_00000230d70fb030;
    %load/vec4 v00000230d7159ef0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v00000230d715a350_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v00000230d715a350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %jmp T_11.6;
T_11.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000230d70c7fe0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230d7159c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230d715a170_0, 0, 1;
    %jmp T_11.6;
T_11.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000230d70c7fe0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230d715a170_0, 0, 1;
    %jmp T_11.6;
T_11.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000230d70c7fe0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230d715a170_0, 0, 1;
    %jmp T_11.6;
T_11.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000230d70c7fe0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230d7159b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230d715a170_0, 0, 1;
    %jmp T_11.6;
T_11.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000230d70c7fe0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230d715a170_0, 0, 1;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000230d70c7fe0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230d715a170_0, 0, 1;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000230d70ff090;
T_12 ;
    %pushi/vec4 262149, 0, 32;
    %split/vec4 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %pushi/vec4 131077, 0, 32;
    %split/vec4 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %pushi/vec4 33948674, 0, 32;
    %split/vec4 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %pushi/vec4 16843776, 0, 32;
    %split/vec4 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %pushi/vec4 50529794, 0, 32;
    %split/vec4 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %pushi/vec4 67568642, 0, 32;
    %split/vec4 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %pushi/vec4 84214786, 0, 32;
    %split/vec4 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %split/vec4 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000230d7159810, 4, 0;
    %end;
    .thread T_12;
    .scope S_00000230d70ff090;
T_13 ;
    %vpi_call 2 50 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000230d70ff090 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d7159090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d715a850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000230d715a850_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000230d715a850_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_00000230d70ff090;
T_14 ;
    %delay 4, 0;
    %load/vec4 v00000230d7159090_0;
    %inv;
    %store/vec4 v00000230d7159090_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "cpuTestbench.v";
    "cpu.v";
    "./alu.v";
    "./add/add.v";
    "./and/and.v";
    "./forward/forward.v";
    "./or/or.v";
    "./reg.v";
