

================================================================
== Vivado HLS Report for 'convergence'
================================================================
* Date:           Fri Dec 13 12:54:18 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fractale_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.908|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  400|    1|  400|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |                                      |                            |  Latency  |  Interval | Pipeline|
        |               Instance               |           Module           | min | max | min | max |   Type  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |grp_convergence_do_convergence_fu_76  |convergence_do_convergence  |  399|  399|  399|  399|   none  |
        +--------------------------------------+----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     400|   1960|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      19|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     419|   1960|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+-------+-----+------+
    |               Instance               |           Module           | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------------+----------------------------+---------+-------+-----+------+
    |grp_convergence_do_convergence_fu_76  |convergence_do_convergence  |        0|      0|  400|  1960|
    +--------------------------------------+----------------------------+---------+-------+-----+------+
    |Total                                 |                            |        0|      0|  400|  1960|
    +--------------------------------------+----------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------+----+----+-----+-----------+
    |  Name | FF | LUT| Bits| Const Bits|
    +-------+----+----+-----+-----------+
    |out_x  |  10|   0|   10|          0|
    |out_y  |   9|   0|    9|          0|
    +-------+----+----+-----+-----------+
    |Total  |  19|   0|   19|          0|
    +-------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+--------------+-----+-----+------------+----------------------------+--------------+
|clk           |  in |    1| ap_ctrl_hs | convergence::convergence.1 | return value |
|reset         |  in |    1| ap_ctrl_hs | convergence::convergence.1 | return value |
|zoom          |  in |   32|   ap_none  |            zoom            |    pointer   |
|offset_X      |  in |   32|   ap_none  |          offset_X          |    pointer   |
|offset_Y      |  in |   32|   ap_none  |          offset_Y          |    pointer   |
|s_out_din     | out |    8|   ap_fifo  |            s_out           |    pointer   |
|s_out_full_n  |  in |    1|   ap_fifo  |            s_out           |    pointer   |
|s_out_write   | out |    1|   ap_fifo  |            s_out           |    pointer   |
|out_x         | out |   10|   ap_vld   |            out_x           |    pointer   |
|out_y         | out |    9|   ap_vld   |            out_y           |    pointer   |
+--------------+-----+-----+------------+----------------------------+--------------+

