
DAQ_DaughterBoards.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc68  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  0800de48  0800de48  0000ee48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e024  0800e024  00010058  2**0
                  CONTENTS
  4 .ARM          00000008  0800e024  0800e024  0000f024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e02c  0800e02c  00010058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e02c  0800e02c  0000f02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e030  0800e030  0000f030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000058  20000000  0800e034  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000110a0  20000058  0800e08c  00010058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200110f8  0800e08c  000100f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010058  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003a596  00000000  00000000  00010088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000902e  00000000  00000000  0004a61e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002c48  00000000  00000000  00053650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000020f9  00000000  00000000  00056298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00034477  00000000  00000000  00058391  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00042d28  00000000  00000000  0008c808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012abbd  00000000  00000000  000cf530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001fa0ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000af24  00000000  00000000  001fa130  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000fd  00000000  00000000  00205054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000058 	.word	0x20000058
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800de30 	.word	0x0800de30

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000005c 	.word	0x2000005c
 800021c:	0800de30 	.word	0x0800de30

08000220 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000220:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000222:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000226:	4919      	ldr	r1, [pc, #100]	@ (800028c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000228:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800022c:	4818      	ldr	r0, [pc, #96]	@ (8000290 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800022e:	4917      	ldr	r1, [pc, #92]	@ (800028c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000230:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000232:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000234:	4817      	ldr	r0, [pc, #92]	@ (8000294 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000236:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000238:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800023c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800023e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000242:	4915      	ldr	r1, [pc, #84]	@ (8000298 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000244:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000246:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800024a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800024c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000250:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000254:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000258:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800025c:	490f      	ldr	r1, [pc, #60]	@ (800029c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800025e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000262:	4770      	bx	lr

08000264 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000264:	f7ff bffe 	b.w	8000264 <__tx_BadHandler>

08000268 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000268:	f7ff bffe 	b.w	8000268 <__tx_HardfaultHandler>

0800026c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800026c:	f7ff bffe 	b.w	800026c <__tx_SVCallHandler>

08000270 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000270:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000272:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000276:	4770      	bx	lr

08000278 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000278:	b501      	push	{r0, lr}
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800027a:	f000 f891 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_EXECUTION_PROFILE_ENABLE
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800027e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000282:	4770      	bx	lr

08000284 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000284:	f7ff bffe 	b.w	8000284 <__tx_NMIHandler>

08000288 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000288:	f7ff bffe 	b.w	8000288 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800028c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000290:	20010aec 	.word	0x20010aec
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000294:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000298:	000270ff 	.word	0x000270ff
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800029c:	40ff0000 	.word	0x40ff0000

080002a0 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 80002a0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002a6:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002a8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002ac:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002b0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002b4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002b6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002ba:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002be:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002c2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002c6:	f3bf 8f6f 	isb	sy

080002ca <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ca:	e7fe      	b.n	80002ca <__tx_wait_here>

080002cc <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002ce:	4a22      	ldr	r2, [pc, #136]	@ (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002d0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002d4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002d6:	b191      	cbz	r1, 80002fe <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002d8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002da:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002de:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002e2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002e6:	d101      	bne.n	80002ec <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002e8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002ec <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ec:	4c1b      	ldr	r4, [pc, #108]	@ (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002ee:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002f2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002f4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002f8:	b10d      	cbz	r5, 80002fe <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002fa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002fc:	6023      	str	r3, [r4, #0]

080002fe <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 80002fe:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000300:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000302:	b1b1      	cbz	r1, 8000332 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000304:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000306:	b662      	cpsie	i

08000308 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000308:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030a:	4c14      	ldr	r4, [pc, #80]	@ (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800030c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800030e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000312:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000314:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000316:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800031a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800031e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000322:	d101      	bne.n	8000328 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000324:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000328 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000328:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800032c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000330:	4770      	bx	lr

08000332 <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 8000332:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000334:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000336:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000338:	b909      	cbnz	r1, 800033e <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f9      	b.n	8000332 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7dc      	b.n	8000308 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20010b88 	.word	0x20010b88
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	20010af0 	.word	0x20010af0
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	20010af4 	.word	0x20010af4
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	200110f4 	.word	0x200110f4

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	@ (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	@ (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	@ (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f00c fe9d 	bl	800d138 <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f00c fcaa 	bl	800cd5c <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	@ (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	@ (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20010b94 	.word	0x20010b94
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	200110f4 	.word	0x200110f4
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20010b98 	.word	0x20010b98
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20010c24 	.word	0x20010c24
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20010c28 	.word	0x20010c28
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20010c20 	.word	0x20010c20
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20010c1c 	.word	0x20010c1c
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20010b88 	.word	0x20010b88
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	20010af0 	.word	0x20010af0
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	20010af4 	.word	0x20010af4
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04

08000458 <__aeabi_uldivmod>:
 8000458:	b953      	cbnz	r3, 8000470 <__aeabi_uldivmod+0x18>
 800045a:	b94a      	cbnz	r2, 8000470 <__aeabi_uldivmod+0x18>
 800045c:	2900      	cmp	r1, #0
 800045e:	bf08      	it	eq
 8000460:	2800      	cmpeq	r0, #0
 8000462:	bf1c      	itt	ne
 8000464:	f04f 31ff 	movne.w	r1, #4294967295
 8000468:	f04f 30ff 	movne.w	r0, #4294967295
 800046c:	f000 b96a 	b.w	8000744 <__aeabi_idiv0>
 8000470:	f1ad 0c08 	sub.w	ip, sp, #8
 8000474:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000478:	f000 f806 	bl	8000488 <__udivmoddi4>
 800047c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000480:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000484:	b004      	add	sp, #16
 8000486:	4770      	bx	lr

08000488 <__udivmoddi4>:
 8000488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800048c:	9d08      	ldr	r5, [sp, #32]
 800048e:	460c      	mov	r4, r1
 8000490:	2b00      	cmp	r3, #0
 8000492:	d14e      	bne.n	8000532 <__udivmoddi4+0xaa>
 8000494:	4694      	mov	ip, r2
 8000496:	458c      	cmp	ip, r1
 8000498:	4686      	mov	lr, r0
 800049a:	fab2 f282 	clz	r2, r2
 800049e:	d962      	bls.n	8000566 <__udivmoddi4+0xde>
 80004a0:	b14a      	cbz	r2, 80004b6 <__udivmoddi4+0x2e>
 80004a2:	f1c2 0320 	rsb	r3, r2, #32
 80004a6:	4091      	lsls	r1, r2
 80004a8:	fa20 f303 	lsr.w	r3, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	4319      	orrs	r1, r3
 80004b2:	fa00 fe02 	lsl.w	lr, r0, r2
 80004b6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ba:	fa1f f68c 	uxth.w	r6, ip
 80004be:	fbb1 f4f7 	udiv	r4, r1, r7
 80004c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004c6:	fb07 1114 	mls	r1, r7, r4, r1
 80004ca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004ce:	fb04 f106 	mul.w	r1, r4, r6
 80004d2:	4299      	cmp	r1, r3
 80004d4:	d90a      	bls.n	80004ec <__udivmoddi4+0x64>
 80004d6:	eb1c 0303 	adds.w	r3, ip, r3
 80004da:	f104 30ff 	add.w	r0, r4, #4294967295
 80004de:	f080 8112 	bcs.w	8000706 <__udivmoddi4+0x27e>
 80004e2:	4299      	cmp	r1, r3
 80004e4:	f240 810f 	bls.w	8000706 <__udivmoddi4+0x27e>
 80004e8:	3c02      	subs	r4, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a59      	subs	r1, r3, r1
 80004ee:	fa1f f38e 	uxth.w	r3, lr
 80004f2:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f6:	fb07 1110 	mls	r1, r7, r0, r1
 80004fa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004fe:	fb00 f606 	mul.w	r6, r0, r6
 8000502:	429e      	cmp	r6, r3
 8000504:	d90a      	bls.n	800051c <__udivmoddi4+0x94>
 8000506:	eb1c 0303 	adds.w	r3, ip, r3
 800050a:	f100 31ff 	add.w	r1, r0, #4294967295
 800050e:	f080 80fc 	bcs.w	800070a <__udivmoddi4+0x282>
 8000512:	429e      	cmp	r6, r3
 8000514:	f240 80f9 	bls.w	800070a <__udivmoddi4+0x282>
 8000518:	4463      	add	r3, ip
 800051a:	3802      	subs	r0, #2
 800051c:	1b9b      	subs	r3, r3, r6
 800051e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000522:	2100      	movs	r1, #0
 8000524:	b11d      	cbz	r5, 800052e <__udivmoddi4+0xa6>
 8000526:	40d3      	lsrs	r3, r2
 8000528:	2200      	movs	r2, #0
 800052a:	e9c5 3200 	strd	r3, r2, [r5]
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	428b      	cmp	r3, r1
 8000534:	d905      	bls.n	8000542 <__udivmoddi4+0xba>
 8000536:	b10d      	cbz	r5, 800053c <__udivmoddi4+0xb4>
 8000538:	e9c5 0100 	strd	r0, r1, [r5]
 800053c:	2100      	movs	r1, #0
 800053e:	4608      	mov	r0, r1
 8000540:	e7f5      	b.n	800052e <__udivmoddi4+0xa6>
 8000542:	fab3 f183 	clz	r1, r3
 8000546:	2900      	cmp	r1, #0
 8000548:	d146      	bne.n	80005d8 <__udivmoddi4+0x150>
 800054a:	42a3      	cmp	r3, r4
 800054c:	d302      	bcc.n	8000554 <__udivmoddi4+0xcc>
 800054e:	4290      	cmp	r0, r2
 8000550:	f0c0 80f0 	bcc.w	8000734 <__udivmoddi4+0x2ac>
 8000554:	1a86      	subs	r6, r0, r2
 8000556:	eb64 0303 	sbc.w	r3, r4, r3
 800055a:	2001      	movs	r0, #1
 800055c:	2d00      	cmp	r5, #0
 800055e:	d0e6      	beq.n	800052e <__udivmoddi4+0xa6>
 8000560:	e9c5 6300 	strd	r6, r3, [r5]
 8000564:	e7e3      	b.n	800052e <__udivmoddi4+0xa6>
 8000566:	2a00      	cmp	r2, #0
 8000568:	f040 8090 	bne.w	800068c <__udivmoddi4+0x204>
 800056c:	eba1 040c 	sub.w	r4, r1, ip
 8000570:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000574:	fa1f f78c 	uxth.w	r7, ip
 8000578:	2101      	movs	r1, #1
 800057a:	fbb4 f6f8 	udiv	r6, r4, r8
 800057e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000582:	fb08 4416 	mls	r4, r8, r6, r4
 8000586:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800058a:	fb07 f006 	mul.w	r0, r7, r6
 800058e:	4298      	cmp	r0, r3
 8000590:	d908      	bls.n	80005a4 <__udivmoddi4+0x11c>
 8000592:	eb1c 0303 	adds.w	r3, ip, r3
 8000596:	f106 34ff 	add.w	r4, r6, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x11a>
 800059c:	4298      	cmp	r0, r3
 800059e:	f200 80cd 	bhi.w	800073c <__udivmoddi4+0x2b4>
 80005a2:	4626      	mov	r6, r4
 80005a4:	1a1c      	subs	r4, r3, r0
 80005a6:	fa1f f38e 	uxth.w	r3, lr
 80005aa:	fbb4 f0f8 	udiv	r0, r4, r8
 80005ae:	fb08 4410 	mls	r4, r8, r0, r4
 80005b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80005b6:	fb00 f707 	mul.w	r7, r0, r7
 80005ba:	429f      	cmp	r7, r3
 80005bc:	d908      	bls.n	80005d0 <__udivmoddi4+0x148>
 80005be:	eb1c 0303 	adds.w	r3, ip, r3
 80005c2:	f100 34ff 	add.w	r4, r0, #4294967295
 80005c6:	d202      	bcs.n	80005ce <__udivmoddi4+0x146>
 80005c8:	429f      	cmp	r7, r3
 80005ca:	f200 80b0 	bhi.w	800072e <__udivmoddi4+0x2a6>
 80005ce:	4620      	mov	r0, r4
 80005d0:	1bdb      	subs	r3, r3, r7
 80005d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005d6:	e7a5      	b.n	8000524 <__udivmoddi4+0x9c>
 80005d8:	f1c1 0620 	rsb	r6, r1, #32
 80005dc:	408b      	lsls	r3, r1
 80005de:	fa22 f706 	lsr.w	r7, r2, r6
 80005e2:	431f      	orrs	r7, r3
 80005e4:	fa20 fc06 	lsr.w	ip, r0, r6
 80005e8:	fa04 f301 	lsl.w	r3, r4, r1
 80005ec:	ea43 030c 	orr.w	r3, r3, ip
 80005f0:	40f4      	lsrs	r4, r6
 80005f2:	fa00 f801 	lsl.w	r8, r0, r1
 80005f6:	0c38      	lsrs	r0, r7, #16
 80005f8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80005fc:	fbb4 fef0 	udiv	lr, r4, r0
 8000600:	fa1f fc87 	uxth.w	ip, r7
 8000604:	fb00 441e 	mls	r4, r0, lr, r4
 8000608:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800060c:	fb0e f90c 	mul.w	r9, lr, ip
 8000610:	45a1      	cmp	r9, r4
 8000612:	fa02 f201 	lsl.w	r2, r2, r1
 8000616:	d90a      	bls.n	800062e <__udivmoddi4+0x1a6>
 8000618:	193c      	adds	r4, r7, r4
 800061a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800061e:	f080 8084 	bcs.w	800072a <__udivmoddi4+0x2a2>
 8000622:	45a1      	cmp	r9, r4
 8000624:	f240 8081 	bls.w	800072a <__udivmoddi4+0x2a2>
 8000628:	f1ae 0e02 	sub.w	lr, lr, #2
 800062c:	443c      	add	r4, r7
 800062e:	eba4 0409 	sub.w	r4, r4, r9
 8000632:	fa1f f983 	uxth.w	r9, r3
 8000636:	fbb4 f3f0 	udiv	r3, r4, r0
 800063a:	fb00 4413 	mls	r4, r0, r3, r4
 800063e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000642:	fb03 fc0c 	mul.w	ip, r3, ip
 8000646:	45a4      	cmp	ip, r4
 8000648:	d907      	bls.n	800065a <__udivmoddi4+0x1d2>
 800064a:	193c      	adds	r4, r7, r4
 800064c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000650:	d267      	bcs.n	8000722 <__udivmoddi4+0x29a>
 8000652:	45a4      	cmp	ip, r4
 8000654:	d965      	bls.n	8000722 <__udivmoddi4+0x29a>
 8000656:	3b02      	subs	r3, #2
 8000658:	443c      	add	r4, r7
 800065a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800065e:	fba0 9302 	umull	r9, r3, r0, r2
 8000662:	eba4 040c 	sub.w	r4, r4, ip
 8000666:	429c      	cmp	r4, r3
 8000668:	46ce      	mov	lr, r9
 800066a:	469c      	mov	ip, r3
 800066c:	d351      	bcc.n	8000712 <__udivmoddi4+0x28a>
 800066e:	d04e      	beq.n	800070e <__udivmoddi4+0x286>
 8000670:	b155      	cbz	r5, 8000688 <__udivmoddi4+0x200>
 8000672:	ebb8 030e 	subs.w	r3, r8, lr
 8000676:	eb64 040c 	sbc.w	r4, r4, ip
 800067a:	fa04 f606 	lsl.w	r6, r4, r6
 800067e:	40cb      	lsrs	r3, r1
 8000680:	431e      	orrs	r6, r3
 8000682:	40cc      	lsrs	r4, r1
 8000684:	e9c5 6400 	strd	r6, r4, [r5]
 8000688:	2100      	movs	r1, #0
 800068a:	e750      	b.n	800052e <__udivmoddi4+0xa6>
 800068c:	f1c2 0320 	rsb	r3, r2, #32
 8000690:	fa20 f103 	lsr.w	r1, r0, r3
 8000694:	fa0c fc02 	lsl.w	ip, ip, r2
 8000698:	fa24 f303 	lsr.w	r3, r4, r3
 800069c:	4094      	lsls	r4, r2
 800069e:	430c      	orrs	r4, r1
 80006a0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80006a4:	fa00 fe02 	lsl.w	lr, r0, r2
 80006a8:	fa1f f78c 	uxth.w	r7, ip
 80006ac:	fbb3 f0f8 	udiv	r0, r3, r8
 80006b0:	fb08 3110 	mls	r1, r8, r0, r3
 80006b4:	0c23      	lsrs	r3, r4, #16
 80006b6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ba:	fb00 f107 	mul.w	r1, r0, r7
 80006be:	4299      	cmp	r1, r3
 80006c0:	d908      	bls.n	80006d4 <__udivmoddi4+0x24c>
 80006c2:	eb1c 0303 	adds.w	r3, ip, r3
 80006c6:	f100 36ff 	add.w	r6, r0, #4294967295
 80006ca:	d22c      	bcs.n	8000726 <__udivmoddi4+0x29e>
 80006cc:	4299      	cmp	r1, r3
 80006ce:	d92a      	bls.n	8000726 <__udivmoddi4+0x29e>
 80006d0:	3802      	subs	r0, #2
 80006d2:	4463      	add	r3, ip
 80006d4:	1a5b      	subs	r3, r3, r1
 80006d6:	b2a4      	uxth	r4, r4
 80006d8:	fbb3 f1f8 	udiv	r1, r3, r8
 80006dc:	fb08 3311 	mls	r3, r8, r1, r3
 80006e0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80006e4:	fb01 f307 	mul.w	r3, r1, r7
 80006e8:	42a3      	cmp	r3, r4
 80006ea:	d908      	bls.n	80006fe <__udivmoddi4+0x276>
 80006ec:	eb1c 0404 	adds.w	r4, ip, r4
 80006f0:	f101 36ff 	add.w	r6, r1, #4294967295
 80006f4:	d213      	bcs.n	800071e <__udivmoddi4+0x296>
 80006f6:	42a3      	cmp	r3, r4
 80006f8:	d911      	bls.n	800071e <__udivmoddi4+0x296>
 80006fa:	3902      	subs	r1, #2
 80006fc:	4464      	add	r4, ip
 80006fe:	1ae4      	subs	r4, r4, r3
 8000700:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000704:	e739      	b.n	800057a <__udivmoddi4+0xf2>
 8000706:	4604      	mov	r4, r0
 8000708:	e6f0      	b.n	80004ec <__udivmoddi4+0x64>
 800070a:	4608      	mov	r0, r1
 800070c:	e706      	b.n	800051c <__udivmoddi4+0x94>
 800070e:	45c8      	cmp	r8, r9
 8000710:	d2ae      	bcs.n	8000670 <__udivmoddi4+0x1e8>
 8000712:	ebb9 0e02 	subs.w	lr, r9, r2
 8000716:	eb63 0c07 	sbc.w	ip, r3, r7
 800071a:	3801      	subs	r0, #1
 800071c:	e7a8      	b.n	8000670 <__udivmoddi4+0x1e8>
 800071e:	4631      	mov	r1, r6
 8000720:	e7ed      	b.n	80006fe <__udivmoddi4+0x276>
 8000722:	4603      	mov	r3, r0
 8000724:	e799      	b.n	800065a <__udivmoddi4+0x1d2>
 8000726:	4630      	mov	r0, r6
 8000728:	e7d4      	b.n	80006d4 <__udivmoddi4+0x24c>
 800072a:	46d6      	mov	lr, sl
 800072c:	e77f      	b.n	800062e <__udivmoddi4+0x1a6>
 800072e:	4463      	add	r3, ip
 8000730:	3802      	subs	r0, #2
 8000732:	e74d      	b.n	80005d0 <__udivmoddi4+0x148>
 8000734:	4606      	mov	r6, r0
 8000736:	4623      	mov	r3, r4
 8000738:	4608      	mov	r0, r1
 800073a:	e70f      	b.n	800055c <__udivmoddi4+0xd4>
 800073c:	3e02      	subs	r6, #2
 800073e:	4463      	add	r3, ip
 8000740:	e730      	b.n	80005a4 <__udivmoddi4+0x11c>
 8000742:	bf00      	nop

08000744 <__aeabi_idiv0>:
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop

08000748 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b086      	sub	sp, #24
 800074c:	af02      	add	r7, sp, #8
 800074e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8000754:	2334      	movs	r3, #52	@ 0x34
 8000756:	9300      	str	r3, [sp, #0]
 8000758:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800075c:	4a0d      	ldr	r2, [pc, #52]	@ (8000794 <tx_application_define+0x4c>)
 800075e:	490e      	ldr	r1, [pc, #56]	@ (8000798 <tx_application_define+0x50>)
 8000760:	480e      	ldr	r0, [pc, #56]	@ (800079c <tx_application_define+0x54>)
 8000762:	f00c ff93 	bl	800d68c <_txe_byte_pool_create>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d10e      	bne.n	800078a <tx_application_define+0x42>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800076c:	4b0b      	ldr	r3, [pc, #44]	@ (800079c <tx_application_define+0x54>)
 800076e:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000770:	68b8      	ldr	r0, [r7, #8]
 8000772:	f000 fa4d 	bl	8000c10 <App_ThreadX_Init>
 8000776:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 800077e:	bf00      	nop
 8000780:	e7fd      	b.n	800077e <tx_application_define+0x36>
      }
      /* USER CODE END  App_ThreadX_Init_Error */
    }

    /* USER CODE BEGIN  App_ThreadX_Init_Success */
    status = ThreadX_Init(memory_ptr);
 8000782:	68b8      	ldr	r0, [r7, #8]
 8000784:	f001 fb36 	bl	8001df4 <ThreadX_Init>
 8000788:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 800078a:	bf00      	nop
 800078c:	3710      	adds	r7, #16
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	20000074 	.word	0x20000074
 8000798:	0800de48 	.word	0x0800de48
 800079c:	20010074 	.word	0x20010074

080007a0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc4;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08c      	sub	sp, #48	@ 0x30
 80007a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007aa:	2200      	movs	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
 80007ae:	605a      	str	r2, [r3, #4]
 80007b0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2220      	movs	r2, #32
 80007b6:	2100      	movs	r1, #0
 80007b8:	4618      	mov	r0, r3
 80007ba:	f00d fb0d 	bl	800ddd8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007be:	4b32      	ldr	r3, [pc, #200]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007c0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80007c4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007c6:	4b30      	ldr	r3, [pc, #192]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007c8:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80007cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007ce:	4b2e      	ldr	r3, [pc, #184]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007d4:	4b2c      	ldr	r3, [pc, #176]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80007da:	4b2b      	ldr	r3, [pc, #172]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007dc:	2200      	movs	r2, #0
 80007de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007e0:	4b29      	ldr	r3, [pc, #164]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007e6:	4b28      	ldr	r3, [pc, #160]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007e8:	2204      	movs	r2, #4
 80007ea:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007ec:	4b26      	ldr	r3, [pc, #152]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007f2:	4b25      	ldr	r3, [pc, #148]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80007f8:	4b23      	ldr	r3, [pc, #140]	@ (8000888 <MX_ADC1_Init+0xe8>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007fe:	4b22      	ldr	r3, [pc, #136]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000800:	2200      	movs	r2, #0
 8000802:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000806:	4b20      	ldr	r3, [pc, #128]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000808:	2200      	movs	r2, #0
 800080a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800080c:	4b1e      	ldr	r3, [pc, #120]	@ (8000888 <MX_ADC1_Init+0xe8>)
 800080e:	2200      	movs	r2, #0
 8000810:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000812:	4b1d      	ldr	r3, [pc, #116]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000814:	2200      	movs	r2, #0
 8000816:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800081a:	4b1b      	ldr	r3, [pc, #108]	@ (8000888 <MX_ADC1_Init+0xe8>)
 800081c:	2200      	movs	r2, #0
 800081e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000820:	4b19      	ldr	r3, [pc, #100]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000822:	2200      	movs	r2, #0
 8000824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000828:	4817      	ldr	r0, [pc, #92]	@ (8000888 <MX_ADC1_Init+0xe8>)
 800082a:	f002 ff05 	bl	8003638 <HAL_ADC_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000834:	f000 fde2 	bl	80013fc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000838:	2300      	movs	r3, #0
 800083a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800083c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000840:	4619      	mov	r1, r3
 8000842:	4811      	ldr	r0, [pc, #68]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000844:	f004 f9c8 	bl	8004bd8 <HAL_ADCEx_MultiModeConfigChannel>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800084e:	f000 fdd5 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000852:	4b0e      	ldr	r3, [pc, #56]	@ (800088c <MX_ADC1_Init+0xec>)
 8000854:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000856:	2306      	movs	r3, #6
 8000858:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800085a:	2300      	movs	r3, #0
 800085c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800085e:	237f      	movs	r3, #127	@ 0x7f
 8000860:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000862:	2304      	movs	r3, #4
 8000864:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000866:	2300      	movs	r3, #0
 8000868:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800086a:	1d3b      	adds	r3, r7, #4
 800086c:	4619      	mov	r1, r3
 800086e:	4806      	ldr	r0, [pc, #24]	@ (8000888 <MX_ADC1_Init+0xe8>)
 8000870:	f003 fbf0 	bl	8004054 <HAL_ADC_ConfigChannel>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800087a:	f000 fdbf 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800087e:	bf00      	nop
 8000880:	3730      	adds	r7, #48	@ 0x30
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200100a8 	.word	0x200100a8
 800088c:	10c00010 	.word	0x10c00010

08000890 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000896:	463b      	mov	r3, r7
 8000898:	2220      	movs	r2, #32
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f00d fa9b 	bl	800ddd8 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 80008a2:	4b5e      	ldr	r3, [pc, #376]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008a4:	4a5e      	ldr	r2, [pc, #376]	@ (8000a20 <MX_ADC4_Init+0x190>)
 80008a6:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008a8:	4b5c      	ldr	r3, [pc, #368]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008aa:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80008ae:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 80008b0:	4b5a      	ldr	r3, [pc, #360]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008b6:	4b59      	ldr	r3, [pc, #356]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 80008bc:	4b57      	ldr	r3, [pc, #348]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80008c2:	4b56      	ldr	r3, [pc, #344]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80008c8:	4b54      	ldr	r3, [pc, #336]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008ca:	2208      	movs	r2, #8
 80008cc:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 80008ce:	4b53      	ldr	r3, [pc, #332]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 80008d4:	4b51      	ldr	r3, [pc, #324]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 8;
 80008da:	4b50      	ldr	r3, [pc, #320]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008dc:	2208      	movs	r2, #8
 80008de:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 80008e0:	4b4e      	ldr	r3, [pc, #312]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008e8:	4b4c      	ldr	r3, [pc, #304]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008ee:	4b4b      	ldr	r3, [pc, #300]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = DISABLE;
 80008f4:	4b49      	ldr	r3, [pc, #292]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80008fc:	4b47      	ldr	r3, [pc, #284]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80008fe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000902:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8000904:	4b45      	ldr	r3, [pc, #276]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 8000906:	2200      	movs	r2, #0
 8000908:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800090c:	4843      	ldr	r0, [pc, #268]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 800090e:	f002 fe93 	bl	8003638 <HAL_ADC_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 8000918:	f000 fd70 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800091c:	4b41      	ldr	r3, [pc, #260]	@ (8000a24 <MX_ADC4_Init+0x194>)
 800091e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000920:	2306      	movs	r3, #6
 8000922:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000924:	2300      	movs	r3, #0
 8000926:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000928:	237f      	movs	r3, #127	@ 0x7f
 800092a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800092c:	2304      	movs	r3, #4
 800092e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000934:	463b      	mov	r3, r7
 8000936:	4619      	mov	r1, r3
 8000938:	4838      	ldr	r0, [pc, #224]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 800093a:	f003 fb8b 	bl	8004054 <HAL_ADC_ConfigChannel>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 8000944:	f000 fd5a 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000948:	4b37      	ldr	r3, [pc, #220]	@ (8000a28 <MX_ADC4_Init+0x198>)
 800094a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800094c:	230c      	movs	r3, #12
 800094e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000950:	463b      	mov	r3, r7
 8000952:	4619      	mov	r1, r3
 8000954:	4831      	ldr	r0, [pc, #196]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 8000956:	f003 fb7d 	bl	8004054 <HAL_ADC_ConfigChannel>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_ADC4_Init+0xd4>
  {
    Error_Handler();
 8000960:	f000 fd4c 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000964:	4b31      	ldr	r3, [pc, #196]	@ (8000a2c <MX_ADC4_Init+0x19c>)
 8000966:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000968:	2312      	movs	r3, #18
 800096a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 800096c:	463b      	mov	r3, r7
 800096e:	4619      	mov	r1, r3
 8000970:	482a      	ldr	r0, [pc, #168]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 8000972:	f003 fb6f 	bl	8004054 <HAL_ADC_ConfigChannel>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_ADC4_Init+0xf0>
  {
    Error_Handler();
 800097c:	f000 fd3e 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000980:	4b2b      	ldr	r3, [pc, #172]	@ (8000a30 <MX_ADC4_Init+0x1a0>)
 8000982:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000984:	2318      	movs	r3, #24
 8000986:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000988:	463b      	mov	r3, r7
 800098a:	4619      	mov	r1, r3
 800098c:	4823      	ldr	r0, [pc, #140]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 800098e:	f003 fb61 	bl	8004054 <HAL_ADC_ConfigChannel>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_ADC4_Init+0x10c>
  {
    Error_Handler();
 8000998:	f000 fd30 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800099c:	4b25      	ldr	r3, [pc, #148]	@ (8000a34 <MX_ADC4_Init+0x1a4>)
 800099e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80009a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009a4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009a6:	463b      	mov	r3, r7
 80009a8:	4619      	mov	r1, r3
 80009aa:	481c      	ldr	r0, [pc, #112]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80009ac:	f003 fb52 	bl	8004054 <HAL_ADC_ConfigChannel>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_ADC4_Init+0x12a>
  {
    Error_Handler();
 80009b6:	f000 fd21 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80009ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000a38 <MX_ADC4_Init+0x1a8>)
 80009bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80009be:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80009c2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009c4:	463b      	mov	r3, r7
 80009c6:	4619      	mov	r1, r3
 80009c8:	4814      	ldr	r0, [pc, #80]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80009ca:	f003 fb43 	bl	8004054 <HAL_ADC_ConfigChannel>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_ADC4_Init+0x148>
  {
    Error_Handler();
 80009d4:	f000 fd12 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80009d8:	4b18      	ldr	r3, [pc, #96]	@ (8000a3c <MX_ADC4_Init+0x1ac>)
 80009da:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80009dc:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80009e0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 80009e2:	463b      	mov	r3, r7
 80009e4:	4619      	mov	r1, r3
 80009e6:	480d      	ldr	r0, [pc, #52]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 80009e8:	f003 fb34 	bl	8004054 <HAL_ADC_ConfigChannel>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_ADC4_Init+0x166>
  {
    Error_Handler();
 80009f2:	f000 fd03 	bl	80013fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80009f6:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <MX_ADC4_Init+0x1b0>)
 80009f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80009fa:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80009fe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8000a00:	463b      	mov	r3, r7
 8000a02:	4619      	mov	r1, r3
 8000a04:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <MX_ADC4_Init+0x18c>)
 8000a06:	f003 fb25 	bl	8004054 <HAL_ADC_ConfigChannel>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_ADC4_Init+0x184>
  {
    Error_Handler();
 8000a10:	f000 fcf4 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000a14:	bf00      	nop
 8000a16:	3720      	adds	r7, #32
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20010114 	.word	0x20010114
 8000a20:	50000500 	.word	0x50000500
 8000a24:	14f00020 	.word	0x14f00020
 8000a28:	32601000 	.word	0x32601000
 8000a2c:	2a000400 	.word	0x2a000400
 8000a30:	2e300800 	.word	0x2e300800
 8000a34:	36902000 	.word	0x36902000
 8000a38:	1d500080 	.word	0x1d500080
 8000a3c:	21800100 	.word	0x21800100
 8000a40:	25b00200 	.word	0x25b00200

08000a44 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b0a2      	sub	sp, #136	@ 0x88
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000a50:	2200      	movs	r2, #0
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
 8000a56:	609a      	str	r2, [r3, #8]
 8000a58:	60da      	str	r2, [r3, #12]
 8000a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a5c:	f107 0320 	add.w	r3, r7, #32
 8000a60:	2254      	movs	r2, #84	@ 0x54
 8000a62:	2100      	movs	r1, #0
 8000a64:	4618      	mov	r0, r3
 8000a66:	f00d f9b7 	bl	800ddd8 <memset>
  if(adcHandle->Instance==ADC1)
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a72:	d135      	bne.n	8000ae0 <HAL_ADC_MspInit+0x9c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000a74:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a78:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000a7a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000a7e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a80:	f107 0320 	add.w	r3, r7, #32
 8000a84:	4618      	mov	r0, r3
 8000a86:	f008 fa5b 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 8000a8a:	4603      	mov	r3, r0
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d001      	beq.n	8000a94 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a90:	f000 fcb4 	bl	80013fc <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a94:	4b58      	ldr	r3, [pc, #352]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a98:	4a57      	ldr	r2, [pc, #348]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000a9a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa0:	4b55      	ldr	r3, [pc, #340]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000aa2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000aa8:	61fb      	str	r3, [r7, #28]
 8000aaa:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aac:	4b52      	ldr	r3, [pc, #328]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000aae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab0:	4a51      	ldr	r2, [pc, #324]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000ab2:	f043 0301 	orr.w	r3, r3, #1
 8000ab6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab8:	4b4f      	ldr	r3, [pc, #316]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000abc:	f003 0301 	and.w	r3, r3, #1
 8000ac0:	61bb      	str	r3, [r7, #24]
 8000ac2:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = FIRMWARECHECK_Pin;
 8000ac4:	2308      	movs	r3, #8
 8000ac6:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(FIRMWARECHECK_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ada:	f005 fa87 	bl	8005fec <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8000ade:	e086      	b.n	8000bee <HAL_ADC_MspInit+0x1aa>
  else if(adcHandle->Instance==ADC4)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a45      	ldr	r2, [pc, #276]	@ (8000bfc <HAL_ADC_MspInit+0x1b8>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	f040 8081 	bne.w	8000bee <HAL_ADC_MspInit+0x1aa>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8000aec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000af0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000af2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000af6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000af8:	f107 0320 	add.w	r3, r7, #32
 8000afc:	4618      	mov	r0, r3
 8000afe:	f008 fa1f 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <HAL_ADC_MspInit+0xc8>
      Error_Handler();
 8000b08:	f000 fc78 	bl	80013fc <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b10:	4a39      	ldr	r2, [pc, #228]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b12:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b18:	4b37      	ldr	r3, [pc, #220]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b1c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b20:	617b      	str	r3, [r7, #20]
 8000b22:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b24:	4b34      	ldr	r3, [pc, #208]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b28:	4a33      	ldr	r2, [pc, #204]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b2a:	f043 0302 	orr.w	r3, r3, #2
 8000b2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b30:	4b31      	ldr	r3, [pc, #196]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b34:	f003 0302 	and.w	r3, r3, #2
 8000b38:	613b      	str	r3, [r7, #16]
 8000b3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b40:	4a2d      	ldr	r2, [pc, #180]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b42:	f043 0308 	orr.w	r3, r3, #8
 8000b46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b48:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf8 <HAL_ADC_MspInit+0x1b4>)
 8000b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b4c:	f003 0308 	and.w	r3, r3, #8
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ANALOG_1_Pin;
 8000b54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b58:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b5a:	2303      	movs	r3, #3
 8000b5c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(ANALOG_1_GPIO_Port, &GPIO_InitStruct);
 8000b62:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b66:	4619      	mov	r1, r3
 8000b68:	4825      	ldr	r0, [pc, #148]	@ (8000c00 <HAL_ADC_MspInit+0x1bc>)
 8000b6a:	f005 fa3f 	bl	8005fec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ANALOG_2_Pin|ANALOG_5_Pin|ANALOG_6_Pin|ANALOG_7_Pin
 8000b6e:	f44f 43fe 	mov.w	r3, #32512	@ 0x7f00
 8000b72:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b74:	2303      	movs	r3, #3
 8000b76:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b7c:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b80:	4619      	mov	r1, r3
 8000b82:	4820      	ldr	r0, [pc, #128]	@ (8000c04 <HAL_ADC_MspInit+0x1c0>)
 8000b84:	f005 fa32 	bl	8005fec <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel3;
 8000b88:	4b1f      	ldr	r3, [pc, #124]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000b8a:	4a20      	ldr	r2, [pc, #128]	@ (8000c0c <HAL_ADC_MspInit+0x1c8>)
 8000b8c:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8000b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000b90:	2226      	movs	r2, #38	@ 0x26
 8000b92:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000b94:	4b1c      	ldr	r3, [pc, #112]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8000ba0:	4b19      	ldr	r3, [pc, #100]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000ba2:	2280      	movs	r2, #128	@ 0x80
 8000ba4:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000ba6:	4b18      	ldr	r3, [pc, #96]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bac:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000bb4:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bb8:	2220      	movs	r2, #32
 8000bba:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8000bc2:	4811      	ldr	r0, [pc, #68]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bc4:	f004 fae2 	bl	800518c <HAL_DMA_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <HAL_ADC_MspInit+0x18e>
      Error_Handler();
 8000bce:	f000 fc15 	bl	80013fc <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a0c      	ldr	r2, [pc, #48]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bd6:	655a      	str	r2, [r3, #84]	@ 0x54
 8000bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8000c08 <HAL_ADC_MspInit+0x1c4>)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC4_IRQn, 0, 0);
 8000bde:	2200      	movs	r2, #0
 8000be0:	2100      	movs	r1, #0
 8000be2:	203d      	movs	r0, #61	@ 0x3d
 8000be4:	f004 f9b8 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC4_IRQn);
 8000be8:	203d      	movs	r0, #61	@ 0x3d
 8000bea:	f004 f9cf 	bl	8004f8c <HAL_NVIC_EnableIRQ>
}
 8000bee:	bf00      	nop
 8000bf0:	3788      	adds	r7, #136	@ 0x88
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40021000 	.word	0x40021000
 8000bfc:	50000500 	.word	0x50000500
 8000c00:	48000400 	.word	0x48000400
 8000c04:	48000c00 	.word	0x48000c00
 8000c08:	20010180 	.word	0x20010180
 8000c0c:	40020030 	.word	0x40020030

08000c10 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b084      	sub	sp, #16
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */

  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
  ret = ThreadX_Init(memory_ptr);
 8000c1c:	6878      	ldr	r0, [r7, #4]
 8000c1e:	f001 f8e9 	bl	8001df4 <ThreadX_Init>
 8000c22:	60f8      	str	r0, [r7, #12]
  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000c24:	68fb      	ldr	r3, [r7, #12]
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <MX_ThreadX_Init>:
  * @brief  Function that implements the kernel's initialization.
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000c32:	f00b fa61 	bl	800c0f8 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000c40:	4b0d      	ldr	r3, [pc, #52]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c42:	4a0e      	ldr	r2, [pc, #56]	@ (8000c7c <MX_CRC_Init+0x40>)
 8000c44:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000c46:	4b0c      	ldr	r3, [pc, #48]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000c4c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000c52:	4b09      	ldr	r3, [pc, #36]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000c58:	4b07      	ldr	r3, [pc, #28]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000c5e:	4b06      	ldr	r3, [pc, #24]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c60:	2201      	movs	r2, #1
 8000c62:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000c64:	4804      	ldr	r0, [pc, #16]	@ (8000c78 <MX_CRC_Init+0x3c>)
 8000c66:	f004 f99f 	bl	8004fa8 <HAL_CRC_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000c70:	f000 fbc4 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c74:	bf00      	nop
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	200101e0 	.word	0x200101e0
 8000c7c:	40023000 	.word	0x40023000

08000c80 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <HAL_CRC_MspInit+0x38>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d10b      	bne.n	8000caa <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000c92:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <HAL_CRC_MspInit+0x3c>)
 8000c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c96:	4a09      	ldr	r2, [pc, #36]	@ (8000cbc <HAL_CRC_MspInit+0x3c>)
 8000c98:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c9c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000c9e:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <HAL_CRC_MspInit+0x3c>)
 8000ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ca2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000caa:	bf00      	nop
 8000cac:	3714      	adds	r7, #20
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	40023000 	.word	0x40023000
 8000cbc:	40021000 	.word	0x40021000

08000cc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000cc6:	4b12      	ldr	r3, [pc, #72]	@ (8000d10 <MX_DMA_Init+0x50>)
 8000cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cca:	4a11      	ldr	r2, [pc, #68]	@ (8000d10 <MX_DMA_Init+0x50>)
 8000ccc:	f043 0304 	orr.w	r3, r3, #4
 8000cd0:	6493      	str	r3, [r2, #72]	@ 0x48
 8000cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d10 <MX_DMA_Init+0x50>)
 8000cd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cd6:	f003 0304 	and.w	r3, r3, #4
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cde:	4b0c      	ldr	r3, [pc, #48]	@ (8000d10 <MX_DMA_Init+0x50>)
 8000ce0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ce2:	4a0b      	ldr	r2, [pc, #44]	@ (8000d10 <MX_DMA_Init+0x50>)
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000cea:	4b09      	ldr	r3, [pc, #36]	@ (8000d10 <MX_DMA_Init+0x50>)
 8000cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	603b      	str	r3, [r7, #0]
 8000cf4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	200d      	movs	r0, #13
 8000cfc:	f004 f92c 	bl	8004f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d00:	200d      	movs	r0, #13
 8000d02:	f004 f943 	bl	8004f8c <HAL_NVIC_EnableIRQ>

}
 8000d06:	bf00      	nop
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40021000 	.word	0x40021000

08000d14 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000d18:	4b20      	ldr	r3, [pc, #128]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d1a:	4a21      	ldr	r2, [pc, #132]	@ (8000da0 <MX_FDCAN1_Init+0x8c>)
 8000d1c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_BRS;
 8000d24:	4b1d      	ldr	r3, [pc, #116]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d26:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000d2a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000d32:	4b1a      	ldr	r3, [pc, #104]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000d38:	4b18      	ldr	r3, [pc, #96]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000d3e:	4b17      	ldr	r3, [pc, #92]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000d44:	4b15      	ldr	r3, [pc, #84]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d46:	2202      	movs	r2, #2
 8000d48:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8000d4a:	4b14      	ldr	r3, [pc, #80]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d4c:	2202      	movs	r2, #2
 8000d4e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 31;
 8000d50:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d52:	221f      	movs	r2, #31
 8000d54:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000d56:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d58:	2208      	movs	r2, #8
 8000d5a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 2;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d5e:	2202      	movs	r2, #2
 8000d60:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d64:	2202      	movs	r2, #2
 8000d66:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d6a:	2205      	movs	r2, #5
 8000d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d70:	2202      	movs	r2, #2
 8000d72:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000d74:	4b09      	ldr	r3, [pc, #36]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000d7a:	4b08      	ldr	r3, [pc, #32]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000d80:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000d86:	4805      	ldr	r0, [pc, #20]	@ (8000d9c <MX_FDCAN1_Init+0x88>)
 8000d88:	f004 fce8 	bl	800575c <HAL_FDCAN_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8000d92:	f000 fb33 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	20010204 	.word	0x20010204
 8000da0:	40006400 	.word	0x40006400

08000da4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b09e      	sub	sp, #120	@ 0x78
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dac:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
 8000db4:	605a      	str	r2, [r3, #4]
 8000db6:	609a      	str	r2, [r3, #8]
 8000db8:	60da      	str	r2, [r3, #12]
 8000dba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000dbc:	f107 0310 	add.w	r3, r7, #16
 8000dc0:	2254      	movs	r2, #84	@ 0x54
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f00d f807 	bl	800ddd8 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4a28      	ldr	r2, [pc, #160]	@ (8000e70 <HAL_FDCAN_MspInit+0xcc>)
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d149      	bne.n	8000e68 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000dd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dd8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000dda:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000dde:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000de0:	f107 0310 	add.w	r3, r7, #16
 8000de4:	4618      	mov	r0, r3
 8000de6:	f008 f8ab 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8000df0:	f000 fb04 	bl	80013fc <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000df4:	4b1f      	ldr	r3, [pc, #124]	@ (8000e74 <HAL_FDCAN_MspInit+0xd0>)
 8000df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000df8:	4a1e      	ldr	r2, [pc, #120]	@ (8000e74 <HAL_FDCAN_MspInit+0xd0>)
 8000dfa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e00:	4b1c      	ldr	r3, [pc, #112]	@ (8000e74 <HAL_FDCAN_MspInit+0xd0>)
 8000e02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0c:	4b19      	ldr	r3, [pc, #100]	@ (8000e74 <HAL_FDCAN_MspInit+0xd0>)
 8000e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e10:	4a18      	ldr	r2, [pc, #96]	@ (8000e74 <HAL_FDCAN_MspInit+0xd0>)
 8000e12:	f043 0301 	orr.w	r3, r3, #1
 8000e16:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e18:	4b16      	ldr	r3, [pc, #88]	@ (8000e74 <HAL_FDCAN_MspInit+0xd0>)
 8000e1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e1c:	f003 0301 	and.w	r3, r3, #1
 8000e20:	60bb      	str	r3, [r7, #8]
 8000e22:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000e24:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000e28:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e32:	2300      	movs	r3, #0
 8000e34:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000e36:	2309      	movs	r3, #9
 8000e38:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000e3e:	4619      	mov	r1, r3
 8000e40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e44:	f005 f8d2 	bl	8005fec <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	2015      	movs	r0, #21
 8000e4e:	f004 f883 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000e52:	2015      	movs	r0, #21
 8000e54:	f004 f89a 	bl	8004f8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2100      	movs	r1, #0
 8000e5c:	2016      	movs	r0, #22
 8000e5e:	f004 f87b 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000e62:	2016      	movs	r0, #22
 8000e64:	f004 f892 	bl	8004f8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000e68:	bf00      	nop
 8000e6a:	3778      	adds	r7, #120	@ 0x78
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40006400 	.word	0x40006400
 8000e74:	40021000 	.word	0x40021000

08000e78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b08c      	sub	sp, #48	@ 0x30
 8000e7c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7e:	f107 031c 	add.w	r3, r7, #28
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
 8000e8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e8e:	4b71      	ldr	r3, [pc, #452]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e92:	4a70      	ldr	r2, [pc, #448]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000e94:	f043 0320 	orr.w	r3, r3, #32
 8000e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e9a:	4b6e      	ldr	r3, [pc, #440]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9e:	f003 0320 	and.w	r3, r3, #32
 8000ea2:	61bb      	str	r3, [r7, #24]
 8000ea4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ea6:	4b6b      	ldr	r3, [pc, #428]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eaa:	4a6a      	ldr	r2, [pc, #424]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000eac:	f043 0304 	orr.w	r3, r3, #4
 8000eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eb2:	4b68      	ldr	r3, [pc, #416]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eb6:	f003 0304 	and.w	r3, r3, #4
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ebe:	4b65      	ldr	r3, [pc, #404]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ec2:	4a64      	ldr	r2, [pc, #400]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000ec4:	f043 0301 	orr.w	r3, r3, #1
 8000ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000eca:	4b62      	ldr	r3, [pc, #392]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ece:	f003 0301 	and.w	r3, r3, #1
 8000ed2:	613b      	str	r3, [r7, #16]
 8000ed4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ed6:	4b5f      	ldr	r3, [pc, #380]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000eda:	4a5e      	ldr	r2, [pc, #376]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000edc:	f043 0302 	orr.w	r3, r3, #2
 8000ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ee2:	4b5c      	ldr	r3, [pc, #368]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	60fb      	str	r3, [r7, #12]
 8000eec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eee:	4b59      	ldr	r3, [pc, #356]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef2:	4a58      	ldr	r2, [pc, #352]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000ef4:	f043 0310 	orr.w	r3, r3, #16
 8000ef8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000efa:	4b56      	ldr	r3, [pc, #344]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000efe:	f003 0310 	and.w	r3, r3, #16
 8000f02:	60bb      	str	r3, [r7, #8]
 8000f04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f06:	4b53      	ldr	r3, [pc, #332]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f0a:	4a52      	ldr	r2, [pc, #328]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000f0c:	f043 0308 	orr.w	r3, r3, #8
 8000f10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f12:	4b50      	ldr	r3, [pc, #320]	@ (8001054 <MX_GPIO_Init+0x1dc>)
 8000f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f16:	f003 0308 	and.w	r3, r3, #8
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f641 7130 	movw	r1, #7984	@ 0x1f30
 8000f24:	484c      	ldr	r0, [pc, #304]	@ (8001058 <MX_GPIO_Init+0x1e0>)
 8000f26:	f005 f9e3 	bl	80062f0 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin, GPIO_PIN_RESET);
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f246 0102 	movw	r1, #24578	@ 0x6002
 8000f30:	484a      	ldr	r0, [pc, #296]	@ (800105c <MX_GPIO_Init+0x1e4>)
 8000f32:	f005 f9dd 	bl	80062f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STARTSYNC_2_Pin|CS2_Pin|RESET2_Pin, GPIO_PIN_RESET);
 8000f36:	2200      	movs	r2, #0
 8000f38:	f44f 61b0 	mov.w	r1, #1408	@ 0x580
 8000f3c:	4848      	ldr	r0, [pc, #288]	@ (8001060 <MX_GPIO_Init+0x1e8>)
 8000f3e:	f005 f9d7 	bl	80062f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ANALOGSWITCH_5_GPIO_Port, ANALOGSWITCH_5_Pin, GPIO_PIN_RESET);
 8000f42:	2200      	movs	r2, #0
 8000f44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f48:	4846      	ldr	r0, [pc, #280]	@ (8001064 <MX_GPIO_Init+0x1ec>)
 8000f4a:	f005 f9d1 	bl	80062f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin, GPIO_PIN_RESET);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000f54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f58:	f005 f9ca 	bl	80062f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = STARTSYNC_1_Pin|CS1_Pin|ANALOGSWITCH_8_Pin|ANALOGSWITCH_2_Pin
 8000f5c:	f641 7330 	movw	r3, #7984	@ 0x1f30
 8000f60:	61fb      	str	r3, [r7, #28]
                          |ERROR_LED_Pin|CAN_LED_Pin|STATUS_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f62:	2301      	movs	r3, #1
 8000f64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f66:	2300      	movs	r3, #0
 8000f68:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f6e:	f107 031c 	add.w	r3, r7, #28
 8000f72:	4619      	mov	r1, r3
 8000f74:	4838      	ldr	r0, [pc, #224]	@ (8001058 <MX_GPIO_Init+0x1e0>)
 8000f76:	f005 f839 	bl	8005fec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRDY1_Pin;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f7e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DRDY1_GPIO_Port, &GPIO_InitStruct);
 8000f88:	f107 031c 	add.w	r3, r7, #28
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4833      	ldr	r0, [pc, #204]	@ (800105c <MX_GPIO_Init+0x1e4>)
 8000f90:	f005 f82c 	bl	8005fec <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RESET1_Pin|ANALOGSWITCH_6_Pin|ANALOGSWITCH_7_Pin;
 8000f94:	f246 0302 	movw	r3, #24578	@ 0x6002
 8000f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fa6:	f107 031c 	add.w	r3, r7, #28
 8000faa:	4619      	mov	r1, r3
 8000fac:	482b      	ldr	r0, [pc, #172]	@ (800105c <MX_GPIO_Init+0x1e4>)
 8000fae:	f005 f81d 	bl	8005fec <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = STARTSYNC_2_Pin|CS2_Pin|RESET2_Pin;
 8000fb2:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 8000fb6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fc4:	f107 031c 	add.w	r3, r7, #28
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4825      	ldr	r0, [pc, #148]	@ (8001060 <MX_GPIO_Init+0x1e8>)
 8000fcc:	f005 f80e 	bl	8005fec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DRDY2_Pin;
 8000fd0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fd4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fd6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DRDY2_GPIO_Port, &GPIO_InitStruct);
 8000fe0:	f107 031c 	add.w	r3, r7, #28
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	481e      	ldr	r0, [pc, #120]	@ (8001060 <MX_GPIO_Init+0x1e8>)
 8000fe8:	f005 f800 	bl	8005fec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_5_Pin;
 8000fec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ANALOGSWITCH_5_GPIO_Port, &GPIO_InitStruct);
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	4619      	mov	r1, r3
 8001004:	4817      	ldr	r0, [pc, #92]	@ (8001064 <MX_GPIO_Init+0x1ec>)
 8001006:	f004 fff1 	bl	8005fec <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ANALOGSWITCH_3_Pin|ANALOGSWITCH_1_Pin|ANALOGSWITCH_4_Pin;
 800100a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800100e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001010:	2301      	movs	r3, #1
 8001012:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001018:	2300      	movs	r3, #0
 800101a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101c:	f107 031c 	add.w	r3, r7, #28
 8001020:	4619      	mov	r1, r3
 8001022:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001026:	f004 ffe1 	bl	8005fec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800102a:	2200      	movs	r2, #0
 800102c:	2100      	movs	r1, #0
 800102e:	2006      	movs	r0, #6
 8001030:	f003 ff92 	bl	8004f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001034:	2006      	movs	r0, #6
 8001036:	f003 ffa9 	bl	8004f8c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	2017      	movs	r0, #23
 8001040:	f003 ff8a 	bl	8004f58 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001044:	2017      	movs	r0, #23
 8001046:	f003 ffa1 	bl	8004f8c <HAL_NVIC_EnableIRQ>

}
 800104a:	bf00      	nop
 800104c:	3730      	adds	r7, #48	@ 0x30
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40021000 	.word	0x40021000
 8001058:	48000800 	.word	0x48000800
 800105c:	48000400 	.word	0x48000400
 8001060:	48001000 	.word	0x48001000
 8001064:	48000c00 	.word	0x48000c00

08001068 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c4;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800106c:	4b1b      	ldr	r3, [pc, #108]	@ (80010dc <MX_I2C1_Init+0x74>)
 800106e:	4a1c      	ldr	r2, [pc, #112]	@ (80010e0 <MX_I2C1_Init+0x78>)
 8001070:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 8001072:	4b1a      	ldr	r3, [pc, #104]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001074:	4a1b      	ldr	r2, [pc, #108]	@ (80010e4 <MX_I2C1_Init+0x7c>)
 8001076:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001078:	4b18      	ldr	r3, [pc, #96]	@ (80010dc <MX_I2C1_Init+0x74>)
 800107a:	2200      	movs	r2, #0
 800107c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800107e:	4b17      	ldr	r3, [pc, #92]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001080:	2201      	movs	r2, #1
 8001082:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001084:	4b15      	ldr	r3, [pc, #84]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001086:	2200      	movs	r2, #0
 8001088:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800108a:	4b14      	ldr	r3, [pc, #80]	@ (80010dc <MX_I2C1_Init+0x74>)
 800108c:	2200      	movs	r2, #0
 800108e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001092:	2200      	movs	r2, #0
 8001094:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001096:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <MX_I2C1_Init+0x74>)
 8001098:	2200      	movs	r2, #0
 800109a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <MX_I2C1_Init+0x74>)
 800109e:	2200      	movs	r2, #0
 80010a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010a2:	480e      	ldr	r0, [pc, #56]	@ (80010dc <MX_I2C1_Init+0x74>)
 80010a4:	f005 f96e 	bl	8006384 <HAL_I2C_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010ae:	f000 f9a5 	bl	80013fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010b2:	2100      	movs	r1, #0
 80010b4:	4809      	ldr	r0, [pc, #36]	@ (80010dc <MX_I2C1_Init+0x74>)
 80010b6:	f007 f897 	bl	80081e8 <HAL_I2CEx_ConfigAnalogFilter>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80010c0:	f000 f99c 	bl	80013fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80010c4:	2100      	movs	r1, #0
 80010c6:	4805      	ldr	r0, [pc, #20]	@ (80010dc <MX_I2C1_Init+0x74>)
 80010c8:	f007 f8d9 	bl	800827e <HAL_I2CEx_ConfigDigitalFilter>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80010d2:	f000 f993 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010d6:	bf00      	nop
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20010268 	.word	0x20010268
 80010e0:	40005400 	.word	0x40005400
 80010e4:	30909dec 	.word	0x30909dec

080010e8 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */
//    hi2c4.XferCount
  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 80010ec:	4b1b      	ldr	r3, [pc, #108]	@ (800115c <MX_I2C4_Init+0x74>)
 80010ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001160 <MX_I2C4_Init+0x78>)
 80010f0:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00F07BFF;
 80010f2:	4b1a      	ldr	r3, [pc, #104]	@ (800115c <MX_I2C4_Init+0x74>)
 80010f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001164 <MX_I2C4_Init+0x7c>)
 80010f6:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 80010f8:	4b18      	ldr	r3, [pc, #96]	@ (800115c <MX_I2C4_Init+0x74>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010fe:	4b17      	ldr	r3, [pc, #92]	@ (800115c <MX_I2C4_Init+0x74>)
 8001100:	2201      	movs	r2, #1
 8001102:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001104:	4b15      	ldr	r3, [pc, #84]	@ (800115c <MX_I2C4_Init+0x74>)
 8001106:	2200      	movs	r2, #0
 8001108:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 800110a:	4b14      	ldr	r3, [pc, #80]	@ (800115c <MX_I2C4_Init+0x74>)
 800110c:	2200      	movs	r2, #0
 800110e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <MX_I2C4_Init+0x74>)
 8001112:	2200      	movs	r2, #0
 8001114:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <MX_I2C4_Init+0x74>)
 8001118:	2200      	movs	r2, #0
 800111a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800111c:	4b0f      	ldr	r3, [pc, #60]	@ (800115c <MX_I2C4_Init+0x74>)
 800111e:	2200      	movs	r2, #0
 8001120:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001122:	480e      	ldr	r0, [pc, #56]	@ (800115c <MX_I2C4_Init+0x74>)
 8001124:	f005 f92e 	bl	8006384 <HAL_I2C_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 800112e:	f000 f965 	bl	80013fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001132:	2100      	movs	r1, #0
 8001134:	4809      	ldr	r0, [pc, #36]	@ (800115c <MX_I2C4_Init+0x74>)
 8001136:	f007 f857 	bl	80081e8 <HAL_I2CEx_ConfigAnalogFilter>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001140:	f000 f95c 	bl	80013fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001144:	2100      	movs	r1, #0
 8001146:	4805      	ldr	r0, [pc, #20]	@ (800115c <MX_I2C4_Init+0x74>)
 8001148:	f007 f899 	bl	800827e <HAL_I2CEx_ConfigDigitalFilter>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001152:	f000 f953 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001156:	bf00      	nop
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	200102bc 	.word	0x200102bc
 8001160:	40008400 	.word	0x40008400
 8001164:	00f07bff 	.word	0x00f07bff

08001168 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b0a2      	sub	sp, #136	@ 0x88
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001170:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001174:	2200      	movs	r2, #0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	605a      	str	r2, [r3, #4]
 800117a:	609a      	str	r2, [r3, #8]
 800117c:	60da      	str	r2, [r3, #12]
 800117e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001180:	f107 0320 	add.w	r3, r7, #32
 8001184:	2254      	movs	r2, #84	@ 0x54
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f00c fe25 	bl	800ddd8 <memset>
  if(i2cHandle->Instance==I2C1)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a57      	ldr	r2, [pc, #348]	@ (80012f0 <HAL_I2C_MspInit+0x188>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d158      	bne.n	800124a <HAL_I2C_MspInit+0xe2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001198:	2340      	movs	r3, #64	@ 0x40
 800119a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800119c:	2300      	movs	r3, #0
 800119e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011a0:	f107 0320 	add.w	r3, r7, #32
 80011a4:	4618      	mov	r0, r3
 80011a6:	f007 fecb 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80011b0:	f000 f924 	bl	80013fc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b4:	4b4f      	ldr	r3, [pc, #316]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 80011b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b8:	4a4e      	ldr	r2, [pc, #312]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 80011ba:	f043 0301 	orr.w	r3, r3, #1
 80011be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011c0:	4b4c      	ldr	r3, [pc, #304]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 80011c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c4:	f003 0301 	and.w	r3, r3, #1
 80011c8:	61fb      	str	r3, [r7, #28]
 80011ca:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011cc:	4b49      	ldr	r3, [pc, #292]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 80011ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d0:	4a48      	ldr	r2, [pc, #288]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 80011d2:	f043 0302 	orr.w	r3, r3, #2
 80011d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d8:	4b46      	ldr	r3, [pc, #280]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 80011da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	61bb      	str	r3, [r7, #24]
 80011e2:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80011e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80011e8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ea:	2312      	movs	r3, #18
 80011ec:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ee:	2300      	movs	r3, #0
 80011f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f2:	2300      	movs	r3, #0
 80011f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011f8:	2304      	movs	r3, #4
 80011fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011fe:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001202:	4619      	mov	r1, r3
 8001204:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001208:	f004 fef0 	bl	8005fec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800120c:	2380      	movs	r3, #128	@ 0x80
 800120e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001210:	2312      	movs	r3, #18
 8001212:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800121e:	2304      	movs	r3, #4
 8001220:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001224:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001228:	4619      	mov	r1, r3
 800122a:	4833      	ldr	r0, [pc, #204]	@ (80012f8 <HAL_I2C_MspInit+0x190>)
 800122c:	f004 fede 	bl	8005fec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001230:	4b30      	ldr	r3, [pc, #192]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 8001232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001234:	4a2f      	ldr	r2, [pc, #188]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 8001236:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800123a:	6593      	str	r3, [r2, #88]	@ 0x58
 800123c:	4b2d      	ldr	r3, [pc, #180]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 800123e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001240:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001244:	617b      	str	r3, [r7, #20]
 8001246:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001248:	e04d      	b.n	80012e6 <HAL_I2C_MspInit+0x17e>
  else if(i2cHandle->Instance==I2C4)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a2b      	ldr	r2, [pc, #172]	@ (80012fc <HAL_I2C_MspInit+0x194>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d148      	bne.n	80012e6 <HAL_I2C_MspInit+0x17e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001254:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001258:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 800125a:	2300      	movs	r3, #0
 800125c:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800125e:	f107 0320 	add.w	r3, r7, #32
 8001262:	4618      	mov	r0, r3
 8001264:	f007 fe6c 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <HAL_I2C_MspInit+0x10a>
      Error_Handler();
 800126e:	f000 f8c5 	bl	80013fc <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001272:	4b20      	ldr	r3, [pc, #128]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 8001274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001276:	4a1f      	ldr	r2, [pc, #124]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 8001278:	f043 0304 	orr.w	r3, r3, #4
 800127c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800127e:	4b1d      	ldr	r3, [pc, #116]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 8001280:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001282:	f003 0304 	and.w	r3, r3, #4
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800128a:	23c0      	movs	r3, #192	@ 0xc0
 800128c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800128e:	2312      	movs	r3, #18
 8001290:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001296:	2303      	movs	r3, #3
 8001298:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C4;
 800129c:	2308      	movs	r3, #8
 800129e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012a2:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80012a6:	4619      	mov	r1, r3
 80012a8:	4815      	ldr	r0, [pc, #84]	@ (8001300 <HAL_I2C_MspInit+0x198>)
 80012aa:	f004 fe9f 	bl	8005fec <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 80012ae:	4b11      	ldr	r3, [pc, #68]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 80012b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012b2:	4a10      	ldr	r2, [pc, #64]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 80012b4:	f043 0302 	orr.w	r3, r3, #2
 80012b8:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80012ba:	4b0e      	ldr	r3, [pc, #56]	@ (80012f4 <HAL_I2C_MspInit+0x18c>)
 80012bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	2100      	movs	r1, #0
 80012ca:	2052      	movs	r0, #82	@ 0x52
 80012cc:	f003 fe44 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 80012d0:	2052      	movs	r0, #82	@ 0x52
 80012d2:	f003 fe5b 	bl	8004f8c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C4_ER_IRQn, 0, 0);
 80012d6:	2200      	movs	r2, #0
 80012d8:	2100      	movs	r1, #0
 80012da:	2053      	movs	r0, #83	@ 0x53
 80012dc:	f003 fe3c 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_ER_IRQn);
 80012e0:	2053      	movs	r0, #83	@ 0x53
 80012e2:	f003 fe53 	bl	8004f8c <HAL_NVIC_EnableIRQ>
}
 80012e6:	bf00      	nop
 80012e8:	3788      	adds	r7, #136	@ 0x88
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40005400 	.word	0x40005400
 80012f4:	40021000 	.word	0x40021000
 80012f8:	48000400 	.word	0x48000400
 80012fc:	40008400 	.word	0x40008400
 8001300:	48000800 	.word	0x48000800

08001304 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001308:	f001 fed9 	bl	80030be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800130c:	f000 f81a 	bl	8001344 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001310:	f7ff fdb2 	bl	8000e78 <MX_GPIO_Init>
  MX_DMA_Init();
 8001314:	f7ff fcd4 	bl	8000cc0 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001318:	f7ff fcfc 	bl	8000d14 <MX_FDCAN1_Init>
  MX_TIM2_Init();
 800131c:	f000 fa28 	bl	8001770 <MX_TIM2_Init>
  MX_CRC_Init();
 8001320:	f7ff fc8c 	bl	8000c3c <MX_CRC_Init>
  MX_ADC4_Init();
 8001324:	f7ff fab4 	bl	8000890 <MX_ADC4_Init>
  MX_SPI4_Init();
 8001328:	f000 f86e 	bl	8001408 <MX_SPI4_Init>
  MX_ADC1_Init();
 800132c:	f7ff fa38 	bl	80007a0 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001330:	f7ff fe9a 	bl	8001068 <MX_I2C1_Init>
  MX_I2C4_Init();
 8001334:	f7ff fed8 	bl	80010e8 <MX_I2C4_Init>
  MX_LPUART1_UART_Init();
 8001338:	f000 fad8 	bl	80018ec <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 800133c:	f7ff fc77 	bl	8000c2e <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001340:	bf00      	nop
 8001342:	e7fd      	b.n	8001340 <main+0x3c>

08001344 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b094      	sub	sp, #80	@ 0x50
 8001348:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134a:	f107 0318 	add.w	r3, r7, #24
 800134e:	2238      	movs	r2, #56	@ 0x38
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f00c fd40 	bl	800ddd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001358:	1d3b      	adds	r3, r7, #4
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
 8001364:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001366:	2000      	movs	r0, #0
 8001368:	f006 ffd6 	bl	8008318 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800136c:	2301      	movs	r3, #1
 800136e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001370:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001374:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001376:	2302      	movs	r3, #2
 8001378:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800137a:	2303      	movs	r3, #3
 800137c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 800137e:	2306      	movs	r3, #6
 8001380:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8001382:	2350      	movs	r3, #80	@ 0x50
 8001384:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001386:	2302      	movs	r3, #2
 8001388:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800138a:	2304      	movs	r3, #4
 800138c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800138e:	2302      	movs	r3, #2
 8001390:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001392:	f107 0318 	add.w	r3, r7, #24
 8001396:	4618      	mov	r0, r3
 8001398:	f007 f872 	bl	8008480 <HAL_RCC_OscConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80013a2:	f000 f82b 	bl	80013fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a6:	230f      	movs	r3, #15
 80013a8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013aa:	2303      	movs	r3, #3
 80013ac:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b6:	2300      	movs	r3, #0
 80013b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2104      	movs	r1, #4
 80013be:	4618      	mov	r0, r3
 80013c0:	f007 fb70 	bl	8008aa4 <HAL_RCC_ClockConfig>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80013ca:	f000 f817 	bl	80013fc <Error_Handler>
  }
}
 80013ce:	bf00      	nop
 80013d0:	3750      	adds	r7, #80	@ 0x50
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a04      	ldr	r2, [pc, #16]	@ (80013f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d101      	bne.n	80013ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80013ea:	f001 fe81 	bl	80030f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40001000 	.word	0x40001000

080013fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001400:	b672      	cpsid	i
}
 8001402:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001404:	bf00      	nop
 8001406:	e7fd      	b.n	8001404 <Error_Handler+0x8>

08001408 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 800140c:	4b1b      	ldr	r3, [pc, #108]	@ (800147c <MX_SPI4_Init+0x74>)
 800140e:	4a1c      	ldr	r2, [pc, #112]	@ (8001480 <MX_SPI4_Init+0x78>)
 8001410:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001412:	4b1a      	ldr	r3, [pc, #104]	@ (800147c <MX_SPI4_Init+0x74>)
 8001414:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001418:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800141a:	4b18      	ldr	r3, [pc, #96]	@ (800147c <MX_SPI4_Init+0x74>)
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001420:	4b16      	ldr	r3, [pc, #88]	@ (800147c <MX_SPI4_Init+0x74>)
 8001422:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001426:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001428:	4b14      	ldr	r3, [pc, #80]	@ (800147c <MX_SPI4_Init+0x74>)
 800142a:	2200      	movs	r2, #0
 800142c:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 800142e:	4b13      	ldr	r3, [pc, #76]	@ (800147c <MX_SPI4_Init+0x74>)
 8001430:	2201      	movs	r2, #1
 8001432:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001434:	4b11      	ldr	r3, [pc, #68]	@ (800147c <MX_SPI4_Init+0x74>)
 8001436:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800143a:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800143c:	4b0f      	ldr	r3, [pc, #60]	@ (800147c <MX_SPI4_Init+0x74>)
 800143e:	2220      	movs	r2, #32
 8001440:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001442:	4b0e      	ldr	r3, [pc, #56]	@ (800147c <MX_SPI4_Init+0x74>)
 8001444:	2200      	movs	r2, #0
 8001446:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001448:	4b0c      	ldr	r3, [pc, #48]	@ (800147c <MX_SPI4_Init+0x74>)
 800144a:	2200      	movs	r2, #0
 800144c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800144e:	4b0b      	ldr	r3, [pc, #44]	@ (800147c <MX_SPI4_Init+0x74>)
 8001450:	2200      	movs	r2, #0
 8001452:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8001454:	4b09      	ldr	r3, [pc, #36]	@ (800147c <MX_SPI4_Init+0x74>)
 8001456:	2207      	movs	r2, #7
 8001458:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800145a:	4b08      	ldr	r3, [pc, #32]	@ (800147c <MX_SPI4_Init+0x74>)
 800145c:	2200      	movs	r2, #0
 800145e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001460:	4b06      	ldr	r3, [pc, #24]	@ (800147c <MX_SPI4_Init+0x74>)
 8001462:	2200      	movs	r2, #0
 8001464:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001466:	4805      	ldr	r0, [pc, #20]	@ (800147c <MX_SPI4_Init+0x74>)
 8001468:	f007 ffb8 	bl	80093dc <HAL_SPI_Init>
 800146c:	4603      	mov	r3, r0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8001472:	f7ff ffc3 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20010310 	.word	0x20010310
 8001480:	40013c00 	.word	0x40013c00

08001484 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	@ 0x28
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a1b      	ldr	r2, [pc, #108]	@ (8001510 <HAL_SPI_MspInit+0x8c>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d130      	bne.n	8001508 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 80014a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001514 <HAL_SPI_MspInit+0x90>)
 80014a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014aa:	4a1a      	ldr	r2, [pc, #104]	@ (8001514 <HAL_SPI_MspInit+0x90>)
 80014ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80014b2:	4b18      	ldr	r3, [pc, #96]	@ (8001514 <HAL_SPI_MspInit+0x90>)
 80014b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80014be:	4b15      	ldr	r3, [pc, #84]	@ (8001514 <HAL_SPI_MspInit+0x90>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c2:	4a14      	ldr	r2, [pc, #80]	@ (8001514 <HAL_SPI_MspInit+0x90>)
 80014c4:	f043 0310 	orr.w	r3, r3, #16
 80014c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ca:	4b12      	ldr	r3, [pc, #72]	@ (8001514 <HAL_SPI_MspInit+0x90>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	f003 0310 	and.w	r3, r3, #16
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE13     ------> SPI4_MISO
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80014d6:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80014da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014dc:	2302      	movs	r3, #2
 80014de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e4:	2300      	movs	r3, #0
 80014e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80014e8:	2305      	movs	r3, #5
 80014ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014ec:	f107 0314 	add.w	r3, r7, #20
 80014f0:	4619      	mov	r1, r3
 80014f2:	4809      	ldr	r0, [pc, #36]	@ (8001518 <HAL_SPI_MspInit+0x94>)
 80014f4:	f004 fd7a 	bl	8005fec <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80014f8:	2200      	movs	r2, #0
 80014fa:	2100      	movs	r1, #0
 80014fc:	2054      	movs	r0, #84	@ 0x54
 80014fe:	f003 fd2b 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 8001502:	2054      	movs	r0, #84	@ 0x54
 8001504:	f003 fd42 	bl	8004f8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8001508:	bf00      	nop
 800150a:	3728      	adds	r7, #40	@ 0x28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40013c00 	.word	0x40013c00
 8001514:	40021000 	.word	0x40021000
 8001518:	48001000 	.word	0x48001000

0800151c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001522:	4b11      	ldr	r3, [pc, #68]	@ (8001568 <HAL_MspInit+0x4c>)
 8001524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001526:	4a10      	ldr	r2, [pc, #64]	@ (8001568 <HAL_MspInit+0x4c>)
 8001528:	f043 0301 	orr.w	r3, r3, #1
 800152c:	6613      	str	r3, [r2, #96]	@ 0x60
 800152e:	4b0e      	ldr	r3, [pc, #56]	@ (8001568 <HAL_MspInit+0x4c>)
 8001530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	607b      	str	r3, [r7, #4]
 8001538:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800153a:	4b0b      	ldr	r3, [pc, #44]	@ (8001568 <HAL_MspInit+0x4c>)
 800153c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800153e:	4a0a      	ldr	r2, [pc, #40]	@ (8001568 <HAL_MspInit+0x4c>)
 8001540:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001544:	6593      	str	r3, [r2, #88]	@ 0x58
 8001546:	4b08      	ldr	r3, [pc, #32]	@ (8001568 <HAL_MspInit+0x4c>)
 8001548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800154a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800154e:	603b      	str	r3, [r7, #0]
 8001550:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 8001552:	f001 fe21 	bl	8003198 <HAL_SYSCFG_DisableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8001556:	2002      	movs	r0, #2
 8001558:	f001 fe0a 	bl	8003170 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800155c:	f006 ff80 	bl	8008460 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40021000 	.word	0x40021000

0800156c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08c      	sub	sp, #48	@ 0x30
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001574:	2300      	movs	r3, #0
 8001576:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800157c:	4b2c      	ldr	r3, [pc, #176]	@ (8001630 <HAL_InitTick+0xc4>)
 800157e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001580:	4a2b      	ldr	r2, [pc, #172]	@ (8001630 <HAL_InitTick+0xc4>)
 8001582:	f043 0310 	orr.w	r3, r3, #16
 8001586:	6593      	str	r3, [r2, #88]	@ 0x58
 8001588:	4b29      	ldr	r3, [pc, #164]	@ (8001630 <HAL_InitTick+0xc4>)
 800158a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800158c:	f003 0310 	and.w	r3, r3, #16
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001594:	f107 020c 	add.w	r2, r7, #12
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	4611      	mov	r1, r2
 800159e:	4618      	mov	r0, r3
 80015a0:	f007 fc56 	bl	8008e50 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80015a4:	f007 fc28 	bl	8008df8 <HAL_RCC_GetPCLK1Freq>
 80015a8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ac:	4a21      	ldr	r2, [pc, #132]	@ (8001634 <HAL_InitTick+0xc8>)
 80015ae:	fba2 2303 	umull	r2, r3, r2, r3
 80015b2:	0c9b      	lsrs	r3, r3, #18
 80015b4:	3b01      	subs	r3, #1
 80015b6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80015b8:	4b1f      	ldr	r3, [pc, #124]	@ (8001638 <HAL_InitTick+0xcc>)
 80015ba:	4a20      	ldr	r2, [pc, #128]	@ (800163c <HAL_InitTick+0xd0>)
 80015bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80015be:	4b1e      	ldr	r3, [pc, #120]	@ (8001638 <HAL_InitTick+0xcc>)
 80015c0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015c4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80015c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001638 <HAL_InitTick+0xcc>)
 80015c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ca:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80015cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001638 <HAL_InitTick+0xcc>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015d2:	4b19      	ldr	r3, [pc, #100]	@ (8001638 <HAL_InitTick+0xcc>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 80015d8:	4817      	ldr	r0, [pc, #92]	@ (8001638 <HAL_InitTick+0xcc>)
 80015da:	f008 fc45 	bl	8009e68 <HAL_TIM_Base_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80015e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d11b      	bne.n	8001624 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80015ec:	4812      	ldr	r0, [pc, #72]	@ (8001638 <HAL_InitTick+0xcc>)
 80015ee:	f008 fc9d 	bl	8009f2c <HAL_TIM_Base_Start_IT>
 80015f2:	4603      	mov	r3, r0
 80015f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80015f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d111      	bne.n	8001624 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001600:	2036      	movs	r0, #54	@ 0x36
 8001602:	f003 fcc3 	bl	8004f8c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2b0f      	cmp	r3, #15
 800160a:	d808      	bhi.n	800161e <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800160c:	2200      	movs	r2, #0
 800160e:	6879      	ldr	r1, [r7, #4]
 8001610:	2036      	movs	r0, #54	@ 0x36
 8001612:	f003 fca1 	bl	8004f58 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001616:	4a0a      	ldr	r2, [pc, #40]	@ (8001640 <HAL_InitTick+0xd4>)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6013      	str	r3, [r2, #0]
 800161c:	e002      	b.n	8001624 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001624:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001628:	4618      	mov	r0, r3
 800162a:	3730      	adds	r7, #48	@ 0x30
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40021000 	.word	0x40021000
 8001634:	431bde83 	.word	0x431bde83
 8001638:	20010374 	.word	0x20010374
 800163c:	40001000 	.word	0x40001000
 8001640:	2000004c 	.word	0x2000004c

08001644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <NMI_Handler+0x4>

0800164c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <HardFault_Handler+0x4>

08001654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <MemManage_Handler+0x4>

0800165c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <BusFault_Handler+0x4>

08001664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <UsageFault_Handler+0x4>

0800166c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY1_Pin);
 800167e:	2001      	movs	r0, #1
 8001680:	f004 fe68 	bl	8006354 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001684:	bf00      	nop
 8001686:	bd80      	pop	{r7, pc}

08001688 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 800168c:	4802      	ldr	r0, [pc, #8]	@ (8001698 <DMA1_Channel3_IRQHandler+0x10>)
 800168e:	f003 ff07 	bl	80054a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001692:	bf00      	nop
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	20010180 	.word	0x20010180

0800169c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80016a0:	4802      	ldr	r0, [pc, #8]	@ (80016ac <FDCAN1_IT0_IRQHandler+0x10>)
 80016a2:	f004 fa21 	bl	8005ae8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	20010204 	.word	0x20010204

080016b0 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80016b4:	4802      	ldr	r0, [pc, #8]	@ (80016c0 <FDCAN1_IT1_IRQHandler+0x10>)
 80016b6:	f004 fa17 	bl	8005ae8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	20010204 	.word	0x20010204

080016c4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY2_Pin);
 80016c8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80016cc:	f004 fe42 	bl	8006354 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80016d0:	bf00      	nop
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016d8:	4802      	ldr	r0, [pc, #8]	@ (80016e4 <TIM2_IRQHandler+0x10>)
 80016da:	f008 fe47 	bl	800a36c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016de:	bf00      	nop
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200103c0 	.word	0x200103c0

080016e8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016ec:	4802      	ldr	r0, [pc, #8]	@ (80016f8 <TIM6_DAC_IRQHandler+0x10>)
 80016ee:	f008 fe3d 	bl	800a36c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	20010374 	.word	0x20010374

080016fc <ADC4_IRQHandler>:

/**
  * @brief This function handles ADC4 global interrupt.
  */
void ADC4_IRQHandler(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC4_IRQn 0 */

  /* USER CODE END ADC4_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc4);
 8001700:	4802      	ldr	r0, [pc, #8]	@ (800170c <ADC4_IRQHandler+0x10>)
 8001702:	f002 fa29 	bl	8003b58 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC4_IRQn 1 */

  /* USER CODE END ADC4_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20010114 	.word	0x20010114

08001710 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt / I2C4 wake-up interrupt through EXTI line 42.
  */
void I2C4_EV_IRQHandler(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 8001714:	4802      	ldr	r0, [pc, #8]	@ (8001720 <I2C4_EV_IRQHandler+0x10>)
 8001716:	f005 f879 	bl	800680c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	200102bc 	.word	0x200102bc

08001724 <I2C4_ER_IRQHandler>:

/**
  * @brief This function handles I2C4 error interrupt.
  */
void I2C4_ER_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_ER_IRQn 0 */

  /* USER CODE END I2C4_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c4);
 8001728:	4802      	ldr	r0, [pc, #8]	@ (8001734 <I2C4_ER_IRQHandler+0x10>)
 800172a:	f005 f889 	bl	8006840 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C4_ER_IRQn 1 */

  /* USER CODE END I2C4_ER_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	200102bc 	.word	0x200102bc

08001738 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 800173c:	4802      	ldr	r0, [pc, #8]	@ (8001748 <SPI4_IRQHandler+0x10>)
 800173e:	f008 f91b 	bl	8009978 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20010310 	.word	0x20010310

0800174c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <SystemInit+0x20>)
 8001752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001756:	4a05      	ldr	r2, [pc, #20]	@ (800176c <SystemInit+0x20>)
 8001758:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800175c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001776:	f107 0314 	add.w	r3, r7, #20
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001782:	1d3b      	adds	r3, r7, #4
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800178e:	4b31      	ldr	r3, [pc, #196]	@ (8001854 <MX_TIM2_Init+0xe4>)
 8001790:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001794:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001796:	4b2f      	ldr	r3, [pc, #188]	@ (8001854 <MX_TIM2_Init+0xe4>)
 8001798:	2200      	movs	r2, #0
 800179a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800179c:	4b2d      	ldr	r3, [pc, #180]	@ (8001854 <MX_TIM2_Init+0xe4>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80017a2:	4b2c      	ldr	r3, [pc, #176]	@ (8001854 <MX_TIM2_Init+0xe4>)
 80017a4:	f04f 32ff 	mov.w	r2, #4294967295
 80017a8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001854 <MX_TIM2_Init+0xe4>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b0:	4b28      	ldr	r3, [pc, #160]	@ (8001854 <MX_TIM2_Init+0xe4>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80017b6:	4827      	ldr	r0, [pc, #156]	@ (8001854 <MX_TIM2_Init+0xe4>)
 80017b8:	f008 fc30 	bl	800a01c <HAL_TIM_IC_Init>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80017c2:	f7ff fe1b 	bl	80013fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017c6:	2300      	movs	r3, #0
 80017c8:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017ce:	f107 0314 	add.w	r3, r7, #20
 80017d2:	4619      	mov	r1, r3
 80017d4:	481f      	ldr	r0, [pc, #124]	@ (8001854 <MX_TIM2_Init+0xe4>)
 80017d6:	f009 fa1b 	bl	800ac10 <HAL_TIMEx_MasterConfigSynchronization>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d001      	beq.n	80017e4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80017e0:	f7ff fe0c 	bl	80013fc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80017e4:	2300      	movs	r3, #0
 80017e6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80017e8:	2301      	movs	r3, #1
 80017ea:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80017ec:	2300      	movs	r3, #0
 80017ee:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	2200      	movs	r2, #0
 80017f8:	4619      	mov	r1, r3
 80017fa:	4816      	ldr	r0, [pc, #88]	@ (8001854 <MX_TIM2_Init+0xe4>)
 80017fc:	f008 ff05 	bl	800a60a <HAL_TIM_IC_ConfigChannel>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001806:	f7ff fdf9 	bl	80013fc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	2204      	movs	r2, #4
 800180e:	4619      	mov	r1, r3
 8001810:	4810      	ldr	r0, [pc, #64]	@ (8001854 <MX_TIM2_Init+0xe4>)
 8001812:	f008 fefa 	bl	800a60a <HAL_TIM_IC_ConfigChannel>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800181c:	f7ff fdee 	bl	80013fc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	2208      	movs	r2, #8
 8001824:	4619      	mov	r1, r3
 8001826:	480b      	ldr	r0, [pc, #44]	@ (8001854 <MX_TIM2_Init+0xe4>)
 8001828:	f008 feef 	bl	800a60a <HAL_TIM_IC_ConfigChannel>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001832:	f7ff fde3 	bl	80013fc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001836:	1d3b      	adds	r3, r7, #4
 8001838:	220c      	movs	r2, #12
 800183a:	4619      	mov	r1, r3
 800183c:	4805      	ldr	r0, [pc, #20]	@ (8001854 <MX_TIM2_Init+0xe4>)
 800183e:	f008 fee4 	bl	800a60a <HAL_TIM_IC_ConfigChannel>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8001848:	f7ff fdd8 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800184c:	bf00      	nop
 800184e:	3720      	adds	r7, #32
 8001850:	46bd      	mov	sp, r7
 8001852:	bd80      	pop	{r7, pc}
 8001854:	200103c0 	.word	0x200103c0

08001858 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM2)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001878:	d12f      	bne.n	80018da <HAL_TIM_IC_MspInit+0x82>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800187a:	4b1a      	ldr	r3, [pc, #104]	@ (80018e4 <HAL_TIM_IC_MspInit+0x8c>)
 800187c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187e:	4a19      	ldr	r2, [pc, #100]	@ (80018e4 <HAL_TIM_IC_MspInit+0x8c>)
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	6593      	str	r3, [r2, #88]	@ 0x58
 8001886:	4b17      	ldr	r3, [pc, #92]	@ (80018e4 <HAL_TIM_IC_MspInit+0x8c>)
 8001888:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188a:	f003 0301 	and.w	r3, r3, #1
 800188e:	613b      	str	r3, [r7, #16]
 8001890:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001892:	4b14      	ldr	r3, [pc, #80]	@ (80018e4 <HAL_TIM_IC_MspInit+0x8c>)
 8001894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001896:	4a13      	ldr	r2, [pc, #76]	@ (80018e4 <HAL_TIM_IC_MspInit+0x8c>)
 8001898:	f043 0308 	orr.w	r3, r3, #8
 800189c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800189e:	4b11      	ldr	r3, [pc, #68]	@ (80018e4 <HAL_TIM_IC_MspInit+0x8c>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a2:	f003 0308 	and.w	r3, r3, #8
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
    PD3     ------> TIM2_CH1
    PD4     ------> TIM2_CH2
    PD6     ------> TIM2_CH4
    PD7     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = FREQUENCY_3_Pin|FREQUENCY_2_Pin|FREQUENCY_1_Pin|FREQUENCY_4_Pin;
 80018aa:	23d8      	movs	r3, #216	@ 0xd8
 80018ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ae:	2302      	movs	r3, #2
 80018b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018b2:	2302      	movs	r3, #2
 80018b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b6:	2300      	movs	r3, #0
 80018b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80018ba:	2302      	movs	r3, #2
 80018bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	4619      	mov	r1, r3
 80018c4:	4808      	ldr	r0, [pc, #32]	@ (80018e8 <HAL_TIM_IC_MspInit+0x90>)
 80018c6:	f004 fb91 	bl	8005fec <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2100      	movs	r1, #0
 80018ce:	201c      	movs	r0, #28
 80018d0:	f003 fb42 	bl	8004f58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018d4:	201c      	movs	r0, #28
 80018d6:	f003 fb59 	bl	8004f8c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80018da:	bf00      	nop
 80018dc:	3728      	adds	r7, #40	@ 0x28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40021000 	.word	0x40021000
 80018e8:	48000c00 	.word	0x48000c00

080018ec <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80018f0:	4b20      	ldr	r3, [pc, #128]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 80018f2:	4a21      	ldr	r2, [pc, #132]	@ (8001978 <MX_LPUART1_UART_Init+0x8c>)
 80018f4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 80018f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 80018f8:	4a20      	ldr	r2, [pc, #128]	@ (800197c <MX_LPUART1_UART_Init+0x90>)
 80018fa:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 80018fe:	2200      	movs	r2, #0
 8001900:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001902:	4b1c      	ldr	r3, [pc, #112]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 8001904:	2200      	movs	r2, #0
 8001906:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001908:	4b1a      	ldr	r3, [pc, #104]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 800190a:	2200      	movs	r2, #0
 800190c:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800190e:	4b19      	ldr	r3, [pc, #100]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 8001910:	220c      	movs	r2, #12
 8001912:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001914:	4b17      	ldr	r3, [pc, #92]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 8001916:	2200      	movs	r2, #0
 8001918:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800191a:	4b16      	ldr	r3, [pc, #88]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 800191c:	2200      	movs	r2, #0
 800191e:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001920:	4b14      	ldr	r3, [pc, #80]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 8001922:	2200      	movs	r2, #0
 8001924:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001926:	4b13      	ldr	r3, [pc, #76]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 8001928:	2200      	movs	r2, #0
 800192a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800192c:	4811      	ldr	r0, [pc, #68]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 800192e:	f009 fa4b 	bl	800adc8 <HAL_UART_Init>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 8001938:	f7ff fd60 	bl	80013fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800193c:	2100      	movs	r1, #0
 800193e:	480d      	ldr	r0, [pc, #52]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 8001940:	f009 ffe6 	bl	800b910 <HAL_UARTEx_SetTxFifoThreshold>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 800194a:	f7ff fd57 	bl	80013fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800194e:	2100      	movs	r1, #0
 8001950:	4808      	ldr	r0, [pc, #32]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 8001952:	f00a f81b 	bl	800b98c <HAL_UARTEx_SetRxFifoThreshold>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 800195c:	f7ff fd4e 	bl	80013fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001960:	4804      	ldr	r0, [pc, #16]	@ (8001974 <MX_LPUART1_UART_Init+0x88>)
 8001962:	f009 ff9c 	bl	800b89e <HAL_UARTEx_DisableFifoMode>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 800196c:	f7ff fd46 	bl	80013fc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	2001040c 	.word	0x2001040c
 8001978:	40008000 	.word	0x40008000
 800197c:	00033324 	.word	0x00033324

08001980 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b09e      	sub	sp, #120	@ 0x78
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001988:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
 8001990:	605a      	str	r2, [r3, #4]
 8001992:	609a      	str	r2, [r3, #8]
 8001994:	60da      	str	r2, [r3, #12]
 8001996:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001998:	f107 0310 	add.w	r3, r7, #16
 800199c:	2254      	movs	r2, #84	@ 0x54
 800199e:	2100      	movs	r1, #0
 80019a0:	4618      	mov	r0, r3
 80019a2:	f00c fa19 	bl	800ddd8 <memset>
  if(uartHandle->Instance==LPUART1)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001a24 <HAL_UART_MspInit+0xa4>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d135      	bne.n	8001a1c <HAL_UART_MspInit+0x9c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80019b0:	2320      	movs	r3, #32
 80019b2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80019b4:	2300      	movs	r3, #0
 80019b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019b8:	f107 0310 	add.w	r3, r7, #16
 80019bc:	4618      	mov	r0, r3
 80019be:	f007 fabf 	bl	8008f40 <HAL_RCCEx_PeriphCLKConfig>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019c8:	f7ff fd18 	bl	80013fc <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80019cc:	4b16      	ldr	r3, [pc, #88]	@ (8001a28 <HAL_UART_MspInit+0xa8>)
 80019ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019d0:	4a15      	ldr	r2, [pc, #84]	@ (8001a28 <HAL_UART_MspInit+0xa8>)
 80019d2:	f043 0301 	orr.w	r3, r3, #1
 80019d6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80019d8:	4b13      	ldr	r3, [pc, #76]	@ (8001a28 <HAL_UART_MspInit+0xa8>)
 80019da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019dc:	f003 0301 	and.w	r3, r3, #1
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019e4:	4b10      	ldr	r3, [pc, #64]	@ (8001a28 <HAL_UART_MspInit+0xa8>)
 80019e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001a28 <HAL_UART_MspInit+0xa8>)
 80019ea:	f043 0304 	orr.w	r3, r3, #4
 80019ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f0:	4b0d      	ldr	r3, [pc, #52]	@ (8001a28 <HAL_UART_MspInit+0xa8>)
 80019f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	60bb      	str	r3, [r7, #8]
 80019fa:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019fc:	2303      	movs	r3, #3
 80019fe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a00:	2302      	movs	r3, #2
 8001a02:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a10:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a14:	4619      	mov	r1, r3
 8001a16:	4805      	ldr	r0, [pc, #20]	@ (8001a2c <HAL_UART_MspInit+0xac>)
 8001a18:	f004 fae8 	bl	8005fec <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001a1c:	bf00      	nop
 8001a1e:	3778      	adds	r7, #120	@ 0x78
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40008000 	.word	0x40008000
 8001a28:	40021000 	.word	0x40021000
 8001a2c:	48000800 	.word	0x48000800

08001a30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a30:	480d      	ldr	r0, [pc, #52]	@ (8001a68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a32:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a34:	f7ff fe8a 	bl	800174c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a38:	480c      	ldr	r0, [pc, #48]	@ (8001a6c <LoopForever+0x6>)
  ldr r1, =_edata
 8001a3a:	490d      	ldr	r1, [pc, #52]	@ (8001a70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a3c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a74 <LoopForever+0xe>)
  movs r3, #0
 8001a3e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a40:	e002      	b.n	8001a48 <LoopCopyDataInit>

08001a42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a46:	3304      	adds	r3, #4

08001a48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a4c:	d3f9      	bcc.n	8001a42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a50:	4c0a      	ldr	r4, [pc, #40]	@ (8001a7c <LoopForever+0x16>)
  movs r3, #0
 8001a52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a54:	e001      	b.n	8001a5a <LoopFillZerobss>

08001a56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a58:	3204      	adds	r2, #4

08001a5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a5c:	d3fb      	bcc.n	8001a56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a5e:	f00c f9c3 	bl	800dde8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a62:	f7ff fc4f 	bl	8001304 <main>

08001a66 <LoopForever>:

LoopForever:
    b LoopForever
 8001a66:	e7fe      	b.n	8001a66 <LoopForever>
  ldr   r0, =_estack
 8001a68:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001a6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a70:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 8001a74:	0800e034 	.word	0x0800e034
  ldr r2, =_sbss
 8001a78:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8001a7c:	200110f8 	.word	0x200110f8

08001a80 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a80:	e7fe      	b.n	8001a80 <ADC1_2_IRQHandler>
	...

08001a84 <HAL_ADC_ConvCpltCallback>:
	analogSwitch8
};

void HAL_ADC_ConvCpltCallback(
    ADC_HandleTypeDef* hadc
){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
    tx_semaphore_put(&semaphoreAnalog);
 8001a8c:	4803      	ldr	r0, [pc, #12]	@ (8001a9c <HAL_ADC_ConvCpltCallback+0x18>)
 8001a8e:	f00b ff75 	bl	800d97c <_txe_semaphore_put>
}
 8001a92:	bf00      	nop
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200108d8 	.word	0x200108d8

08001aa0 <setAnalogSwitches>:

uint8_t setAnalogSwitches(
	const uint8_t switchSettings[NUM_ADC_CHANNELS]
){
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	72fb      	strb	r3, [r7, #11]

	for(int i = 0; i < NUM_ADC_CHANNELS; i ++){
 8001aac:	2300      	movs	r3, #0
 8001aae:	60fb      	str	r3, [r7, #12]
 8001ab0:	e017      	b.n	8001ae2 <setAnalogSwitches+0x42>
		if(switchSettings[i]){
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d007      	beq.n	8001ace <setAnalogSwitches+0x2e>
			set12VSensor(&analogSwitches[i]);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	00db      	lsls	r3, r3, #3
 8001ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8001af4 <setAnalogSwitches+0x54>)
 8001ac4:	4413      	add	r3, r2
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 f816 	bl	8001af8 <set12VSensor>
 8001acc:	e006      	b.n	8001adc <setAnalogSwitches+0x3c>
		}else{
			set5VSensor(&analogSwitches[i]);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	00db      	lsls	r3, r3, #3
 8001ad2:	4a08      	ldr	r2, [pc, #32]	@ (8001af4 <setAnalogSwitches+0x54>)
 8001ad4:	4413      	add	r3, r2
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 f826 	bl	8001b28 <set5VSensor>
	for(int i = 0; i < NUM_ADC_CHANNELS; i ++){
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2b07      	cmp	r3, #7
 8001ae6:	d9e4      	bls.n	8001ab2 <setAnalogSwitches+0x12>
		}
	}
	return retval;
 8001ae8:	7afb      	ldrb	r3, [r7, #11]
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3710      	adds	r7, #16
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000004 	.word	0x20000004

08001af8 <set12VSensor>:

uint8_t set12VSensor(
	gpio_control_t *self
){
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 8001b00:	2300      	movs	r3, #0
 8001b02:	73fb      	strb	r3, [r7, #15]
	if(NULL == self){
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d101      	bne.n	8001b0e <set12VSensor+0x16>
		retval = UCR_NPTR;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(self->port, self->pin, SET_12V);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6818      	ldr	r0, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	889b      	ldrh	r3, [r3, #4]
 8001b16:	2201      	movs	r2, #1
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f004 fbe9 	bl	80062f0 <HAL_GPIO_WritePin>
	return retval;
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <set5VSensor>:

uint8_t set5VSensor(
	gpio_control_t *self
){
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b084      	sub	sp, #16
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
	uint8_t retval = UCR_OK;
 8001b30:	2300      	movs	r3, #0
 8001b32:	73fb      	strb	r3, [r7, #15]
	if(NULL == self){
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d101      	bne.n	8001b3e <set5VSensor+0x16>
		retval = UCR_NPTR;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(self->port, self->pin, SET_5V);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6818      	ldr	r0, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	889b      	ldrh	r3, [r3, #4]
 8001b46:	2200      	movs	r2, #0
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f004 fbd1 	bl	80062f0 <HAL_GPIO_WritePin>
	return retval;
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3710      	adds	r7, #16
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <AeroInit>:
        DATA_MSB_ADDRESS,
        DATA_CSB_ADDRESS,
        DATA_LSB_ADDRESS
};

uint8_t AeroInit(void){
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
    uint8_t retVal = UCR_OK;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	70fb      	strb	r3, [r7, #3]
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8001b62:	2300      	movs	r3, #0
 8001b64:	607b      	str	r3, [r7, #4]
 8001b66:	e00a      	b.n	8001b7e <AeroInit+0x26>
        AeroSensors[i].sensorNumber = i;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	b2d9      	uxtb	r1, r3
 8001b6c:	4a09      	ldr	r2, [pc, #36]	@ (8001b94 <AeroInit+0x3c>)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	4413      	add	r3, r2
 8001b74:	460a      	mov	r2, r1
 8001b76:	719a      	strb	r2, [r3, #6]
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	607b      	str	r3, [r7, #4]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d9f1      	bls.n	8001b68 <AeroInit+0x10>
    }
    return retVal;
 8001b84:	78fb      	ldrb	r3, [r7, #3]
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	200104a0 	.word	0x200104a0

08001b98 <SetChannel>:

uint8_t SetChannel(
    uint8_t sensor
){
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	71fb      	strb	r3, [r7, #7]
    uint8_t retVal = UCR_OK;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	73fb      	strb	r3, [r7, #15]
    if(sensor > NUM_AERO_SENSORS){
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	2b03      	cmp	r3, #3
 8001baa:	d903      	bls.n	8001bb4 <SetChannel+0x1c>
        retVal = UCR_NOT_OK;
 8001bac:	2301      	movs	r3, #1
 8001bae:	73fb      	strb	r3, [r7, #15]
        return retVal;
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	e01b      	b.n	8001bec <SetChannel+0x54>
    }
    uint8_t data = 1 << (sensor);
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	73bb      	strb	r3, [r7, #14]
    if(HAL_OK != HAL_I2C_Master_Transmit_IT(&hi2c4, SWITCH_ADDRESS, &data, ONE_BYTE)){
 8001bc0:	f107 020e 	add.w	r2, r7, #14
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	21e0      	movs	r1, #224	@ 0xe0
 8001bc8:	480a      	ldr	r0, [pc, #40]	@ (8001bf4 <SetChannel+0x5c>)
 8001bca:	f004 fc77 	bl	80064bc <HAL_I2C_Master_Transmit_IT>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <SetChannel+0x40>
        return UCR_NOT_OK;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e009      	b.n	8001bec <SetChannel+0x54>
    }
    if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001bd8:	210a      	movs	r1, #10
 8001bda:	4807      	ldr	r0, [pc, #28]	@ (8001bf8 <SetChannel+0x60>)
 8001bdc:	f00b fe8c 	bl	800d8f8 <_txe_semaphore_get>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b0d      	cmp	r3, #13
 8001be4:	d001      	beq.n	8001bea <SetChannel+0x52>
        return UCR_NOT_OK;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <SetChannel+0x54>
    }
    return retVal;
 8001bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	200102bc 	.word	0x200102bc
 8001bf8:	200108f4 	.word	0x200108f4

08001bfc <StartSensorReading>:

uint8_t StartSensorReading(
    aeroSensor_t* sensor
){
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b086      	sub	sp, #24
 8001c00:	af02      	add	r7, sp, #8
 8001c02:	6078      	str	r0, [r7, #4]
    uint8_t retVal = UCR_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	73fb      	strb	r3, [r7, #15]
    if(UCR_OK != SetChannel(sensor->sensorNumber)){
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	799b      	ldrb	r3, [r3, #6]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f7ff ffc3 	bl	8001b98 <SetChannel>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <StartSensorReading+0x24>
        retVal = UCR_NOT_OK;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	73fb      	strb	r3, [r7, #15]
        return retVal;
 8001c1c:	7bfb      	ldrb	r3, [r7, #15]
 8001c1e:	e01b      	b.n	8001c58 <StartSensorReading+0x5c>
    }
    uint8_t data = START_SENSOR;
 8001c20:	230a      	movs	r3, #10
 8001c22:	73bb      	strb	r3, [r7, #14]
    if(HAL_OK != HAL_I2C_Mem_Write_IT(&hi2c4, SENSOR_ADDRESS, CMD_ADDRESS, ONE_BYTE, &data, 1)){
 8001c24:	2301      	movs	r3, #1
 8001c26:	9301      	str	r3, [sp, #4]
 8001c28:	f107 030e 	add.w	r3, r7, #14
 8001c2c:	9300      	str	r3, [sp, #0]
 8001c2e:	2301      	movs	r3, #1
 8001c30:	2230      	movs	r2, #48	@ 0x30
 8001c32:	21da      	movs	r1, #218	@ 0xda
 8001c34:	480a      	ldr	r0, [pc, #40]	@ (8001c60 <StartSensorReading+0x64>)
 8001c36:	f004 fcd9 	bl	80065ec <HAL_I2C_Mem_Write_IT>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <StartSensorReading+0x48>
        return UCR_NOT_OK;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e009      	b.n	8001c58 <StartSensorReading+0x5c>
    }
    if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001c44:	210a      	movs	r1, #10
 8001c46:	4807      	ldr	r0, [pc, #28]	@ (8001c64 <StartSensorReading+0x68>)
 8001c48:	f00b fe56 	bl	800d8f8 <_txe_semaphore_get>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b0d      	cmp	r3, #13
 8001c50:	d001      	beq.n	8001c56 <StartSensorReading+0x5a>
        return UCR_NOT_OK;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e000      	b.n	8001c58 <StartSensorReading+0x5c>
    }
    return retVal;
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	200102bc 	.word	0x200102bc
 8001c64:	200108f4 	.word	0x200108f4

08001c68 <ReadData>:

uint8_t ReadData(
    aeroSensor_t* sensor
){
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b08a      	sub	sp, #40	@ 0x28
 8001c6c:	af02      	add	r7, sp, #8
 8001c6e:	6078      	str	r0, [r7, #4]
    uint8_t retVal = UCR_OK;
 8001c70:	2300      	movs	r3, #0
 8001c72:	74fb      	strb	r3, [r7, #19]
    if(UCR_OK != SetChannel(sensor->sensorNumber)){
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	799b      	ldrb	r3, [r3, #6]
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f7ff ff8d 	bl	8001b98 <SetChannel>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d003      	beq.n	8001c8c <ReadData+0x24>
        retVal = UCR_NOT_OK;
 8001c84:	2301      	movs	r3, #1
 8001c86:	74fb      	strb	r3, [r7, #19]
        return retVal;
 8001c88:	7cfb      	ldrb	r3, [r7, #19]
 8001c8a:	e071      	b.n	8001d70 <ReadData+0x108>
    }
    int32_t pressureReading;
    int16_t temperatureReading;
    uint8_t pressureData[3];
    uint8_t temperatureData[2];
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	e021      	b.n	8001cd6 <ReadData+0x6e>
        if(HAL_OK != HAL_I2C_Mem_Read_IT(&hi2c4, SENSOR_ADDRESS, pressureAddresses[i], ONE_BYTE, &pressureData[i], ONE_BYTE)){
 8001c92:	4a39      	ldr	r2, [pc, #228]	@ (8001d78 <ReadData+0x110>)
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8001c9a:	f107 0210 	add.w	r2, r7, #16
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	4413      	add	r3, r2
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	9201      	str	r2, [sp, #4]
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	2301      	movs	r3, #1
 8001caa:	460a      	mov	r2, r1
 8001cac:	21da      	movs	r1, #218	@ 0xda
 8001cae:	4833      	ldr	r0, [pc, #204]	@ (8001d7c <ReadData+0x114>)
 8001cb0:	f004 fd26 	bl	8006700 <HAL_I2C_Mem_Read_IT>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <ReadData+0x56>
            return UCR_NOT_OK;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e058      	b.n	8001d70 <ReadData+0x108>
        }
        if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001cbe:	210a      	movs	r1, #10
 8001cc0:	482f      	ldr	r0, [pc, #188]	@ (8001d80 <ReadData+0x118>)
 8001cc2:	f00b fe19 	bl	800d8f8 <_txe_semaphore_get>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b0d      	cmp	r3, #13
 8001cca:	d001      	beq.n	8001cd0 <ReadData+0x68>
            return UCR_NOT_OK;
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e04f      	b.n	8001d70 <ReadData+0x108>
    for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d9da      	bls.n	8001c92 <ReadData+0x2a>
        }
    }

    pressureReading = (pressureData[0] << TWO_BYTE_OFFSET) + (pressureData[1] << ONE_BYTE_OFFSET) + pressureData[2];
 8001cdc:	7c3b      	ldrb	r3, [r7, #16]
 8001cde:	041a      	lsls	r2, r3, #16
 8001ce0:	7c7b      	ldrb	r3, [r7, #17]
 8001ce2:	021b      	lsls	r3, r3, #8
 8001ce4:	4413      	add	r3, r2
 8001ce6:	7cba      	ldrb	r2, [r7, #18]
 8001ce8:	4413      	add	r3, r2
 8001cea:	61fb      	str	r3, [r7, #28]
    if(pressureReading >> PRESSURE_MSB_OFFSET){
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	15db      	asrs	r3, r3, #23
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d003      	beq.n	8001cfc <ReadData+0x94>
        pressureReading = pressureReading - 16777216;
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	f103 437f 	add.w	r3, r3, #4278190080	@ 0xff000000
 8001cfa:	61fb      	str	r3, [r7, #28]
    }
    sensor->pressure = pressureReading;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	69fa      	ldr	r2, [r7, #28]
 8001d00:	601a      	str	r2, [r3, #0]

    HAL_I2C_Mem_Read_IT(&hi2c4, SENSOR_ADDRESS, TEMP_MSB_ADDRESS, ONE_BYTE, &temperatureData[0], ONE_BYTE);
 8001d02:	2301      	movs	r3, #1
 8001d04:	9301      	str	r3, [sp, #4]
 8001d06:	f107 030c 	add.w	r3, r7, #12
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	2209      	movs	r2, #9
 8001d10:	21da      	movs	r1, #218	@ 0xda
 8001d12:	481a      	ldr	r0, [pc, #104]	@ (8001d7c <ReadData+0x114>)
 8001d14:	f004 fcf4 	bl	8006700 <HAL_I2C_Mem_Read_IT>
    if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001d18:	210a      	movs	r1, #10
 8001d1a:	4819      	ldr	r0, [pc, #100]	@ (8001d80 <ReadData+0x118>)
 8001d1c:	f00b fdec 	bl	800d8f8 <_txe_semaphore_get>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b0d      	cmp	r3, #13
 8001d24:	d001      	beq.n	8001d2a <ReadData+0xc2>
        return UCR_NOT_OK;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e022      	b.n	8001d70 <ReadData+0x108>
    }
    HAL_I2C_Mem_Read_IT(&hi2c4, SENSOR_ADDRESS, TEMP_LSB_ADDRESS, ONE_BYTE, &temperatureData[1], ONE_BYTE);
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	9301      	str	r3, [sp, #4]
 8001d2e:	f107 030c 	add.w	r3, r7, #12
 8001d32:	3301      	adds	r3, #1
 8001d34:	9300      	str	r3, [sp, #0]
 8001d36:	2301      	movs	r3, #1
 8001d38:	220a      	movs	r2, #10
 8001d3a:	21da      	movs	r1, #218	@ 0xda
 8001d3c:	480f      	ldr	r0, [pc, #60]	@ (8001d7c <ReadData+0x114>)
 8001d3e:	f004 fcdf 	bl	8006700 <HAL_I2C_Mem_Read_IT>
    if(TX_NO_INSTANCE != tx_semaphore_get(&semaphoreAero, 10)){
 8001d42:	210a      	movs	r1, #10
 8001d44:	480e      	ldr	r0, [pc, #56]	@ (8001d80 <ReadData+0x118>)
 8001d46:	f00b fdd7 	bl	800d8f8 <_txe_semaphore_get>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b0d      	cmp	r3, #13
 8001d4e:	d001      	beq.n	8001d54 <ReadData+0xec>
        return UCR_NOT_OK;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e00d      	b.n	8001d70 <ReadData+0x108>
    }
    temperatureReading = (temperatureData[0] << ONE_BYTE_OFFSET) + temperatureData[1];
 8001d54:	7b3b      	ldrb	r3, [r7, #12]
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	7b7a      	ldrb	r2, [r7, #13]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	837b      	strh	r3, [r7, #26]
    if(temperatureReading >> TEMPERATURE_MSB_OFFSET){
 8001d62:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001d66:	2b00      	cmp	r3, #0
        temperatureReading = temperatureReading - 65536;
    }
    sensor->temperature = temperatureReading;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	8b7a      	ldrh	r2, [r7, #26]
 8001d6c:	809a      	strh	r2, [r3, #4]

    return retVal;
 8001d6e:	7cfb      	ldrb	r3, [r7, #19]
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3720      	adds	r7, #32
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	20000044 	.word	0x20000044
 8001d7c:	200102bc 	.word	0x200102bc
 8001d80:	200108f4 	.word	0x200108f4

08001d84 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
//    tx_semaphore_ceiling_put(&semaphoreAero, 1);
    tx_semaphore_put(&semaphoreAero);
 8001d8c:	4803      	ldr	r0, [pc, #12]	@ (8001d9c <HAL_I2C_MasterTxCpltCallback+0x18>)
 8001d8e:	f00b fdf5 	bl	800d97c <_txe_semaphore_put>
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200108f4 	.word	0x200108f4

08001da0 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
//    tx_semaphore_ceiling_put(&semaphoreAero, 1);
    tx_semaphore_put(&semaphoreAero);
 8001da8:	4803      	ldr	r0, [pc, #12]	@ (8001db8 <HAL_I2C_MasterRxCpltCallback+0x18>)
 8001daa:	f00b fde7 	bl	800d97c <_txe_semaphore_put>
}
 8001dae:	bf00      	nop
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	200108f4 	.word	0x200108f4

08001dbc <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
//    tx_semaphore_ceiling_put(&semaphoreAero, 1);
    tx_semaphore_put(&semaphoreAero);
 8001dc4:	4803      	ldr	r0, [pc, #12]	@ (8001dd4 <HAL_I2C_MemRxCpltCallback+0x18>)
 8001dc6:	f00b fdd9 	bl	800d97c <_txe_semaphore_put>
}
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	200108f4 	.word	0x200108f4

08001dd8 <HAL_I2C_MemTxCpltCallback>:

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c){
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
//    tx_semaphore_ceiling_put(&semaphoreAero, 1);
    tx_semaphore_put(&semaphoreAero);
 8001de0:	4803      	ldr	r0, [pc, #12]	@ (8001df0 <HAL_I2C_MemTxCpltCallback+0x18>)
 8001de2:	f00b fdcb 	bl	800d97c <_txe_semaphore_put>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	200108f4 	.word	0x200108f4

08001df4 <ThreadX_Init>:
};


UINT ThreadX_Init(
        VOID *memory_ptr
){
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b08e      	sub	sp, #56	@ 0x38
 8001df8:	af08      	add	r7, sp, #32
 8001dfa:	6078      	str	r0, [r7, #4]
    UINT ret = TX_SUCCESS;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]

	TX_BYTE_POOL *bytePool = (TX_BYTE_POOL*)memory_ptr;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	613b      	str	r3, [r7, #16]
	CHAR *pointer;

	if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001e04:	f107 010c 	add.w	r1, r7, #12
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e0e:	6938      	ldr	r0, [r7, #16]
 8001e10:	f00b fbc8 	bl	800d5a4 <_txe_byte_allocate>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <ThreadX_Init+0x2a>
	    return TX_POOL_ERROR;
 8001e1a:	2302      	movs	r3, #2
 8001e1c:	e101      	b.n	8002022 <ThreadX_Init+0x22e>
	}

	if(tx_thread_create(&txMainThread, "txMainThread", txMainThreadEntry, 0, pointer,
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	22b0      	movs	r2, #176	@ 0xb0
 8001e22:	9206      	str	r2, [sp, #24]
 8001e24:	2201      	movs	r2, #1
 8001e26:	9205      	str	r2, [sp, #20]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	9204      	str	r2, [sp, #16]
 8001e2c:	220a      	movs	r2, #10
 8001e2e:	9203      	str	r2, [sp, #12]
 8001e30:	220a      	movs	r2, #10
 8001e32:	9202      	str	r2, [sp, #8]
 8001e34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e38:	9201      	str	r2, [sp, #4]
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	4a7b      	ldr	r2, [pc, #492]	@ (800202c <ThreadX_Init+0x238>)
 8001e40:	497b      	ldr	r1, [pc, #492]	@ (8002030 <ThreadX_Init+0x23c>)
 8001e42:	487c      	ldr	r0, [pc, #496]	@ (8002034 <ThreadX_Init+0x240>)
 8001e44:	f00b fdb8 	bl	800d9b8 <_txe_thread_create>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <ThreadX_Init+0x5e>
						 TX_APP_STACK_SIZE, TX_APP_THREAD_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
						 TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
	    return TX_THREAD_ERROR;
 8001e4e:	230e      	movs	r3, #14
 8001e50:	e0e7      	b.n	8002022 <ThreadX_Init+0x22e>
	}

	if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001e52:	f107 010c 	add.w	r1, r7, #12
 8001e56:	2300      	movs	r3, #0
 8001e58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e5c:	6938      	ldr	r0, [r7, #16]
 8001e5e:	f00b fba1 	bl	800d5a4 <_txe_byte_allocate>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <ThreadX_Init+0x78>
	    return TX_POOL_ERROR;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	e0da      	b.n	8002022 <ThreadX_Init+0x22e>
    }

	if(tx_thread_create(&txAnalogThread, "txAnalogThread", txAnalogThreadEntry, 0, pointer,
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	22b0      	movs	r2, #176	@ 0xb0
 8001e70:	9206      	str	r2, [sp, #24]
 8001e72:	2201      	movs	r2, #1
 8001e74:	9205      	str	r2, [sp, #20]
 8001e76:	2200      	movs	r2, #0
 8001e78:	9204      	str	r2, [sp, #16]
 8001e7a:	220a      	movs	r2, #10
 8001e7c:	9203      	str	r2, [sp, #12]
 8001e7e:	220b      	movs	r2, #11
 8001e80:	9202      	str	r2, [sp, #8]
 8001e82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e86:	9201      	str	r2, [sp, #4]
 8001e88:	9300      	str	r3, [sp, #0]
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	4a6a      	ldr	r2, [pc, #424]	@ (8002038 <ThreadX_Init+0x244>)
 8001e8e:	496b      	ldr	r1, [pc, #428]	@ (800203c <ThreadX_Init+0x248>)
 8001e90:	486b      	ldr	r0, [pc, #428]	@ (8002040 <ThreadX_Init+0x24c>)
 8001e92:	f00b fd91 	bl	800d9b8 <_txe_thread_create>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <ThreadX_Init+0xac>
						 TX_APP_STACK_SIZE, TX_ANALOG_PRIO, TX_APP_THREAD_PREEMPTION_THRESHOLD,
						 TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
	    return TX_THREAD_ERROR;
 8001e9c:	230e      	movs	r3, #14
 8001e9e:	e0c0      	b.n	8002022 <ThreadX_Init+0x22e>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001ea0:	f107 010c 	add.w	r1, r7, #12
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001eaa:	6938      	ldr	r0, [r7, #16]
 8001eac:	f00b fb7a 	bl	800d5a4 <_txe_byte_allocate>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <ThreadX_Init+0xc6>
        return TX_POOL_ERROR;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	e0b3      	b.n	8002022 <ThreadX_Init+0x22e>
    }

	if(tx_thread_create(&txAeroThread, "txAeroThread", txAeroThreadEntry, 0, pointer,
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	22b0      	movs	r2, #176	@ 0xb0
 8001ebe:	9206      	str	r2, [sp, #24]
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	9205      	str	r2, [sp, #20]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	9204      	str	r2, [sp, #16]
 8001ec8:	220a      	movs	r2, #10
 8001eca:	9203      	str	r2, [sp, #12]
 8001ecc:	220c      	movs	r2, #12
 8001ece:	9202      	str	r2, [sp, #8]
 8001ed0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ed4:	9201      	str	r2, [sp, #4]
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	2300      	movs	r3, #0
 8001eda:	4a5a      	ldr	r2, [pc, #360]	@ (8002044 <ThreadX_Init+0x250>)
 8001edc:	495a      	ldr	r1, [pc, #360]	@ (8002048 <ThreadX_Init+0x254>)
 8001ede:	485b      	ldr	r0, [pc, #364]	@ (800204c <ThreadX_Init+0x258>)
 8001ee0:	f00b fd6a 	bl	800d9b8 <_txe_thread_create>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <ThreadX_Init+0xfa>
					   TX_APP_STACK_SIZE, 12, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
		return TX_THREAD_ERROR;
 8001eea:	230e      	movs	r3, #14
 8001eec:	e099      	b.n	8002022 <ThreadX_Init+0x22e>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001eee:	f107 010c 	add.w	r1, r7, #12
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ef8:	6938      	ldr	r0, [r7, #16]
 8001efa:	f00b fb53 	bl	800d5a4 <_txe_byte_allocate>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <ThreadX_Init+0x114>
        return TX_POOL_ERROR;
 8001f04:	2302      	movs	r3, #2
 8001f06:	e08c      	b.n	8002022 <ThreadX_Init+0x22e>
    }

	if(tx_thread_create(&txCAN500HzThread, "txCAN500Hz", txCAN500HzThreadEntry, 0, pointer,
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	22b0      	movs	r2, #176	@ 0xb0
 8001f0c:	9206      	str	r2, [sp, #24]
 8001f0e:	2201      	movs	r2, #1
 8001f10:	9205      	str	r2, [sp, #20]
 8001f12:	2200      	movs	r2, #0
 8001f14:	9204      	str	r2, [sp, #16]
 8001f16:	220a      	movs	r2, #10
 8001f18:	9203      	str	r2, [sp, #12]
 8001f1a:	220d      	movs	r2, #13
 8001f1c:	9202      	str	r2, [sp, #8]
 8001f1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f22:	9201      	str	r2, [sp, #4]
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	2300      	movs	r3, #0
 8001f28:	4a49      	ldr	r2, [pc, #292]	@ (8002050 <ThreadX_Init+0x25c>)
 8001f2a:	494a      	ldr	r1, [pc, #296]	@ (8002054 <ThreadX_Init+0x260>)
 8001f2c:	484a      	ldr	r0, [pc, #296]	@ (8002058 <ThreadX_Init+0x264>)
 8001f2e:	f00b fd43 	bl	800d9b8 <_txe_thread_create>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <ThreadX_Init+0x148>
					   TX_APP_STACK_SIZE, 13, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
		return TX_THREAD_ERROR;
 8001f38:	230e      	movs	r3, #14
 8001f3a:	e072      	b.n	8002022 <ThreadX_Init+0x22e>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001f3c:	f107 010c 	add.w	r1, r7, #12
 8001f40:	2300      	movs	r3, #0
 8001f42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f46:	6938      	ldr	r0, [r7, #16]
 8001f48:	f00b fb2c 	bl	800d5a4 <_txe_byte_allocate>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <ThreadX_Init+0x162>
        return TX_POOL_ERROR;
 8001f52:	2302      	movs	r3, #2
 8001f54:	e065      	b.n	8002022 <ThreadX_Init+0x22e>
    }

	if(tx_thread_create(&txCAN100HzThread, "txCAN100Hz", txCAN100HzThreadEntry, 0, pointer,
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	22b0      	movs	r2, #176	@ 0xb0
 8001f5a:	9206      	str	r2, [sp, #24]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	9205      	str	r2, [sp, #20]
 8001f60:	2200      	movs	r2, #0
 8001f62:	9204      	str	r2, [sp, #16]
 8001f64:	220a      	movs	r2, #10
 8001f66:	9203      	str	r2, [sp, #12]
 8001f68:	220e      	movs	r2, #14
 8001f6a:	9202      	str	r2, [sp, #8]
 8001f6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f70:	9201      	str	r2, [sp, #4]
 8001f72:	9300      	str	r3, [sp, #0]
 8001f74:	2300      	movs	r3, #0
 8001f76:	4a39      	ldr	r2, [pc, #228]	@ (800205c <ThreadX_Init+0x268>)
 8001f78:	4939      	ldr	r1, [pc, #228]	@ (8002060 <ThreadX_Init+0x26c>)
 8001f7a:	483a      	ldr	r0, [pc, #232]	@ (8002064 <ThreadX_Init+0x270>)
 8001f7c:	f00b fd1c 	bl	800d9b8 <_txe_thread_create>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <ThreadX_Init+0x196>
					   TX_APP_STACK_SIZE, 14, TX_APP_THREAD_PREEMPTION_THRESHOLD,
					   TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
		return TX_THREAD_ERROR;
 8001f86:	230e      	movs	r3, #14
 8001f88:	e04b      	b.n	8002022 <ThreadX_Init+0x22e>
	}

    if(tx_byte_allocate(bytePool, (VOID**) &pointer, TX_APP_STACK_SIZE, TX_NO_WAIT) != TX_SUCCESS){
 8001f8a:	f107 010c 	add.w	r1, r7, #12
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f94:	6938      	ldr	r0, [r7, #16]
 8001f96:	f00b fb05 	bl	800d5a4 <_txe_byte_allocate>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <ThreadX_Init+0x1b0>
        return TX_POOL_ERROR;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	e03e      	b.n	8002022 <ThreadX_Init+0x22e>
    }

	if(tx_thread_create(&txStrainThread, "txStrainThread", txADS1ThreadInput, 0, pointer,
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	22b0      	movs	r2, #176	@ 0xb0
 8001fa8:	9206      	str	r2, [sp, #24]
 8001faa:	2201      	movs	r2, #1
 8001fac:	9205      	str	r2, [sp, #20]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	9204      	str	r2, [sp, #16]
 8001fb2:	220a      	movs	r2, #10
 8001fb4:	9203      	str	r2, [sp, #12]
 8001fb6:	220f      	movs	r2, #15
 8001fb8:	9202      	str	r2, [sp, #8]
 8001fba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fbe:	9201      	str	r2, [sp, #4]
 8001fc0:	9300      	str	r3, [sp, #0]
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	4a28      	ldr	r2, [pc, #160]	@ (8002068 <ThreadX_Init+0x274>)
 8001fc6:	4929      	ldr	r1, [pc, #164]	@ (800206c <ThreadX_Init+0x278>)
 8001fc8:	4829      	ldr	r0, [pc, #164]	@ (8002070 <ThreadX_Init+0x27c>)
 8001fca:	f00b fcf5 	bl	800d9b8 <_txe_thread_create>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <ThreadX_Init+0x1e4>
                       TX_APP_STACK_SIZE, 15, TX_APP_THREAD_PREEMPTION_THRESHOLD,
                       TX_APP_THREAD_TIME_SLICE, TX_APP_THREAD_AUTO_START) != TX_SUCCESS
    ){
        return TX_THREAD_ERROR;
 8001fd4:	230e      	movs	r3, #14
 8001fd6:	e024      	b.n	8002022 <ThreadX_Init+0x22e>
    }

	tx_semaphore_create(&semaphoreAnalog, "semaphoreAnalog", 0);
 8001fd8:	231c      	movs	r3, #28
 8001fda:	2200      	movs	r2, #0
 8001fdc:	4925      	ldr	r1, [pc, #148]	@ (8002074 <ThreadX_Init+0x280>)
 8001fde:	4826      	ldr	r0, [pc, #152]	@ (8002078 <ThreadX_Init+0x284>)
 8001fe0:	f00b fbf4 	bl	800d7cc <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreAero, "semaphoreAero", 0);
 8001fe4:	231c      	movs	r3, #28
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	4924      	ldr	r1, [pc, #144]	@ (800207c <ThreadX_Init+0x288>)
 8001fea:	4825      	ldr	r0, [pc, #148]	@ (8002080 <ThreadX_Init+0x28c>)
 8001fec:	f00b fbee 	bl	800d7cc <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreFrequency, "semaphoreFrequency", 1);
 8001ff0:	231c      	movs	r3, #28
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	4923      	ldr	r1, [pc, #140]	@ (8002084 <ThreadX_Init+0x290>)
 8001ff6:	4824      	ldr	r0, [pc, #144]	@ (8002088 <ThreadX_Init+0x294>)
 8001ff8:	f00b fbe8 	bl	800d7cc <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreExADC1, "semaphoreExADC1", 0);
 8001ffc:	231c      	movs	r3, #28
 8001ffe:	2200      	movs	r2, #0
 8002000:	4922      	ldr	r1, [pc, #136]	@ (800208c <ThreadX_Init+0x298>)
 8002002:	4823      	ldr	r0, [pc, #140]	@ (8002090 <ThreadX_Init+0x29c>)
 8002004:	f00b fbe2 	bl	800d7cc <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreExADC2, "semaphoreExADC2", 0);
 8002008:	231c      	movs	r3, #28
 800200a:	2200      	movs	r2, #0
 800200c:	4921      	ldr	r1, [pc, #132]	@ (8002094 <ThreadX_Init+0x2a0>)
 800200e:	4822      	ldr	r0, [pc, #136]	@ (8002098 <ThreadX_Init+0x2a4>)
 8002010:	f00b fbdc 	bl	800d7cc <_txe_semaphore_create>
	tx_semaphore_create(&semaphoreSPI, "semaphoreSPI", 0);
 8002014:	231c      	movs	r3, #28
 8002016:	2200      	movs	r2, #0
 8002018:	4920      	ldr	r1, [pc, #128]	@ (800209c <ThreadX_Init+0x2a8>)
 800201a:	4821      	ldr	r0, [pc, #132]	@ (80020a0 <ThreadX_Init+0x2ac>)
 800201c:	f00b fbd6 	bl	800d7cc <_txe_semaphore_create>
    

	return ret;
 8002020:	697b      	ldr	r3, [r7, #20]
}
 8002022:	4618      	mov	r0, r3
 8002024:	3718      	adds	r7, #24
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	080020a5 	.word	0x080020a5
 8002030:	0800de5c 	.word	0x0800de5c
 8002034:	200104b8 	.word	0x200104b8
 8002038:	080020f5 	.word	0x080020f5
 800203c:	0800de6c 	.word	0x0800de6c
 8002040:	20010568 	.word	0x20010568
 8002044:	0800219d 	.word	0x0800219d
 8002048:	0800de7c 	.word	0x0800de7c
 800204c:	20010618 	.word	0x20010618
 8002050:	08002269 	.word	0x08002269
 8002054:	0800de8c 	.word	0x0800de8c
 8002058:	200106c8 	.word	0x200106c8
 800205c:	0800227d 	.word	0x0800227d
 8002060:	0800de98 	.word	0x0800de98
 8002064:	20010778 	.word	0x20010778
 8002068:	0800237d 	.word	0x0800237d
 800206c:	0800dea4 	.word	0x0800dea4
 8002070:	20010828 	.word	0x20010828
 8002074:	0800deb4 	.word	0x0800deb4
 8002078:	200108d8 	.word	0x200108d8
 800207c:	0800dec4 	.word	0x0800dec4
 8002080:	200108f4 	.word	0x200108f4
 8002084:	0800ded4 	.word	0x0800ded4
 8002088:	20010910 	.word	0x20010910
 800208c:	0800dee8 	.word	0x0800dee8
 8002090:	2001092c 	.word	0x2001092c
 8002094:	0800def8 	.word	0x0800def8
 8002098:	20010948 	.word	0x20010948
 800209c:	0800df08 	.word	0x0800df08
 80020a0:	20010964 	.word	0x20010964

080020a4 <txMainThreadEntry>:


void txMainThreadEntry(
    ULONG threadInput
){
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
    HAL_FDCAN_Start(&hfdcan1);
 80020ac:	480e      	ldr	r0, [pc, #56]	@ (80020e8 <txMainThreadEntry+0x44>)
 80020ae:	f003 fcaf 	bl	8005a10 <HAL_FDCAN_Start>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80020b2:	2100      	movs	r1, #0
 80020b4:	480d      	ldr	r0, [pc, #52]	@ (80020ec <txMainThreadEntry+0x48>)
 80020b6:	f008 f809 	bl	800a0cc <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 80020ba:	2104      	movs	r1, #4
 80020bc:	480b      	ldr	r0, [pc, #44]	@ (80020ec <txMainThreadEntry+0x48>)
 80020be:	f008 f805 	bl	800a0cc <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 80020c2:	2108      	movs	r1, #8
 80020c4:	4809      	ldr	r0, [pc, #36]	@ (80020ec <txMainThreadEntry+0x48>)
 80020c6:	f008 f801 	bl	800a0cc <HAL_TIM_IC_Start_IT>
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_4);
 80020ca:	210c      	movs	r1, #12
 80020cc:	4807      	ldr	r0, [pc, #28]	@ (80020ec <txMainThreadEntry+0x48>)
 80020ce:	f007 fffd 	bl	800a0cc <HAL_TIM_IC_Start_IT>


	while(1){
	    HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 80020d2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020d6:	4806      	ldr	r0, [pc, #24]	@ (80020f0 <txMainThreadEntry+0x4c>)
 80020d8:	f004 f922 	bl	8006320 <HAL_GPIO_TogglePin>

	    tx_thread_sleep(1000);
 80020dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020e0:	f00a fb6a 	bl	800c7b8 <_tx_thread_sleep>
	    HAL_GPIO_TogglePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin);
 80020e4:	bf00      	nop
 80020e6:	e7f4      	b.n	80020d2 <txMainThreadEntry+0x2e>
 80020e8:	20010204 	.word	0x20010204
 80020ec:	200103c0 	.word	0x200103c0
 80020f0:	48000800 	.word	0x48000800

080020f4 <txAnalogThreadEntry>:
	}
}

void txAnalogThreadEntry(ULONG threadInput){
 80020f4:	b5b0      	push	{r4, r5, r7, lr}
 80020f6:	b09c      	sub	sp, #112	@ 0x70
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
    uint8_t analogRxData[ANALOG_DATA_LENGTH];
    uint32_t adcValues[NUM_ADC_CHANNELS];
    setAnalogSwitches(analogSwitchStates);
 80020fc:	4822      	ldr	r0, [pc, #136]	@ (8002188 <txAnalogThreadEntry+0x94>)
 80020fe:	f7ff fccf 	bl	8001aa0 <setAnalogSwitches>

    FDCAN_TxHeaderTypeDef analogHeader = {
 8002102:	4b22      	ldr	r3, [pc, #136]	@ (800218c <txAnalogThreadEntry+0x98>)
 8002104:	f107 041c 	add.w	r4, r7, #28
 8002108:	461d      	mov	r5, r3
 800210a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800210c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800210e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002110:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002112:	682b      	ldr	r3, [r5, #0]
 8002114:	6023      	str	r3, [r4, #0]
            .FDFormat = FDCAN_FD_CAN,
            .TxEventFifoControl = FDCAN_NO_TX_EVENTS,
            .MessageMarker = 0
    };
    while(1){
        HAL_ADC_Start_DMA(&hadc4, adcValues, NUM_ADC_CHANNELS);
 8002116:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800211a:	2208      	movs	r2, #8
 800211c:	4619      	mov	r1, r3
 800211e:	481c      	ldr	r0, [pc, #112]	@ (8002190 <txAnalogThreadEntry+0x9c>)
 8002120:	f001 fc46 	bl	80039b0 <HAL_ADC_Start_DMA>
        tx_semaphore_get(&semaphoreAnalog, TX_WAIT_FOREVER);
 8002124:	f04f 31ff 	mov.w	r1, #4294967295
 8002128:	481a      	ldr	r0, [pc, #104]	@ (8002194 <txAnalogThreadEntry+0xa0>)
 800212a:	f00b fbe5 	bl	800d8f8 <_txe_semaphore_get>
        struct analogData_t analogStruct = {
            .analog1 = adcValues[0],
 800212e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
        struct analogData_t analogStruct = {
 8002130:	b29b      	uxth	r3, r3
 8002132:	81bb      	strh	r3, [r7, #12]
            .analog2 = adcValues[1],
 8002134:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
        struct analogData_t analogStruct = {
 8002136:	b29b      	uxth	r3, r3
 8002138:	81fb      	strh	r3, [r7, #14]
            .analog3 = adcValues[2],
 800213a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
        struct analogData_t analogStruct = {
 800213c:	b29b      	uxth	r3, r3
 800213e:	823b      	strh	r3, [r7, #16]
            .analog4 = adcValues[3],
 8002140:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
        struct analogData_t analogStruct = {
 8002142:	b29b      	uxth	r3, r3
 8002144:	827b      	strh	r3, [r7, #18]
            .analog5 = adcValues[4],
 8002146:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
        struct analogData_t analogStruct = {
 8002148:	b29b      	uxth	r3, r3
 800214a:	82bb      	strh	r3, [r7, #20]
            .analog6 = adcValues[5],
 800214c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
        struct analogData_t analogStruct = {
 800214e:	b29b      	uxth	r3, r3
 8002150:	82fb      	strh	r3, [r7, #22]
            .analog7 = adcValues[6],
 8002152:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
        struct analogData_t analogStruct = {
 8002154:	b29b      	uxth	r3, r3
 8002156:	833b      	strh	r3, [r7, #24]
            .analog8 = adcValues[7]
 8002158:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
        struct analogData_t analogStruct = {
 800215a:	b29b      	uxth	r3, r3
 800215c:	837b      	strh	r3, [r7, #26]
        };
        analogPack(analogRxData, &analogStruct, ANALOG_DATA_LENGTH);
 800215e:	f107 010c 	add.w	r1, r7, #12
 8002162:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002166:	2210      	movs	r2, #16
 8002168:	4618      	mov	r0, r3
 800216a:	f000 fc51 	bl	8002a10 <ucr_01_front_analog_pack>
        HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &analogHeader, analogRxData);
 800216e:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 8002172:	f107 031c 	add.w	r3, r7, #28
 8002176:	4619      	mov	r1, r3
 8002178:	4807      	ldr	r0, [pc, #28]	@ (8002198 <txAnalogThreadEntry+0xa4>)
 800217a:	f003 fc71 	bl	8005a60 <HAL_FDCAN_AddMessageToTxFifoQ>
        tx_thread_sleep(4);
 800217e:	2004      	movs	r0, #4
 8002180:	f00a fb1a 	bl	800c7b8 <_tx_thread_sleep>
    while(1){
 8002184:	bf00      	nop
 8002186:	e7c6      	b.n	8002116 <txAnalogThreadEntry+0x22>
 8002188:	0800dfe4 	.word	0x0800dfe4
 800218c:	0800df18 	.word	0x0800df18
 8002190:	20010114 	.word	0x20010114
 8002194:	200108d8 	.word	0x200108d8
 8002198:	20010204 	.word	0x20010204

0800219c <txAeroThreadEntry>:
    }
}

void txAeroThreadEntry(
   ULONG threadInput
){
 800219c:	b5b0      	push	{r4, r5, r7, lr}
 800219e:	b096      	sub	sp, #88	@ 0x58
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
    if(UCR_OK != AeroInit()){
 80021a4:	f7ff fcd8 	bl	8001b58 <AeroInit>

    }
    struct aero_t aeroData;
    uint8_t transmitData[AERO_DATA_LENGTH];
    FDCAN_TxHeaderTypeDef aeroHeader = {
 80021a8:	4b2c      	ldr	r3, [pc, #176]	@ (800225c <txAeroThreadEntry+0xc0>)
 80021aa:	f107 0408 	add.w	r4, r7, #8
 80021ae:	461d      	mov	r5, r3
 80021b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021b8:	682b      	ldr	r3, [r5, #0]
 80021ba:	6023      	str	r3, [r4, #0]
        .TxEventFifoControl = FDCAN_NO_TX_EVENTS,
        .MessageMarker = 0
    };

    while(1){
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 80021bc:	2300      	movs	r3, #0
 80021be:	657b      	str	r3, [r7, #84]	@ 0x54
 80021c0:	e009      	b.n	80021d6 <txAeroThreadEntry+0x3a>
            StartSensorReading(&AeroSensors[i]);
 80021c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	4a26      	ldr	r2, [pc, #152]	@ (8002260 <txAeroThreadEntry+0xc4>)
 80021c8:	4413      	add	r3, r2
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7ff fd16 	bl	8001bfc <StartSensorReading>
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 80021d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021d2:	3301      	adds	r3, #1
 80021d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80021d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d9f2      	bls.n	80021c2 <txAeroThreadEntry+0x26>
        }
        tx_thread_sleep(20);
 80021dc:	2014      	movs	r0, #20
 80021de:	f00a faeb 	bl	800c7b8 <_tx_thread_sleep>

        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 80021e2:	2300      	movs	r3, #0
 80021e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80021e6:	e009      	b.n	80021fc <txAeroThreadEntry+0x60>
            ReadData(&AeroSensors[i]);
 80021e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021ea:	00db      	lsls	r3, r3, #3
 80021ec:	4a1c      	ldr	r2, [pc, #112]	@ (8002260 <txAeroThreadEntry+0xc4>)
 80021ee:	4413      	add	r3, r2
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff fd39 	bl	8001c68 <ReadData>
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 80021f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021f8:	3301      	adds	r3, #1
 80021fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80021fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d9f2      	bls.n	80021e8 <txAeroThreadEntry+0x4c>
        }
        aeroData.pressure1 = AeroSensors[0].pressure;
 8002202:	4b17      	ldr	r3, [pc, #92]	@ (8002260 <txAeroThreadEntry+0xc4>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	63fb      	str	r3, [r7, #60]	@ 0x3c
        aeroData.pressure2 = AeroSensors[1].pressure;
 8002208:	4b15      	ldr	r3, [pc, #84]	@ (8002260 <txAeroThreadEntry+0xc4>)
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	643b      	str	r3, [r7, #64]	@ 0x40
        aeroData.pressure3 = AeroSensors[2].pressure;
 800220e:	4b14      	ldr	r3, [pc, #80]	@ (8002260 <txAeroThreadEntry+0xc4>)
 8002210:	691b      	ldr	r3, [r3, #16]
 8002212:	647b      	str	r3, [r7, #68]	@ 0x44

        aeroData.temperature1 = AeroSensors[0].temperature;
 8002214:	4b12      	ldr	r3, [pc, #72]	@ (8002260 <txAeroThreadEntry+0xc4>)
 8002216:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800221a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
        aeroData.temperature2 = AeroSensors[1].temperature;
 800221e:	4b10      	ldr	r3, [pc, #64]	@ (8002260 <txAeroThreadEntry+0xc4>)
 8002220:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002224:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        aeroData.temperature3 = AeroSensors[2].temperature;
 8002228:	4b0d      	ldr	r3, [pc, #52]	@ (8002260 <txAeroThreadEntry+0xc4>)
 800222a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800222e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
        aeroPack(transmitData, &aeroData, AERO_DATA_LENGTH);
 8002232:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 8002236:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800223a:	2210      	movs	r2, #16
 800223c:	4618      	mov	r0, r3
 800223e:	f000 fd0b 	bl	8002c58 <ucr_01_front_aero_pack>
        tx_thread_sleep(80);
 8002242:	2050      	movs	r0, #80	@ 0x50
 8002244:	f00a fab8 	bl	800c7b8 <_tx_thread_sleep>
        HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &aeroHeader, transmitData);
 8002248:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800224c:	f107 0308 	add.w	r3, r7, #8
 8002250:	4619      	mov	r1, r3
 8002252:	4804      	ldr	r0, [pc, #16]	@ (8002264 <txAeroThreadEntry+0xc8>)
 8002254:	f003 fc04 	bl	8005a60 <HAL_FDCAN_AddMessageToTxFifoQ>
        for(int i = 0; i < NUM_AERO_SENSORS; i ++){
 8002258:	e7b0      	b.n	80021bc <txAeroThreadEntry+0x20>
 800225a:	bf00      	nop
 800225c:	0800df3c 	.word	0x0800df3c
 8002260:	200104a0 	.word	0x200104a0
 8002264:	20010204 	.word	0x20010204

08002268 <txCAN500HzThreadEntry>:
    }
}

void txCAN500HzThreadEntry(ULONG threadInput){
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]

    while(1){
    	tx_thread_sleep(1000);
 8002270:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002274:	f00a faa0 	bl	800c7b8 <_tx_thread_sleep>
 8002278:	e7fa      	b.n	8002270 <txCAN500HzThreadEntry+0x8>
	...

0800227c <txCAN100HzThreadEntry>:
    }
}

void txCAN100HzThreadEntry(
    ULONG threadInput
){
 800227c:	b5b0      	push	{r4, r5, r7, lr}
 800227e:	b09a      	sub	sp, #104	@ 0x68
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
    if(UCR_OK != FrequencyInit()){
 8002284:	f000 f8ba 	bl	80023fc <FrequencyInit>

    }
	uint8_t preScalar = htim2.Init.Prescaler + 1;
 8002288:	4b36      	ldr	r3, [pc, #216]	@ (8002364 <txCAN100HzThreadEntry+0xe8>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	b2db      	uxtb	r3, r3
 800228e:	3301      	adds	r3, #1
 8002290:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
    float refClock = TIMCLOCK/(preScalar);
 8002294:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 8002298:	4a33      	ldr	r2, [pc, #204]	@ (8002368 <txCAN100HzThreadEntry+0xec>)
 800229a:	fb92 f3f3 	sdiv	r3, r2, r3
 800229e:	ee07 3a90 	vmov	s15, r3
 80022a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022a6:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	float frequency[NUM_FREQUENCY_CHANNELS];
	uint8_t frequencyData[FREQUENCY_DATA_LENGTH];
	FDCAN_TxHeaderTypeDef frequencyHeader = {
 80022aa:	4b30      	ldr	r3, [pc, #192]	@ (800236c <txCAN100HzThreadEntry+0xf0>)
 80022ac:	f107 0418 	add.w	r4, r7, #24
 80022b0:	461d      	mov	r5, r3
 80022b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022ba:	682b      	ldr	r3, [r5, #0]
 80022bc:	6023      	str	r3, [r4, #0]
	        .MessageMarker = 0
	};

    while(1){
        // Acquire the semaphore
    	tx_semaphore_get(&semaphoreFrequency, TX_WAIT_FOREVER);
 80022be:	f04f 31ff 	mov.w	r1, #4294967295
 80022c2:	482b      	ldr	r0, [pc, #172]	@ (8002370 <txCAN100HzThreadEntry+0xf4>)
 80022c4:	f00b fb18 	bl	800d8f8 <_txe_semaphore_get>
    	// Convert the data to frequency and encode it
    	for(int i = 0; i < 4; i ++){
 80022c8:	2300      	movs	r3, #0
 80022ca:	667b      	str	r3, [r7, #100]	@ 0x64
 80022cc:	e028      	b.n	8002320 <txCAN100HzThreadEntry+0xa4>
    	    if(!ChannelData[i].difference){
 80022ce:	4a29      	ldr	r2, [pc, #164]	@ (8002374 <txCAN100HzThreadEntry+0xf8>)
 80022d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80022d2:	019b      	lsls	r3, r3, #6
 80022d4:	4413      	add	r3, r2
 80022d6:	333c      	adds	r3, #60	@ 0x3c
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d108      	bne.n	80022f0 <txCAN100HzThreadEntry+0x74>
    	        frequency[i] = 0;
 80022de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	3368      	adds	r3, #104	@ 0x68
 80022e4:	443b      	add	r3, r7
 80022e6:	3b1c      	subs	r3, #28
 80022e8:	f04f 0200 	mov.w	r2, #0
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	e014      	b.n	800231a <txCAN100HzThreadEntry+0x9e>
    	    }else{
    	        frequency[i] = refClock / ChannelData[i].difference;
 80022f0:	4a20      	ldr	r2, [pc, #128]	@ (8002374 <txCAN100HzThreadEntry+0xf8>)
 80022f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80022f4:	019b      	lsls	r3, r3, #6
 80022f6:	4413      	add	r3, r2
 80022f8:	333c      	adds	r3, #60	@ 0x3c
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	ee07 3a90 	vmov	s15, r3
 8002300:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002304:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 8002308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800230c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	3368      	adds	r3, #104	@ 0x68
 8002312:	443b      	add	r3, r7
 8002314:	3b1c      	subs	r3, #28
 8002316:	edc3 7a00 	vstr	s15, [r3]
    	for(int i = 0; i < 4; i ++){
 800231a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800231c:	3301      	adds	r3, #1
 800231e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002320:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002322:	2b03      	cmp	r3, #3
 8002324:	ddd3      	ble.n	80022ce <txCAN100HzThreadEntry+0x52>
    	    }
    	}
    	struct frequencyData_t frequencyStruct = {
    	        .freq1 = frequency[0],
 8002326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    	struct frequencyData_t frequencyStruct = {
 8002328:	60bb      	str	r3, [r7, #8]
    	        .freq2 = frequency[1],
 800232a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
    	struct frequencyData_t frequencyStruct = {
 800232c:	60fb      	str	r3, [r7, #12]
    	        .freq3 = frequency[2],
 800232e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    	struct frequencyData_t frequencyStruct = {
 8002330:	613b      	str	r3, [r7, #16]
    	        .freq4 = frequency[3]
 8002332:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
    	struct frequencyData_t frequencyStruct = {
 8002334:	617b      	str	r3, [r7, #20]
    	};
    	frequencyPack(frequencyData, &frequencyStruct, FREQUENCY_DATA_LENGTH);
 8002336:	f107 0108 	add.w	r1, r7, #8
 800233a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800233e:	2210      	movs	r2, #16
 8002340:	4618      	mov	r0, r3
 8002342:	f000 fd99 	bl	8002e78 <ucr_01_front_frequency_pack>
    	tx_semaphore_put(&semaphoreFrequency);
 8002346:	480a      	ldr	r0, [pc, #40]	@ (8002370 <txCAN100HzThreadEntry+0xf4>)
 8002348:	f00b fb18 	bl	800d97c <_txe_semaphore_put>
    	HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &frequencyHeader, frequencyData);
 800234c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8002350:	f107 0318 	add.w	r3, r7, #24
 8002354:	4619      	mov	r1, r3
 8002356:	4808      	ldr	r0, [pc, #32]	@ (8002378 <txCAN100HzThreadEntry+0xfc>)
 8002358:	f003 fb82 	bl	8005a60 <HAL_FDCAN_AddMessageToTxFifoQ>

        tx_thread_sleep(10);
 800235c:	200a      	movs	r0, #10
 800235e:	f00a fa2b 	bl	800c7b8 <_tx_thread_sleep>
    while(1){
 8002362:	e7ac      	b.n	80022be <txCAN100HzThreadEntry+0x42>
 8002364:	200103c0 	.word	0x200103c0
 8002368:	0a21fe80 	.word	0x0a21fe80
 800236c:	0800df60 	.word	0x0800df60
 8002370:	20010910 	.word	0x20010910
 8002374:	20010980 	.word	0x20010980
 8002378:	20010204 	.word	0x20010204

0800237c <txADS1ThreadInput>:
    }
}

void txADS1ThreadInput(
    ULONG threadInput
){
 800237c:	b580      	push	{r7, lr}
 800237e:	b096      	sub	sp, #88	@ 0x58
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
    uint8_t rxData[3];
    uint8_t inputSet = 0;
 8002384:	2300      	movs	r3, #0
 8002386:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    uint8_t canTxData[20];
    uint64_t combinedData[6];
    externalADC1.csPinPort = CS1_GPIO_Port;
 800238a:	4b18      	ldr	r3, [pc, #96]	@ (80023ec <txADS1ThreadInput+0x70>)
 800238c:	4a18      	ldr	r2, [pc, #96]	@ (80023f0 <txADS1ThreadInput+0x74>)
 800238e:	61da      	str	r2, [r3, #28]
    externalADC1.csPin = CS1_Pin;
 8002390:	4b16      	ldr	r3, [pc, #88]	@ (80023ec <txADS1ThreadInput+0x70>)
 8002392:	2220      	movs	r2, #32
 8002394:	841a      	strh	r2, [r3, #32]
    externalADC1.startSyncPinPort = STARTSYNC_1_GPIO_Port;
 8002396:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <txADS1ThreadInput+0x70>)
 8002398:	4a15      	ldr	r2, [pc, #84]	@ (80023f0 <txADS1ThreadInput+0x74>)
 800239a:	615a      	str	r2, [r3, #20]
    externalADC1.startSyncPin = STARTSYNC_1_Pin;
 800239c:	4b13      	ldr	r3, [pc, #76]	@ (80023ec <txADS1ThreadInput+0x70>)
 800239e:	2210      	movs	r2, #16
 80023a0:	831a      	strh	r2, [r3, #24]
    externalADC1.resetPinPort = RESET1_GPIO_Port;
 80023a2:	4b12      	ldr	r3, [pc, #72]	@ (80023ec <txADS1ThreadInput+0x70>)
 80023a4:	4a13      	ldr	r2, [pc, #76]	@ (80023f4 <txADS1ThreadInput+0x78>)
 80023a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    externalADC1.resetPin = RESET1_Pin;
 80023a8:	4b10      	ldr	r3, [pc, #64]	@ (80023ec <txADS1ThreadInput+0x70>)
 80023aa:	2202      	movs	r2, #2
 80023ac:	861a      	strh	r2, [r3, #48]	@ 0x30
    externalADC1.drdyPinPort = DRDY1_GPIO_Port;
 80023ae:	4b0f      	ldr	r3, [pc, #60]	@ (80023ec <txADS1ThreadInput+0x70>)
 80023b0:	4a10      	ldr	r2, [pc, #64]	@ (80023f4 <txADS1ThreadInput+0x78>)
 80023b2:	625a      	str	r2, [r3, #36]	@ 0x24
    externalADC1.drdyPin = DRDY1_Pin;
 80023b4:	4b0d      	ldr	r3, [pc, #52]	@ (80023ec <txADS1ThreadInput+0x70>)
 80023b6:	2201      	movs	r2, #1
 80023b8:	851a      	strh	r2, [r3, #40]	@ 0x28

    HAL_GPIO_WritePin(CS1_GPIO_Port, CS1_Pin, SET);
 80023ba:	2201      	movs	r2, #1
 80023bc:	2120      	movs	r1, #32
 80023be:	480c      	ldr	r0, [pc, #48]	@ (80023f0 <txADS1ThreadInput+0x74>)
 80023c0:	f003 ff96 	bl	80062f0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(CS2_GPIO_Port, CS2_Pin, SET);
 80023c4:	2201      	movs	r2, #1
 80023c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023ca:	480b      	ldr	r0, [pc, #44]	@ (80023f8 <txADS1ThreadInput+0x7c>)
 80023cc:	f003 ff90 	bl	80062f0 <HAL_GPIO_WritePin>
    // Delay to allow power supplies to settle
    HAL_Delay(5);
 80023d0:	2005      	movs	r0, #5
 80023d2:	f000 feab 	bl	800312c <HAL_Delay>

    // Set up registers
    StartUpRoutine(&externalADC1);
 80023d6:	4805      	ldr	r0, [pc, #20]	@ (80023ec <txADS1ThreadInput+0x70>)
 80023d8:	f000 f99e 	bl	8002718 <StartUpRoutine>



    // clear Power on reset flag
    uint8_t data = 0x00;
 80023dc:	2300      	movs	r3, #0
 80023de:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
////            .gauge6 = combinedData[5]
////        };
////        ucr_01_front_strain_gauges1_pack(canTxData, &stuff, UCR_01_FRONT_STRAIN_GAUGES1_LENGTH);
////        HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &exADC1Header, canTxData);
//        }
        tx_thread_sleep(100);
 80023e2:	2064      	movs	r0, #100	@ 0x64
 80023e4:	f00a f9e8 	bl	800c7b8 <_tx_thread_sleep>
 80023e8:	e7fb      	b.n	80023e2 <txADS1ThreadInput+0x66>
 80023ea:	bf00      	nop
 80023ec:	20010a80 	.word	0x20010a80
 80023f0:	48000800 	.word	0x48000800
 80023f4:	48000400 	.word	0x48000400
 80023f8:	48001000 	.word	0x48001000

080023fc <FrequencyInit>:
static uint8_t CalculateFrequency(
        frequency_t* channel,
        TIM_HandleTypeDef* htim
);

uint8_t FrequencyInit(void){
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b086      	sub	sp, #24
 8002400:	af04      	add	r7, sp, #16
    uint8_t retVal = UCR_OK;
 8002402:	2300      	movs	r3, #0
 8002404:	70fb      	strb	r3, [r7, #3]
    for(int i = 0; i < NUM_FREQUENCY_CHANNELS; i ++){
 8002406:	2300      	movs	r3, #0
 8002408:	607b      	str	r3, [r7, #4]
 800240a:	e016      	b.n	800243a <FrequencyInit+0x3e>
        ChannelData[i].firstValue = 0;
 800240c:	4a35      	ldr	r2, [pc, #212]	@ (80024e4 <FrequencyInit+0xe8>)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	019b      	lsls	r3, r3, #6
 8002412:	4413      	add	r3, r2
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
        ChannelData[i].secondValue = 0;
 8002418:	4a32      	ldr	r2, [pc, #200]	@ (80024e4 <FrequencyInit+0xe8>)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	019b      	lsls	r3, r3, #6
 800241e:	4413      	add	r3, r2
 8002420:	3304      	adds	r3, #4
 8002422:	2200      	movs	r2, #0
 8002424:	601a      	str	r2, [r3, #0]
        ChannelData[i].isFirstCapture = false;
 8002426:	4a2f      	ldr	r2, [pc, #188]	@ (80024e4 <FrequencyInit+0xe8>)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	019b      	lsls	r3, r3, #6
 800242c:	4413      	add	r3, r2
 800242e:	3308      	adds	r3, #8
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < NUM_FREQUENCY_CHANNELS; i ++){
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	3301      	adds	r3, #1
 8002438:	607b      	str	r3, [r7, #4]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2b03      	cmp	r3, #3
 800243e:	d9e5      	bls.n	800240c <FrequencyInit+0x10>
//        ChannelData[i].zeroReset = true;
    }
    ChannelData[0].halChannel = TIM_CHANNEL_1;
 8002440:	4b28      	ldr	r3, [pc, #160]	@ (80024e4 <FrequencyInit+0xe8>)
 8002442:	2200      	movs	r2, #0
 8002444:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    ChannelData[1].halChannel = TIM_CHANNEL_2;
 8002448:	4b26      	ldr	r3, [pc, #152]	@ (80024e4 <FrequencyInit+0xe8>)
 800244a:	2204      	movs	r2, #4
 800244c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
    ChannelData[2].halChannel = TIM_CHANNEL_3;
 8002450:	4b24      	ldr	r3, [pc, #144]	@ (80024e4 <FrequencyInit+0xe8>)
 8002452:	2208      	movs	r2, #8
 8002454:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    ChannelData[3].halChannel = TIM_CHANNEL_4;
 8002458:	4b22      	ldr	r3, [pc, #136]	@ (80024e4 <FrequencyInit+0xe8>)
 800245a:	220c      	movs	r2, #12
 800245c:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8

    tx_timer_create(&ChannelData[0].resetTimer, "resetTimer1", 
 8002460:	232c      	movs	r3, #44	@ 0x2c
 8002462:	9303      	str	r3, [sp, #12]
 8002464:	2300      	movs	r3, #0
 8002466:	9302      	str	r3, [sp, #8]
 8002468:	2300      	movs	r3, #0
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002470:	9300      	str	r3, [sp, #0]
 8002472:	2300      	movs	r3, #0
 8002474:	4a1c      	ldr	r2, [pc, #112]	@ (80024e8 <FrequencyInit+0xec>)
 8002476:	491d      	ldr	r1, [pc, #116]	@ (80024ec <FrequencyInit+0xf0>)
 8002478:	481d      	ldr	r0, [pc, #116]	@ (80024f0 <FrequencyInit+0xf4>)
 800247a:	f00b fbe3 	bl	800dc44 <_txe_timer_create>
        timerExpirationFrequency, 0, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    tx_timer_create(&ChannelData[1].resetTimer, "resetTimer2", 
 800247e:	232c      	movs	r3, #44	@ 0x2c
 8002480:	9303      	str	r3, [sp, #12]
 8002482:	2300      	movs	r3, #0
 8002484:	9302      	str	r3, [sp, #8]
 8002486:	2300      	movs	r3, #0
 8002488:	9301      	str	r3, [sp, #4]
 800248a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	2301      	movs	r3, #1
 8002492:	4a15      	ldr	r2, [pc, #84]	@ (80024e8 <FrequencyInit+0xec>)
 8002494:	4917      	ldr	r1, [pc, #92]	@ (80024f4 <FrequencyInit+0xf8>)
 8002496:	4818      	ldr	r0, [pc, #96]	@ (80024f8 <FrequencyInit+0xfc>)
 8002498:	f00b fbd4 	bl	800dc44 <_txe_timer_create>
        timerExpirationFrequency, 1, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    tx_timer_create(&ChannelData[2].resetTimer, "resetTimer3", 
 800249c:	232c      	movs	r3, #44	@ 0x2c
 800249e:	9303      	str	r3, [sp, #12]
 80024a0:	2300      	movs	r3, #0
 80024a2:	9302      	str	r3, [sp, #8]
 80024a4:	2300      	movs	r3, #0
 80024a6:	9301      	str	r3, [sp, #4]
 80024a8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	2302      	movs	r3, #2
 80024b0:	4a0d      	ldr	r2, [pc, #52]	@ (80024e8 <FrequencyInit+0xec>)
 80024b2:	4912      	ldr	r1, [pc, #72]	@ (80024fc <FrequencyInit+0x100>)
 80024b4:	4812      	ldr	r0, [pc, #72]	@ (8002500 <FrequencyInit+0x104>)
 80024b6:	f00b fbc5 	bl	800dc44 <_txe_timer_create>
        timerExpirationFrequency, 2, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    tx_timer_create(&ChannelData[3].resetTimer, "resetTimer4", 
 80024ba:	232c      	movs	r3, #44	@ 0x2c
 80024bc:	9303      	str	r3, [sp, #12]
 80024be:	2300      	movs	r3, #0
 80024c0:	9302      	str	r3, [sp, #8]
 80024c2:	2300      	movs	r3, #0
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80024ca:	9300      	str	r3, [sp, #0]
 80024cc:	2303      	movs	r3, #3
 80024ce:	4a06      	ldr	r2, [pc, #24]	@ (80024e8 <FrequencyInit+0xec>)
 80024d0:	490c      	ldr	r1, [pc, #48]	@ (8002504 <FrequencyInit+0x108>)
 80024d2:	480d      	ldr	r0, [pc, #52]	@ (8002508 <FrequencyInit+0x10c>)
 80024d4:	f00b fbb6 	bl	800dc44 <_txe_timer_create>
        timerExpirationFrequency, 3, FREQUENCY_RESET_TIME, 0, TX_NO_ACTIVATE);
    return retVal;
 80024d8:	78fb      	ldrb	r3, [r7, #3]
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20010980 	.word	0x20010980
 80024e8:	0800266d 	.word	0x0800266d
 80024ec:	0800df84 	.word	0x0800df84
 80024f0:	2001098c 	.word	0x2001098c
 80024f4:	0800df90 	.word	0x0800df90
 80024f8:	200109cc 	.word	0x200109cc
 80024fc:	0800df9c 	.word	0x0800df9c
 8002500:	20010a0c 	.word	0x20010a0c
 8002504:	0800dfa8 	.word	0x0800dfa8
 8002508:	20010a4c 	.word	0x20010a4c

0800250c <HAL_TIM_IC_CaptureCallback>:
  * @param htim: Timer handle
  * @retval void
  */
void HAL_TIM_IC_CaptureCallback(
    TIM_HandleTypeDef* htim
){
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
    uint8_t channel = 0;
 8002514:	2300      	movs	r3, #0
 8002516:	73fb      	strb	r3, [r7, #15]
    switch (htim->Channel){
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	7f1b      	ldrb	r3, [r3, #28]
 800251c:	3b01      	subs	r3, #1
 800251e:	2b07      	cmp	r3, #7
 8002520:	d827      	bhi.n	8002572 <HAL_TIM_IC_CaptureCallback+0x66>
 8002522:	a201      	add	r2, pc, #4	@ (adr r2, 8002528 <HAL_TIM_IC_CaptureCallback+0x1c>)
 8002524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002528:	08002549 	.word	0x08002549
 800252c:	0800254f 	.word	0x0800254f
 8002530:	08002573 	.word	0x08002573
 8002534:	08002555 	.word	0x08002555
 8002538:	08002573 	.word	0x08002573
 800253c:	08002573 	.word	0x08002573
 8002540:	08002573 	.word	0x08002573
 8002544:	0800255b 	.word	0x0800255b
        case HAL_TIM_ACTIVE_CHANNEL_1:
            channel = 0;
 8002548:	2300      	movs	r3, #0
 800254a:	73fb      	strb	r3, [r7, #15]
            break;
 800254c:	e008      	b.n	8002560 <HAL_TIM_IC_CaptureCallback+0x54>
        case HAL_TIM_ACTIVE_CHANNEL_2:
            channel = 1;
 800254e:	2301      	movs	r3, #1
 8002550:	73fb      	strb	r3, [r7, #15]
            break;
 8002552:	e005      	b.n	8002560 <HAL_TIM_IC_CaptureCallback+0x54>
        case HAL_TIM_ACTIVE_CHANNEL_3:
            channel = 2;
 8002554:	2302      	movs	r3, #2
 8002556:	73fb      	strb	r3, [r7, #15]
            break;
 8002558:	e002      	b.n	8002560 <HAL_TIM_IC_CaptureCallback+0x54>
        case HAL_TIM_ACTIVE_CHANNEL_4:
            channel = 3;
 800255a:	2303      	movs	r3, #3
 800255c:	73fb      	strb	r3, [r7, #15]
            break;
 800255e:	bf00      	nop
        default:
            return;
    }
    CalculateFrequency(&ChannelData[channel], htim);
 8002560:	7bfb      	ldrb	r3, [r7, #15]
 8002562:	019b      	lsls	r3, r3, #6
 8002564:	4a05      	ldr	r2, [pc, #20]	@ (800257c <HAL_TIM_IC_CaptureCallback+0x70>)
 8002566:	4413      	add	r3, r2
 8002568:	6879      	ldr	r1, [r7, #4]
 800256a:	4618      	mov	r0, r3
 800256c:	f000 f808 	bl	8002580 <CalculateFrequency>
 8002570:	e000      	b.n	8002574 <HAL_TIM_IC_CaptureCallback+0x68>
            return;
 8002572:	bf00      	nop
}
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20010980 	.word	0x20010980

08002580 <CalculateFrequency>:

static uint8_t CalculateFrequency(
    frequency_t* channel,
    TIM_HandleTypeDef* htim
){
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
    uint8_t retVal = UCR_OK;
 800258a:	2300      	movs	r3, #0
 800258c:	73fb      	strb	r3, [r7, #15]
    // Check if first rising edge to begin capture
    if(TX_SUCCESS != tx_semaphore_get(&semaphoreFrequency, TX_NO_WAIT)){
 800258e:	2100      	movs	r1, #0
 8002590:	4835      	ldr	r0, [pc, #212]	@ (8002668 <CalculateFrequency+0xe8>)
 8002592:	f00b f9b1 	bl	800d8f8 <_txe_semaphore_get>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <CalculateFrequency+0x24>
        retVal = UCR_NOT_OK;
 800259c:	2301      	movs	r3, #1
 800259e:	73fb      	strb	r3, [r7, #15]
        return retVal;
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
 80025a2:	e05c      	b.n	800265e <CalculateFrequency+0xde>
    }

    if(!channel->isFirstCapture){
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	7a1b      	ldrb	r3, [r3, #8]
 80025a8:	f083 0301 	eor.w	r3, r3, #1
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d012      	beq.n	80025d8 <CalculateFrequency+0x58>
        if(TX_SUCCESS != tx_timer_activate(&channel->resetTimer)){
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	330c      	adds	r3, #12
 80025b6:	4618      	mov	r0, r3
 80025b8:	f00b faf0 	bl	800db9c <_txe_timer_activate>
                   // ADD error handler stuff here;
        }
        channel->firstValue = HAL_TIM_ReadCapturedValue(htim, channel->halChannel);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025c2:	4619      	mov	r1, r3
 80025c4:	6838      	ldr	r0, [r7, #0]
 80025c6:	f008 f8bd 	bl	800a744 <HAL_TIM_ReadCapturedValue>
 80025ca:	4602      	mov	r2, r0
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	601a      	str	r2, [r3, #0]
        // Set flag to indicate next value will be second rising edge
        channel->isFirstCapture = true;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2201      	movs	r2, #1
 80025d4:	721a      	strb	r2, [r3, #8]
 80025d6:	e036      	b.n	8002646 <CalculateFrequency+0xc6>
    }else{
        // Stop the reset timer
        if(TX_SUCCESS != tx_timer_deactivate(&channel->resetTimer)){
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	330c      	adds	r3, #12
 80025dc:	4618      	mov	r0, r3
 80025de:	f00b fbdd 	bl	800dd9c <_txe_timer_deactivate>
            // ADD error handler stuff here;
        }
        channel->secondValue = HAL_TIM_ReadCapturedValue(htim, channel->halChannel);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80025e8:	4619      	mov	r1, r3
 80025ea:	6838      	ldr	r0, [r7, #0]
 80025ec:	f008 f8aa 	bl	800a744 <HAL_TIM_ReadCapturedValue>
 80025f0:	4602      	mov	r2, r0
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	605a      	str	r2, [r3, #4]
        // Check if the first capture was before the second
        if(channel->secondValue > channel->firstValue){
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685a      	ldr	r2, [r3, #4]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d907      	bls.n	8002612 <CalculateFrequency+0x92>
            // Calculate the difference
            channel->difference = channel->secondValue - channel->firstValue;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	1ad2      	subs	r2, r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002610:	e010      	b.n	8002634 <CalculateFrequency+0xb4>
        } else if (channel->secondValue < channel->firstValue){
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	429a      	cmp	r2, r3
 800261c:	d20a      	bcs.n	8002634 <CalculateFrequency+0xb4>
            channel->difference = ((htim->Init.Period - channel->firstValue) + channel->secondValue) + 1;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	68da      	ldr	r2, [r3, #12]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	1ad2      	subs	r2, r2, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	4413      	add	r3, r2
 800262e:	1c5a      	adds	r2, r3, #1
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        // Reset the first capture state
        channel->firstValue = channel->secondValue;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685a      	ldr	r2, [r3, #4]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	601a      	str	r2, [r3, #0]
        if(TX_SUCCESS != tx_timer_activate(&channel->resetTimer)){
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	330c      	adds	r3, #12
 8002640:	4618      	mov	r0, r3
 8002642:	f00b faab 	bl	800db9c <_txe_timer_activate>
                   // ADD error handler stuff here;
        }
    }
    // Release the semaphore
    if(TX_SUCCESS != tx_semaphore_put(&semaphoreFrequency)){
 8002646:	4808      	ldr	r0, [pc, #32]	@ (8002668 <CalculateFrequency+0xe8>)
 8002648:	f00b f998 	bl	800d97c <_txe_semaphore_put>
        // ADD error handler stuff here;
    }
    // Reset the timer;
    if(TX_SUCCESS != tx_timer_change(&channel->resetTimer, FREQUENCY_RESET_TIME, 0)){
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	330c      	adds	r3, #12
 8002650:	2200      	movs	r2, #0
 8002652:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002656:	4618      	mov	r0, r3
 8002658:	f00b fabe 	bl	800dbd8 <_txe_timer_change>
        // ADD error handler stuff here;
    }
    return retVal;
 800265c:	7bfb      	ldrb	r3, [r7, #15]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3710      	adds	r7, #16
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20010910 	.word	0x20010910

0800266c <timerExpirationFrequency>:
  * @param channel: the number of the timer
  * @retval void
  */
void timerExpirationFrequency(
    ULONG channel
){
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
    // Attempt to acquire the semaphore
    if(TX_SUCCESS != tx_semaphore_get(&semaphoreFrequency, TX_NO_WAIT)){
 8002674:	2100      	movs	r1, #0
 8002676:	4818      	ldr	r0, [pc, #96]	@ (80026d8 <timerExpirationFrequency+0x6c>)
 8002678:	f00b f93e 	bl	800d8f8 <_txe_semaphore_get>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d126      	bne.n	80026d0 <timerExpirationFrequency+0x64>
        return;
    }
    // Set the first capture and difference to zero
    ChannelData[channel].isFirstCapture = false;
 8002682:	4a16      	ldr	r2, [pc, #88]	@ (80026dc <timerExpirationFrequency+0x70>)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	019b      	lsls	r3, r3, #6
 8002688:	4413      	add	r3, r2
 800268a:	3308      	adds	r3, #8
 800268c:	2200      	movs	r2, #0
 800268e:	701a      	strb	r2, [r3, #0]
    ChannelData[channel].difference = 0;
 8002690:	4a12      	ldr	r2, [pc, #72]	@ (80026dc <timerExpirationFrequency+0x70>)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	019b      	lsls	r3, r3, #6
 8002696:	4413      	add	r3, r2
 8002698:	333c      	adds	r3, #60	@ 0x3c
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
    // Reset the timer
    tx_timer_deactivate(&ChannelData[channel].resetTimer);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	019b      	lsls	r3, r3, #6
 80026a2:	3308      	adds	r3, #8
 80026a4:	4a0d      	ldr	r2, [pc, #52]	@ (80026dc <timerExpirationFrequency+0x70>)
 80026a6:	4413      	add	r3, r2
 80026a8:	3304      	adds	r3, #4
 80026aa:	4618      	mov	r0, r3
 80026ac:	f00b fb76 	bl	800dd9c <_txe_timer_deactivate>
    tx_timer_change(&ChannelData[channel].resetTimer, FREQUENCY_RESET_TIME, 0);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	019b      	lsls	r3, r3, #6
 80026b4:	3308      	adds	r3, #8
 80026b6:	4a09      	ldr	r2, [pc, #36]	@ (80026dc <timerExpirationFrequency+0x70>)
 80026b8:	4413      	add	r3, r2
 80026ba:	3304      	adds	r3, #4
 80026bc:	2200      	movs	r2, #0
 80026be:	f241 3188 	movw	r1, #5000	@ 0x1388
 80026c2:	4618      	mov	r0, r3
 80026c4:	f00b fa88 	bl	800dbd8 <_txe_timer_change>
    // Release the semaphore
    tx_semaphore_put(&semaphoreFrequency);
 80026c8:	4803      	ldr	r0, [pc, #12]	@ (80026d8 <timerExpirationFrequency+0x6c>)
 80026ca:	f00b f957 	bl	800d97c <_txe_semaphore_put>
    return;
 80026ce:	e000      	b.n	80026d2 <timerExpirationFrequency+0x66>
        return;
 80026d0:	bf00      	nop
}
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	20010910 	.word	0x20010910
 80026dc:	20010980 	.word	0x20010980

080026e0 <HAL_GPIO_EXTI_Callback>:
#include "exti.h"
#include "stdint.h"
#include "main.h"
#include "threadx.h"

void HAL_GPIO_EXTI_Callback(uint16_t pin){
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	4603      	mov	r3, r0
 80026e8:	80fb      	strh	r3, [r7, #6]
    if(pin == DRDY1_Pin){
 80026ea:	88fb      	ldrh	r3, [r7, #6]
 80026ec:	2b01      	cmp	r3, #1
 80026ee:	d103      	bne.n	80026f8 <HAL_GPIO_EXTI_Callback+0x18>
        tx_semaphore_put(&semaphoreExADC1);
 80026f0:	4807      	ldr	r0, [pc, #28]	@ (8002710 <HAL_GPIO_EXTI_Callback+0x30>)
 80026f2:	f00b f943 	bl	800d97c <_txe_semaphore_put>
    }else if(pin == DRDY2_Pin){
        tx_semaphore_put(&semaphoreExADC2);
    }
}
 80026f6:	e006      	b.n	8002706 <HAL_GPIO_EXTI_Callback+0x26>
    }else if(pin == DRDY2_Pin){
 80026f8:	88fb      	ldrh	r3, [r7, #6]
 80026fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026fe:	d102      	bne.n	8002706 <HAL_GPIO_EXTI_Callback+0x26>
        tx_semaphore_put(&semaphoreExADC2);
 8002700:	4804      	ldr	r0, [pc, #16]	@ (8002714 <HAL_GPIO_EXTI_Callback+0x34>)
 8002702:	f00b f93b 	bl	800d97c <_txe_semaphore_put>
}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	2001092c 	.word	0x2001092c
 8002714:	20010948 	.word	0x20010948

08002718 <StartUpRoutine>:
const uint8_t registerStates[] = {
    0x00

};

bool StartUpRoutine(ads124S08Control_t* device){
 8002718:	b580      	push	{r7, lr}
 800271a:	b088      	sub	sp, #32
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
    uint8_t initRegisterMap[NUM_REGISTERS] = {0};
 8002720:	2300      	movs	r3, #0
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	f107 0310 	add.w	r3, r7, #16
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	819a      	strh	r2, [r3, #12]
    uint8_t status, i;

    // Delay for power supply settling
    HAL_Delay(10);
 8002732:	200a      	movs	r0, #10
 8002734:	f000 fcfa 	bl	800312c <HAL_Delay>

    // Toggle nReset pin to reset registers
    ToggleReset(device);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f000 f822 	bl	8002782 <ToggleReset>

    // Delay for post reset
    HAL_Delay(10);
 800273e:	200a      	movs	r0, #10
 8002740:	f000 fcf4 	bl	800312c <HAL_Delay>

    // Check if device is ready
    status = ReadRegister(device, REG_ADDR_STATUS);
 8002744:	2101      	movs	r1, #1
 8002746:	6878      	ldr	r0, [r7, #4]
 8002748:	f000 f836 	bl	80027b8 <ReadRegister>
 800274c:	4603      	mov	r3, r0
 800274e:	77fb      	strb	r3, [r7, #31]
    if(status & ADS_nRDY_MASK){
 8002750:	7ffb      	ldrb	r3, [r7, #31]
 8002752:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <StartUpRoutine+0x46>
        return false;
 800275a:	2300      	movs	r3, #0
 800275c:	e00d      	b.n	800277a <StartUpRoutine+0x62>
    }

    // 
    RestoreRegisterDefaults(device);
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f000 f8bc 	bl	80028dc <RestoreRegisterDefaults>

    // Clear Power on Reset flag
    WriteRegister(device, REG_ADDR_STATUS, 0x00);
 8002764:	2200      	movs	r2, #0
 8002766:	2101      	movs	r1, #1
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f86d 	bl	8002848 <WriteRegister>



    
    return status;
 800276e:	7ffb      	ldrb	r3, [r7, #31]
 8002770:	2b00      	cmp	r3, #0
 8002772:	bf14      	ite	ne
 8002774:	2301      	movne	r3, #1
 8002776:	2300      	moveq	r3, #0
 8002778:	b2db      	uxtb	r3, r3
}
 800277a:	4618      	mov	r0, r3
 800277c:	3720      	adds	r7, #32
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}

08002782 <ToggleReset>:

void ToggleReset(ads124S08Control_t* device){
 8002782:	b580      	push	{r7, lr}
 8002784:	b082      	sub	sp, #8
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(device->resetPinPort, device->resetPin, RESET);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002792:	2200      	movs	r2, #0
 8002794:	4619      	mov	r1, r3
 8002796:	f003 fdab 	bl	80062f0 <HAL_GPIO_WritePin>
    HAL_Delay(ADS_RESET_TIME);
 800279a:	2001      	movs	r0, #1
 800279c:	f000 fcc6 	bl	800312c <HAL_Delay>
    HAL_GPIO_WritePin(device->resetPinPort, device->resetPin, SET);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80027a8:	2201      	movs	r2, #1
 80027aa:	4619      	mov	r1, r3
 80027ac:	f003 fda0 	bl	80062f0 <HAL_GPIO_WritePin>
}
 80027b0:	bf00      	nop
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <ReadRegister>:

uint8_t ReadRegister(
    ads124S08Control_t* device,
    uint16_t address
){
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af02      	add	r7, sp, #8
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	807b      	strh	r3, [r7, #2]
	uint8_t txData[COMMAND_LENGTH + 1] = { OPCODE_RREG | (address & OPCODE_RWREG_MASK), 0, 0 };
 80027c4:	887b      	ldrh	r3, [r7, #2]
 80027c6:	b25b      	sxtb	r3, r3
 80027c8:	f003 031f 	and.w	r3, r3, #31
 80027cc:	b25b      	sxtb	r3, r3
 80027ce:	f043 0320 	orr.w	r3, r3, #32
 80027d2:	b25b      	sxtb	r3, r3
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	733b      	strb	r3, [r7, #12]
 80027d8:	2300      	movs	r3, #0
 80027da:	737b      	strb	r3, [r7, #13]
 80027dc:	2300      	movs	r3, #0
 80027de:	73bb      	strb	r3, [r7, #14]
	uint8_t rxData[COMMAND_LENGTH + 1] = {0, 0, 0};
 80027e0:	4a17      	ldr	r2, [pc, #92]	@ (8002840 <ReadRegister+0x88>)
 80027e2:	f107 0308 	add.w	r3, r7, #8
 80027e6:	6812      	ldr	r2, [r2, #0]
 80027e8:	4611      	mov	r1, r2
 80027ea:	8019      	strh	r1, [r3, #0]
 80027ec:	3302      	adds	r3, #2
 80027ee:	0c12      	lsrs	r2, r2, #16
 80027f0:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef thing;
	HAL_GPIO_WritePin(device->csPinPort, device->csPin, 0);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69d8      	ldr	r0, [r3, #28]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	8c1b      	ldrh	r3, [r3, #32]
 80027fa:	2200      	movs	r2, #0
 80027fc:	4619      	mov	r1, r3
 80027fe:	f003 fd77 	bl	80062f0 <HAL_GPIO_WritePin>
	thing = HAL_SPI_TransmitReceive(&hspi4, txData, rxData, COMMAND_LENGTH + 1, 500);
 8002802:	f107 0208 	add.w	r2, r7, #8
 8002806:	f107 010c 	add.w	r1, r7, #12
 800280a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	2303      	movs	r3, #3
 8002812:	480c      	ldr	r0, [pc, #48]	@ (8002844 <ReadRegister+0x8c>)
 8002814:	f006 fe8d 	bl	8009532 <HAL_SPI_TransmitReceive>
 8002818:	4603      	mov	r3, r0
 800281a:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(device->csPinPort, device->csPin, 1);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	69d8      	ldr	r0, [r3, #28]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	8c1b      	ldrh	r3, [r3, #32]
 8002824:	2201      	movs	r2, #1
 8002826:	4619      	mov	r1, r3
 8002828:	f003 fd62 	bl	80062f0 <HAL_GPIO_WritePin>
	device->registers[address] = rxData[COMMAND_LENGTH];
 800282c:	887b      	ldrh	r3, [r7, #2]
 800282e:	7ab9      	ldrb	r1, [r7, #10]
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	54d1      	strb	r1, [r2, r3]
    return rxData[COMMAND_LENGTH];
 8002834:	7abb      	ldrb	r3, [r7, #10]
}
 8002836:	4618      	mov	r0, r3
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	0800dfb4 	.word	0x0800dfb4
 8002844:	20010310 	.word	0x20010310

08002848 <WriteRegister>:

uint8_t WriteRegister(
	ads124S08Control_t* device,
	uint16_t address,
	uint8_t data
){
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af02      	add	r7, sp, #8
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	460b      	mov	r3, r1
 8002852:	807b      	strh	r3, [r7, #2]
 8002854:	4613      	mov	r3, r2
 8002856:	707b      	strb	r3, [r7, #1]
	uint8_t retVal = UCR_OK;
 8002858:	2300      	movs	r3, #0
 800285a:	73fb      	strb	r3, [r7, #15]
	uint8_t txData[COMMAND_LENGTH + 1] = { OPCODE_WREG | (address & OPCODE_RWREG_MASK), 0, data};
 800285c:	887b      	ldrh	r3, [r7, #2]
 800285e:	b25b      	sxtb	r3, r3
 8002860:	f003 031f 	and.w	r3, r3, #31
 8002864:	b25b      	sxtb	r3, r3
 8002866:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800286a:	b25b      	sxtb	r3, r3
 800286c:	b2db      	uxtb	r3, r3
 800286e:	733b      	strb	r3, [r7, #12]
 8002870:	2300      	movs	r3, #0
 8002872:	737b      	strb	r3, [r7, #13]
 8002874:	787b      	ldrb	r3, [r7, #1]
 8002876:	73bb      	strb	r3, [r7, #14]
	uint8_t rxData[COMMAND_LENGTH + 1] = {0, 0, 0};
 8002878:	4a16      	ldr	r2, [pc, #88]	@ (80028d4 <WriteRegister+0x8c>)
 800287a:	f107 0308 	add.w	r3, r7, #8
 800287e:	6812      	ldr	r2, [r2, #0]
 8002880:	4611      	mov	r1, r2
 8002882:	8019      	strh	r1, [r3, #0]
 8002884:	3302      	adds	r3, #2
 8002886:	0c12      	lsrs	r2, r2, #16
 8002888:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(device->csPinPort, device->csPin, 0);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69d8      	ldr	r0, [r3, #28]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	8c1b      	ldrh	r3, [r3, #32]
 8002892:	2200      	movs	r2, #0
 8002894:	4619      	mov	r1, r3
 8002896:	f003 fd2b 	bl	80062f0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi4, txData, rxData, COMMAND_LENGTH + 1, 500);
 800289a:	f107 0208 	add.w	r2, r7, #8
 800289e:	f107 010c 	add.w	r1, r7, #12
 80028a2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80028a6:	9300      	str	r3, [sp, #0]
 80028a8:	2303      	movs	r3, #3
 80028aa:	480b      	ldr	r0, [pc, #44]	@ (80028d8 <WriteRegister+0x90>)
 80028ac:	f006 fe41 	bl	8009532 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(device->csPinPort, device->csPin, 1);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69d8      	ldr	r0, [r3, #28]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	8c1b      	ldrh	r3, [r3, #32]
 80028b8:	2201      	movs	r2, #1
 80028ba:	4619      	mov	r1, r3
 80028bc:	f003 fd18 	bl	80062f0 <HAL_GPIO_WritePin>
	device->registers[address] = rxData[COMMAND_LENGTH];
 80028c0:	887b      	ldrh	r3, [r7, #2]
 80028c2:	7ab9      	ldrb	r1, [r7, #10]
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	54d1      	strb	r1, [r2, r3]
	return retVal;
 80028c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	0800dfb4 	.word	0x0800dfb4
 80028d8:	20010310 	.word	0x20010310

080028dc <RestoreRegisterDefaults>:

	return (signByte + upperByte + middleByte + lowerByte);
}

 void RestoreRegisterDefaults(ads124S08Control_t* device)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
	/* Default register settings */
    device->registers[REG_ADDR_ID]       = ID_DEFAULT;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	701a      	strb	r2, [r3, #0]
	device->registers[REG_ADDR_STATUS]   = STATUS_DEFAULT;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2280      	movs	r2, #128	@ 0x80
 80028ee:	705a      	strb	r2, [r3, #1]
	device->registers[REG_ADDR_INPMUX]   = INPMUX_DEFAULT;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2201      	movs	r2, #1
 80028f4:	709a      	strb	r2, [r3, #2]
	device->registers[REG_ADDR_PGA]      = PGA_DEFAULT;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	70da      	strb	r2, [r3, #3]
	device->registers[REG_ADDR_DATARATE] = DATARATE_DEFAULT;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2214      	movs	r2, #20
 8002900:	711a      	strb	r2, [r3, #4]
	device->registers[REG_ADDR_REF]      = REF_DEFAULT;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2210      	movs	r2, #16
 8002906:	715a      	strb	r2, [r3, #5]
	device->registers[REG_ADDR_IDACMAG]  = IDACMAG_DEFAULT;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2200      	movs	r2, #0
 800290c:	719a      	strb	r2, [r3, #6]
	device->registers[REG_ADDR_IDACMUX]  = IDACMUX_DEFAULT;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	22ff      	movs	r2, #255	@ 0xff
 8002912:	71da      	strb	r2, [r3, #7]
	device->registers[REG_ADDR_VBIAS]    = VBIAS_DEFAULT;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	721a      	strb	r2, [r3, #8]
	device->registers[REG_ADDR_SYS]      = SYS_DEFAULT;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2210      	movs	r2, #16
 800291e:	725a      	strb	r2, [r3, #9]
	device->registers[REG_ADDR_OFCAL0]   = OFCAL0_DEFAULT;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	729a      	strb	r2, [r3, #10]
	device->registers[REG_ADDR_OFCAL1]   = OFCAL1_DEFAULT;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2200      	movs	r2, #0
 800292a:	72da      	strb	r2, [r3, #11]
	device->registers[REG_ADDR_OFCAL2]   = OFCAL2_DEFAULT;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	731a      	strb	r2, [r3, #12]
	device->registers[REG_ADDR_FSCAL0]   = FSCAL0_DEFAULT;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	735a      	strb	r2, [r3, #13]
	device->registers[REG_ADDR_FSCAL1]   = FSCAL1_DEFAULT;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	739a      	strb	r2, [r3, #14]
	device->registers[REG_ADDR_FSCAL2]   = FSCAL2_DEFAULT;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2240      	movs	r2, #64	@ 0x40
 8002942:	73da      	strb	r2, [r3, #15]
	device->registers[REG_ADDR_GPIODAT]  = GPIODAT_DEFAULT;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	741a      	strb	r2, [r3, #16]
	device->registers[REG_ADDR_GPIOCON]  = GPIOCON_DEFAULT;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	745a      	strb	r2, [r3, #17]
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <pack_left_shift_u16>:

static inline uint8_t pack_left_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	80fb      	strh	r3, [r7, #6]
 8002966:	460b      	mov	r3, r1
 8002968:	717b      	strb	r3, [r7, #5]
 800296a:	4613      	mov	r3, r2
 800296c:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 800296e:	88fa      	ldrh	r2, [r7, #6]
 8002970:	797b      	ldrb	r3, [r7, #5]
 8002972:	fa02 f303 	lsl.w	r3, r2, r3
 8002976:	b2da      	uxtb	r2, r3
 8002978:	793b      	ldrb	r3, [r7, #4]
 800297a:	4013      	ands	r3, r2
 800297c:	b2db      	uxtb	r3, r3
}
 800297e:	4618      	mov	r0, r3
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr

0800298a <pack_left_shift_u32>:

static inline uint8_t pack_left_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
 800298a:	b480      	push	{r7}
 800298c:	b083      	sub	sp, #12
 800298e:	af00      	add	r7, sp, #0
 8002990:	6078      	str	r0, [r7, #4]
 8002992:	460b      	mov	r3, r1
 8002994:	70fb      	strb	r3, [r7, #3]
 8002996:	4613      	mov	r3, r2
 8002998:	70bb      	strb	r3, [r7, #2]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 800299a:	78fb      	ldrb	r3, [r7, #3]
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	78bb      	ldrb	r3, [r7, #2]
 80029a6:	4013      	ands	r3, r2
 80029a8:	b2db      	uxtb	r3, r3
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <pack_right_shift_u16>:

static inline uint8_t pack_right_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	4603      	mov	r3, r0
 80029be:	80fb      	strh	r3, [r7, #6]
 80029c0:	460b      	mov	r3, r1
 80029c2:	717b      	strb	r3, [r7, #5]
 80029c4:	4613      	mov	r3, r2
 80029c6:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 80029c8:	88fa      	ldrh	r2, [r7, #6]
 80029ca:	797b      	ldrb	r3, [r7, #5]
 80029cc:	fa42 f303 	asr.w	r3, r2, r3
 80029d0:	b2da      	uxtb	r2, r3
 80029d2:	793b      	ldrb	r3, [r7, #4]
 80029d4:	4013      	ands	r3, r2
 80029d6:	b2db      	uxtb	r3, r3
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <pack_right_shift_u32>:

static inline uint8_t pack_right_shift_u32(
    uint32_t value,
    uint8_t shift,
    uint8_t mask)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b083      	sub	sp, #12
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	460b      	mov	r3, r1
 80029ee:	70fb      	strb	r3, [r7, #3]
 80029f0:	4613      	mov	r3, r2
 80029f2:	70bb      	strb	r3, [r7, #2]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 80029f4:	78fb      	ldrb	r3, [r7, #3]
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	fa22 f303 	lsr.w	r3, r2, r3
 80029fc:	b2da      	uxtb	r2, r3
 80029fe:	78bb      	ldrb	r3, [r7, #2]
 8002a00:	4013      	ands	r3, r2
 8002a02:	b2db      	uxtb	r3, r3
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <ucr_01_front_analog_pack>:

int ucr_01_front_analog_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_analog_t *src_p,
    size_t size)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
    if (size < 16u) {
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b0f      	cmp	r3, #15
 8002a20:	d802      	bhi.n	8002a28 <ucr_01_front_analog_pack+0x18>
        return (-EINVAL);
 8002a22:	f06f 0315 	mvn.w	r3, #21
 8002a26:	e113      	b.n	8002c50 <ucr_01_front_analog_pack+0x240>
    }

    memset(&dst_p[0], 0, 16);
 8002a28:	2210      	movs	r2, #16
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f00b f9d3 	bl	800ddd8 <memset>

    dst_p[0] |= pack_left_shift_u16(src_p->analog1, 0u, 0xffu);
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	881b      	ldrh	r3, [r3, #0]
 8002a36:	22ff      	movs	r2, #255	@ 0xff
 8002a38:	2100      	movs	r1, #0
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff ff8e 	bl	800295c <pack_left_shift_u16>
 8002a40:	4603      	mov	r3, r0
 8002a42:	461a      	mov	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	781b      	ldrb	r3, [r3, #0]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	b2da      	uxtb	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u16(src_p->analog1, 8u, 0xffu);
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	881b      	ldrh	r3, [r3, #0]
 8002a54:	22ff      	movs	r2, #255	@ 0xff
 8002a56:	2108      	movs	r1, #8
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff ffac 	bl	80029b6 <pack_right_shift_u16>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	4619      	mov	r1, r3
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	3301      	adds	r3, #1
 8002a66:	781a      	ldrb	r2, [r3, #0]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	b2d2      	uxtb	r2, r2
 8002a70:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u16(src_p->analog2, 0u, 0xffu);
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	885b      	ldrh	r3, [r3, #2]
 8002a76:	22ff      	movs	r2, #255	@ 0xff
 8002a78:	2100      	movs	r1, #0
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7ff ff6e 	bl	800295c <pack_left_shift_u16>
 8002a80:	4603      	mov	r3, r0
 8002a82:	4619      	mov	r1, r3
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	3302      	adds	r3, #2
 8002a88:	781a      	ldrb	r2, [r3, #0]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3302      	adds	r3, #2
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	b2d2      	uxtb	r2, r2
 8002a92:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u16(src_p->analog2, 8u, 0xffu);
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	885b      	ldrh	r3, [r3, #2]
 8002a98:	22ff      	movs	r2, #255	@ 0xff
 8002a9a:	2108      	movs	r1, #8
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f7ff ff8a 	bl	80029b6 <pack_right_shift_u16>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	3303      	adds	r3, #3
 8002aaa:	781a      	ldrb	r2, [r3, #0]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	3303      	adds	r3, #3
 8002ab0:	430a      	orrs	r2, r1
 8002ab2:	b2d2      	uxtb	r2, r2
 8002ab4:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_left_shift_u16(src_p->analog3, 0u, 0xffu);
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	889b      	ldrh	r3, [r3, #4]
 8002aba:	22ff      	movs	r2, #255	@ 0xff
 8002abc:	2100      	movs	r1, #0
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff ff4c 	bl	800295c <pack_left_shift_u16>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	3304      	adds	r3, #4
 8002acc:	781a      	ldrb	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	3304      	adds	r3, #4
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	b2d2      	uxtb	r2, r2
 8002ad6:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u16(src_p->analog3, 8u, 0xffu);
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	889b      	ldrh	r3, [r3, #4]
 8002adc:	22ff      	movs	r2, #255	@ 0xff
 8002ade:	2108      	movs	r1, #8
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff ff68 	bl	80029b6 <pack_right_shift_u16>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	4619      	mov	r1, r3
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	3305      	adds	r3, #5
 8002aee:	781a      	ldrb	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	3305      	adds	r3, #5
 8002af4:	430a      	orrs	r2, r1
 8002af6:	b2d2      	uxtb	r2, r2
 8002af8:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_left_shift_u16(src_p->analog4, 0u, 0xffu);
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	88db      	ldrh	r3, [r3, #6]
 8002afe:	22ff      	movs	r2, #255	@ 0xff
 8002b00:	2100      	movs	r1, #0
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff ff2a 	bl	800295c <pack_left_shift_u16>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	3306      	adds	r3, #6
 8002b10:	781a      	ldrb	r2, [r3, #0]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	3306      	adds	r3, #6
 8002b16:	430a      	orrs	r2, r1
 8002b18:	b2d2      	uxtb	r2, r2
 8002b1a:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u16(src_p->analog4, 8u, 0xffu);
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	88db      	ldrh	r3, [r3, #6]
 8002b20:	22ff      	movs	r2, #255	@ 0xff
 8002b22:	2108      	movs	r1, #8
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff ff46 	bl	80029b6 <pack_right_shift_u16>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	4619      	mov	r1, r3
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	3307      	adds	r3, #7
 8002b32:	781a      	ldrb	r2, [r3, #0]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	3307      	adds	r3, #7
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	701a      	strb	r2, [r3, #0]
    dst_p[8] |= pack_left_shift_u16(src_p->analog5, 0u, 0xffu);
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	891b      	ldrh	r3, [r3, #8]
 8002b42:	22ff      	movs	r2, #255	@ 0xff
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7ff ff08 	bl	800295c <pack_left_shift_u16>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	4619      	mov	r1, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	3308      	adds	r3, #8
 8002b54:	781a      	ldrb	r2, [r3, #0]
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	3308      	adds	r3, #8
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	b2d2      	uxtb	r2, r2
 8002b5e:	701a      	strb	r2, [r3, #0]
    dst_p[9] |= pack_right_shift_u16(src_p->analog5, 8u, 0xffu);
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	891b      	ldrh	r3, [r3, #8]
 8002b64:	22ff      	movs	r2, #255	@ 0xff
 8002b66:	2108      	movs	r1, #8
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff ff24 	bl	80029b6 <pack_right_shift_u16>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	4619      	mov	r1, r3
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	3309      	adds	r3, #9
 8002b76:	781a      	ldrb	r2, [r3, #0]
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	3309      	adds	r3, #9
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	b2d2      	uxtb	r2, r2
 8002b80:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_left_shift_u16(src_p->analog6, 0u, 0xffu);
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	895b      	ldrh	r3, [r3, #10]
 8002b86:	22ff      	movs	r2, #255	@ 0xff
 8002b88:	2100      	movs	r1, #0
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff fee6 	bl	800295c <pack_left_shift_u16>
 8002b90:	4603      	mov	r3, r0
 8002b92:	4619      	mov	r1, r3
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	330a      	adds	r3, #10
 8002b98:	781a      	ldrb	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	330a      	adds	r3, #10
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	701a      	strb	r2, [r3, #0]
    dst_p[11] |= pack_right_shift_u16(src_p->analog6, 8u, 0xffu);
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	895b      	ldrh	r3, [r3, #10]
 8002ba8:	22ff      	movs	r2, #255	@ 0xff
 8002baa:	2108      	movs	r1, #8
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff ff02 	bl	80029b6 <pack_right_shift_u16>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	4619      	mov	r1, r3
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	330b      	adds	r3, #11
 8002bba:	781a      	ldrb	r2, [r3, #0]
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	330b      	adds	r3, #11
 8002bc0:	430a      	orrs	r2, r1
 8002bc2:	b2d2      	uxtb	r2, r2
 8002bc4:	701a      	strb	r2, [r3, #0]
    dst_p[12] |= pack_left_shift_u16(src_p->analog7, 0u, 0xffu);
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	899b      	ldrh	r3, [r3, #12]
 8002bca:	22ff      	movs	r2, #255	@ 0xff
 8002bcc:	2100      	movs	r1, #0
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7ff fec4 	bl	800295c <pack_left_shift_u16>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	330c      	adds	r3, #12
 8002bdc:	781a      	ldrb	r2, [r3, #0]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	330c      	adds	r3, #12
 8002be2:	430a      	orrs	r2, r1
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	701a      	strb	r2, [r3, #0]
    dst_p[13] |= pack_right_shift_u16(src_p->analog7, 8u, 0xffu);
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	899b      	ldrh	r3, [r3, #12]
 8002bec:	22ff      	movs	r2, #255	@ 0xff
 8002bee:	2108      	movs	r1, #8
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff fee0 	bl	80029b6 <pack_right_shift_u16>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	330d      	adds	r3, #13
 8002bfe:	781a      	ldrb	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	330d      	adds	r3, #13
 8002c04:	430a      	orrs	r2, r1
 8002c06:	b2d2      	uxtb	r2, r2
 8002c08:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_left_shift_u16(src_p->analog8, 0u, 0xffu);
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	89db      	ldrh	r3, [r3, #14]
 8002c0e:	22ff      	movs	r2, #255	@ 0xff
 8002c10:	2100      	movs	r1, #0
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff fea2 	bl	800295c <pack_left_shift_u16>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	330e      	adds	r3, #14
 8002c20:	781a      	ldrb	r2, [r3, #0]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	330e      	adds	r3, #14
 8002c26:	430a      	orrs	r2, r1
 8002c28:	b2d2      	uxtb	r2, r2
 8002c2a:	701a      	strb	r2, [r3, #0]
    dst_p[15] |= pack_right_shift_u16(src_p->analog8, 8u, 0xffu);
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	89db      	ldrh	r3, [r3, #14]
 8002c30:	22ff      	movs	r2, #255	@ 0xff
 8002c32:	2108      	movs	r1, #8
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff febe 	bl	80029b6 <pack_right_shift_u16>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	330f      	adds	r3, #15
 8002c42:	781a      	ldrb	r2, [r3, #0]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	330f      	adds	r3, #15
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	b2d2      	uxtb	r2, r2
 8002c4c:	701a      	strb	r2, [r3, #0]

    return (16);
 8002c4e:	2310      	movs	r3, #16
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bd80      	pop	{r7, pc}

08002c58 <ucr_01_front_aero_pack>:

int ucr_01_front_aero_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_aero_t *src_p,
    size_t size)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b08a      	sub	sp, #40	@ 0x28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	60f8      	str	r0, [r7, #12]
 8002c60:	60b9      	str	r1, [r7, #8]
 8002c62:	607a      	str	r2, [r7, #4]
    uint16_t temperature3;
    uint32_t pressure1;
    uint32_t pressure2;
    uint32_t pressure3;

    if (size < 16u) {
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b0f      	cmp	r3, #15
 8002c68:	d802      	bhi.n	8002c70 <ucr_01_front_aero_pack+0x18>
        return (-EINVAL);
 8002c6a:	f06f 0315 	mvn.w	r3, #21
 8002c6e:	e0ff      	b.n	8002e70 <ucr_01_front_aero_pack+0x218>
    }

    memset(&dst_p[0], 0, 16);
 8002c70:	2210      	movs	r2, #16
 8002c72:	2100      	movs	r1, #0
 8002c74:	68f8      	ldr	r0, [r7, #12]
 8002c76:	f00b f8af 	bl	800ddd8 <memset>

    pressure1 = (uint32_t)src_p->pressure1;
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	627b      	str	r3, [r7, #36]	@ 0x24
    dst_p[0] |= pack_left_shift_u32(pressure1, 0u, 0xffu);
 8002c80:	22ff      	movs	r2, #255	@ 0xff
 8002c82:	2100      	movs	r1, #0
 8002c84:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002c86:	f7ff fe80 	bl	800298a <pack_left_shift_u32>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	781b      	ldrb	r3, [r3, #0]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	b2da      	uxtb	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u32(pressure1, 8u, 0xffu);
 8002c9a:	22ff      	movs	r2, #255	@ 0xff
 8002c9c:	2108      	movs	r1, #8
 8002c9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002ca0:	f7ff fea0 	bl	80029e4 <pack_right_shift_u32>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	3301      	adds	r3, #1
 8002cac:	781a      	ldrb	r2, [r3, #0]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	430a      	orrs	r2, r1
 8002cb4:	b2d2      	uxtb	r2, r2
 8002cb6:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u32(pressure1, 16u, 0xffu);
 8002cb8:	22ff      	movs	r2, #255	@ 0xff
 8002cba:	2110      	movs	r1, #16
 8002cbc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002cbe:	f7ff fe91 	bl	80029e4 <pack_right_shift_u32>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	3302      	adds	r3, #2
 8002cca:	781a      	ldrb	r2, [r3, #0]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	3302      	adds	r3, #2
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	701a      	strb	r2, [r3, #0]
    pressure2 = (uint32_t)src_p->pressure2;
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	623b      	str	r3, [r7, #32]
    dst_p[3] |= pack_left_shift_u32(pressure2, 0u, 0xffu);
 8002cdc:	22ff      	movs	r2, #255	@ 0xff
 8002cde:	2100      	movs	r1, #0
 8002ce0:	6a38      	ldr	r0, [r7, #32]
 8002ce2:	f7ff fe52 	bl	800298a <pack_left_shift_u32>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	4619      	mov	r1, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	3303      	adds	r3, #3
 8002cee:	781a      	ldrb	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	3303      	adds	r3, #3
 8002cf4:	430a      	orrs	r2, r1
 8002cf6:	b2d2      	uxtb	r2, r2
 8002cf8:	701a      	strb	r2, [r3, #0]
    dst_p[4] |= pack_right_shift_u32(pressure2, 8u, 0xffu);
 8002cfa:	22ff      	movs	r2, #255	@ 0xff
 8002cfc:	2108      	movs	r1, #8
 8002cfe:	6a38      	ldr	r0, [r7, #32]
 8002d00:	f7ff fe70 	bl	80029e4 <pack_right_shift_u32>
 8002d04:	4603      	mov	r3, r0
 8002d06:	4619      	mov	r1, r3
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	3304      	adds	r3, #4
 8002d0c:	781a      	ldrb	r2, [r3, #0]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	3304      	adds	r3, #4
 8002d12:	430a      	orrs	r2, r1
 8002d14:	b2d2      	uxtb	r2, r2
 8002d16:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u32(pressure2, 16u, 0xffu);
 8002d18:	22ff      	movs	r2, #255	@ 0xff
 8002d1a:	2110      	movs	r1, #16
 8002d1c:	6a38      	ldr	r0, [r7, #32]
 8002d1e:	f7ff fe61 	bl	80029e4 <pack_right_shift_u32>
 8002d22:	4603      	mov	r3, r0
 8002d24:	4619      	mov	r1, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	3305      	adds	r3, #5
 8002d2a:	781a      	ldrb	r2, [r3, #0]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	3305      	adds	r3, #5
 8002d30:	430a      	orrs	r2, r1
 8002d32:	b2d2      	uxtb	r2, r2
 8002d34:	701a      	strb	r2, [r3, #0]
    pressure3 = (uint32_t)src_p->pressure3;
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	61fb      	str	r3, [r7, #28]
    dst_p[6] |= pack_left_shift_u32(pressure3, 0u, 0xffu);
 8002d3c:	22ff      	movs	r2, #255	@ 0xff
 8002d3e:	2100      	movs	r1, #0
 8002d40:	69f8      	ldr	r0, [r7, #28]
 8002d42:	f7ff fe22 	bl	800298a <pack_left_shift_u32>
 8002d46:	4603      	mov	r3, r0
 8002d48:	4619      	mov	r1, r3
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	3306      	adds	r3, #6
 8002d4e:	781a      	ldrb	r2, [r3, #0]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	3306      	adds	r3, #6
 8002d54:	430a      	orrs	r2, r1
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u32(pressure3, 8u, 0xffu);
 8002d5a:	22ff      	movs	r2, #255	@ 0xff
 8002d5c:	2108      	movs	r1, #8
 8002d5e:	69f8      	ldr	r0, [r7, #28]
 8002d60:	f7ff fe40 	bl	80029e4 <pack_right_shift_u32>
 8002d64:	4603      	mov	r3, r0
 8002d66:	4619      	mov	r1, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	3307      	adds	r3, #7
 8002d6c:	781a      	ldrb	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	3307      	adds	r3, #7
 8002d72:	430a      	orrs	r2, r1
 8002d74:	b2d2      	uxtb	r2, r2
 8002d76:	701a      	strb	r2, [r3, #0]
    dst_p[8] |= pack_right_shift_u32(pressure3, 16u, 0xffu);
 8002d78:	22ff      	movs	r2, #255	@ 0xff
 8002d7a:	2110      	movs	r1, #16
 8002d7c:	69f8      	ldr	r0, [r7, #28]
 8002d7e:	f7ff fe31 	bl	80029e4 <pack_right_shift_u32>
 8002d82:	4603      	mov	r3, r0
 8002d84:	4619      	mov	r1, r3
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	3308      	adds	r3, #8
 8002d8a:	781a      	ldrb	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	3308      	adds	r3, #8
 8002d90:	430a      	orrs	r2, r1
 8002d92:	b2d2      	uxtb	r2, r2
 8002d94:	701a      	strb	r2, [r3, #0]
    temperature1 = (uint16_t)src_p->temperature1;
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002d9c:	837b      	strh	r3, [r7, #26]
    dst_p[9] |= pack_left_shift_u16(temperature1, 0u, 0xffu);
 8002d9e:	8b7b      	ldrh	r3, [r7, #26]
 8002da0:	22ff      	movs	r2, #255	@ 0xff
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff fdd9 	bl	800295c <pack_left_shift_u16>
 8002daa:	4603      	mov	r3, r0
 8002dac:	4619      	mov	r1, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	3309      	adds	r3, #9
 8002db2:	781a      	ldrb	r2, [r3, #0]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	3309      	adds	r3, #9
 8002db8:	430a      	orrs	r2, r1
 8002dba:	b2d2      	uxtb	r2, r2
 8002dbc:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_right_shift_u16(temperature1, 8u, 0xffu);
 8002dbe:	8b7b      	ldrh	r3, [r7, #26]
 8002dc0:	22ff      	movs	r2, #255	@ 0xff
 8002dc2:	2108      	movs	r1, #8
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7ff fdf6 	bl	80029b6 <pack_right_shift_u16>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	4619      	mov	r1, r3
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	330a      	adds	r3, #10
 8002dd2:	781a      	ldrb	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	330a      	adds	r3, #10
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	b2d2      	uxtb	r2, r2
 8002ddc:	701a      	strb	r2, [r3, #0]
    temperature2 = (uint16_t)src_p->temperature2;
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002de4:	833b      	strh	r3, [r7, #24]
    dst_p[11] |= pack_left_shift_u16(temperature2, 0u, 0xffu);
 8002de6:	8b3b      	ldrh	r3, [r7, #24]
 8002de8:	22ff      	movs	r2, #255	@ 0xff
 8002dea:	2100      	movs	r1, #0
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff fdb5 	bl	800295c <pack_left_shift_u16>
 8002df2:	4603      	mov	r3, r0
 8002df4:	4619      	mov	r1, r3
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	330b      	adds	r3, #11
 8002dfa:	781a      	ldrb	r2, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	330b      	adds	r3, #11
 8002e00:	430a      	orrs	r2, r1
 8002e02:	b2d2      	uxtb	r2, r2
 8002e04:	701a      	strb	r2, [r3, #0]
    dst_p[12] |= pack_right_shift_u16(temperature2, 8u, 0xffu);
 8002e06:	8b3b      	ldrh	r3, [r7, #24]
 8002e08:	22ff      	movs	r2, #255	@ 0xff
 8002e0a:	2108      	movs	r1, #8
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fdd2 	bl	80029b6 <pack_right_shift_u16>
 8002e12:	4603      	mov	r3, r0
 8002e14:	4619      	mov	r1, r3
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	330c      	adds	r3, #12
 8002e1a:	781a      	ldrb	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	330c      	adds	r3, #12
 8002e20:	430a      	orrs	r2, r1
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	701a      	strb	r2, [r3, #0]
    temperature3 = (uint16_t)src_p->temperature3;
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002e2c:	82fb      	strh	r3, [r7, #22]
    dst_p[13] |= pack_left_shift_u16(temperature3, 0u, 0xffu);
 8002e2e:	8afb      	ldrh	r3, [r7, #22]
 8002e30:	22ff      	movs	r2, #255	@ 0xff
 8002e32:	2100      	movs	r1, #0
 8002e34:	4618      	mov	r0, r3
 8002e36:	f7ff fd91 	bl	800295c <pack_left_shift_u16>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	330d      	adds	r3, #13
 8002e42:	781a      	ldrb	r2, [r3, #0]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	330d      	adds	r3, #13
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	b2d2      	uxtb	r2, r2
 8002e4c:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_right_shift_u16(temperature3, 8u, 0xffu);
 8002e4e:	8afb      	ldrh	r3, [r7, #22]
 8002e50:	22ff      	movs	r2, #255	@ 0xff
 8002e52:	2108      	movs	r1, #8
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff fdae 	bl	80029b6 <pack_right_shift_u16>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	4619      	mov	r1, r3
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	330e      	adds	r3, #14
 8002e62:	781a      	ldrb	r2, [r3, #0]
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	330e      	adds	r3, #14
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	b2d2      	uxtb	r2, r2
 8002e6c:	701a      	strb	r2, [r3, #0]

    return (16);
 8002e6e:	2310      	movs	r3, #16
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3728      	adds	r7, #40	@ 0x28
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}

08002e78 <ucr_01_front_frequency_pack>:

int ucr_01_front_frequency_pack(
    uint8_t *dst_p,
    const struct ucr_01_front_frequency_t *src_p,
    size_t size)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b088      	sub	sp, #32
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
    uint32_t freq1;
    uint32_t freq2;
    uint32_t freq3;
    uint32_t freq4;

    if (size < 16u) {
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2b0f      	cmp	r3, #15
 8002e88:	d802      	bhi.n	8002e90 <ucr_01_front_frequency_pack+0x18>
        return (-EINVAL);
 8002e8a:	f06f 0315 	mvn.w	r3, #21
 8002e8e:	e112      	b.n	80030b6 <ucr_01_front_frequency_pack+0x23e>
    }

    memset(&dst_p[0], 0, 16);
 8002e90:	2210      	movs	r2, #16
 8002e92:	2100      	movs	r1, #0
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f00a ff9f 	bl	800ddd8 <memset>

    memcpy(&freq1, &src_p->freq1, sizeof(freq1));
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	61fb      	str	r3, [r7, #28]
    dst_p[0] |= pack_left_shift_u32(freq1, 0u, 0xffu);
 8002ea0:	69fb      	ldr	r3, [r7, #28]
 8002ea2:	22ff      	movs	r2, #255	@ 0xff
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff fd6f 	bl	800298a <pack_left_shift_u32>
 8002eac:	4603      	mov	r3, r0
 8002eae:	461a      	mov	r2, r3
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	b2da      	uxtb	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_right_shift_u32(freq1, 8u, 0xffu);
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	22ff      	movs	r2, #255	@ 0xff
 8002ec0:	2108      	movs	r1, #8
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff fd8e 	bl	80029e4 <pack_right_shift_u32>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	4619      	mov	r1, r3
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	3301      	adds	r3, #1
 8002ed0:	781a      	ldrb	r2, [r3, #0]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	430a      	orrs	r2, r1
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_right_shift_u32(freq1, 16u, 0xffu);
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	22ff      	movs	r2, #255	@ 0xff
 8002ee0:	2110      	movs	r1, #16
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff fd7e 	bl	80029e4 <pack_right_shift_u32>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	4619      	mov	r1, r3
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	3302      	adds	r3, #2
 8002ef0:	781a      	ldrb	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	3302      	adds	r3, #2
 8002ef6:	430a      	orrs	r2, r1
 8002ef8:	b2d2      	uxtb	r2, r2
 8002efa:	701a      	strb	r2, [r3, #0]
    dst_p[3] |= pack_right_shift_u32(freq1, 24u, 0xffu);
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	22ff      	movs	r2, #255	@ 0xff
 8002f00:	2118      	movs	r1, #24
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff fd6e 	bl	80029e4 <pack_right_shift_u32>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	3303      	adds	r3, #3
 8002f10:	781a      	ldrb	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	3303      	adds	r3, #3
 8002f16:	430a      	orrs	r2, r1
 8002f18:	b2d2      	uxtb	r2, r2
 8002f1a:	701a      	strb	r2, [r3, #0]
    memcpy(&freq2, &src_p->freq2, sizeof(freq2));
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	3304      	adds	r3, #4
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	61bb      	str	r3, [r7, #24]
    dst_p[4] |= pack_left_shift_u32(freq2, 0u, 0xffu);
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	22ff      	movs	r2, #255	@ 0xff
 8002f28:	2100      	movs	r1, #0
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7ff fd2d 	bl	800298a <pack_left_shift_u32>
 8002f30:	4603      	mov	r3, r0
 8002f32:	4619      	mov	r1, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	3304      	adds	r3, #4
 8002f38:	781a      	ldrb	r2, [r3, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	3304      	adds	r3, #4
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	b2d2      	uxtb	r2, r2
 8002f42:	701a      	strb	r2, [r3, #0]
    dst_p[5] |= pack_right_shift_u32(freq2, 8u, 0xffu);
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	22ff      	movs	r2, #255	@ 0xff
 8002f48:	2108      	movs	r1, #8
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7ff fd4a 	bl	80029e4 <pack_right_shift_u32>
 8002f50:	4603      	mov	r3, r0
 8002f52:	4619      	mov	r1, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	3305      	adds	r3, #5
 8002f58:	781a      	ldrb	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	3305      	adds	r3, #5
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	b2d2      	uxtb	r2, r2
 8002f62:	701a      	strb	r2, [r3, #0]
    dst_p[6] |= pack_right_shift_u32(freq2, 16u, 0xffu);
 8002f64:	69bb      	ldr	r3, [r7, #24]
 8002f66:	22ff      	movs	r2, #255	@ 0xff
 8002f68:	2110      	movs	r1, #16
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff fd3a 	bl	80029e4 <pack_right_shift_u32>
 8002f70:	4603      	mov	r3, r0
 8002f72:	4619      	mov	r1, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	3306      	adds	r3, #6
 8002f78:	781a      	ldrb	r2, [r3, #0]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	3306      	adds	r3, #6
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	b2d2      	uxtb	r2, r2
 8002f82:	701a      	strb	r2, [r3, #0]
    dst_p[7] |= pack_right_shift_u32(freq2, 24u, 0xffu);
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	22ff      	movs	r2, #255	@ 0xff
 8002f88:	2118      	movs	r1, #24
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff fd2a 	bl	80029e4 <pack_right_shift_u32>
 8002f90:	4603      	mov	r3, r0
 8002f92:	4619      	mov	r1, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	3307      	adds	r3, #7
 8002f98:	781a      	ldrb	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	3307      	adds	r3, #7
 8002f9e:	430a      	orrs	r2, r1
 8002fa0:	b2d2      	uxtb	r2, r2
 8002fa2:	701a      	strb	r2, [r3, #0]
    memcpy(&freq3, &src_p->freq3, sizeof(freq3));
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	3308      	adds	r3, #8
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	617b      	str	r3, [r7, #20]
    dst_p[8] |= pack_left_shift_u32(freq3, 0u, 0xffu);
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	22ff      	movs	r2, #255	@ 0xff
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff fce9 	bl	800298a <pack_left_shift_u32>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	4619      	mov	r1, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	3308      	adds	r3, #8
 8002fc0:	781a      	ldrb	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	3308      	adds	r3, #8
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	b2d2      	uxtb	r2, r2
 8002fca:	701a      	strb	r2, [r3, #0]
    dst_p[9] |= pack_right_shift_u32(freq3, 8u, 0xffu);
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	22ff      	movs	r2, #255	@ 0xff
 8002fd0:	2108      	movs	r1, #8
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f7ff fd06 	bl	80029e4 <pack_right_shift_u32>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	4619      	mov	r1, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	3309      	adds	r3, #9
 8002fe0:	781a      	ldrb	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	3309      	adds	r3, #9
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	b2d2      	uxtb	r2, r2
 8002fea:	701a      	strb	r2, [r3, #0]
    dst_p[10] |= pack_right_shift_u32(freq3, 16u, 0xffu);
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	22ff      	movs	r2, #255	@ 0xff
 8002ff0:	2110      	movs	r1, #16
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7ff fcf6 	bl	80029e4 <pack_right_shift_u32>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	330a      	adds	r3, #10
 8003000:	781a      	ldrb	r2, [r3, #0]
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	330a      	adds	r3, #10
 8003006:	430a      	orrs	r2, r1
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	701a      	strb	r2, [r3, #0]
    dst_p[11] |= pack_right_shift_u32(freq3, 24u, 0xffu);
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	22ff      	movs	r2, #255	@ 0xff
 8003010:	2118      	movs	r1, #24
 8003012:	4618      	mov	r0, r3
 8003014:	f7ff fce6 	bl	80029e4 <pack_right_shift_u32>
 8003018:	4603      	mov	r3, r0
 800301a:	4619      	mov	r1, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	330b      	adds	r3, #11
 8003020:	781a      	ldrb	r2, [r3, #0]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	330b      	adds	r3, #11
 8003026:	430a      	orrs	r2, r1
 8003028:	b2d2      	uxtb	r2, r2
 800302a:	701a      	strb	r2, [r3, #0]
    memcpy(&freq4, &src_p->freq4, sizeof(freq4));
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	330c      	adds	r3, #12
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	613b      	str	r3, [r7, #16]
    dst_p[12] |= pack_left_shift_u32(freq4, 0u, 0xffu);
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	22ff      	movs	r2, #255	@ 0xff
 8003038:	2100      	movs	r1, #0
 800303a:	4618      	mov	r0, r3
 800303c:	f7ff fca5 	bl	800298a <pack_left_shift_u32>
 8003040:	4603      	mov	r3, r0
 8003042:	4619      	mov	r1, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	330c      	adds	r3, #12
 8003048:	781a      	ldrb	r2, [r3, #0]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	330c      	adds	r3, #12
 800304e:	430a      	orrs	r2, r1
 8003050:	b2d2      	uxtb	r2, r2
 8003052:	701a      	strb	r2, [r3, #0]
    dst_p[13] |= pack_right_shift_u32(freq4, 8u, 0xffu);
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	22ff      	movs	r2, #255	@ 0xff
 8003058:	2108      	movs	r1, #8
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff fcc2 	bl	80029e4 <pack_right_shift_u32>
 8003060:	4603      	mov	r3, r0
 8003062:	4619      	mov	r1, r3
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	330d      	adds	r3, #13
 8003068:	781a      	ldrb	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	330d      	adds	r3, #13
 800306e:	430a      	orrs	r2, r1
 8003070:	b2d2      	uxtb	r2, r2
 8003072:	701a      	strb	r2, [r3, #0]
    dst_p[14] |= pack_right_shift_u32(freq4, 16u, 0xffu);
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	22ff      	movs	r2, #255	@ 0xff
 8003078:	2110      	movs	r1, #16
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff fcb2 	bl	80029e4 <pack_right_shift_u32>
 8003080:	4603      	mov	r3, r0
 8003082:	4619      	mov	r1, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	330e      	adds	r3, #14
 8003088:	781a      	ldrb	r2, [r3, #0]
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	330e      	adds	r3, #14
 800308e:	430a      	orrs	r2, r1
 8003090:	b2d2      	uxtb	r2, r2
 8003092:	701a      	strb	r2, [r3, #0]
    dst_p[15] |= pack_right_shift_u32(freq4, 24u, 0xffu);
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	22ff      	movs	r2, #255	@ 0xff
 8003098:	2118      	movs	r1, #24
 800309a:	4618      	mov	r0, r3
 800309c:	f7ff fca2 	bl	80029e4 <pack_right_shift_u32>
 80030a0:	4603      	mov	r3, r0
 80030a2:	4619      	mov	r1, r3
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	330f      	adds	r3, #15
 80030a8:	781a      	ldrb	r2, [r3, #0]
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	330f      	adds	r3, #15
 80030ae:	430a      	orrs	r2, r1
 80030b0:	b2d2      	uxtb	r2, r2
 80030b2:	701a      	strb	r2, [r3, #0]

    return (16);
 80030b4:	2310      	movs	r3, #16
}
 80030b6:	4618      	mov	r0, r3
 80030b8:	3720      	adds	r7, #32
 80030ba:	46bd      	mov	sp, r7
 80030bc:	bd80      	pop	{r7, pc}

080030be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030c8:	2003      	movs	r0, #3
 80030ca:	f001 ff3a 	bl	8004f42 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030ce:	200f      	movs	r0, #15
 80030d0:	f7fe fa4c 	bl	800156c <HAL_InitTick>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d002      	beq.n	80030e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	71fb      	strb	r3, [r7, #7]
 80030de:	e001      	b.n	80030e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030e0:	f7fe fa1c 	bl	800151c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030e4:	79fb      	ldrb	r3, [r7, #7]

}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
	...

080030f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030f4:	4b05      	ldr	r3, [pc, #20]	@ (800310c <HAL_IncTick+0x1c>)
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	4b05      	ldr	r3, [pc, #20]	@ (8003110 <HAL_IncTick+0x20>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4413      	add	r3, r2
 80030fe:	4a03      	ldr	r2, [pc, #12]	@ (800310c <HAL_IncTick+0x1c>)
 8003100:	6013      	str	r3, [r2, #0]
}
 8003102:	bf00      	nop
 8003104:	46bd      	mov	sp, r7
 8003106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310a:	4770      	bx	lr
 800310c:	20010ab4 	.word	0x20010ab4
 8003110:	20000050 	.word	0x20000050

08003114 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  return uwTick;
 8003118:	4b03      	ldr	r3, [pc, #12]	@ (8003128 <HAL_GetTick+0x14>)
 800311a:	681b      	ldr	r3, [r3, #0]
}
 800311c:	4618      	mov	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	20010ab4 	.word	0x20010ab4

0800312c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b084      	sub	sp, #16
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003134:	f7ff ffee 	bl	8003114 <HAL_GetTick>
 8003138:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003144:	d004      	beq.n	8003150 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003146:	4b09      	ldr	r3, [pc, #36]	@ (800316c <HAL_Delay+0x40>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	4413      	add	r3, r2
 800314e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003150:	bf00      	nop
 8003152:	f7ff ffdf 	bl	8003114 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	429a      	cmp	r2, r3
 8003160:	d8f7      	bhi.n	8003152 <HAL_Delay+0x26>
  {
  }
}
 8003162:	bf00      	nop
 8003164:	bf00      	nop
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	20000050 	.word	0x20000050

08003170 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8003178:	4b06      	ldr	r3, [pc, #24]	@ (8003194 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f023 0202 	bic.w	r2, r3, #2
 8003180:	4904      	ldr	r1, [pc, #16]	@ (8003194 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4313      	orrs	r3, r2
 8003186:	600b      	str	r3, [r1, #0]
}
 8003188:	bf00      	nop
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr
 8003194:	40010030 	.word	0x40010030

08003198 <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 800319c:	4b05      	ldr	r3, [pc, #20]	@ (80031b4 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a04      	ldr	r2, [pc, #16]	@ (80031b4 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 80031a2:	f023 0301 	bic.w	r3, r3, #1
 80031a6:	6013      	str	r3, [r2, #0]
}
 80031a8:	bf00      	nop
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	40010030 	.word	0x40010030

080031b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	431a      	orrs	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	609a      	str	r2, [r3, #8]
}
 80031d2:	bf00      	nop
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr

080031de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
 80031e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	431a      	orrs	r2, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	609a      	str	r2, [r3, #8]
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003214:	4618      	mov	r0, r3
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003220:	b480      	push	{r7}
 8003222:	b087      	sub	sp, #28
 8003224:	af00      	add	r7, sp, #0
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	607a      	str	r2, [r7, #4]
 800322c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	3360      	adds	r3, #96	@ 0x60
 8003232:	461a      	mov	r2, r3
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	4413      	add	r3, r2
 800323a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	4b08      	ldr	r3, [pc, #32]	@ (8003264 <LL_ADC_SetOffset+0x44>)
 8003242:	4013      	ands	r3, r2
 8003244:	687a      	ldr	r2, [r7, #4]
 8003246:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800324a:	683a      	ldr	r2, [r7, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	4313      	orrs	r3, r2
 8003250:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003258:	bf00      	nop
 800325a:	371c      	adds	r7, #28
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	03fff000 	.word	0x03fff000

08003268 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
 8003270:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	3360      	adds	r3, #96	@ 0x60
 8003276:	461a      	mov	r2, r3
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4413      	add	r3, r2
 800327e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003288:	4618      	mov	r0, r3
 800328a:	3714      	adds	r7, #20
 800328c:	46bd      	mov	sp, r7
 800328e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003292:	4770      	bx	lr

08003294 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003294:	b480      	push	{r7}
 8003296:	b087      	sub	sp, #28
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	3360      	adds	r3, #96	@ 0x60
 80032a4:	461a      	mov	r2, r3
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	4413      	add	r3, r2
 80032ac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	431a      	orrs	r2, r3
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80032be:	bf00      	nop
 80032c0:	371c      	adds	r7, #28
 80032c2:	46bd      	mov	sp, r7
 80032c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c8:	4770      	bx	lr

080032ca <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80032ca:	b480      	push	{r7}
 80032cc:	b087      	sub	sp, #28
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	60f8      	str	r0, [r7, #12]
 80032d2:	60b9      	str	r1, [r7, #8]
 80032d4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	3360      	adds	r3, #96	@ 0x60
 80032da:	461a      	mov	r2, r3
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	4413      	add	r3, r2
 80032e2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	431a      	orrs	r2, r3
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80032f4:	bf00      	nop
 80032f6:	371c      	adds	r7, #28
 80032f8:	46bd      	mov	sp, r7
 80032fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fe:	4770      	bx	lr

08003300 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003300:	b480      	push	{r7}
 8003302:	b087      	sub	sp, #28
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	3360      	adds	r3, #96	@ 0x60
 8003310:	461a      	mov	r2, r3
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4413      	add	r3, r2
 8003318:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	431a      	orrs	r2, r3
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800332a:	bf00      	nop
 800332c:	371c      	adds	r7, #28
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr

08003336 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003336:	b480      	push	{r7}
 8003338:	b083      	sub	sp, #12
 800333a:	af00      	add	r7, sp, #0
 800333c:	6078      	str	r0, [r7, #4]
 800333e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	431a      	orrs	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	615a      	str	r2, [r3, #20]
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800336c:	2b00      	cmp	r3, #0
 800336e:	d101      	bne.n	8003374 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003370:	2301      	movs	r3, #1
 8003372:	e000      	b.n	8003376 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003382:	b480      	push	{r7}
 8003384:	b087      	sub	sp, #28
 8003386:	af00      	add	r7, sp, #0
 8003388:	60f8      	str	r0, [r7, #12]
 800338a:	60b9      	str	r1, [r7, #8]
 800338c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	3330      	adds	r3, #48	@ 0x30
 8003392:	461a      	mov	r2, r3
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	0a1b      	lsrs	r3, r3, #8
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	f003 030c 	and.w	r3, r3, #12
 800339e:	4413      	add	r3, r2
 80033a0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80033a2:	697b      	ldr	r3, [r7, #20]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	f003 031f 	and.w	r3, r3, #31
 80033ac:	211f      	movs	r1, #31
 80033ae:	fa01 f303 	lsl.w	r3, r1, r3
 80033b2:	43db      	mvns	r3, r3
 80033b4:	401a      	ands	r2, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	0e9b      	lsrs	r3, r3, #26
 80033ba:	f003 011f 	and.w	r1, r3, #31
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	f003 031f 	and.w	r3, r3, #31
 80033c4:	fa01 f303 	lsl.w	r3, r1, r3
 80033c8:	431a      	orrs	r2, r3
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80033ce:	bf00      	nop
 80033d0:	371c      	adds	r7, #28
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80033da:	b480      	push	{r7}
 80033dc:	b083      	sub	sp, #12
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033e6:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80033ee:	2301      	movs	r3, #1
 80033f0:	e000      	b.n	80033f4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003400:	b480      	push	{r7}
 8003402:	b087      	sub	sp, #28
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	3314      	adds	r3, #20
 8003410:	461a      	mov	r2, r3
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	0e5b      	lsrs	r3, r3, #25
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	4413      	add	r3, r2
 800341e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	0d1b      	lsrs	r3, r3, #20
 8003428:	f003 031f 	and.w	r3, r3, #31
 800342c:	2107      	movs	r1, #7
 800342e:	fa01 f303 	lsl.w	r3, r1, r3
 8003432:	43db      	mvns	r3, r3
 8003434:	401a      	ands	r2, r3
 8003436:	68bb      	ldr	r3, [r7, #8]
 8003438:	0d1b      	lsrs	r3, r3, #20
 800343a:	f003 031f 	and.w	r3, r3, #31
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	fa01 f303 	lsl.w	r3, r1, r3
 8003444:	431a      	orrs	r2, r3
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800344a:	bf00      	nop
 800344c:	371c      	adds	r7, #28
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
	...

08003458 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003458:	b480      	push	{r7}
 800345a:	b085      	sub	sp, #20
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003470:	43db      	mvns	r3, r3
 8003472:	401a      	ands	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f003 0318 	and.w	r3, r3, #24
 800347a:	4908      	ldr	r1, [pc, #32]	@ (800349c <LL_ADC_SetChannelSingleDiff+0x44>)
 800347c:	40d9      	lsrs	r1, r3
 800347e:	68bb      	ldr	r3, [r7, #8]
 8003480:	400b      	ands	r3, r1
 8003482:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003486:	431a      	orrs	r2, r3
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800348e:	bf00      	nop
 8003490:	3714      	adds	r7, #20
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	0007ffff 	.word	0x0007ffff

080034a0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	f003 031f 	and.w	r3, r3, #31
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	370c      	adds	r7, #12
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr

080034d8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80034d8:	b480      	push	{r7}
 80034da:	b083      	sub	sp, #12
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80034e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6093      	str	r3, [r2, #8]
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr

080034fc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800350c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003510:	d101      	bne.n	8003516 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003512:	2301      	movs	r3, #1
 8003514:	e000      	b.n	8003518 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	370c      	adds	r7, #12
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003534:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003538:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003540:	bf00      	nop
 8003542:	370c      	adds	r7, #12
 8003544:	46bd      	mov	sp, r7
 8003546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354a:	4770      	bx	lr

0800354c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800355c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003560:	d101      	bne.n	8003566 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003562:	2301      	movs	r3, #1
 8003564:	e000      	b.n	8003568 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003574:	b480      	push	{r7}
 8003576:	b083      	sub	sp, #12
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003584:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003588:	f043 0201 	orr.w	r2, r3, #1
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d101      	bne.n	80035b4 <LL_ADC_IsEnabled+0x18>
 80035b0:	2301      	movs	r3, #1
 80035b2:	e000      	b.n	80035b6 <LL_ADC_IsEnabled+0x1a>
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80035c2:	b480      	push	{r7}
 80035c4:	b083      	sub	sp, #12
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80035d2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80035d6:	f043 0204 	orr.w	r2, r3, #4
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr

080035ea <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80035ea:	b480      	push	{r7}
 80035ec:	b083      	sub	sp, #12
 80035ee:	af00      	add	r7, sp, #0
 80035f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 0304 	and.w	r3, r3, #4
 80035fa:	2b04      	cmp	r3, #4
 80035fc:	d101      	bne.n	8003602 <LL_ADC_REG_IsConversionOngoing+0x18>
 80035fe:	2301      	movs	r3, #1
 8003600:	e000      	b.n	8003604 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003602:	2300      	movs	r3, #0
}
 8003604:	4618      	mov	r0, r3
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 0308 	and.w	r3, r3, #8
 8003620:	2b08      	cmp	r3, #8
 8003622:	d101      	bne.n	8003628 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003624:	2301      	movs	r3, #1
 8003626:	e000      	b.n	800362a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
	...

08003638 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003638:	b590      	push	{r4, r7, lr}
 800363a:	b089      	sub	sp, #36	@ 0x24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003640:	2300      	movs	r3, #0
 8003642:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003644:	2300      	movs	r3, #0
 8003646:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e1a9      	b.n	80039a6 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800365c:	2b00      	cmp	r3, #0
 800365e:	d109      	bne.n	8003674 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7fd f9ef 	bl	8000a44 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4618      	mov	r0, r3
 800367a:	f7ff ff3f 	bl	80034fc <LL_ADC_IsDeepPowerDownEnabled>
 800367e:	4603      	mov	r3, r0
 8003680:	2b00      	cmp	r3, #0
 8003682:	d004      	beq.n	800368e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4618      	mov	r0, r3
 800368a:	f7ff ff25 	bl	80034d8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff ff5a 	bl	800354c <LL_ADC_IsInternalRegulatorEnabled>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d115      	bne.n	80036ca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7ff ff3e 	bl	8003524 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036a8:	4b9c      	ldr	r3, [pc, #624]	@ (800391c <HAL_ADC_Init+0x2e4>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	099b      	lsrs	r3, r3, #6
 80036ae:	4a9c      	ldr	r2, [pc, #624]	@ (8003920 <HAL_ADC_Init+0x2e8>)
 80036b0:	fba2 2303 	umull	r2, r3, r2, r3
 80036b4:	099b      	lsrs	r3, r3, #6
 80036b6:	3301      	adds	r3, #1
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80036bc:	e002      	b.n	80036c4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	3b01      	subs	r3, #1
 80036c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d1f9      	bne.n	80036be <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff ff3c 	bl	800354c <LL_ADC_IsInternalRegulatorEnabled>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10d      	bne.n	80036f6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036de:	f043 0210 	orr.w	r2, r3, #16
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ea:	f043 0201 	orr.w	r2, r3, #1
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff ff75 	bl	80035ea <LL_ADC_REG_IsConversionOngoing>
 8003700:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003706:	f003 0310 	and.w	r3, r3, #16
 800370a:	2b00      	cmp	r3, #0
 800370c:	f040 8142 	bne.w	8003994 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	2b00      	cmp	r3, #0
 8003714:	f040 813e 	bne.w	8003994 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800371c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003720:	f043 0202 	orr.w	r2, r3, #2
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff ff35 	bl	800359c <LL_ADC_IsEnabled>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d141      	bne.n	80037bc <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003740:	d004      	beq.n	800374c <HAL_ADC_Init+0x114>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a77      	ldr	r2, [pc, #476]	@ (8003924 <HAL_ADC_Init+0x2ec>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d10f      	bne.n	800376c <HAL_ADC_Init+0x134>
 800374c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003750:	f7ff ff24 	bl	800359c <LL_ADC_IsEnabled>
 8003754:	4604      	mov	r4, r0
 8003756:	4873      	ldr	r0, [pc, #460]	@ (8003924 <HAL_ADC_Init+0x2ec>)
 8003758:	f7ff ff20 	bl	800359c <LL_ADC_IsEnabled>
 800375c:	4603      	mov	r3, r0
 800375e:	4323      	orrs	r3, r4
 8003760:	2b00      	cmp	r3, #0
 8003762:	bf0c      	ite	eq
 8003764:	2301      	moveq	r3, #1
 8003766:	2300      	movne	r3, #0
 8003768:	b2db      	uxtb	r3, r3
 800376a:	e012      	b.n	8003792 <HAL_ADC_Init+0x15a>
 800376c:	486e      	ldr	r0, [pc, #440]	@ (8003928 <HAL_ADC_Init+0x2f0>)
 800376e:	f7ff ff15 	bl	800359c <LL_ADC_IsEnabled>
 8003772:	4604      	mov	r4, r0
 8003774:	486d      	ldr	r0, [pc, #436]	@ (800392c <HAL_ADC_Init+0x2f4>)
 8003776:	f7ff ff11 	bl	800359c <LL_ADC_IsEnabled>
 800377a:	4603      	mov	r3, r0
 800377c:	431c      	orrs	r4, r3
 800377e:	486c      	ldr	r0, [pc, #432]	@ (8003930 <HAL_ADC_Init+0x2f8>)
 8003780:	f7ff ff0c 	bl	800359c <LL_ADC_IsEnabled>
 8003784:	4603      	mov	r3, r0
 8003786:	4323      	orrs	r3, r4
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	2b00      	cmp	r3, #0
 8003794:	d012      	beq.n	80037bc <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800379e:	d004      	beq.n	80037aa <HAL_ADC_Init+0x172>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a5f      	ldr	r2, [pc, #380]	@ (8003924 <HAL_ADC_Init+0x2ec>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d101      	bne.n	80037ae <HAL_ADC_Init+0x176>
 80037aa:	4a62      	ldr	r2, [pc, #392]	@ (8003934 <HAL_ADC_Init+0x2fc>)
 80037ac:	e000      	b.n	80037b0 <HAL_ADC_Init+0x178>
 80037ae:	4a62      	ldr	r2, [pc, #392]	@ (8003938 <HAL_ADC_Init+0x300>)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	4619      	mov	r1, r3
 80037b6:	4610      	mov	r0, r2
 80037b8:	f7ff fcfe 	bl	80031b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	7f5b      	ldrb	r3, [r3, #29]
 80037c0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037c6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80037cc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80037d2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037da:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80037dc:	4313      	orrs	r3, r2
 80037de:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d106      	bne.n	80037f8 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ee:	3b01      	subs	r3, #1
 80037f0:	045b      	lsls	r3, r3, #17
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d009      	beq.n	8003814 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003804:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	4313      	orrs	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68da      	ldr	r2, [r3, #12]
 800381a:	4b48      	ldr	r3, [pc, #288]	@ (800393c <HAL_ADC_Init+0x304>)
 800381c:	4013      	ands	r3, r2
 800381e:	687a      	ldr	r2, [r7, #4]
 8003820:	6812      	ldr	r2, [r2, #0]
 8003822:	69b9      	ldr	r1, [r7, #24]
 8003824:	430b      	orrs	r3, r1
 8003826:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4618      	mov	r0, r3
 8003844:	f7ff fee4 	bl	8003610 <LL_ADC_INJ_IsConversionOngoing>
 8003848:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d17f      	bne.n	8003950 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d17c      	bne.n	8003950 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800385a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003862:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003864:	4313      	orrs	r3, r2
 8003866:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003872:	f023 0302 	bic.w	r3, r3, #2
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	6812      	ldr	r2, [r2, #0]
 800387a:	69b9      	ldr	r1, [r7, #24]
 800387c:	430b      	orrs	r3, r1
 800387e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d017      	beq.n	80038b8 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	691a      	ldr	r2, [r3, #16]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003896:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80038a0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80038a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	6911      	ldr	r1, [r2, #16]
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6812      	ldr	r2, [r2, #0]
 80038b0:	430b      	orrs	r3, r1
 80038b2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80038b6:	e013      	b.n	80038e0 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	691a      	ldr	r2, [r3, #16]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80038c6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6812      	ldr	r2, [r2, #0]
 80038d4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80038d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038dc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d12a      	bne.n	8003940 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	691b      	ldr	r3, [r3, #16]
 80038f0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80038f4:	f023 0304 	bic.w	r3, r3, #4
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80038fc:	687a      	ldr	r2, [r7, #4]
 80038fe:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003900:	4311      	orrs	r1, r2
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003906:	4311      	orrs	r1, r2
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800390c:	430a      	orrs	r2, r1
 800390e:	431a      	orrs	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f042 0201 	orr.w	r2, r2, #1
 8003918:	611a      	str	r2, [r3, #16]
 800391a:	e019      	b.n	8003950 <HAL_ADC_Init+0x318>
 800391c:	20000000 	.word	0x20000000
 8003920:	053e2d63 	.word	0x053e2d63
 8003924:	50000100 	.word	0x50000100
 8003928:	50000400 	.word	0x50000400
 800392c:	50000500 	.word	0x50000500
 8003930:	50000600 	.word	0x50000600
 8003934:	50000300 	.word	0x50000300
 8003938:	50000700 	.word	0x50000700
 800393c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	691a      	ldr	r2, [r3, #16]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f022 0201 	bic.w	r2, r2, #1
 800394e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	695b      	ldr	r3, [r3, #20]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d10c      	bne.n	8003972 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395e:	f023 010f 	bic.w	r1, r3, #15
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6a1b      	ldr	r3, [r3, #32]
 8003966:	1e5a      	subs	r2, r3, #1
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003970:	e007      	b.n	8003982 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 020f 	bic.w	r2, r2, #15
 8003980:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003986:	f023 0303 	bic.w	r3, r3, #3
 800398a:	f043 0201 	orr.w	r2, r3, #1
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003992:	e007      	b.n	80039a4 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003998:	f043 0210 	orr.w	r2, r3, #16
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80039a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3724      	adds	r7, #36	@ 0x24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd90      	pop	{r4, r7, pc}
 80039ae:	bf00      	nop

080039b0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039c4:	d004      	beq.n	80039d0 <HAL_ADC_Start_DMA+0x20>
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a5a      	ldr	r2, [pc, #360]	@ (8003b34 <HAL_ADC_Start_DMA+0x184>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d101      	bne.n	80039d4 <HAL_ADC_Start_DMA+0x24>
 80039d0:	4b59      	ldr	r3, [pc, #356]	@ (8003b38 <HAL_ADC_Start_DMA+0x188>)
 80039d2:	e000      	b.n	80039d6 <HAL_ADC_Start_DMA+0x26>
 80039d4:	4b59      	ldr	r3, [pc, #356]	@ (8003b3c <HAL_ADC_Start_DMA+0x18c>)
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7ff fd62 	bl	80034a0 <LL_ADC_GetMultimode>
 80039dc:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff fe01 	bl	80035ea <LL_ADC_REG_IsConversionOngoing>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	f040 809b 	bne.w	8003b26 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d101      	bne.n	80039fe <HAL_ADC_Start_DMA+0x4e>
 80039fa:	2302      	movs	r3, #2
 80039fc:	e096      	b.n	8003b2c <HAL_ADC_Start_DMA+0x17c>
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a4d      	ldr	r2, [pc, #308]	@ (8003b40 <HAL_ADC_Start_DMA+0x190>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d008      	beq.n	8003a22 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d005      	beq.n	8003a22 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	2b05      	cmp	r3, #5
 8003a1a:	d002      	beq.n	8003a22 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	2b09      	cmp	r3, #9
 8003a20:	d17a      	bne.n	8003b18 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 ff56 	bl	80048d4 <ADC_Enable>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003a2c:	7dfb      	ldrb	r3, [r7, #23]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d16d      	bne.n	8003b0e <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a36:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003a3a:	f023 0301 	bic.w	r3, r3, #1
 8003a3e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a3a      	ldr	r2, [pc, #232]	@ (8003b34 <HAL_ADC_Start_DMA+0x184>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d009      	beq.n	8003a64 <HAL_ADC_Start_DMA+0xb4>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a3b      	ldr	r2, [pc, #236]	@ (8003b44 <HAL_ADC_Start_DMA+0x194>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d002      	beq.n	8003a60 <HAL_ADC_Start_DMA+0xb0>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	e003      	b.n	8003a68 <HAL_ADC_Start_DMA+0xb8>
 8003a60:	4b39      	ldr	r3, [pc, #228]	@ (8003b48 <HAL_ADC_Start_DMA+0x198>)
 8003a62:	e001      	b.n	8003a68 <HAL_ADC_Start_DMA+0xb8>
 8003a64:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	6812      	ldr	r2, [r2, #0]
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d002      	beq.n	8003a76 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d105      	bne.n	8003a82 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a7a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d006      	beq.n	8003a9c <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a92:	f023 0206 	bic.w	r2, r3, #6
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	661a      	str	r2, [r3, #96]	@ 0x60
 8003a9a:	e002      	b.n	8003aa2 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aa6:	4a29      	ldr	r2, [pc, #164]	@ (8003b4c <HAL_ADC_Start_DMA+0x19c>)
 8003aa8:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aae:	4a28      	ldr	r2, [pc, #160]	@ (8003b50 <HAL_ADC_Start_DMA+0x1a0>)
 8003ab0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ab6:	4a27      	ldr	r2, [pc, #156]	@ (8003b54 <HAL_ADC_Start_DMA+0x1a4>)
 8003ab8:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	221c      	movs	r2, #28
 8003ac0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	685a      	ldr	r2, [r3, #4]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f042 0210 	orr.w	r2, r2, #16
 8003ad8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68da      	ldr	r2, [r3, #12]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f042 0201 	orr.w	r2, r2, #1
 8003ae8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	3340      	adds	r3, #64	@ 0x40
 8003af4:	4619      	mov	r1, r3
 8003af6:	68ba      	ldr	r2, [r7, #8]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f001 fbef 	bl	80052dc <HAL_DMA_Start_IT>
 8003afe:	4603      	mov	r3, r0
 8003b00:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7ff fd5b 	bl	80035c2 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003b0c:	e00d      	b.n	8003b2a <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003b16:	e008      	b.n	8003b2a <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003b24:	e001      	b.n	8003b2a <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003b26:	2302      	movs	r3, #2
 8003b28:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3718      	adds	r7, #24
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	50000100 	.word	0x50000100
 8003b38:	50000300 	.word	0x50000300
 8003b3c:	50000700 	.word	0x50000700
 8003b40:	50000600 	.word	0x50000600
 8003b44:	50000500 	.word	0x50000500
 8003b48:	50000400 	.word	0x50000400
 8003b4c:	08004a01 	.word	0x08004a01
 8003b50:	08004ad9 	.word	0x08004ad9
 8003b54:	08004af5 	.word	0x08004af5

08003b58 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b08a      	sub	sp, #40	@ 0x28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003b60:	2300      	movs	r3, #0
 8003b62:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b7c:	d004      	beq.n	8003b88 <HAL_ADC_IRQHandler+0x30>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a8e      	ldr	r2, [pc, #568]	@ (8003dbc <HAL_ADC_IRQHandler+0x264>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d101      	bne.n	8003b8c <HAL_ADC_IRQHandler+0x34>
 8003b88:	4b8d      	ldr	r3, [pc, #564]	@ (8003dc0 <HAL_ADC_IRQHandler+0x268>)
 8003b8a:	e000      	b.n	8003b8e <HAL_ADC_IRQHandler+0x36>
 8003b8c:	4b8d      	ldr	r3, [pc, #564]	@ (8003dc4 <HAL_ADC_IRQHandler+0x26c>)
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f7ff fc86 	bl	80034a0 <LL_ADC_GetMultimode>
 8003b94:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	f003 0302 	and.w	r3, r3, #2
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d017      	beq.n	8003bd0 <HAL_ADC_IRQHandler+0x78>
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d012      	beq.n	8003bd0 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d105      	bne.n	8003bc2 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bba:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 fffe 	bl	8004bc4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2202      	movs	r2, #2
 8003bce:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003bd0:	69fb      	ldr	r3, [r7, #28]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d004      	beq.n	8003be4 <HAL_ADC_IRQHandler+0x8c>
 8003bda:	69bb      	ldr	r3, [r7, #24]
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10b      	bne.n	8003bfc <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003be4:	69fb      	ldr	r3, [r7, #28]
 8003be6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	f000 8094 	beq.w	8003d18 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	f003 0308 	and.w	r3, r3, #8
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	f000 808e 	beq.w	8003d18 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c00:	f003 0310 	and.w	r3, r3, #16
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d105      	bne.n	8003c14 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c0c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f7ff fb9f 	bl	800335c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d072      	beq.n	8003d0a <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a64      	ldr	r2, [pc, #400]	@ (8003dbc <HAL_ADC_IRQHandler+0x264>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d009      	beq.n	8003c42 <HAL_ADC_IRQHandler+0xea>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a65      	ldr	r2, [pc, #404]	@ (8003dc8 <HAL_ADC_IRQHandler+0x270>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d002      	beq.n	8003c3e <HAL_ADC_IRQHandler+0xe6>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	e003      	b.n	8003c46 <HAL_ADC_IRQHandler+0xee>
 8003c3e:	4b63      	ldr	r3, [pc, #396]	@ (8003dcc <HAL_ADC_IRQHandler+0x274>)
 8003c40:	e001      	b.n	8003c46 <HAL_ADC_IRQHandler+0xee>
 8003c42:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	6812      	ldr	r2, [r2, #0]
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d008      	beq.n	8003c60 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d005      	beq.n	8003c60 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	2b05      	cmp	r3, #5
 8003c58:	d002      	beq.n	8003c60 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	2b09      	cmp	r3, #9
 8003c5e:	d104      	bne.n	8003c6a <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	623b      	str	r3, [r7, #32]
 8003c68:	e014      	b.n	8003c94 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a53      	ldr	r2, [pc, #332]	@ (8003dbc <HAL_ADC_IRQHandler+0x264>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d009      	beq.n	8003c88 <HAL_ADC_IRQHandler+0x130>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a53      	ldr	r2, [pc, #332]	@ (8003dc8 <HAL_ADC_IRQHandler+0x270>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d002      	beq.n	8003c84 <HAL_ADC_IRQHandler+0x12c>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	e003      	b.n	8003c8c <HAL_ADC_IRQHandler+0x134>
 8003c84:	4b51      	ldr	r3, [pc, #324]	@ (8003dcc <HAL_ADC_IRQHandler+0x274>)
 8003c86:	e001      	b.n	8003c8c <HAL_ADC_IRQHandler+0x134>
 8003c88:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003c8c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	68db      	ldr	r3, [r3, #12]
 8003c92:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003c94:	6a3b      	ldr	r3, [r7, #32]
 8003c96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d135      	bne.n	8003d0a <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0308 	and.w	r3, r3, #8
 8003ca8:	2b08      	cmp	r3, #8
 8003caa:	d12e      	bne.n	8003d0a <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7ff fc9a 	bl	80035ea <LL_ADC_REG_IsConversionOngoing>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d11a      	bne.n	8003cf2 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 020c 	bic.w	r2, r2, #12
 8003cca:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d112      	bne.n	8003d0a <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce8:	f043 0201 	orr.w	r2, r3, #1
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003cf0:	e00b      	b.n	8003d0a <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf6:	f043 0210 	orr.w	r2, r3, #16
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d02:	f043 0201 	orr.w	r2, r3, #1
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f7fd feba 	bl	8001a84 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	220c      	movs	r2, #12
 8003d16:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	f003 0320 	and.w	r3, r3, #32
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d004      	beq.n	8003d2c <HAL_ADC_IRQHandler+0x1d4>
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	f003 0320 	and.w	r3, r3, #32
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10b      	bne.n	8003d44 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	f000 80b3 	beq.w	8003e9e <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003d38:	69bb      	ldr	r3, [r7, #24]
 8003d3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 80ad 	beq.w	8003e9e <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d105      	bne.n	8003d5c <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d54:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff fb3a 	bl	80033da <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003d66:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7ff faf5 	bl	800335c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d72:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a10      	ldr	r2, [pc, #64]	@ (8003dbc <HAL_ADC_IRQHandler+0x264>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d009      	beq.n	8003d92 <HAL_ADC_IRQHandler+0x23a>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a11      	ldr	r2, [pc, #68]	@ (8003dc8 <HAL_ADC_IRQHandler+0x270>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d002      	beq.n	8003d8e <HAL_ADC_IRQHandler+0x236>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	e003      	b.n	8003d96 <HAL_ADC_IRQHandler+0x23e>
 8003d8e:	4b0f      	ldr	r3, [pc, #60]	@ (8003dcc <HAL_ADC_IRQHandler+0x274>)
 8003d90:	e001      	b.n	8003d96 <HAL_ADC_IRQHandler+0x23e>
 8003d92:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003d96:	687a      	ldr	r2, [r7, #4]
 8003d98:	6812      	ldr	r2, [r2, #0]
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d008      	beq.n	8003db0 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	2b06      	cmp	r3, #6
 8003da8:	d002      	beq.n	8003db0 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	2b07      	cmp	r3, #7
 8003dae:	d10f      	bne.n	8003dd0 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	623b      	str	r3, [r7, #32]
 8003db8:	e01f      	b.n	8003dfa <HAL_ADC_IRQHandler+0x2a2>
 8003dba:	bf00      	nop
 8003dbc:	50000100 	.word	0x50000100
 8003dc0:	50000300 	.word	0x50000300
 8003dc4:	50000700 	.word	0x50000700
 8003dc8:	50000500 	.word	0x50000500
 8003dcc:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a8b      	ldr	r2, [pc, #556]	@ (8004004 <HAL_ADC_IRQHandler+0x4ac>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d009      	beq.n	8003dee <HAL_ADC_IRQHandler+0x296>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a8a      	ldr	r2, [pc, #552]	@ (8004008 <HAL_ADC_IRQHandler+0x4b0>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d002      	beq.n	8003dea <HAL_ADC_IRQHandler+0x292>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	e003      	b.n	8003df2 <HAL_ADC_IRQHandler+0x29a>
 8003dea:	4b88      	ldr	r3, [pc, #544]	@ (800400c <HAL_ADC_IRQHandler+0x4b4>)
 8003dec:	e001      	b.n	8003df2 <HAL_ADC_IRQHandler+0x29a>
 8003dee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003df2:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d047      	beq.n	8003e90 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003e00:	6a3b      	ldr	r3, [r7, #32]
 8003e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d007      	beq.n	8003e1a <HAL_ADC_IRQHandler+0x2c2>
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d03f      	beq.n	8003e90 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003e10:	6a3b      	ldr	r3, [r7, #32]
 8003e12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d13a      	bne.n	8003e90 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e24:	2b40      	cmp	r3, #64	@ 0x40
 8003e26:	d133      	bne.n	8003e90 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d12e      	bne.n	8003e90 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4618      	mov	r0, r3
 8003e38:	f7ff fbea 	bl	8003610 <LL_ADC_INJ_IsConversionOngoing>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d11a      	bne.n	8003e78 <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003e50:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e56:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d112      	bne.n	8003e90 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e6e:	f043 0201 	orr.w	r2, r3, #1
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003e76:	e00b      	b.n	8003e90 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e7c:	f043 0210 	orr.w	r2, r3, #16
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e88:	f043 0201 	orr.w	r2, r3, #1
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 fe6f 	bl	8004b74 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2260      	movs	r2, #96	@ 0x60
 8003e9c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d011      	beq.n	8003ecc <HAL_ADC_IRQHandler+0x374>
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00c      	beq.n	8003ecc <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 f8b4 	bl	800402c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2280      	movs	r2, #128	@ 0x80
 8003eca:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d012      	beq.n	8003efc <HAL_ADC_IRQHandler+0x3a4>
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d00d      	beq.n	8003efc <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ee4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 fe55 	bl	8004b9c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003efa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d012      	beq.n	8003f2c <HAL_ADC_IRQHandler+0x3d4>
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d00d      	beq.n	8003f2c <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f14:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 fe47 	bl	8004bb0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f2a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	f003 0310 	and.w	r3, r3, #16
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d043      	beq.n	8003fbe <HAL_ADC_IRQHandler+0x466>
 8003f36:	69bb      	ldr	r3, [r7, #24]
 8003f38:	f003 0310 	and.w	r3, r3, #16
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d03e      	beq.n	8003fbe <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d102      	bne.n	8003f4e <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f4c:	e021      	b.n	8003f92 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d015      	beq.n	8003f80 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f5c:	d004      	beq.n	8003f68 <HAL_ADC_IRQHandler+0x410>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a28      	ldr	r2, [pc, #160]	@ (8004004 <HAL_ADC_IRQHandler+0x4ac>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d101      	bne.n	8003f6c <HAL_ADC_IRQHandler+0x414>
 8003f68:	4b29      	ldr	r3, [pc, #164]	@ (8004010 <HAL_ADC_IRQHandler+0x4b8>)
 8003f6a:	e000      	b.n	8003f6e <HAL_ADC_IRQHandler+0x416>
 8003f6c:	4b29      	ldr	r3, [pc, #164]	@ (8004014 <HAL_ADC_IRQHandler+0x4bc>)
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f7ff faa4 	bl	80034bc <LL_ADC_GetMultiDMATransfer>
 8003f74:	4603      	mov	r3, r0
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00b      	beq.n	8003f92 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f7e:	e008      	b.n	8003f92 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d001      	beq.n	8003f92 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d10e      	bne.n	8003fb6 <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f9c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fa8:	f043 0202 	orr.w	r2, r3, #2
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003fb0:	6878      	ldr	r0, [r7, #4]
 8003fb2:	f000 f845 	bl	8004040 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2210      	movs	r2, #16
 8003fbc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003fbe:	69fb      	ldr	r3, [r7, #28]
 8003fc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d018      	beq.n	8003ffa <HAL_ADC_IRQHandler+0x4a2>
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d013      	beq.n	8003ffa <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fd6:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fe2:	f043 0208 	orr.w	r2, r3, #8
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ff2:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003ff4:	6878      	ldr	r0, [r7, #4]
 8003ff6:	f000 fdc7 	bl	8004b88 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003ffa:	bf00      	nop
 8003ffc:	3728      	adds	r7, #40	@ 0x28
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	50000100 	.word	0x50000100
 8004008:	50000500 	.word	0x50000500
 800400c:	50000400 	.word	0x50000400
 8004010:	50000300 	.word	0x50000300
 8004014:	50000700 	.word	0x50000700

08004018 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004020:	bf00      	nop
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b0b6      	sub	sp, #216	@ 0xd8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004064:	2300      	movs	r3, #0
 8004066:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800406e:	2b01      	cmp	r3, #1
 8004070:	d102      	bne.n	8004078 <HAL_ADC_ConfigChannel+0x24>
 8004072:	2302      	movs	r3, #2
 8004074:	f000 bc13 	b.w	800489e <HAL_ADC_ConfigChannel+0x84a>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4618      	mov	r0, r3
 8004086:	f7ff fab0 	bl	80035ea <LL_ADC_REG_IsConversionOngoing>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	f040 83f3 	bne.w	8004878 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6818      	ldr	r0, [r3, #0]
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	6859      	ldr	r1, [r3, #4]
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	461a      	mov	r2, r3
 80040a0:	f7ff f96f 	bl	8003382 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff fa9e 	bl	80035ea <LL_ADC_REG_IsConversionOngoing>
 80040ae:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7ff faaa 	bl	8003610 <LL_ADC_INJ_IsConversionOngoing>
 80040bc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80040c0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f040 81d9 	bne.w	800447c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80040ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	f040 81d4 	bne.w	800447c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040dc:	d10f      	bne.n	80040fe <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6818      	ldr	r0, [r3, #0]
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2200      	movs	r2, #0
 80040e8:	4619      	mov	r1, r3
 80040ea:	f7ff f989 	bl	8003400 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff f91d 	bl	8003336 <LL_ADC_SetSamplingTimeCommonConfig>
 80040fc:	e00e      	b.n	800411c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6818      	ldr	r0, [r3, #0]
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	6819      	ldr	r1, [r3, #0]
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	461a      	mov	r2, r3
 800410c:	f7ff f978 	bl	8003400 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2100      	movs	r1, #0
 8004116:	4618      	mov	r0, r3
 8004118:	f7ff f90d 	bl	8003336 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	695a      	ldr	r2, [r3, #20]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68db      	ldr	r3, [r3, #12]
 8004126:	08db      	lsrs	r3, r3, #3
 8004128:	f003 0303 	and.w	r3, r3, #3
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	fa02 f303 	lsl.w	r3, r2, r3
 8004132:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	691b      	ldr	r3, [r3, #16]
 800413a:	2b04      	cmp	r3, #4
 800413c:	d022      	beq.n	8004184 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6818      	ldr	r0, [r3, #0]
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	6919      	ldr	r1, [r3, #16]
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800414e:	f7ff f867 	bl	8003220 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6818      	ldr	r0, [r3, #0]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	6919      	ldr	r1, [r3, #16]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	699b      	ldr	r3, [r3, #24]
 800415e:	461a      	mov	r2, r3
 8004160:	f7ff f8b3 	bl	80032ca <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6818      	ldr	r0, [r3, #0]
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004170:	2b01      	cmp	r3, #1
 8004172:	d102      	bne.n	800417a <HAL_ADC_ConfigChannel+0x126>
 8004174:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004178:	e000      	b.n	800417c <HAL_ADC_ConfigChannel+0x128>
 800417a:	2300      	movs	r3, #0
 800417c:	461a      	mov	r2, r3
 800417e:	f7ff f8bf 	bl	8003300 <LL_ADC_SetOffsetSaturation>
 8004182:	e17b      	b.n	800447c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2100      	movs	r1, #0
 800418a:	4618      	mov	r0, r3
 800418c:	f7ff f86c 	bl	8003268 <LL_ADC_GetOffsetChannel>
 8004190:	4603      	mov	r3, r0
 8004192:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10a      	bne.n	80041b0 <HAL_ADC_ConfigChannel+0x15c>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2100      	movs	r1, #0
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7ff f861 	bl	8003268 <LL_ADC_GetOffsetChannel>
 80041a6:	4603      	mov	r3, r0
 80041a8:	0e9b      	lsrs	r3, r3, #26
 80041aa:	f003 021f 	and.w	r2, r3, #31
 80041ae:	e01e      	b.n	80041ee <HAL_ADC_ConfigChannel+0x19a>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2100      	movs	r1, #0
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7ff f856 	bl	8003268 <LL_ADC_GetOffsetChannel>
 80041bc:	4603      	mov	r3, r0
 80041be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80041c6:	fa93 f3a3 	rbit	r3, r3
 80041ca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80041ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80041d2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80041d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80041de:	2320      	movs	r3, #32
 80041e0:	e004      	b.n	80041ec <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80041e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80041e6:	fab3 f383 	clz	r3, r3
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d105      	bne.n	8004206 <HAL_ADC_ConfigChannel+0x1b2>
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	0e9b      	lsrs	r3, r3, #26
 8004200:	f003 031f 	and.w	r3, r3, #31
 8004204:	e018      	b.n	8004238 <HAL_ADC_ConfigChannel+0x1e4>
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004212:	fa93 f3a3 	rbit	r3, r3
 8004216:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800421a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800421e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004222:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004226:	2b00      	cmp	r3, #0
 8004228:	d101      	bne.n	800422e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800422a:	2320      	movs	r3, #32
 800422c:	e004      	b.n	8004238 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800422e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004232:	fab3 f383 	clz	r3, r3
 8004236:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004238:	429a      	cmp	r2, r3
 800423a:	d106      	bne.n	800424a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2200      	movs	r2, #0
 8004242:	2100      	movs	r1, #0
 8004244:	4618      	mov	r0, r3
 8004246:	f7ff f825 	bl	8003294 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2101      	movs	r1, #1
 8004250:	4618      	mov	r0, r3
 8004252:	f7ff f809 	bl	8003268 <LL_ADC_GetOffsetChannel>
 8004256:	4603      	mov	r3, r0
 8004258:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10a      	bne.n	8004276 <HAL_ADC_ConfigChannel+0x222>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2101      	movs	r1, #1
 8004266:	4618      	mov	r0, r3
 8004268:	f7fe fffe 	bl	8003268 <LL_ADC_GetOffsetChannel>
 800426c:	4603      	mov	r3, r0
 800426e:	0e9b      	lsrs	r3, r3, #26
 8004270:	f003 021f 	and.w	r2, r3, #31
 8004274:	e01e      	b.n	80042b4 <HAL_ADC_ConfigChannel+0x260>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2101      	movs	r1, #1
 800427c:	4618      	mov	r0, r3
 800427e:	f7fe fff3 	bl	8003268 <LL_ADC_GetOffsetChannel>
 8004282:	4603      	mov	r3, r0
 8004284:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004288:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800428c:	fa93 f3a3 	rbit	r3, r3
 8004290:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004294:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004298:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800429c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d101      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80042a4:	2320      	movs	r3, #32
 80042a6:	e004      	b.n	80042b2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80042a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80042ac:	fab3 f383 	clz	r3, r3
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d105      	bne.n	80042cc <HAL_ADC_ConfigChannel+0x278>
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	0e9b      	lsrs	r3, r3, #26
 80042c6:	f003 031f 	and.w	r3, r3, #31
 80042ca:	e018      	b.n	80042fe <HAL_ADC_ConfigChannel+0x2aa>
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042d8:	fa93 f3a3 	rbit	r3, r3
 80042dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80042e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80042e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80042e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d101      	bne.n	80042f4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80042f0:	2320      	movs	r3, #32
 80042f2:	e004      	b.n	80042fe <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80042f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80042f8:	fab3 f383 	clz	r3, r3
 80042fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80042fe:	429a      	cmp	r2, r3
 8004300:	d106      	bne.n	8004310 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2200      	movs	r2, #0
 8004308:	2101      	movs	r1, #1
 800430a:	4618      	mov	r0, r3
 800430c:	f7fe ffc2 	bl	8003294 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2102      	movs	r1, #2
 8004316:	4618      	mov	r0, r3
 8004318:	f7fe ffa6 	bl	8003268 <LL_ADC_GetOffsetChannel>
 800431c:	4603      	mov	r3, r0
 800431e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10a      	bne.n	800433c <HAL_ADC_ConfigChannel+0x2e8>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	2102      	movs	r1, #2
 800432c:	4618      	mov	r0, r3
 800432e:	f7fe ff9b 	bl	8003268 <LL_ADC_GetOffsetChannel>
 8004332:	4603      	mov	r3, r0
 8004334:	0e9b      	lsrs	r3, r3, #26
 8004336:	f003 021f 	and.w	r2, r3, #31
 800433a:	e01e      	b.n	800437a <HAL_ADC_ConfigChannel+0x326>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2102      	movs	r1, #2
 8004342:	4618      	mov	r0, r3
 8004344:	f7fe ff90 	bl	8003268 <LL_ADC_GetOffsetChannel>
 8004348:	4603      	mov	r3, r0
 800434a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800434e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004352:	fa93 f3a3 	rbit	r3, r3
 8004356:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800435a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800435e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004362:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800436a:	2320      	movs	r3, #32
 800436c:	e004      	b.n	8004378 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800436e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004372:	fab3 f383 	clz	r3, r3
 8004376:	b2db      	uxtb	r3, r3
 8004378:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004382:	2b00      	cmp	r3, #0
 8004384:	d105      	bne.n	8004392 <HAL_ADC_ConfigChannel+0x33e>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	0e9b      	lsrs	r3, r3, #26
 800438c:	f003 031f 	and.w	r3, r3, #31
 8004390:	e016      	b.n	80043c0 <HAL_ADC_ConfigChannel+0x36c>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800439a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800439e:	fa93 f3a3 	rbit	r3, r3
 80043a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80043a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80043a6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80043aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80043b2:	2320      	movs	r3, #32
 80043b4:	e004      	b.n	80043c0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80043b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043ba:	fab3 f383 	clz	r3, r3
 80043be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d106      	bne.n	80043d2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2200      	movs	r2, #0
 80043ca:	2102      	movs	r1, #2
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fe ff61 	bl	8003294 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2103      	movs	r1, #3
 80043d8:	4618      	mov	r0, r3
 80043da:	f7fe ff45 	bl	8003268 <LL_ADC_GetOffsetChannel>
 80043de:	4603      	mov	r3, r0
 80043e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10a      	bne.n	80043fe <HAL_ADC_ConfigChannel+0x3aa>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2103      	movs	r1, #3
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7fe ff3a 	bl	8003268 <LL_ADC_GetOffsetChannel>
 80043f4:	4603      	mov	r3, r0
 80043f6:	0e9b      	lsrs	r3, r3, #26
 80043f8:	f003 021f 	and.w	r2, r3, #31
 80043fc:	e017      	b.n	800442e <HAL_ADC_ConfigChannel+0x3da>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2103      	movs	r1, #3
 8004404:	4618      	mov	r0, r3
 8004406:	f7fe ff2f 	bl	8003268 <LL_ADC_GetOffsetChannel>
 800440a:	4603      	mov	r3, r0
 800440c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800440e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004410:	fa93 f3a3 	rbit	r3, r3
 8004414:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004416:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004418:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800441a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800441c:	2b00      	cmp	r3, #0
 800441e:	d101      	bne.n	8004424 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004420:	2320      	movs	r3, #32
 8004422:	e003      	b.n	800442c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004424:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004426:	fab3 f383 	clz	r3, r3
 800442a:	b2db      	uxtb	r3, r3
 800442c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004436:	2b00      	cmp	r3, #0
 8004438:	d105      	bne.n	8004446 <HAL_ADC_ConfigChannel+0x3f2>
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	0e9b      	lsrs	r3, r3, #26
 8004440:	f003 031f 	and.w	r3, r3, #31
 8004444:	e011      	b.n	800446a <HAL_ADC_ConfigChannel+0x416>
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800444c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800444e:	fa93 f3a3 	rbit	r3, r3
 8004452:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004454:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004456:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004458:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800445e:	2320      	movs	r3, #32
 8004460:	e003      	b.n	800446a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004462:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004464:	fab3 f383 	clz	r3, r3
 8004468:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800446a:	429a      	cmp	r2, r3
 800446c:	d106      	bne.n	800447c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	2200      	movs	r2, #0
 8004474:	2103      	movs	r1, #3
 8004476:	4618      	mov	r0, r3
 8004478:	f7fe ff0c 	bl	8003294 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4618      	mov	r0, r3
 8004482:	f7ff f88b 	bl	800359c <LL_ADC_IsEnabled>
 8004486:	4603      	mov	r3, r0
 8004488:	2b00      	cmp	r3, #0
 800448a:	f040 813d 	bne.w	8004708 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6818      	ldr	r0, [r3, #0]
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6819      	ldr	r1, [r3, #0]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	68db      	ldr	r3, [r3, #12]
 800449a:	461a      	mov	r2, r3
 800449c:	f7fe ffdc 	bl	8003458 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	4aa2      	ldr	r2, [pc, #648]	@ (8004730 <HAL_ADC_ConfigChannel+0x6dc>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	f040 812e 	bne.w	8004708 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d10b      	bne.n	80044d4 <HAL_ADC_ConfigChannel+0x480>
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	0e9b      	lsrs	r3, r3, #26
 80044c2:	3301      	adds	r3, #1
 80044c4:	f003 031f 	and.w	r3, r3, #31
 80044c8:	2b09      	cmp	r3, #9
 80044ca:	bf94      	ite	ls
 80044cc:	2301      	movls	r3, #1
 80044ce:	2300      	movhi	r3, #0
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	e019      	b.n	8004508 <HAL_ADC_ConfigChannel+0x4b4>
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80044dc:	fa93 f3a3 	rbit	r3, r3
 80044e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80044e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80044e4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80044e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d101      	bne.n	80044f0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80044ec:	2320      	movs	r3, #32
 80044ee:	e003      	b.n	80044f8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80044f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80044f2:	fab3 f383 	clz	r3, r3
 80044f6:	b2db      	uxtb	r3, r3
 80044f8:	3301      	adds	r3, #1
 80044fa:	f003 031f 	and.w	r3, r3, #31
 80044fe:	2b09      	cmp	r3, #9
 8004500:	bf94      	ite	ls
 8004502:	2301      	movls	r3, #1
 8004504:	2300      	movhi	r3, #0
 8004506:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004508:	2b00      	cmp	r3, #0
 800450a:	d079      	beq.n	8004600 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004514:	2b00      	cmp	r3, #0
 8004516:	d107      	bne.n	8004528 <HAL_ADC_ConfigChannel+0x4d4>
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	0e9b      	lsrs	r3, r3, #26
 800451e:	3301      	adds	r3, #1
 8004520:	069b      	lsls	r3, r3, #26
 8004522:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004526:	e015      	b.n	8004554 <HAL_ADC_ConfigChannel+0x500>
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800452e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004530:	fa93 f3a3 	rbit	r3, r3
 8004534:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004538:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800453a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800453c:	2b00      	cmp	r3, #0
 800453e:	d101      	bne.n	8004544 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004540:	2320      	movs	r3, #32
 8004542:	e003      	b.n	800454c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004544:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004546:	fab3 f383 	clz	r3, r3
 800454a:	b2db      	uxtb	r3, r3
 800454c:	3301      	adds	r3, #1
 800454e:	069b      	lsls	r3, r3, #26
 8004550:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800455c:	2b00      	cmp	r3, #0
 800455e:	d109      	bne.n	8004574 <HAL_ADC_ConfigChannel+0x520>
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	0e9b      	lsrs	r3, r3, #26
 8004566:	3301      	adds	r3, #1
 8004568:	f003 031f 	and.w	r3, r3, #31
 800456c:	2101      	movs	r1, #1
 800456e:	fa01 f303 	lsl.w	r3, r1, r3
 8004572:	e017      	b.n	80045a4 <HAL_ADC_ConfigChannel+0x550>
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800457a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800457c:	fa93 f3a3 	rbit	r3, r3
 8004580:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004582:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004584:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004586:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800458c:	2320      	movs	r3, #32
 800458e:	e003      	b.n	8004598 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004590:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004592:	fab3 f383 	clz	r3, r3
 8004596:	b2db      	uxtb	r3, r3
 8004598:	3301      	adds	r3, #1
 800459a:	f003 031f 	and.w	r3, r3, #31
 800459e:	2101      	movs	r1, #1
 80045a0:	fa01 f303 	lsl.w	r3, r1, r3
 80045a4:	ea42 0103 	orr.w	r1, r2, r3
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10a      	bne.n	80045ca <HAL_ADC_ConfigChannel+0x576>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	0e9b      	lsrs	r3, r3, #26
 80045ba:	3301      	adds	r3, #1
 80045bc:	f003 021f 	and.w	r2, r3, #31
 80045c0:	4613      	mov	r3, r2
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	4413      	add	r3, r2
 80045c6:	051b      	lsls	r3, r3, #20
 80045c8:	e018      	b.n	80045fc <HAL_ADC_ConfigChannel+0x5a8>
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d2:	fa93 f3a3 	rbit	r3, r3
 80045d6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80045d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80045dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80045e2:	2320      	movs	r3, #32
 80045e4:	e003      	b.n	80045ee <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80045e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045e8:	fab3 f383 	clz	r3, r3
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	3301      	adds	r3, #1
 80045f0:	f003 021f 	and.w	r2, r3, #31
 80045f4:	4613      	mov	r3, r2
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	4413      	add	r3, r2
 80045fa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045fc:	430b      	orrs	r3, r1
 80045fe:	e07e      	b.n	80046fe <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004608:	2b00      	cmp	r3, #0
 800460a:	d107      	bne.n	800461c <HAL_ADC_ConfigChannel+0x5c8>
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	0e9b      	lsrs	r3, r3, #26
 8004612:	3301      	adds	r3, #1
 8004614:	069b      	lsls	r3, r3, #26
 8004616:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800461a:	e015      	b.n	8004648 <HAL_ADC_ConfigChannel+0x5f4>
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004624:	fa93 f3a3 	rbit	r3, r3
 8004628:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800462a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800462e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004630:	2b00      	cmp	r3, #0
 8004632:	d101      	bne.n	8004638 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004634:	2320      	movs	r3, #32
 8004636:	e003      	b.n	8004640 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800463a:	fab3 f383 	clz	r3, r3
 800463e:	b2db      	uxtb	r3, r3
 8004640:	3301      	adds	r3, #1
 8004642:	069b      	lsls	r3, r3, #26
 8004644:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004650:	2b00      	cmp	r3, #0
 8004652:	d109      	bne.n	8004668 <HAL_ADC_ConfigChannel+0x614>
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	0e9b      	lsrs	r3, r3, #26
 800465a:	3301      	adds	r3, #1
 800465c:	f003 031f 	and.w	r3, r3, #31
 8004660:	2101      	movs	r1, #1
 8004662:	fa01 f303 	lsl.w	r3, r1, r3
 8004666:	e017      	b.n	8004698 <HAL_ADC_ConfigChannel+0x644>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800466e:	6a3b      	ldr	r3, [r7, #32]
 8004670:	fa93 f3a3 	rbit	r3, r3
 8004674:	61fb      	str	r3, [r7, #28]
  return result;
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800467a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004680:	2320      	movs	r3, #32
 8004682:	e003      	b.n	800468c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004686:	fab3 f383 	clz	r3, r3
 800468a:	b2db      	uxtb	r3, r3
 800468c:	3301      	adds	r3, #1
 800468e:	f003 031f 	and.w	r3, r3, #31
 8004692:	2101      	movs	r1, #1
 8004694:	fa01 f303 	lsl.w	r3, r1, r3
 8004698:	ea42 0103 	orr.w	r1, r2, r3
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10d      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x670>
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	0e9b      	lsrs	r3, r3, #26
 80046ae:	3301      	adds	r3, #1
 80046b0:	f003 021f 	and.w	r2, r3, #31
 80046b4:	4613      	mov	r3, r2
 80046b6:	005b      	lsls	r3, r3, #1
 80046b8:	4413      	add	r3, r2
 80046ba:	3b1e      	subs	r3, #30
 80046bc:	051b      	lsls	r3, r3, #20
 80046be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80046c2:	e01b      	b.n	80046fc <HAL_ADC_ConfigChannel+0x6a8>
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	fa93 f3a3 	rbit	r3, r3
 80046d0:	613b      	str	r3, [r7, #16]
  return result;
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d101      	bne.n	80046e0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80046dc:	2320      	movs	r3, #32
 80046de:	e003      	b.n	80046e8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80046e0:	69bb      	ldr	r3, [r7, #24]
 80046e2:	fab3 f383 	clz	r3, r3
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	3301      	adds	r3, #1
 80046ea:	f003 021f 	and.w	r2, r3, #31
 80046ee:	4613      	mov	r3, r2
 80046f0:	005b      	lsls	r3, r3, #1
 80046f2:	4413      	add	r3, r2
 80046f4:	3b1e      	subs	r3, #30
 80046f6:	051b      	lsls	r3, r3, #20
 80046f8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046fc:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80046fe:	683a      	ldr	r2, [r7, #0]
 8004700:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004702:	4619      	mov	r1, r3
 8004704:	f7fe fe7c 	bl	8003400 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	4b09      	ldr	r3, [pc, #36]	@ (8004734 <HAL_ADC_ConfigChannel+0x6e0>)
 800470e:	4013      	ands	r3, r2
 8004710:	2b00      	cmp	r3, #0
 8004712:	f000 80be 	beq.w	8004892 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800471e:	d004      	beq.n	800472a <HAL_ADC_ConfigChannel+0x6d6>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a04      	ldr	r2, [pc, #16]	@ (8004738 <HAL_ADC_ConfigChannel+0x6e4>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d10a      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x6ec>
 800472a:	4b04      	ldr	r3, [pc, #16]	@ (800473c <HAL_ADC_ConfigChannel+0x6e8>)
 800472c:	e009      	b.n	8004742 <HAL_ADC_ConfigChannel+0x6ee>
 800472e:	bf00      	nop
 8004730:	407f0000 	.word	0x407f0000
 8004734:	80080000 	.word	0x80080000
 8004738:	50000100 	.word	0x50000100
 800473c:	50000300 	.word	0x50000300
 8004740:	4b59      	ldr	r3, [pc, #356]	@ (80048a8 <HAL_ADC_ConfigChannel+0x854>)
 8004742:	4618      	mov	r0, r3
 8004744:	f7fe fd5e 	bl	8003204 <LL_ADC_GetCommonPathInternalCh>
 8004748:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a56      	ldr	r2, [pc, #344]	@ (80048ac <HAL_ADC_ConfigChannel+0x858>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d004      	beq.n	8004760 <HAL_ADC_ConfigChannel+0x70c>
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a55      	ldr	r2, [pc, #340]	@ (80048b0 <HAL_ADC_ConfigChannel+0x85c>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d13a      	bne.n	80047d6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004760:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004764:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d134      	bne.n	80047d6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004774:	d005      	beq.n	8004782 <HAL_ADC_ConfigChannel+0x72e>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a4e      	ldr	r2, [pc, #312]	@ (80048b4 <HAL_ADC_ConfigChannel+0x860>)
 800477c:	4293      	cmp	r3, r2
 800477e:	f040 8085 	bne.w	800488c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800478a:	d004      	beq.n	8004796 <HAL_ADC_ConfigChannel+0x742>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a49      	ldr	r2, [pc, #292]	@ (80048b8 <HAL_ADC_ConfigChannel+0x864>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d101      	bne.n	800479a <HAL_ADC_ConfigChannel+0x746>
 8004796:	4a49      	ldr	r2, [pc, #292]	@ (80048bc <HAL_ADC_ConfigChannel+0x868>)
 8004798:	e000      	b.n	800479c <HAL_ADC_ConfigChannel+0x748>
 800479a:	4a43      	ldr	r2, [pc, #268]	@ (80048a8 <HAL_ADC_ConfigChannel+0x854>)
 800479c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047a4:	4619      	mov	r1, r3
 80047a6:	4610      	mov	r0, r2
 80047a8:	f7fe fd19 	bl	80031de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047ac:	4b44      	ldr	r3, [pc, #272]	@ (80048c0 <HAL_ADC_ConfigChannel+0x86c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	099b      	lsrs	r3, r3, #6
 80047b2:	4a44      	ldr	r2, [pc, #272]	@ (80048c4 <HAL_ADC_ConfigChannel+0x870>)
 80047b4:	fba2 2303 	umull	r2, r3, r2, r3
 80047b8:	099b      	lsrs	r3, r3, #6
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	4613      	mov	r3, r2
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	4413      	add	r3, r2
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80047c6:	e002      	b.n	80047ce <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	3b01      	subs	r3, #1
 80047cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d1f9      	bne.n	80047c8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047d4:	e05a      	b.n	800488c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a3b      	ldr	r2, [pc, #236]	@ (80048c8 <HAL_ADC_ConfigChannel+0x874>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d125      	bne.n	800482c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80047e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80047e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d11f      	bne.n	800482c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a31      	ldr	r2, [pc, #196]	@ (80048b8 <HAL_ADC_ConfigChannel+0x864>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d104      	bne.n	8004800 <HAL_ADC_ConfigChannel+0x7ac>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a34      	ldr	r2, [pc, #208]	@ (80048cc <HAL_ADC_ConfigChannel+0x878>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d047      	beq.n	8004890 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004808:	d004      	beq.n	8004814 <HAL_ADC_ConfigChannel+0x7c0>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a2a      	ldr	r2, [pc, #168]	@ (80048b8 <HAL_ADC_ConfigChannel+0x864>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d101      	bne.n	8004818 <HAL_ADC_ConfigChannel+0x7c4>
 8004814:	4a29      	ldr	r2, [pc, #164]	@ (80048bc <HAL_ADC_ConfigChannel+0x868>)
 8004816:	e000      	b.n	800481a <HAL_ADC_ConfigChannel+0x7c6>
 8004818:	4a23      	ldr	r2, [pc, #140]	@ (80048a8 <HAL_ADC_ConfigChannel+0x854>)
 800481a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800481e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004822:	4619      	mov	r1, r3
 8004824:	4610      	mov	r0, r2
 8004826:	f7fe fcda 	bl	80031de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800482a:	e031      	b.n	8004890 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a27      	ldr	r2, [pc, #156]	@ (80048d0 <HAL_ADC_ConfigChannel+0x87c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d12d      	bne.n	8004892 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004836:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800483a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d127      	bne.n	8004892 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a1c      	ldr	r2, [pc, #112]	@ (80048b8 <HAL_ADC_ConfigChannel+0x864>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d022      	beq.n	8004892 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004854:	d004      	beq.n	8004860 <HAL_ADC_ConfigChannel+0x80c>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a17      	ldr	r2, [pc, #92]	@ (80048b8 <HAL_ADC_ConfigChannel+0x864>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d101      	bne.n	8004864 <HAL_ADC_ConfigChannel+0x810>
 8004860:	4a16      	ldr	r2, [pc, #88]	@ (80048bc <HAL_ADC_ConfigChannel+0x868>)
 8004862:	e000      	b.n	8004866 <HAL_ADC_ConfigChannel+0x812>
 8004864:	4a10      	ldr	r2, [pc, #64]	@ (80048a8 <HAL_ADC_ConfigChannel+0x854>)
 8004866:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800486a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800486e:	4619      	mov	r1, r3
 8004870:	4610      	mov	r0, r2
 8004872:	f7fe fcb4 	bl	80031de <LL_ADC_SetCommonPathInternalCh>
 8004876:	e00c      	b.n	8004892 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800487c:	f043 0220 	orr.w	r2, r3, #32
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800488a:	e002      	b.n	8004892 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800488c:	bf00      	nop
 800488e:	e000      	b.n	8004892 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004890:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800489a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800489e:	4618      	mov	r0, r3
 80048a0:	37d8      	adds	r7, #216	@ 0xd8
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	50000700 	.word	0x50000700
 80048ac:	c3210000 	.word	0xc3210000
 80048b0:	90c00010 	.word	0x90c00010
 80048b4:	50000600 	.word	0x50000600
 80048b8:	50000100 	.word	0x50000100
 80048bc:	50000300 	.word	0x50000300
 80048c0:	20000000 	.word	0x20000000
 80048c4:	053e2d63 	.word	0x053e2d63
 80048c8:	c7520000 	.word	0xc7520000
 80048cc:	50000500 	.word	0x50000500
 80048d0:	cb840000 	.word	0xcb840000

080048d4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b084      	sub	sp, #16
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80048dc:	2300      	movs	r3, #0
 80048de:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4618      	mov	r0, r3
 80048e6:	f7fe fe59 	bl	800359c <LL_ADC_IsEnabled>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d176      	bne.n	80049de <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	689a      	ldr	r2, [r3, #8]
 80048f6:	4b3c      	ldr	r3, [pc, #240]	@ (80049e8 <ADC_Enable+0x114>)
 80048f8:	4013      	ands	r3, r2
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d00d      	beq.n	800491a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004902:	f043 0210 	orr.w	r2, r3, #16
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800490e:	f043 0201 	orr.w	r2, r3, #1
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e062      	b.n	80049e0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f7fe fe28 	bl	8003574 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800492c:	d004      	beq.n	8004938 <ADC_Enable+0x64>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a2e      	ldr	r2, [pc, #184]	@ (80049ec <ADC_Enable+0x118>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d101      	bne.n	800493c <ADC_Enable+0x68>
 8004938:	4b2d      	ldr	r3, [pc, #180]	@ (80049f0 <ADC_Enable+0x11c>)
 800493a:	e000      	b.n	800493e <ADC_Enable+0x6a>
 800493c:	4b2d      	ldr	r3, [pc, #180]	@ (80049f4 <ADC_Enable+0x120>)
 800493e:	4618      	mov	r0, r3
 8004940:	f7fe fc60 	bl	8003204 <LL_ADC_GetCommonPathInternalCh>
 8004944:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004946:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800494a:	2b00      	cmp	r3, #0
 800494c:	d013      	beq.n	8004976 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800494e:	4b2a      	ldr	r3, [pc, #168]	@ (80049f8 <ADC_Enable+0x124>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	099b      	lsrs	r3, r3, #6
 8004954:	4a29      	ldr	r2, [pc, #164]	@ (80049fc <ADC_Enable+0x128>)
 8004956:	fba2 2303 	umull	r2, r3, r2, r3
 800495a:	099b      	lsrs	r3, r3, #6
 800495c:	1c5a      	adds	r2, r3, #1
 800495e:	4613      	mov	r3, r2
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	4413      	add	r3, r2
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004968:	e002      	b.n	8004970 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	3b01      	subs	r3, #1
 800496e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004970:	68bb      	ldr	r3, [r7, #8]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d1f9      	bne.n	800496a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004976:	f7fe fbcd 	bl	8003114 <HAL_GetTick>
 800497a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800497c:	e028      	b.n	80049d0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4618      	mov	r0, r3
 8004984:	f7fe fe0a 	bl	800359c <LL_ADC_IsEnabled>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d104      	bne.n	8004998 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4618      	mov	r0, r3
 8004994:	f7fe fdee 	bl	8003574 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004998:	f7fe fbbc 	bl	8003114 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	2b02      	cmp	r3, #2
 80049a4:	d914      	bls.n	80049d0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0301 	and.w	r3, r3, #1
 80049b0:	2b01      	cmp	r3, #1
 80049b2:	d00d      	beq.n	80049d0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b8:	f043 0210 	orr.w	r2, r3, #16
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049c4:	f043 0201 	orr.w	r2, r3, #1
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e007      	b.n	80049e0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b01      	cmp	r3, #1
 80049dc:	d1cf      	bne.n	800497e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}
 80049e8:	8000003f 	.word	0x8000003f
 80049ec:	50000100 	.word	0x50000100
 80049f0:	50000300 	.word	0x50000300
 80049f4:	50000700 	.word	0x50000700
 80049f8:	20000000 	.word	0x20000000
 80049fc:	053e2d63 	.word	0x053e2d63

08004a00 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a0c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a12:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d14b      	bne.n	8004ab2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a1e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0308 	and.w	r3, r3, #8
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d021      	beq.n	8004a78 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f7fe fc8f 	bl	800335c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d032      	beq.n	8004aaa <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d12b      	bne.n	8004aaa <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d11f      	bne.n	8004aaa <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a6e:	f043 0201 	orr.w	r2, r3, #1
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004a76:	e018      	b.n	8004aaa <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d111      	bne.n	8004aaa <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a8a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d105      	bne.n	8004aaa <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aa2:	f043 0201 	orr.w	r2, r3, #1
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f7fc ffea 	bl	8001a84 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004ab0:	e00e      	b.n	8004ad0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ab6:	f003 0310 	and.w	r3, r3, #16
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	f7ff fabe 	bl	8004040 <HAL_ADC_ErrorCallback>
}
 8004ac4:	e004      	b.n	8004ad0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	4798      	blx	r3
}
 8004ad0:	bf00      	nop
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}

08004ad8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b084      	sub	sp, #16
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004ae6:	68f8      	ldr	r0, [r7, #12]
 8004ae8:	f7ff fa96 	bl	8004018 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004aec:	bf00      	nop
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b00:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b06:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b12:	f043 0204 	orr.w	r2, r3, #4
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004b1a:	68f8      	ldr	r0, [r7, #12]
 8004b1c:	f7ff fa90 	bl	8004040 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004b20:	bf00      	nop
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <LL_ADC_IsEnabled>:
{
 8004b28:	b480      	push	{r7}
 8004b2a:	b083      	sub	sp, #12
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d101      	bne.n	8004b40 <LL_ADC_IsEnabled+0x18>
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e000      	b.n	8004b42 <LL_ADC_IsEnabled+0x1a>
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <LL_ADC_REG_IsConversionOngoing>:
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f003 0304 	and.w	r3, r3, #4
 8004b5e:	2b04      	cmp	r3, #4
 8004b60:	d101      	bne.n	8004b66 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004b62:	2301      	movs	r3, #1
 8004b64:	e000      	b.n	8004b68 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004b66:	2300      	movs	r3, #0
}
 8004b68:	4618      	mov	r0, r3
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004bd8:	b590      	push	{r4, r7, lr}
 8004bda:	b0a1      	sub	sp, #132	@ 0x84
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004be2:	2300      	movs	r3, #0
 8004be4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d101      	bne.n	8004bf6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	e0e7      	b.n	8004dc6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004bfe:	2300      	movs	r3, #0
 8004c00:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004c02:	2300      	movs	r3, #0
 8004c04:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c0e:	d102      	bne.n	8004c16 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004c10:	4b6f      	ldr	r3, [pc, #444]	@ (8004dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004c12:	60bb      	str	r3, [r7, #8]
 8004c14:	e009      	b.n	8004c2a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a6e      	ldr	r2, [pc, #440]	@ (8004dd4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d102      	bne.n	8004c26 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004c20:	4b6d      	ldr	r3, [pc, #436]	@ (8004dd8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004c22:	60bb      	str	r3, [r7, #8]
 8004c24:	e001      	b.n	8004c2a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004c26:	2300      	movs	r3, #0
 8004c28:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d10b      	bne.n	8004c48 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c34:	f043 0220 	orr.w	r2, r3, #32
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e0be      	b.n	8004dc6 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7ff ff7f 	bl	8004b4e <LL_ADC_REG_IsConversionOngoing>
 8004c50:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7ff ff79 	bl	8004b4e <LL_ADC_REG_IsConversionOngoing>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	f040 80a0 	bne.w	8004da4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004c64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f040 809c 	bne.w	8004da4 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c74:	d004      	beq.n	8004c80 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	4a55      	ldr	r2, [pc, #340]	@ (8004dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d101      	bne.n	8004c84 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004c80:	4b56      	ldr	r3, [pc, #344]	@ (8004ddc <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004c82:	e000      	b.n	8004c86 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004c84:	4b56      	ldr	r3, [pc, #344]	@ (8004de0 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004c86:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d04b      	beq.n	8004d28 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004c90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	6859      	ldr	r1, [r3, #4]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004ca2:	035b      	lsls	r3, r3, #13
 8004ca4:	430b      	orrs	r3, r1
 8004ca6:	431a      	orrs	r2, r3
 8004ca8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004caa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004cb4:	d004      	beq.n	8004cc0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a45      	ldr	r2, [pc, #276]	@ (8004dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d10f      	bne.n	8004ce0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004cc0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004cc4:	f7ff ff30 	bl	8004b28 <LL_ADC_IsEnabled>
 8004cc8:	4604      	mov	r4, r0
 8004cca:	4841      	ldr	r0, [pc, #260]	@ (8004dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004ccc:	f7ff ff2c 	bl	8004b28 <LL_ADC_IsEnabled>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	4323      	orrs	r3, r4
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	bf0c      	ite	eq
 8004cd8:	2301      	moveq	r3, #1
 8004cda:	2300      	movne	r3, #0
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	e012      	b.n	8004d06 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004ce0:	483c      	ldr	r0, [pc, #240]	@ (8004dd4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004ce2:	f7ff ff21 	bl	8004b28 <LL_ADC_IsEnabled>
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	483b      	ldr	r0, [pc, #236]	@ (8004dd8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004cea:	f7ff ff1d 	bl	8004b28 <LL_ADC_IsEnabled>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	431c      	orrs	r4, r3
 8004cf2:	483c      	ldr	r0, [pc, #240]	@ (8004de4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004cf4:	f7ff ff18 	bl	8004b28 <LL_ADC_IsEnabled>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	4323      	orrs	r3, r4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	bf0c      	ite	eq
 8004d00:	2301      	moveq	r3, #1
 8004d02:	2300      	movne	r3, #0
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d056      	beq.n	8004db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004d0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d0c:	689b      	ldr	r3, [r3, #8]
 8004d0e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004d12:	f023 030f 	bic.w	r3, r3, #15
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	6811      	ldr	r1, [r2, #0]
 8004d1a:	683a      	ldr	r2, [r7, #0]
 8004d1c:	6892      	ldr	r2, [r2, #8]
 8004d1e:	430a      	orrs	r2, r1
 8004d20:	431a      	orrs	r2, r3
 8004d22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d24:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004d26:	e047      	b.n	8004db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004d28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d32:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d3c:	d004      	beq.n	8004d48 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a23      	ldr	r2, [pc, #140]	@ (8004dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004d44:	4293      	cmp	r3, r2
 8004d46:	d10f      	bne.n	8004d68 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004d48:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004d4c:	f7ff feec 	bl	8004b28 <LL_ADC_IsEnabled>
 8004d50:	4604      	mov	r4, r0
 8004d52:	481f      	ldr	r0, [pc, #124]	@ (8004dd0 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004d54:	f7ff fee8 	bl	8004b28 <LL_ADC_IsEnabled>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	4323      	orrs	r3, r4
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	bf0c      	ite	eq
 8004d60:	2301      	moveq	r3, #1
 8004d62:	2300      	movne	r3, #0
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	e012      	b.n	8004d8e <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004d68:	481a      	ldr	r0, [pc, #104]	@ (8004dd4 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004d6a:	f7ff fedd 	bl	8004b28 <LL_ADC_IsEnabled>
 8004d6e:	4604      	mov	r4, r0
 8004d70:	4819      	ldr	r0, [pc, #100]	@ (8004dd8 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004d72:	f7ff fed9 	bl	8004b28 <LL_ADC_IsEnabled>
 8004d76:	4603      	mov	r3, r0
 8004d78:	431c      	orrs	r4, r3
 8004d7a:	481a      	ldr	r0, [pc, #104]	@ (8004de4 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004d7c:	f7ff fed4 	bl	8004b28 <LL_ADC_IsEnabled>
 8004d80:	4603      	mov	r3, r0
 8004d82:	4323      	orrs	r3, r4
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	bf0c      	ite	eq
 8004d88:	2301      	moveq	r3, #1
 8004d8a:	2300      	movne	r3, #0
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d012      	beq.n	8004db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004d92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004d9a:	f023 030f 	bic.w	r3, r3, #15
 8004d9e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004da0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004da2:	e009      	b.n	8004db8 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da8:	f043 0220 	orr.w	r2, r3, #32
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004db0:	2301      	movs	r3, #1
 8004db2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004db6:	e000      	b.n	8004dba <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004db8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004dc2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3784      	adds	r7, #132	@ 0x84
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd90      	pop	{r4, r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	50000100 	.word	0x50000100
 8004dd4:	50000400 	.word	0x50000400
 8004dd8:	50000500 	.word	0x50000500
 8004ddc:	50000300 	.word	0x50000300
 8004de0:	50000700 	.word	0x50000700
 8004de4:	50000600 	.word	0x50000600

08004de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b085      	sub	sp, #20
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004df8:	4b0c      	ldr	r3, [pc, #48]	@ (8004e2c <__NVIC_SetPriorityGrouping+0x44>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004dfe:	68ba      	ldr	r2, [r7, #8]
 8004e00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004e04:	4013      	ands	r3, r2
 8004e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004e14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e1a:	4a04      	ldr	r2, [pc, #16]	@ (8004e2c <__NVIC_SetPriorityGrouping+0x44>)
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	60d3      	str	r3, [r2, #12]
}
 8004e20:	bf00      	nop
 8004e22:	3714      	adds	r7, #20
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr
 8004e2c:	e000ed00 	.word	0xe000ed00

08004e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e30:	b480      	push	{r7}
 8004e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e34:	4b04      	ldr	r3, [pc, #16]	@ (8004e48 <__NVIC_GetPriorityGrouping+0x18>)
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	0a1b      	lsrs	r3, r3, #8
 8004e3a:	f003 0307 	and.w	r3, r3, #7
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr
 8004e48:	e000ed00 	.word	0xe000ed00

08004e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	4603      	mov	r3, r0
 8004e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	db0b      	blt.n	8004e76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e5e:	79fb      	ldrb	r3, [r7, #7]
 8004e60:	f003 021f 	and.w	r2, r3, #31
 8004e64:	4907      	ldr	r1, [pc, #28]	@ (8004e84 <__NVIC_EnableIRQ+0x38>)
 8004e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e6a:	095b      	lsrs	r3, r3, #5
 8004e6c:	2001      	movs	r0, #1
 8004e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8004e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	e000e100 	.word	0xe000e100

08004e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	4603      	mov	r3, r0
 8004e90:	6039      	str	r1, [r7, #0]
 8004e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	db0a      	blt.n	8004eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	b2da      	uxtb	r2, r3
 8004ea0:	490c      	ldr	r1, [pc, #48]	@ (8004ed4 <__NVIC_SetPriority+0x4c>)
 8004ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ea6:	0112      	lsls	r2, r2, #4
 8004ea8:	b2d2      	uxtb	r2, r2
 8004eaa:	440b      	add	r3, r1
 8004eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004eb0:	e00a      	b.n	8004ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	4908      	ldr	r1, [pc, #32]	@ (8004ed8 <__NVIC_SetPriority+0x50>)
 8004eb8:	79fb      	ldrb	r3, [r7, #7]
 8004eba:	f003 030f 	and.w	r3, r3, #15
 8004ebe:	3b04      	subs	r3, #4
 8004ec0:	0112      	lsls	r2, r2, #4
 8004ec2:	b2d2      	uxtb	r2, r2
 8004ec4:	440b      	add	r3, r1
 8004ec6:	761a      	strb	r2, [r3, #24]
}
 8004ec8:	bf00      	nop
 8004eca:	370c      	adds	r7, #12
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr
 8004ed4:	e000e100 	.word	0xe000e100
 8004ed8:	e000ed00 	.word	0xe000ed00

08004edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b089      	sub	sp, #36	@ 0x24
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	f1c3 0307 	rsb	r3, r3, #7
 8004ef6:	2b04      	cmp	r3, #4
 8004ef8:	bf28      	it	cs
 8004efa:	2304      	movcs	r3, #4
 8004efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	3304      	adds	r3, #4
 8004f02:	2b06      	cmp	r3, #6
 8004f04:	d902      	bls.n	8004f0c <NVIC_EncodePriority+0x30>
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	3b03      	subs	r3, #3
 8004f0a:	e000      	b.n	8004f0e <NVIC_EncodePriority+0x32>
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f10:	f04f 32ff 	mov.w	r2, #4294967295
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	fa02 f303 	lsl.w	r3, r2, r3
 8004f1a:	43da      	mvns	r2, r3
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	401a      	ands	r2, r3
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f24:	f04f 31ff 	mov.w	r1, #4294967295
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004f2e:	43d9      	mvns	r1, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f34:	4313      	orrs	r3, r2
         );
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3724      	adds	r7, #36	@ 0x24
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	b082      	sub	sp, #8
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f7ff ff4c 	bl	8004de8 <__NVIC_SetPriorityGrouping>
}
 8004f50:	bf00      	nop
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	4603      	mov	r3, r0
 8004f60:	60b9      	str	r1, [r7, #8]
 8004f62:	607a      	str	r2, [r7, #4]
 8004f64:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004f66:	f7ff ff63 	bl	8004e30 <__NVIC_GetPriorityGrouping>
 8004f6a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	68b9      	ldr	r1, [r7, #8]
 8004f70:	6978      	ldr	r0, [r7, #20]
 8004f72:	f7ff ffb3 	bl	8004edc <NVIC_EncodePriority>
 8004f76:	4602      	mov	r2, r0
 8004f78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f7c:	4611      	mov	r1, r2
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f7ff ff82 	bl	8004e88 <__NVIC_SetPriority>
}
 8004f84:	bf00      	nop
 8004f86:	3718      	adds	r7, #24
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b082      	sub	sp, #8
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	4603      	mov	r3, r0
 8004f94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7ff ff56 	bl	8004e4c <__NVIC_EnableIRQ>
}
 8004fa0:	bf00      	nop
 8004fa2:	3708      	adds	r7, #8
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b082      	sub	sp, #8
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e054      	b.n	8005064 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	7f5b      	ldrb	r3, [r3, #29]
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d105      	bne.n	8004fd0 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f7fb fe58 	bl	8000c80 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	791b      	ldrb	r3, [r3, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10c      	bne.n	8004ff8 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a22      	ldr	r2, [pc, #136]	@ (800506c <HAL_CRC_Init+0xc4>)
 8004fe4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	689a      	ldr	r2, [r3, #8]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f022 0218 	bic.w	r2, r2, #24
 8004ff4:	609a      	str	r2, [r3, #8]
 8004ff6:	e00c      	b.n	8005012 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6899      	ldr	r1, [r3, #8]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	461a      	mov	r2, r3
 8005002:	6878      	ldr	r0, [r7, #4]
 8005004:	f000 f834 	bl	8005070 <HAL_CRCEx_Polynomial_Set>
 8005008:	4603      	mov	r3, r0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d001      	beq.n	8005012 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	e028      	b.n	8005064 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	795b      	ldrb	r3, [r3, #5]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d105      	bne.n	8005026 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f04f 32ff 	mov.w	r2, #4294967295
 8005022:	611a      	str	r2, [r3, #16]
 8005024:	e004      	b.n	8005030 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	687a      	ldr	r2, [r7, #4]
 800502c:	6912      	ldr	r2, [r2, #16]
 800502e:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	695a      	ldr	r2, [r3, #20]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	430a      	orrs	r2, r1
 8005044:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	699a      	ldr	r2, [r3, #24]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	430a      	orrs	r2, r1
 800505a:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2201      	movs	r2, #1
 8005060:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005062:	2300      	movs	r3, #0
}
 8005064:	4618      	mov	r0, r3
 8005066:	3708      	adds	r7, #8
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	04c11db7 	.word	0x04c11db7

08005070 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005070:	b480      	push	{r7}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800507c:	2300      	movs	r3, #0
 800507e:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005080:	231f      	movs	r3, #31
 8005082:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	f003 0301 	and.w	r3, r3, #1
 800508a:	2b00      	cmp	r3, #0
 800508c:	d102      	bne.n	8005094 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	75fb      	strb	r3, [r7, #23]
 8005092:	e063      	b.n	800515c <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005094:	bf00      	nop
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	1e5a      	subs	r2, r3, #1
 800509a:	613a      	str	r2, [r7, #16]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d009      	beq.n	80050b4 <HAL_CRCEx_Polynomial_Set+0x44>
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	f003 031f 	and.w	r3, r3, #31
 80050a6:	68ba      	ldr	r2, [r7, #8]
 80050a8:	fa22 f303 	lsr.w	r3, r2, r3
 80050ac:	f003 0301 	and.w	r3, r3, #1
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d0f0      	beq.n	8005096 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b18      	cmp	r3, #24
 80050b8:	d846      	bhi.n	8005148 <HAL_CRCEx_Polynomial_Set+0xd8>
 80050ba:	a201      	add	r2, pc, #4	@ (adr r2, 80050c0 <HAL_CRCEx_Polynomial_Set+0x50>)
 80050bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c0:	0800514f 	.word	0x0800514f
 80050c4:	08005149 	.word	0x08005149
 80050c8:	08005149 	.word	0x08005149
 80050cc:	08005149 	.word	0x08005149
 80050d0:	08005149 	.word	0x08005149
 80050d4:	08005149 	.word	0x08005149
 80050d8:	08005149 	.word	0x08005149
 80050dc:	08005149 	.word	0x08005149
 80050e0:	0800513d 	.word	0x0800513d
 80050e4:	08005149 	.word	0x08005149
 80050e8:	08005149 	.word	0x08005149
 80050ec:	08005149 	.word	0x08005149
 80050f0:	08005149 	.word	0x08005149
 80050f4:	08005149 	.word	0x08005149
 80050f8:	08005149 	.word	0x08005149
 80050fc:	08005149 	.word	0x08005149
 8005100:	08005131 	.word	0x08005131
 8005104:	08005149 	.word	0x08005149
 8005108:	08005149 	.word	0x08005149
 800510c:	08005149 	.word	0x08005149
 8005110:	08005149 	.word	0x08005149
 8005114:	08005149 	.word	0x08005149
 8005118:	08005149 	.word	0x08005149
 800511c:	08005149 	.word	0x08005149
 8005120:	08005125 	.word	0x08005125
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	2b06      	cmp	r3, #6
 8005128:	d913      	bls.n	8005152 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800512e:	e010      	b.n	8005152 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8005130:	693b      	ldr	r3, [r7, #16]
 8005132:	2b07      	cmp	r3, #7
 8005134:	d90f      	bls.n	8005156 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	75fb      	strb	r3, [r7, #23]
        }
        break;
 800513a:	e00c      	b.n	8005156 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	2b0f      	cmp	r3, #15
 8005140:	d90b      	bls.n	800515a <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005146:	e008      	b.n	800515a <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	75fb      	strb	r3, [r7, #23]
        break;
 800514c:	e006      	b.n	800515c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800514e:	bf00      	nop
 8005150:	e004      	b.n	800515c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005152:	bf00      	nop
 8005154:	e002      	b.n	800515c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005156:	bf00      	nop
 8005158:	e000      	b.n	800515c <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800515a:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 800515c:	7dfb      	ldrb	r3, [r7, #23]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10d      	bne.n	800517e <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f023 0118 	bic.w	r1, r3, #24
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	430a      	orrs	r2, r1
 800517c:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800517e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005180:	4618      	mov	r0, r3
 8005182:	371c      	adds	r7, #28
 8005184:	46bd      	mov	sp, r7
 8005186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518a:	4770      	bx	lr

0800518c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d101      	bne.n	800519e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e08d      	b.n	80052ba <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	461a      	mov	r2, r3
 80051a4:	4b47      	ldr	r3, [pc, #284]	@ (80052c4 <HAL_DMA_Init+0x138>)
 80051a6:	429a      	cmp	r2, r3
 80051a8:	d80f      	bhi.n	80051ca <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	461a      	mov	r2, r3
 80051b0:	4b45      	ldr	r3, [pc, #276]	@ (80052c8 <HAL_DMA_Init+0x13c>)
 80051b2:	4413      	add	r3, r2
 80051b4:	4a45      	ldr	r2, [pc, #276]	@ (80052cc <HAL_DMA_Init+0x140>)
 80051b6:	fba2 2303 	umull	r2, r3, r2, r3
 80051ba:	091b      	lsrs	r3, r3, #4
 80051bc:	009a      	lsls	r2, r3, #2
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a42      	ldr	r2, [pc, #264]	@ (80052d0 <HAL_DMA_Init+0x144>)
 80051c6:	641a      	str	r2, [r3, #64]	@ 0x40
 80051c8:	e00e      	b.n	80051e8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	461a      	mov	r2, r3
 80051d0:	4b40      	ldr	r3, [pc, #256]	@ (80052d4 <HAL_DMA_Init+0x148>)
 80051d2:	4413      	add	r3, r2
 80051d4:	4a3d      	ldr	r2, [pc, #244]	@ (80052cc <HAL_DMA_Init+0x140>)
 80051d6:	fba2 2303 	umull	r2, r3, r2, r3
 80051da:	091b      	lsrs	r3, r3, #4
 80051dc:	009a      	lsls	r2, r3, #2
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a3c      	ldr	r2, [pc, #240]	@ (80052d8 <HAL_DMA_Init+0x14c>)
 80051e6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2202      	movs	r2, #2
 80051ec:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80051fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005202:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800520c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005218:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005224:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a1b      	ldr	r3, [r3, #32]
 800522a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	4313      	orrs	r3, r2
 8005230:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68fa      	ldr	r2, [r7, #12]
 8005238:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f000 fa2c 	bl	8005698 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	689b      	ldr	r3, [r3, #8]
 8005244:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005248:	d102      	bne.n	8005250 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2200      	movs	r2, #0
 800524e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005258:	b2d2      	uxtb	r2, r2
 800525a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005264:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d010      	beq.n	8005290 <HAL_DMA_Init+0x104>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	2b04      	cmp	r3, #4
 8005274:	d80c      	bhi.n	8005290 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 fa4c 	bl	8005714 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005280:	2200      	movs	r2, #0
 8005282:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005288:	687a      	ldr	r2, [r7, #4]
 800528a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800528c:	605a      	str	r2, [r3, #4]
 800528e:	e008      	b.n	80052a2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	40020407 	.word	0x40020407
 80052c8:	bffdfff8 	.word	0xbffdfff8
 80052cc:	cccccccd 	.word	0xcccccccd
 80052d0:	40020000 	.word	0x40020000
 80052d4:	bffdfbf8 	.word	0xbffdfbf8
 80052d8:	40020400 	.word	0x40020400

080052dc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
 80052e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80052ea:	2300      	movs	r3, #0
 80052ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d101      	bne.n	80052fc <HAL_DMA_Start_IT+0x20>
 80052f8:	2302      	movs	r3, #2
 80052fa:	e066      	b.n	80053ca <HAL_DMA_Start_IT+0xee>
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800530a:	b2db      	uxtb	r3, r3
 800530c:	2b01      	cmp	r3, #1
 800530e:	d155      	bne.n	80053bc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2202      	movs	r2, #2
 8005314:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 0201 	bic.w	r2, r2, #1
 800532c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	687a      	ldr	r2, [r7, #4]
 8005332:	68b9      	ldr	r1, [r7, #8]
 8005334:	68f8      	ldr	r0, [r7, #12]
 8005336:	f000 f970 	bl	800561a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800533e:	2b00      	cmp	r3, #0
 8005340:	d008      	beq.n	8005354 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f042 020e 	orr.w	r2, r2, #14
 8005350:	601a      	str	r2, [r3, #0]
 8005352:	e00f      	b.n	8005374 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f022 0204 	bic.w	r2, r2, #4
 8005362:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f042 020a 	orr.w	r2, r2, #10
 8005372:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d007      	beq.n	8005392 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800538c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005390:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005396:	2b00      	cmp	r3, #0
 8005398:	d007      	beq.n	80053aa <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053a8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f042 0201 	orr.w	r2, r2, #1
 80053b8:	601a      	str	r2, [r3, #0]
 80053ba:	e005      	b.n	80053c8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80053c4:	2302      	movs	r3, #2
 80053c6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80053c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3718      	adds	r7, #24
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}

080053d2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80053d2:	b580      	push	{r7, lr}
 80053d4:	b084      	sub	sp, #16
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053da:	2300      	movs	r3, #0
 80053dc:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d00d      	beq.n	8005406 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2204      	movs	r2, #4
 80053ee:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	73fb      	strb	r3, [r7, #15]
 8005404:	e047      	b.n	8005496 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f022 020e 	bic.w	r2, r2, #14
 8005414:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	681a      	ldr	r2, [r3, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f022 0201 	bic.w	r2, r2, #1
 8005424:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005430:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005434:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800543a:	f003 021f 	and.w	r2, r3, #31
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005442:	2101      	movs	r1, #1
 8005444:	fa01 f202 	lsl.w	r2, r1, r2
 8005448:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800544e:	687a      	ldr	r2, [r7, #4]
 8005450:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005452:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00c      	beq.n	8005476 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005466:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800546a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005474:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2201      	movs	r2, #1
 800547a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	4798      	blx	r3
    }
  }
  return status;
 8005496:	7bfb      	ldrb	r3, [r7, #15]
}
 8005498:	4618      	mov	r0, r3
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054bc:	f003 031f 	and.w	r3, r3, #31
 80054c0:	2204      	movs	r2, #4
 80054c2:	409a      	lsls	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4013      	ands	r3, r2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d026      	beq.n	800551a <HAL_DMA_IRQHandler+0x7a>
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	f003 0304 	and.w	r3, r3, #4
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d021      	beq.n	800551a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0320 	and.w	r3, r3, #32
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d107      	bne.n	80054f4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f022 0204 	bic.w	r2, r2, #4
 80054f2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f8:	f003 021f 	and.w	r2, r3, #31
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005500:	2104      	movs	r1, #4
 8005502:	fa01 f202 	lsl.w	r2, r1, r2
 8005506:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550c:	2b00      	cmp	r3, #0
 800550e:	d071      	beq.n	80055f4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005518:	e06c      	b.n	80055f4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800551e:	f003 031f 	and.w	r3, r3, #31
 8005522:	2202      	movs	r2, #2
 8005524:	409a      	lsls	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	4013      	ands	r3, r2
 800552a:	2b00      	cmp	r3, #0
 800552c:	d02e      	beq.n	800558c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d029      	beq.n	800558c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f003 0320 	and.w	r3, r3, #32
 8005542:	2b00      	cmp	r3, #0
 8005544:	d10b      	bne.n	800555e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 020a 	bic.w	r2, r2, #10
 8005554:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2201      	movs	r2, #1
 800555a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005562:	f003 021f 	and.w	r2, r3, #31
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556a:	2102      	movs	r1, #2
 800556c:	fa01 f202 	lsl.w	r2, r1, r2
 8005570:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2200      	movs	r2, #0
 8005576:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800557e:	2b00      	cmp	r3, #0
 8005580:	d038      	beq.n	80055f4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800558a:	e033      	b.n	80055f4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005590:	f003 031f 	and.w	r3, r3, #31
 8005594:	2208      	movs	r2, #8
 8005596:	409a      	lsls	r2, r3
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	4013      	ands	r3, r2
 800559c:	2b00      	cmp	r3, #0
 800559e:	d02a      	beq.n	80055f6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	f003 0308 	and.w	r3, r3, #8
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d025      	beq.n	80055f6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f022 020e 	bic.w	r2, r2, #14
 80055b8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055be:	f003 021f 	and.w	r2, r3, #31
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c6:	2101      	movs	r1, #1
 80055c8:	fa01 f202 	lsl.w	r2, r1, r2
 80055cc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d004      	beq.n	80055f6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80055f4:	bf00      	nop
 80055f6:	bf00      	nop
}
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80055fe:	b480      	push	{r7}
 8005600:	b083      	sub	sp, #12
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800560c:	b2db      	uxtb	r3, r3
}
 800560e:	4618      	mov	r0, r3
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800561a:	b480      	push	{r7}
 800561c:	b085      	sub	sp, #20
 800561e:	af00      	add	r7, sp, #0
 8005620:	60f8      	str	r0, [r7, #12]
 8005622:	60b9      	str	r1, [r7, #8]
 8005624:	607a      	str	r2, [r7, #4]
 8005626:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005630:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005636:	2b00      	cmp	r3, #0
 8005638:	d004      	beq.n	8005644 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800563e:	68fa      	ldr	r2, [r7, #12]
 8005640:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005642:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005648:	f003 021f 	and.w	r2, r3, #31
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005650:	2101      	movs	r1, #1
 8005652:	fa01 f202 	lsl.w	r2, r1, r2
 8005656:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	683a      	ldr	r2, [r7, #0]
 800565e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	689b      	ldr	r3, [r3, #8]
 8005664:	2b10      	cmp	r3, #16
 8005666:	d108      	bne.n	800567a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005678:	e007      	b.n	800568a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68ba      	ldr	r2, [r7, #8]
 8005680:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	60da      	str	r2, [r3, #12]
}
 800568a:	bf00      	nop
 800568c:	3714      	adds	r7, #20
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
	...

08005698 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005698:	b480      	push	{r7}
 800569a:	b087      	sub	sp, #28
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	461a      	mov	r2, r3
 80056a6:	4b16      	ldr	r3, [pc, #88]	@ (8005700 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80056a8:	429a      	cmp	r2, r3
 80056aa:	d802      	bhi.n	80056b2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80056ac:	4b15      	ldr	r3, [pc, #84]	@ (8005704 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80056ae:	617b      	str	r3, [r7, #20]
 80056b0:	e001      	b.n	80056b6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80056b2:	4b15      	ldr	r3, [pc, #84]	@ (8005708 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80056b4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	3b08      	subs	r3, #8
 80056c2:	4a12      	ldr	r2, [pc, #72]	@ (800570c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80056c4:	fba2 2303 	umull	r2, r3, r2, r3
 80056c8:	091b      	lsrs	r3, r3, #4
 80056ca:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d0:	089b      	lsrs	r3, r3, #2
 80056d2:	009a      	lsls	r2, r3, #2
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	4413      	add	r3, r2
 80056d8:	461a      	mov	r2, r3
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a0b      	ldr	r2, [pc, #44]	@ (8005710 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80056e2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f003 031f 	and.w	r3, r3, #31
 80056ea:	2201      	movs	r2, #1
 80056ec:	409a      	lsls	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80056f2:	bf00      	nop
 80056f4:	371c      	adds	r7, #28
 80056f6:	46bd      	mov	sp, r7
 80056f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fc:	4770      	bx	lr
 80056fe:	bf00      	nop
 8005700:	40020407 	.word	0x40020407
 8005704:	40020800 	.word	0x40020800
 8005708:	40020820 	.word	0x40020820
 800570c:	cccccccd 	.word	0xcccccccd
 8005710:	40020880 	.word	0x40020880

08005714 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005714:	b480      	push	{r7}
 8005716:	b085      	sub	sp, #20
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	b2db      	uxtb	r3, r3
 8005722:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005724:	68fa      	ldr	r2, [r7, #12]
 8005726:	4b0b      	ldr	r3, [pc, #44]	@ (8005754 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005728:	4413      	add	r3, r2
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	461a      	mov	r2, r3
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	4a08      	ldr	r2, [pc, #32]	@ (8005758 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005736:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	3b01      	subs	r3, #1
 800573c:	f003 031f 	and.w	r3, r3, #31
 8005740:	2201      	movs	r2, #1
 8005742:	409a      	lsls	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005748:	bf00      	nop
 800574a:	3714      	adds	r7, #20
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr
 8005754:	1000823f 	.word	0x1000823f
 8005758:	40020940 	.word	0x40020940

0800575c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800575c:	b580      	push	{r7, lr}
 800575e:	b084      	sub	sp, #16
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d101      	bne.n	800576e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800576a:	2301      	movs	r3, #1
 800576c:	e147      	b.n	80059fe <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005774:	b2db      	uxtb	r3, r3
 8005776:	2b00      	cmp	r3, #0
 8005778:	d106      	bne.n	8005788 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f7fb fb0e 	bl	8000da4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	699a      	ldr	r2, [r3, #24]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f022 0210 	bic.w	r2, r2, #16
 8005796:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005798:	f7fd fcbc 	bl	8003114 <HAL_GetTick>
 800579c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800579e:	e012      	b.n	80057c6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80057a0:	f7fd fcb8 	bl	8003114 <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	2b0a      	cmp	r3, #10
 80057ac:	d90b      	bls.n	80057c6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057b2:	f043 0201 	orr.w	r2, r3, #1
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2203      	movs	r2, #3
 80057be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e11b      	b.n	80059fe <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	699b      	ldr	r3, [r3, #24]
 80057cc:	f003 0308 	and.w	r3, r3, #8
 80057d0:	2b08      	cmp	r3, #8
 80057d2:	d0e5      	beq.n	80057a0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	699a      	ldr	r2, [r3, #24]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f042 0201 	orr.w	r2, r2, #1
 80057e2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80057e4:	f7fd fc96 	bl	8003114 <HAL_GetTick>
 80057e8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80057ea:	e012      	b.n	8005812 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80057ec:	f7fd fc92 	bl	8003114 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b0a      	cmp	r3, #10
 80057f8:	d90b      	bls.n	8005812 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057fe:	f043 0201 	orr.w	r2, r3, #1
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2203      	movs	r2, #3
 800580a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e0f5      	b.n	80059fe <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	d0e5      	beq.n	80057ec <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	699a      	ldr	r2, [r3, #24]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f042 0202 	orr.w	r2, r2, #2
 800582e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a74      	ldr	r2, [pc, #464]	@ (8005a08 <HAL_FDCAN_Init+0x2ac>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d103      	bne.n	8005842 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800583a:	4a74      	ldr	r2, [pc, #464]	@ (8005a0c <HAL_FDCAN_Init+0x2b0>)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	7c1b      	ldrb	r3, [r3, #16]
 8005846:	2b01      	cmp	r3, #1
 8005848:	d108      	bne.n	800585c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	699a      	ldr	r2, [r3, #24]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005858:	619a      	str	r2, [r3, #24]
 800585a:	e007      	b.n	800586c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699a      	ldr	r2, [r3, #24]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800586a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	7c5b      	ldrb	r3, [r3, #17]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d108      	bne.n	8005886 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	699a      	ldr	r2, [r3, #24]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005882:	619a      	str	r2, [r3, #24]
 8005884:	e007      	b.n	8005896 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	699a      	ldr	r2, [r3, #24]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005894:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	7c9b      	ldrb	r3, [r3, #18]
 800589a:	2b01      	cmp	r3, #1
 800589c:	d108      	bne.n	80058b0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	699a      	ldr	r2, [r3, #24]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80058ac:	619a      	str	r2, [r3, #24]
 80058ae:	e007      	b.n	80058c0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	699a      	ldr	r2, [r3, #24]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80058be:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	689a      	ldr	r2, [r3, #8]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	430a      	orrs	r2, r1
 80058d4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	699a      	ldr	r2, [r3, #24]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80058e4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	691a      	ldr	r2, [r3, #16]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0210 	bic.w	r2, r2, #16
 80058f4:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68db      	ldr	r3, [r3, #12]
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d108      	bne.n	8005910 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	699a      	ldr	r2, [r3, #24]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f042 0204 	orr.w	r2, r2, #4
 800590c:	619a      	str	r2, [r3, #24]
 800590e:	e02c      	b.n	800596a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d028      	beq.n	800596a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	2b02      	cmp	r3, #2
 800591e:	d01c      	beq.n	800595a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	699a      	ldr	r2, [r3, #24]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800592e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	691a      	ldr	r2, [r3, #16]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f042 0210 	orr.w	r2, r2, #16
 800593e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	68db      	ldr	r3, [r3, #12]
 8005944:	2b03      	cmp	r3, #3
 8005946:	d110      	bne.n	800596a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699a      	ldr	r2, [r3, #24]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f042 0220 	orr.w	r2, r2, #32
 8005956:	619a      	str	r2, [r3, #24]
 8005958:	e007      	b.n	800596a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	699a      	ldr	r2, [r3, #24]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f042 0220 	orr.w	r2, r2, #32
 8005968:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	3b01      	subs	r3, #1
 8005970:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	69db      	ldr	r3, [r3, #28]
 8005976:	3b01      	subs	r3, #1
 8005978:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800597a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6a1b      	ldr	r3, [r3, #32]
 8005980:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005982:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	3b01      	subs	r3, #1
 800598c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005992:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005994:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800599e:	d115      	bne.n	80059cc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059aa:	3b01      	subs	r3, #1
 80059ac:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80059ae:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b4:	3b01      	subs	r3, #1
 80059b6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80059b8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c0:	3b01      	subs	r3, #1
 80059c2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80059c8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80059ca:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	430a      	orrs	r2, r1
 80059de:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 fa1a 	bl	8005e1c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 80059fc:	2300      	movs	r3, #0
}
 80059fe:	4618      	mov	r0, r3
 8005a00:	3710      	adds	r7, #16
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}
 8005a06:	bf00      	nop
 8005a08:	40006400 	.word	0x40006400
 8005a0c:	40006500 	.word	0x40006500

08005a10 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d110      	bne.n	8005a46 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2202      	movs	r2, #2
 8005a28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	699a      	ldr	r2, [r3, #24]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f022 0201 	bic.w	r2, r2, #1
 8005a3a:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8005a42:	2300      	movs	r3, #0
 8005a44:	e006      	b.n	8005a54 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a4a:	f043 0204 	orr.w	r2, r3, #4
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
  }
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	370c      	adds	r7, #12
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5e:	4770      	bx	lr

08005a60 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b086      	sub	sp, #24
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	60f8      	str	r0, [r7, #12]
 8005a68:	60b9      	str	r1, [r7, #8]
 8005a6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	2b02      	cmp	r3, #2
 8005a76:	d12c      	bne.n	8005ad2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005a80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d007      	beq.n	8005a98 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a8c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e023      	b.n	8005ae0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8005aa0:	0c1b      	lsrs	r3, r3, #16
 8005aa2:	f003 0303 	and.w	r3, r3, #3
 8005aa6:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	687a      	ldr	r2, [r7, #4]
 8005aac:	68b9      	ldr	r1, [r7, #8]
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f000 fa20 	bl	8005ef4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	2101      	movs	r1, #1
 8005aba:	697a      	ldr	r2, [r7, #20]
 8005abc:	fa01 f202 	lsl.w	r2, r1, r2
 8005ac0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	409a      	lsls	r2, r3
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	e006      	b.n	8005ae0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ad6:	f043 0208 	orr.w	r2, r3, #8
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
  }
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3718      	adds	r7, #24
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}

08005ae8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b08c      	sub	sp, #48	@ 0x30
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005af6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005afa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b04:	4013      	ands	r3, r2
 8005b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b0e:	f003 0307 	and.w	r3, r3, #7
 8005b12:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b34:	4013      	ands	r3, r2
 8005b36:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b3e:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005b42:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b4a:	6a3a      	ldr	r2, [r7, #32]
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b56:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005b5a:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b62:	69fa      	ldr	r2, [r7, #28]
 8005b64:	4013      	ands	r3, r2
 8005b66:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b6e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b76:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00b      	beq.n	8005b9a <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005b82:	69bb      	ldr	r3, [r7, #24]
 8005b84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d006      	beq.n	8005b9a <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2240      	movs	r2, #64	@ 0x40
 8005b92:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 f921 	bl	8005ddc <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d019      	beq.n	8005bd8 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005ba4:	69bb      	ldr	r3, [r7, #24]
 8005ba6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d014      	beq.n	8005bd8 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005bb6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	4013      	ands	r3, r2
 8005bc4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005bce:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005bd0:	6939      	ldr	r1, [r7, #16]
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f000 f8e3 	bl	8005d9e <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005bd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d007      	beq.n	8005bee <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005be4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005be6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 f8a2 	bl	8005d32 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8005bee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d007      	beq.n	8005c04 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005bfa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005bfc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f8a2 	bl	8005d48 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d007      	beq.n	8005c1a <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c10:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005c12:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f8a2 	bl	8005d5e <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d00c      	beq.n	8005c3e <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005c24:	69bb      	ldr	r3, [r7, #24]
 8005c26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d007      	beq.n	8005c3e <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c36:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 f89b 	bl	8005d74 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d018      	beq.n	8005c7a <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d013      	beq.n	8005c7a <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005c5a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005c64:	68fa      	ldr	r2, [r7, #12]
 8005c66:	4013      	ands	r3, r2
 8005c68:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2280      	movs	r2, #128	@ 0x80
 8005c70:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8005c72:	68f9      	ldr	r1, [r7, #12]
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 f887 	bl	8005d88 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d00c      	beq.n	8005c9e <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d007      	beq.n	8005c9e <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005c96:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 f88b 	bl	8005db4 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00c      	beq.n	8005cc2 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005ca8:	69bb      	ldr	r3, [r7, #24]
 8005caa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d007      	beq.n	8005cc2 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005cba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f000 f883 	bl	8005dc8 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00f      	beq.n	8005cec <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d00a      	beq.n	8005cec <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005cde:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ce4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d007      	beq.n	8005d02 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	69fa      	ldr	r2, [r7, #28]
 8005cf8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8005cfa:	69f9      	ldr	r1, [r7, #28]
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f000 f881 	bl	8005e04 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005d02:	6a3b      	ldr	r3, [r7, #32]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d009      	beq.n	8005d1c <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	6a3a      	ldr	r2, [r7, #32]
 8005d0e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005d14:	6a3b      	ldr	r3, [r7, #32]
 8005d16:	431a      	orrs	r2, r3
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d002      	beq.n	8005d2a <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f000 f863 	bl	8005df0 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8005d2a:	bf00      	nop
 8005d2c:	3730      	adds	r7, #48	@ 0x30
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}

08005d32 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005d32:	b480      	push	{r7}
 8005d34:	b083      	sub	sp, #12
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
 8005d3a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
 8005d50:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8005d52:	bf00      	nop
 8005d54:	370c      	adds	r7, #12
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b083      	sub	sp, #12
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
 8005d66:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005d7c:	bf00      	nop
 8005d7e:	370c      	adds	r7, #12
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005d92:	bf00      	nop
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8005d9e:	b480      	push	{r7}
 8005da0:	b083      	sub	sp, #12
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
 8005da6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005dd0:	bf00      	nop
 8005dd2:	370c      	adds	r7, #12
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr

08005ddc <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005ddc:	b480      	push	{r7}
 8005dde:	b083      	sub	sp, #12
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr

08005df0 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8005df8:	bf00      	nop
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b083      	sub	sp, #12
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005e0e:	bf00      	nop
 8005e10:	370c      	adds	r7, #12
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr
	...

08005e1c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005e24:	4b30      	ldr	r3, [pc, #192]	@ (8005ee8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8005e26:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a2f      	ldr	r2, [pc, #188]	@ (8005eec <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8005e2e:	4293      	cmp	r3, r2
 8005e30:	d103      	bne.n	8005e3a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005e38:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a2c      	ldr	r2, [pc, #176]	@ (8005ef0 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d103      	bne.n	8005e4c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 8005e4a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e5a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e62:	041a      	lsls	r2, r3, #16
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	430a      	orrs	r2, r1
 8005e6a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e80:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e88:	061a      	lsls	r2, r3, #24
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	430a      	orrs	r2, r1
 8005e90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	60fb      	str	r3, [r7, #12]
 8005ec0:	e005      	b.n	8005ece <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	3304      	adds	r3, #4
 8005ecc:	60fb      	str	r3, [r7, #12]
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	d3f3      	bcc.n	8005ec2 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8005eda:	bf00      	nop
 8005edc:	bf00      	nop
 8005ede:	3714      	adds	r7, #20
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee6:	4770      	bx	lr
 8005ee8:	4000a400 	.word	0x4000a400
 8005eec:	40006800 	.word	0x40006800
 8005ef0:	40006c00 	.word	0x40006c00

08005ef4 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b089      	sub	sp, #36	@ 0x24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	60f8      	str	r0, [r7, #12]
 8005efc:	60b9      	str	r1, [r7, #8]
 8005efe:	607a      	str	r2, [r7, #4]
 8005f00:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d10a      	bne.n	8005f20 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8005f0e:	68bb      	ldr	r3, [r7, #8]
 8005f10:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8005f12:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	61fb      	str	r3, [r7, #28]
 8005f1e:	e00a      	b.n	8005f36 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8005f28:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8005f2e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8005f30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f34:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	6a1b      	ldr	r3, [r3, #32]
 8005f3a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8005f3c:	68bb      	ldr	r3, [r7, #8]
 8005f3e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005f40:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8005f46:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8005f4c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8005f54:	4313      	orrs	r3, r2
 8005f56:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005f5c:	683a      	ldr	r2, [r7, #0]
 8005f5e:	4613      	mov	r3, r2
 8005f60:	00db      	lsls	r3, r3, #3
 8005f62:	4413      	add	r3, r2
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	440b      	add	r3, r1
 8005f68:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8005f6a:	69bb      	ldr	r3, [r7, #24]
 8005f6c:	69fa      	ldr	r2, [r7, #28]
 8005f6e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005f70:	69bb      	ldr	r3, [r7, #24]
 8005f72:	3304      	adds	r3, #4
 8005f74:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8005f76:	69bb      	ldr	r3, [r7, #24]
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	3304      	adds	r3, #4
 8005f80:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005f82:	2300      	movs	r3, #0
 8005f84:	617b      	str	r3, [r7, #20]
 8005f86:	e020      	b.n	8005fca <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	3303      	adds	r3, #3
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	4413      	add	r3, r2
 8005f90:	781b      	ldrb	r3, [r3, #0]
 8005f92:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	3302      	adds	r3, #2
 8005f98:	6879      	ldr	r1, [r7, #4]
 8005f9a:	440b      	add	r3, r1
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005fa0:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	3301      	adds	r3, #1
 8005fa6:	6879      	ldr	r1, [r7, #4]
 8005fa8:	440b      	add	r3, r1
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8005fae:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8005fb0:	6879      	ldr	r1, [r7, #4]
 8005fb2:	697a      	ldr	r2, [r7, #20]
 8005fb4:	440a      	add	r2, r1
 8005fb6:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8005fb8:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8005fba:	69bb      	ldr	r3, [r7, #24]
 8005fbc:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8005fbe:	69bb      	ldr	r3, [r7, #24]
 8005fc0:	3304      	adds	r3, #4
 8005fc2:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	3304      	adds	r3, #4
 8005fc8:	617b      	str	r3, [r7, #20]
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	4a06      	ldr	r2, [pc, #24]	@ (8005fe8 <FDCAN_CopyMessageToRAM+0xf4>)
 8005fd0:	5cd3      	ldrb	r3, [r2, r3]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	697b      	ldr	r3, [r7, #20]
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d3d6      	bcc.n	8005f88 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8005fda:	bf00      	nop
 8005fdc:	bf00      	nop
 8005fde:	3724      	adds	r7, #36	@ 0x24
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr
 8005fe8:	0800dfec 	.word	0x0800dfec

08005fec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b087      	sub	sp, #28
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
 8005ff4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005ffa:	e15a      	b.n	80062b2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	2101      	movs	r1, #1
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	fa01 f303 	lsl.w	r3, r1, r3
 8006008:	4013      	ands	r3, r2
 800600a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 814c 	beq.w	80062ac <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	f003 0303 	and.w	r3, r3, #3
 800601c:	2b01      	cmp	r3, #1
 800601e:	d005      	beq.n	800602c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006028:	2b02      	cmp	r3, #2
 800602a:	d130      	bne.n	800608e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	005b      	lsls	r3, r3, #1
 8006036:	2203      	movs	r2, #3
 8006038:	fa02 f303 	lsl.w	r3, r2, r3
 800603c:	43db      	mvns	r3, r3
 800603e:	693a      	ldr	r2, [r7, #16]
 8006040:	4013      	ands	r3, r2
 8006042:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	68da      	ldr	r2, [r3, #12]
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	005b      	lsls	r3, r3, #1
 800604c:	fa02 f303 	lsl.w	r3, r2, r3
 8006050:	693a      	ldr	r2, [r7, #16]
 8006052:	4313      	orrs	r3, r2
 8006054:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006062:	2201      	movs	r2, #1
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	fa02 f303 	lsl.w	r3, r2, r3
 800606a:	43db      	mvns	r3, r3
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	4013      	ands	r3, r2
 8006070:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006072:	683b      	ldr	r3, [r7, #0]
 8006074:	685b      	ldr	r3, [r3, #4]
 8006076:	091b      	lsrs	r3, r3, #4
 8006078:	f003 0201 	and.w	r2, r3, #1
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	fa02 f303 	lsl.w	r3, r2, r3
 8006082:	693a      	ldr	r2, [r7, #16]
 8006084:	4313      	orrs	r3, r2
 8006086:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	693a      	ldr	r2, [r7, #16]
 800608c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800608e:	683b      	ldr	r3, [r7, #0]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	f003 0303 	and.w	r3, r3, #3
 8006096:	2b03      	cmp	r3, #3
 8006098:	d017      	beq.n	80060ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	005b      	lsls	r3, r3, #1
 80060a4:	2203      	movs	r2, #3
 80060a6:	fa02 f303 	lsl.w	r3, r2, r3
 80060aa:	43db      	mvns	r3, r3
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4013      	ands	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	689a      	ldr	r2, [r3, #8]
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	005b      	lsls	r3, r3, #1
 80060ba:	fa02 f303 	lsl.w	r3, r2, r3
 80060be:	693a      	ldr	r2, [r7, #16]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	693a      	ldr	r2, [r7, #16]
 80060c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	f003 0303 	and.w	r3, r3, #3
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d123      	bne.n	800611e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	08da      	lsrs	r2, r3, #3
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	3208      	adds	r2, #8
 80060de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	f003 0307 	and.w	r3, r3, #7
 80060ea:	009b      	lsls	r3, r3, #2
 80060ec:	220f      	movs	r2, #15
 80060ee:	fa02 f303 	lsl.w	r3, r2, r3
 80060f2:	43db      	mvns	r3, r3
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	4013      	ands	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	691a      	ldr	r2, [r3, #16]
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	f003 0307 	and.w	r3, r3, #7
 8006104:	009b      	lsls	r3, r3, #2
 8006106:	fa02 f303 	lsl.w	r3, r2, r3
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	08da      	lsrs	r2, r3, #3
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	3208      	adds	r2, #8
 8006118:	6939      	ldr	r1, [r7, #16]
 800611a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	005b      	lsls	r3, r3, #1
 8006128:	2203      	movs	r2, #3
 800612a:	fa02 f303 	lsl.w	r3, r2, r3
 800612e:	43db      	mvns	r3, r3
 8006130:	693a      	ldr	r2, [r7, #16]
 8006132:	4013      	ands	r3, r2
 8006134:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f003 0203 	and.w	r2, r3, #3
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	005b      	lsls	r3, r3, #1
 8006142:	fa02 f303 	lsl.w	r3, r2, r3
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	4313      	orrs	r3, r2
 800614a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	693a      	ldr	r2, [r7, #16]
 8006150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800615a:	2b00      	cmp	r3, #0
 800615c:	f000 80a6 	beq.w	80062ac <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006160:	4b5b      	ldr	r3, [pc, #364]	@ (80062d0 <HAL_GPIO_Init+0x2e4>)
 8006162:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006164:	4a5a      	ldr	r2, [pc, #360]	@ (80062d0 <HAL_GPIO_Init+0x2e4>)
 8006166:	f043 0301 	orr.w	r3, r3, #1
 800616a:	6613      	str	r3, [r2, #96]	@ 0x60
 800616c:	4b58      	ldr	r3, [pc, #352]	@ (80062d0 <HAL_GPIO_Init+0x2e4>)
 800616e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006170:	f003 0301 	and.w	r3, r3, #1
 8006174:	60bb      	str	r3, [r7, #8]
 8006176:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006178:	4a56      	ldr	r2, [pc, #344]	@ (80062d4 <HAL_GPIO_Init+0x2e8>)
 800617a:	697b      	ldr	r3, [r7, #20]
 800617c:	089b      	lsrs	r3, r3, #2
 800617e:	3302      	adds	r3, #2
 8006180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006184:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f003 0303 	and.w	r3, r3, #3
 800618c:	009b      	lsls	r3, r3, #2
 800618e:	220f      	movs	r2, #15
 8006190:	fa02 f303 	lsl.w	r3, r2, r3
 8006194:	43db      	mvns	r3, r3
 8006196:	693a      	ldr	r2, [r7, #16]
 8006198:	4013      	ands	r3, r2
 800619a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80061a2:	d01f      	beq.n	80061e4 <HAL_GPIO_Init+0x1f8>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a4c      	ldr	r2, [pc, #304]	@ (80062d8 <HAL_GPIO_Init+0x2ec>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d019      	beq.n	80061e0 <HAL_GPIO_Init+0x1f4>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	4a4b      	ldr	r2, [pc, #300]	@ (80062dc <HAL_GPIO_Init+0x2f0>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d013      	beq.n	80061dc <HAL_GPIO_Init+0x1f0>
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4a4a      	ldr	r2, [pc, #296]	@ (80062e0 <HAL_GPIO_Init+0x2f4>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d00d      	beq.n	80061d8 <HAL_GPIO_Init+0x1ec>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	4a49      	ldr	r2, [pc, #292]	@ (80062e4 <HAL_GPIO_Init+0x2f8>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d007      	beq.n	80061d4 <HAL_GPIO_Init+0x1e8>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	4a48      	ldr	r2, [pc, #288]	@ (80062e8 <HAL_GPIO_Init+0x2fc>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d101      	bne.n	80061d0 <HAL_GPIO_Init+0x1e4>
 80061cc:	2305      	movs	r3, #5
 80061ce:	e00a      	b.n	80061e6 <HAL_GPIO_Init+0x1fa>
 80061d0:	2306      	movs	r3, #6
 80061d2:	e008      	b.n	80061e6 <HAL_GPIO_Init+0x1fa>
 80061d4:	2304      	movs	r3, #4
 80061d6:	e006      	b.n	80061e6 <HAL_GPIO_Init+0x1fa>
 80061d8:	2303      	movs	r3, #3
 80061da:	e004      	b.n	80061e6 <HAL_GPIO_Init+0x1fa>
 80061dc:	2302      	movs	r3, #2
 80061de:	e002      	b.n	80061e6 <HAL_GPIO_Init+0x1fa>
 80061e0:	2301      	movs	r3, #1
 80061e2:	e000      	b.n	80061e6 <HAL_GPIO_Init+0x1fa>
 80061e4:	2300      	movs	r3, #0
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	f002 0203 	and.w	r2, r2, #3
 80061ec:	0092      	lsls	r2, r2, #2
 80061ee:	4093      	lsls	r3, r2
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061f6:	4937      	ldr	r1, [pc, #220]	@ (80062d4 <HAL_GPIO_Init+0x2e8>)
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	089b      	lsrs	r3, r3, #2
 80061fc:	3302      	adds	r3, #2
 80061fe:	693a      	ldr	r2, [r7, #16]
 8006200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006204:	4b39      	ldr	r3, [pc, #228]	@ (80062ec <HAL_GPIO_Init+0x300>)
 8006206:	689b      	ldr	r3, [r3, #8]
 8006208:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	43db      	mvns	r3, r3
 800620e:	693a      	ldr	r2, [r7, #16]
 8006210:	4013      	ands	r3, r2
 8006212:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800621c:	2b00      	cmp	r3, #0
 800621e:	d003      	beq.n	8006228 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006220:	693a      	ldr	r2, [r7, #16]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	4313      	orrs	r3, r2
 8006226:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006228:	4a30      	ldr	r2, [pc, #192]	@ (80062ec <HAL_GPIO_Init+0x300>)
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800622e:	4b2f      	ldr	r3, [pc, #188]	@ (80062ec <HAL_GPIO_Init+0x300>)
 8006230:	68db      	ldr	r3, [r3, #12]
 8006232:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	43db      	mvns	r3, r3
 8006238:	693a      	ldr	r2, [r7, #16]
 800623a:	4013      	ands	r3, r2
 800623c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800624a:	693a      	ldr	r2, [r7, #16]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	4313      	orrs	r3, r2
 8006250:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006252:	4a26      	ldr	r2, [pc, #152]	@ (80062ec <HAL_GPIO_Init+0x300>)
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006258:	4b24      	ldr	r3, [pc, #144]	@ (80062ec <HAL_GPIO_Init+0x300>)
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	43db      	mvns	r3, r3
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	4013      	ands	r3, r2
 8006266:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006270:	2b00      	cmp	r3, #0
 8006272:	d003      	beq.n	800627c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006274:	693a      	ldr	r2, [r7, #16]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	4313      	orrs	r3, r2
 800627a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800627c:	4a1b      	ldr	r2, [pc, #108]	@ (80062ec <HAL_GPIO_Init+0x300>)
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8006282:	4b1a      	ldr	r3, [pc, #104]	@ (80062ec <HAL_GPIO_Init+0x300>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	43db      	mvns	r3, r3
 800628c:	693a      	ldr	r2, [r7, #16]
 800628e:	4013      	ands	r3, r2
 8006290:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800629a:	2b00      	cmp	r3, #0
 800629c:	d003      	beq.n	80062a6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80062a6:	4a11      	ldr	r2, [pc, #68]	@ (80062ec <HAL_GPIO_Init+0x300>)
 80062a8:	693b      	ldr	r3, [r7, #16]
 80062aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	3301      	adds	r3, #1
 80062b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	681a      	ldr	r2, [r3, #0]
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	fa22 f303 	lsr.w	r3, r2, r3
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f47f ae9d 	bne.w	8005ffc <HAL_GPIO_Init+0x10>
  }
}
 80062c2:	bf00      	nop
 80062c4:	bf00      	nop
 80062c6:	371c      	adds	r7, #28
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr
 80062d0:	40021000 	.word	0x40021000
 80062d4:	40010000 	.word	0x40010000
 80062d8:	48000400 	.word	0x48000400
 80062dc:	48000800 	.word	0x48000800
 80062e0:	48000c00 	.word	0x48000c00
 80062e4:	48001000 	.word	0x48001000
 80062e8:	48001400 	.word	0x48001400
 80062ec:	40010400 	.word	0x40010400

080062f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b083      	sub	sp, #12
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	460b      	mov	r3, r1
 80062fa:	807b      	strh	r3, [r7, #2]
 80062fc:	4613      	mov	r3, r2
 80062fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006300:	787b      	ldrb	r3, [r7, #1]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d003      	beq.n	800630e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006306:	887a      	ldrh	r2, [r7, #2]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800630c:	e002      	b.n	8006314 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800630e:	887a      	ldrh	r2, [r7, #2]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006320:	b480      	push	{r7}
 8006322:	b085      	sub	sp, #20
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	460b      	mov	r3, r1
 800632a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	695b      	ldr	r3, [r3, #20]
 8006330:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006332:	887a      	ldrh	r2, [r7, #2]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	4013      	ands	r3, r2
 8006338:	041a      	lsls	r2, r3, #16
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	43d9      	mvns	r1, r3
 800633e:	887b      	ldrh	r3, [r7, #2]
 8006340:	400b      	ands	r3, r1
 8006342:	431a      	orrs	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	619a      	str	r2, [r3, #24]
}
 8006348:	bf00      	nop
 800634a:	3714      	adds	r7, #20
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	4603      	mov	r3, r0
 800635c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800635e:	4b08      	ldr	r3, [pc, #32]	@ (8006380 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006360:	695a      	ldr	r2, [r3, #20]
 8006362:	88fb      	ldrh	r3, [r7, #6]
 8006364:	4013      	ands	r3, r2
 8006366:	2b00      	cmp	r3, #0
 8006368:	d006      	beq.n	8006378 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800636a:	4a05      	ldr	r2, [pc, #20]	@ (8006380 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800636c:	88fb      	ldrh	r3, [r7, #6]
 800636e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006370:	88fb      	ldrh	r3, [r7, #6]
 8006372:	4618      	mov	r0, r3
 8006374:	f7fc f9b4 	bl	80026e0 <HAL_GPIO_EXTI_Callback>
  }
}
 8006378:	bf00      	nop
 800637a:	3708      	adds	r7, #8
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}
 8006380:	40010400 	.word	0x40010400

08006384 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b082      	sub	sp, #8
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d101      	bne.n	8006396 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e08d      	b.n	80064b2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800639c:	b2db      	uxtb	r3, r3
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d106      	bne.n	80063b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f7fa fedc 	bl	8001168 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2224      	movs	r2, #36	@ 0x24
 80063b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681a      	ldr	r2, [r3, #0]
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f022 0201 	bic.w	r2, r2, #1
 80063c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	685a      	ldr	r2, [r3, #4]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80063d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	689a      	ldr	r2, [r3, #8]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80063e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	68db      	ldr	r3, [r3, #12]
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d107      	bne.n	80063fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	689a      	ldr	r2, [r3, #8]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80063fa:	609a      	str	r2, [r3, #8]
 80063fc:	e006      	b.n	800640c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	689a      	ldr	r2, [r3, #8]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800640a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	68db      	ldr	r3, [r3, #12]
 8006410:	2b02      	cmp	r3, #2
 8006412:	d108      	bne.n	8006426 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685a      	ldr	r2, [r3, #4]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006422:	605a      	str	r2, [r3, #4]
 8006424:	e007      	b.n	8006436 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	685a      	ldr	r2, [r3, #4]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006434:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	687a      	ldr	r2, [r7, #4]
 800643e:	6812      	ldr	r2, [r2, #0]
 8006440:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006444:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006448:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68da      	ldr	r2, [r3, #12]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006458:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691a      	ldr	r2, [r3, #16]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	699b      	ldr	r3, [r3, #24]
 800646a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	430a      	orrs	r2, r1
 8006472:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	69d9      	ldr	r1, [r3, #28]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a1a      	ldr	r2, [r3, #32]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	430a      	orrs	r2, r1
 8006482:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f042 0201 	orr.w	r2, r2, #1
 8006492:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2200      	movs	r2, #0
 8006498:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2220      	movs	r2, #32
 800649e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3708      	adds	r7, #8
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
	...

080064bc <HAL_I2C_Master_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b088      	sub	sp, #32
 80064c0:	af02      	add	r7, sp, #8
 80064c2:	60f8      	str	r0, [r7, #12]
 80064c4:	607a      	str	r2, [r7, #4]
 80064c6:	461a      	mov	r2, r3
 80064c8:	460b      	mov	r3, r1
 80064ca:	817b      	strh	r3, [r7, #10]
 80064cc:	4613      	mov	r3, r2
 80064ce:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b20      	cmp	r3, #32
 80064da:	d17c      	bne.n	80065d6 <HAL_I2C_Master_Transmit_IT+0x11a>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80064e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064ea:	d101      	bne.n	80064f0 <HAL_I2C_Master_Transmit_IT+0x34>
    {
      return HAL_BUSY;
 80064ec:	2302      	movs	r3, #2
 80064ee:	e073      	b.n	80065d8 <HAL_I2C_Master_Transmit_IT+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	d101      	bne.n	80064fe <HAL_I2C_Master_Transmit_IT+0x42>
 80064fa:	2302      	movs	r3, #2
 80064fc:	e06c      	b.n	80065d8 <HAL_I2C_Master_Transmit_IT+0x11c>
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	2201      	movs	r2, #1
 8006502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2221      	movs	r2, #33	@ 0x21
 800650a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2210      	movs	r2, #16
 8006512:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2200      	movs	r2, #0
 800651a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	893a      	ldrh	r2, [r7, #8]
 8006526:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	4a2d      	ldr	r2, [pc, #180]	@ (80065e0 <HAL_I2C_Master_Transmit_IT+0x124>)
 800652c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	4a2c      	ldr	r2, [pc, #176]	@ (80065e4 <HAL_I2C_Master_Transmit_IT+0x128>)
 8006532:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006538:	b29b      	uxth	r3, r3
 800653a:	2bff      	cmp	r3, #255	@ 0xff
 800653c:	d906      	bls.n	800654c <HAL_I2C_Master_Transmit_IT+0x90>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	22ff      	movs	r2, #255	@ 0xff
 8006542:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8006544:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006548:	617b      	str	r3, [r7, #20]
 800654a:	e007      	b.n	800655c <HAL_I2C_Master_Transmit_IT+0xa0>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006550:	b29a      	uxth	r2, r3
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8006556:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800655a:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferSize > 0U)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006560:	2b00      	cmp	r3, #0
 8006562:	d024      	beq.n	80065ae <HAL_I2C_Master_Transmit_IT+0xf2>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006568:	781a      	ldrb	r2, [r3, #0]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006574:	1c5a      	adds	r2, r3, #1
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800657e:	b29b      	uxth	r3, r3
 8006580:	3b01      	subs	r3, #1
 8006582:	b29a      	uxth	r2, r3
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800658c:	3b01      	subs	r3, #1
 800658e:	b29a      	uxth	r2, r3
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	851a      	strh	r2, [r3, #40]	@ 0x28

      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006598:	b2db      	uxtb	r3, r3
 800659a:	3301      	adds	r3, #1
 800659c:	b2da      	uxtb	r2, r3
 800659e:	8979      	ldrh	r1, [r7, #10]
 80065a0:	4b11      	ldr	r3, [pc, #68]	@ (80065e8 <HAL_I2C_Master_Transmit_IT+0x12c>)
 80065a2:	9300      	str	r3, [sp, #0]
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f001 fd0a 	bl	8007fc0 <I2C_TransferConfig>
 80065ac:	e009      	b.n	80065c2 <HAL_I2C_Master_Transmit_IT+0x106>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065b2:	b2da      	uxtb	r2, r3
 80065b4:	8979      	ldrh	r1, [r7, #10]
 80065b6:	4b0c      	ldr	r3, [pc, #48]	@ (80065e8 <HAL_I2C_Master_Transmit_IT+0x12c>)
 80065b8:	9300      	str	r3, [sp, #0]
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	68f8      	ldr	r0, [r7, #12]
 80065be:	f001 fcff 	bl	8007fc0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2200      	movs	r2, #0
 80065c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80065ca:	2101      	movs	r1, #1
 80065cc:	68f8      	ldr	r0, [r7, #12]
 80065ce:	f001 fd29 	bl	8008024 <I2C_Enable_IRQ>

    return HAL_OK;
 80065d2:	2300      	movs	r3, #0
 80065d4:	e000      	b.n	80065d8 <HAL_I2C_Master_Transmit_IT+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80065d6:	2302      	movs	r3, #2
  }
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3718      	adds	r7, #24
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	ffff0000 	.word	0xffff0000
 80065e4:	08006977 	.word	0x08006977
 80065e8:	80002000 	.word	0x80002000

080065ec <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b086      	sub	sp, #24
 80065f0:	af02      	add	r7, sp, #8
 80065f2:	60f8      	str	r0, [r7, #12]
 80065f4:	4608      	mov	r0, r1
 80065f6:	4611      	mov	r1, r2
 80065f8:	461a      	mov	r2, r3
 80065fa:	4603      	mov	r3, r0
 80065fc:	817b      	strh	r3, [r7, #10]
 80065fe:	460b      	mov	r3, r1
 8006600:	813b      	strh	r3, [r7, #8]
 8006602:	4613      	mov	r3, r2
 8006604:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b20      	cmp	r3, #32
 8006610:	d16a      	bne.n	80066e8 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d002      	beq.n	800661e <HAL_I2C_Mem_Write_IT+0x32>
 8006618:	8bbb      	ldrh	r3, [r7, #28]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d105      	bne.n	800662a <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006624:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006626:	2301      	movs	r3, #1
 8006628:	e05f      	b.n	80066ea <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	699b      	ldr	r3, [r3, #24]
 8006630:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006634:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006638:	d101      	bne.n	800663e <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 800663a:	2302      	movs	r3, #2
 800663c:	e055      	b.n	80066ea <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006644:	2b01      	cmp	r3, #1
 8006646:	d101      	bne.n	800664c <HAL_I2C_Mem_Write_IT+0x60>
 8006648:	2302      	movs	r3, #2
 800664a:	e04e      	b.n	80066ea <HAL_I2C_Mem_Write_IT+0xfe>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2221      	movs	r2, #33	@ 0x21
 8006658:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2240      	movs	r2, #64	@ 0x40
 8006660:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2200      	movs	r2, #0
 8006668:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	69ba      	ldr	r2, [r7, #24]
 8006674:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	8bba      	ldrh	r2, [r7, #28]
 800667a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	4a1d      	ldr	r2, [pc, #116]	@ (80066f4 <HAL_I2C_Mem_Write_IT+0x108>)
 8006680:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	4a1c      	ldr	r2, [pc, #112]	@ (80066f8 <HAL_I2C_Mem_Write_IT+0x10c>)
 8006686:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8006688:	897a      	ldrh	r2, [r7, #10]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800668e:	88fb      	ldrh	r3, [r7, #6]
 8006690:	2b01      	cmp	r3, #1
 8006692:	d109      	bne.n	80066a8 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006694:	893b      	ldrh	r3, [r7, #8]
 8006696:	b2da      	uxtb	r2, r3
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f04f 32ff 	mov.w	r2, #4294967295
 80066a4:	651a      	str	r2, [r3, #80]	@ 0x50
 80066a6:	e00b      	b.n	80066c0 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80066a8:	893b      	ldrh	r3, [r7, #8]
 80066aa:	0a1b      	lsrs	r3, r3, #8
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80066b6:	893b      	ldrh	r3, [r7, #8]
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	461a      	mov	r2, r3
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80066c0:	88fb      	ldrh	r3, [r7, #6]
 80066c2:	b2da      	uxtb	r2, r3
 80066c4:	8979      	ldrh	r1, [r7, #10]
 80066c6:	4b0d      	ldr	r3, [pc, #52]	@ (80066fc <HAL_I2C_Mem_Write_IT+0x110>)
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80066ce:	68f8      	ldr	r0, [r7, #12]
 80066d0:	f001 fc76 	bl	8007fc0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80066dc:	2101      	movs	r1, #1
 80066de:	68f8      	ldr	r0, [r7, #12]
 80066e0:	f001 fca0 	bl	8008024 <I2C_Enable_IRQ>

    return HAL_OK;
 80066e4:	2300      	movs	r3, #0
 80066e6:	e000      	b.n	80066ea <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80066e8:	2302      	movs	r3, #2
  }
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	ffff0000 	.word	0xffff0000
 80066f8:	08006bc5 	.word	0x08006bc5
 80066fc:	80002000 	.word	0x80002000

08006700 <HAL_I2C_Mem_Read_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                      uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b086      	sub	sp, #24
 8006704:	af02      	add	r7, sp, #8
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	4608      	mov	r0, r1
 800670a:	4611      	mov	r1, r2
 800670c:	461a      	mov	r2, r3
 800670e:	4603      	mov	r3, r0
 8006710:	817b      	strh	r3, [r7, #10]
 8006712:	460b      	mov	r3, r1
 8006714:	813b      	strh	r3, [r7, #8]
 8006716:	4613      	mov	r3, r2
 8006718:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006720:	b2db      	uxtb	r3, r3
 8006722:	2b20      	cmp	r3, #32
 8006724:	d166      	bne.n	80067f4 <HAL_I2C_Mem_Read_IT+0xf4>
  {
    if ((pData == NULL) || (Size == 0U))
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <HAL_I2C_Mem_Read_IT+0x32>
 800672c:	8bbb      	ldrh	r3, [r7, #28]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d105      	bne.n	800673e <HAL_I2C_Mem_Read_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006738:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800673a:	2301      	movs	r3, #1
 800673c:	e05b      	b.n	80067f6 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006748:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800674c:	d101      	bne.n	8006752 <HAL_I2C_Mem_Read_IT+0x52>
    {
      return HAL_BUSY;
 800674e:	2302      	movs	r3, #2
 8006750:	e051      	b.n	80067f6 <HAL_I2C_Mem_Read_IT+0xf6>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006758:	2b01      	cmp	r3, #1
 800675a:	d101      	bne.n	8006760 <HAL_I2C_Mem_Read_IT+0x60>
 800675c:	2302      	movs	r3, #2
 800675e:	e04a      	b.n	80067f6 <HAL_I2C_Mem_Read_IT+0xf6>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2201      	movs	r2, #1
 8006764:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2222      	movs	r2, #34	@ 0x22
 800676c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	2240      	movs	r2, #64	@ 0x40
 8006774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	69ba      	ldr	r2, [r7, #24]
 8006782:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	8bba      	ldrh	r2, [r7, #28]
 8006788:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	4a1c      	ldr	r2, [pc, #112]	@ (8006800 <HAL_I2C_Mem_Read_IT+0x100>)
 800678e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	4a1c      	ldr	r2, [pc, #112]	@ (8006804 <HAL_I2C_Mem_Read_IT+0x104>)
 8006794:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8006796:	897a      	ldrh	r2, [r7, #10]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800679c:	88fb      	ldrh	r3, [r7, #6]
 800679e:	2b01      	cmp	r3, #1
 80067a0:	d109      	bne.n	80067b6 <HAL_I2C_Mem_Read_IT+0xb6>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80067a2:	893b      	ldrh	r3, [r7, #8]
 80067a4:	b2da      	uxtb	r2, r3
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f04f 32ff 	mov.w	r2, #4294967295
 80067b2:	651a      	str	r2, [r3, #80]	@ 0x50
 80067b4:	e00b      	b.n	80067ce <HAL_I2C_Mem_Read_IT+0xce>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80067b6:	893b      	ldrh	r3, [r7, #8]
 80067b8:	0a1b      	lsrs	r3, r3, #8
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	b2da      	uxtb	r2, r3
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80067c4:	893b      	ldrh	r3, [r7, #8]
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	461a      	mov	r2, r3
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80067ce:	88fb      	ldrh	r3, [r7, #6]
 80067d0:	b2da      	uxtb	r2, r3
 80067d2:	8979      	ldrh	r1, [r7, #10]
 80067d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006808 <HAL_I2C_Mem_Read_IT+0x108>)
 80067d6:	9300      	str	r3, [sp, #0]
 80067d8:	2300      	movs	r3, #0
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	f001 fbf0 	bl	8007fc0 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2200      	movs	r2, #0
 80067e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80067e8:	2101      	movs	r1, #1
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f001 fc1a 	bl	8008024 <I2C_Enable_IRQ>

    return HAL_OK;
 80067f0:	2300      	movs	r3, #0
 80067f2:	e000      	b.n	80067f6 <HAL_I2C_Mem_Read_IT+0xf6>
  }
  else
  {
    return HAL_BUSY;
 80067f4:	2302      	movs	r3, #2
  }
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}
 80067fe:	bf00      	nop
 8006800:	ffff0000 	.word	0xffff0000
 8006804:	08006bc5 	.word	0x08006bc5
 8006808:	80002000 	.word	0x80002000

0800680c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006828:	2b00      	cmp	r3, #0
 800682a:	d005      	beq.n	8006838 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006830:	68ba      	ldr	r2, [r7, #8]
 8006832:	68f9      	ldr	r1, [r7, #12]
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	4798      	blx	r3
  }
}
 8006838:	bf00      	nop
 800683a:	3710      	adds	r7, #16
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00f      	beq.n	8006882 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00a      	beq.n	8006882 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006870:	f043 0201 	orr.w	r2, r3, #1
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006880:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006888:	2b00      	cmp	r3, #0
 800688a:	d00f      	beq.n	80068ac <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00a      	beq.n	80068ac <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800689a:	f043 0208 	orr.w	r2, r3, #8
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80068aa:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80068ac:	697b      	ldr	r3, [r7, #20]
 80068ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00f      	beq.n	80068d6 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00a      	beq.n	80068d6 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068c4:	f043 0202 	orr.w	r2, r3, #2
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068d4:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068da:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f003 030b 	and.w	r3, r3, #11
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d003      	beq.n	80068ee <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 80068e6:	68f9      	ldr	r1, [r7, #12]
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f001 fa0f 	bl	8007d0c <I2C_ITError>
  }
}
 80068ee:	bf00      	nop
 80068f0:	3718      	adds	r7, #24
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80068f6:	b480      	push	{r7}
 80068f8:	b083      	sub	sp, #12
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80068fe:	bf00      	nop
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr

0800690a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800690a:	b480      	push	{r7}
 800690c:	b083      	sub	sp, #12
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006912:	bf00      	nop
 8006914:	370c      	adds	r7, #12
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr

0800691e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800691e:	b480      	push	{r7}
 8006920:	b083      	sub	sp, #12
 8006922:	af00      	add	r7, sp, #0
 8006924:	6078      	str	r0, [r7, #4]
 8006926:	460b      	mov	r3, r1
 8006928:	70fb      	strb	r3, [r7, #3]
 800692a:	4613      	mov	r3, r2
 800692c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800692e:	bf00      	nop
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800693a:	b480      	push	{r7}
 800693c:	b083      	sub	sp, #12
 800693e:	af00      	add	r7, sp, #0
 8006940:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8006942:	bf00      	nop
 8006944:	370c      	adds	r7, #12
 8006946:	46bd      	mov	sp, r7
 8006948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694c:	4770      	bx	lr

0800694e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800694e:	b480      	push	{r7}
 8006950:	b083      	sub	sp, #12
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006956:	bf00      	nop
 8006958:	370c      	adds	r7, #12
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr

08006962 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006962:	b480      	push	{r7}
 8006964:	b083      	sub	sp, #12
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800696a:	bf00      	nop
 800696c:	370c      	adds	r7, #12
 800696e:	46bd      	mov	sp, r7
 8006970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006974:	4770      	bx	lr

08006976 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b088      	sub	sp, #32
 800697a:	af02      	add	r7, sp, #8
 800697c:	60f8      	str	r0, [r7, #12]
 800697e:	60b9      	str	r1, [r7, #8]
 8006980:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800698c:	2b01      	cmp	r3, #1
 800698e:	d101      	bne.n	8006994 <I2C_Master_ISR_IT+0x1e>
 8006990:	2302      	movs	r3, #2
 8006992:	e113      	b.n	8006bbc <I2C_Master_ISR_IT+0x246>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	f003 0310 	and.w	r3, r3, #16
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d012      	beq.n	80069cc <I2C_Master_ISR_IT+0x56>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d00d      	beq.n	80069cc <I2C_Master_ISR_IT+0x56>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2210      	movs	r2, #16
 80069b6:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069bc:	f043 0204 	orr.w	r2, r3, #4
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80069c4:	68f8      	ldr	r0, [r7, #12]
 80069c6:	f001 fab8 	bl	8007f3a <I2C_Flush_TXDR>
 80069ca:	e0e4      	b.n	8006b96 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	f003 0304 	and.w	r3, r3, #4
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d022      	beq.n	8006a1c <I2C_Master_ISR_IT+0xa6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d01d      	beq.n	8006a1c <I2C_Master_ISR_IT+0xa6>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	f023 0304 	bic.w	r3, r3, #4
 80069e6:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f2:	b2d2      	uxtb	r2, r2
 80069f4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069fa:	1c5a      	adds	r2, r3, #1
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a04:	3b01      	subs	r3, #1
 8006a06:	b29a      	uxth	r2, r3
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	3b01      	subs	r3, #1
 8006a14:	b29a      	uxth	r2, r3
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a1a:	e0bc      	b.n	8006b96 <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006a1c:	697b      	ldr	r3, [r7, #20]
 8006a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d128      	bne.n	8006a78 <I2C_Master_ISR_IT+0x102>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d023      	beq.n	8006a78 <I2C_Master_ISR_IT+0x102>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f003 0302 	and.w	r3, r3, #2
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d01e      	beq.n	8006a78 <I2C_Master_ISR_IT+0x102>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	f000 80a8 	beq.w	8006b96 <I2C_Master_ISR_IT+0x220>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4a:	781a      	ldrb	r2, [r3, #0]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a56:	1c5a      	adds	r2, r3, #1
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a60:	3b01      	subs	r3, #1
 8006a62:	b29a      	uxth	r2, r3
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a6c:	b29b      	uxth	r3, r3
 8006a6e:	3b01      	subs	r3, #1
 8006a70:	b29a      	uxth	r2, r3
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8006a76:	e08e      	b.n	8006b96 <I2C_Master_ISR_IT+0x220>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d05c      	beq.n	8006b3c <I2C_Master_ISR_IT+0x1c6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d057      	beq.n	8006b3c <I2C_Master_ISR_IT+0x1c6>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d040      	beq.n	8006b18 <I2C_Master_ISR_IT+0x1a2>
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d13c      	bne.n	8006b18 <I2C_Master_ISR_IT+0x1a2>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006aaa:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	2bff      	cmp	r3, #255	@ 0xff
 8006ab4:	d90e      	bls.n	8006ad4 <I2C_Master_ISR_IT+0x15e>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	22ff      	movs	r2, #255	@ 0xff
 8006aba:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ac0:	b2da      	uxtb	r2, r3
 8006ac2:	8a79      	ldrh	r1, [r7, #18]
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	9300      	str	r3, [sp, #0]
 8006ac8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006acc:	68f8      	ldr	r0, [r7, #12]
 8006ace:	f001 fa77 	bl	8007fc0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ad2:	e032      	b.n	8006b3a <I2C_Master_ISR_IT+0x1c4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ad8:	b29a      	uxth	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ae2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006ae6:	d00b      	beq.n	8006b00 <I2C_Master_ISR_IT+0x18a>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006aec:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006af2:	8a79      	ldrh	r1, [r7, #18]
 8006af4:	2000      	movs	r0, #0
 8006af6:	9000      	str	r0, [sp, #0]
 8006af8:	68f8      	ldr	r0, [r7, #12]
 8006afa:	f001 fa61 	bl	8007fc0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006afe:	e01c      	b.n	8006b3a <I2C_Master_ISR_IT+0x1c4>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b04:	b2da      	uxtb	r2, r3
 8006b06:	8a79      	ldrh	r1, [r7, #18]
 8006b08:	2300      	movs	r3, #0
 8006b0a:	9300      	str	r3, [sp, #0]
 8006b0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	f001 fa55 	bl	8007fc0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b16:	e010      	b.n	8006b3a <I2C_Master_ISR_IT+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b26:	d003      	beq.n	8006b30 <I2C_Master_ISR_IT+0x1ba>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8006b28:	68f8      	ldr	r0, [r7, #12]
 8006b2a:	f000 fdd6 	bl	80076da <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006b2e:	e032      	b.n	8006b96 <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006b30:	2140      	movs	r1, #64	@ 0x40
 8006b32:	68f8      	ldr	r0, [r7, #12]
 8006b34:	f001 f8ea 	bl	8007d0c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006b38:	e02d      	b.n	8006b96 <I2C_Master_ISR_IT+0x220>
 8006b3a:	e02c      	b.n	8006b96 <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d027      	beq.n	8006b96 <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d022      	beq.n	8006b96 <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d119      	bne.n	8006b8e <I2C_Master_ISR_IT+0x218>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006b68:	d015      	beq.n	8006b96 <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b6e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006b72:	d108      	bne.n	8006b86 <I2C_Master_ISR_IT+0x210>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	685a      	ldr	r2, [r3, #4]
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b82:	605a      	str	r2, [r3, #4]
 8006b84:	e007      	b.n	8006b96 <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8006b86:	68f8      	ldr	r0, [r7, #12]
 8006b88:	f000 fda7 	bl	80076da <I2C_ITMasterSeqCplt>
 8006b8c:	e003      	b.n	8006b96 <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006b8e:	2140      	movs	r1, #64	@ 0x40
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f001 f8bb 	bl	8007d0c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	f003 0320 	and.w	r3, r3, #32
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d008      	beq.n	8006bb2 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d003      	beq.n	8006bb2 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8006baa:	6979      	ldr	r1, [r7, #20]
 8006bac:	68f8      	ldr	r0, [r7, #12]
 8006bae:	f000 fe2d 	bl	800780c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006bba:	2300      	movs	r3, #0
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3718      	adds	r7, #24
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b088      	sub	sp, #32
 8006bc8:	af02      	add	r7, sp, #8
 8006bca:	60f8      	str	r0, [r7, #12]
 8006bcc:	60b9      	str	r1, [r7, #8]
 8006bce:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8006bd0:	4b8d      	ldr	r3, [pc, #564]	@ (8006e08 <I2C_Mem_ISR_IT+0x244>)
 8006bd2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006bde:	2b01      	cmp	r3, #1
 8006be0:	d101      	bne.n	8006be6 <I2C_Mem_ISR_IT+0x22>
 8006be2:	2302      	movs	r3, #2
 8006be4:	e10c      	b.n	8006e00 <I2C_Mem_ISR_IT+0x23c>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2201      	movs	r2, #1
 8006bea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	f003 0310 	and.w	r3, r3, #16
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d012      	beq.n	8006c1e <I2C_Mem_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00d      	beq.n	8006c1e <I2C_Mem_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2210      	movs	r2, #16
 8006c08:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c0e:	f043 0204 	orr.w	r2, r3, #4
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006c16:	68f8      	ldr	r0, [r7, #12]
 8006c18:	f001 f98f 	bl	8007f3a <I2C_Flush_TXDR>
 8006c1c:	e0dd      	b.n	8006dda <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	f003 0304 	and.w	r3, r3, #4
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d022      	beq.n	8006c6e <I2C_Mem_ISR_IT+0xaa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d01d      	beq.n	8006c6e <I2C_Mem_ISR_IT+0xaa>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	f023 0304 	bic.w	r3, r3, #4
 8006c38:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c44:	b2d2      	uxtb	r2, r2
 8006c46:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4c:	1c5a      	adds	r2, r3, #1
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c56:	3b01      	subs	r3, #1
 8006c58:	b29a      	uxth	r2, r3
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	3b01      	subs	r3, #1
 8006c66:	b29a      	uxth	r2, r3
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006c6c:	e0b5      	b.n	8006dda <I2C_Mem_ISR_IT+0x216>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006c6e:	693b      	ldr	r3, [r7, #16]
 8006c70:	f003 0302 	and.w	r3, r3, #2
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d02c      	beq.n	8006cd2 <I2C_Mem_ISR_IT+0x10e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d027      	beq.n	8006cd2 <I2C_Mem_ISR_IT+0x10e>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c8a:	d118      	bne.n	8006cbe <I2C_Mem_ISR_IT+0xfa>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c90:	781a      	ldrb	r2, [r3, #0]
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c9c:	1c5a      	adds	r2, r3, #1
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	b29a      	uxth	r2, r3
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	3b01      	subs	r3, #1
 8006cb6:	b29a      	uxth	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8006cbc:	e08d      	b.n	8006dda <I2C_Mem_ISR_IT+0x216>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006cc6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f04f 32ff 	mov.w	r2, #4294967295
 8006cce:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8006cd0:	e083      	b.n	8006dda <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006cd2:	693b      	ldr	r3, [r7, #16]
 8006cd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d03c      	beq.n	8006d56 <I2C_Mem_ISR_IT+0x192>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d037      	beq.n	8006d56 <I2C_Mem_ISR_IT+0x192>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d02c      	beq.n	8006d4a <I2C_Mem_ISR_IT+0x186>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d128      	bne.n	8006d4a <I2C_Mem_ISR_IT+0x186>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	2bff      	cmp	r3, #255	@ 0xff
 8006d00:	d910      	bls.n	8006d24 <I2C_Mem_ISR_IT+0x160>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	22ff      	movs	r2, #255	@ 0xff
 8006d06:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d0c:	b299      	uxth	r1, r3
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d12:	b2da      	uxtb	r2, r3
 8006d14:	2300      	movs	r3, #0
 8006d16:	9300      	str	r3, [sp, #0]
 8006d18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	f001 f94f 	bl	8007fc0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d22:	e017      	b.n	8006d54 <I2C_Mem_ISR_IT+0x190>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d28:	b29a      	uxth	r2, r3
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d32:	b299      	uxth	r1, r3
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006d38:	b2da      	uxtb	r2, r3
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	9300      	str	r3, [sp, #0]
 8006d3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006d42:	68f8      	ldr	r0, [r7, #12]
 8006d44:	f001 f93c 	bl	8007fc0 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d48:	e004      	b.n	8006d54 <I2C_Mem_ISR_IT+0x190>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8006d4a:	2140      	movs	r1, #64	@ 0x40
 8006d4c:	68f8      	ldr	r0, [r7, #12]
 8006d4e:	f000 ffdd 	bl	8007d0c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006d52:	e042      	b.n	8006dda <I2C_Mem_ISR_IT+0x216>
 8006d54:	e041      	b.n	8006dda <I2C_Mem_ISR_IT+0x216>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d03c      	beq.n	8006dda <I2C_Mem_ISR_IT+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d037      	beq.n	8006dda <I2C_Mem_ISR_IT+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006d6a:	2101      	movs	r1, #1
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f001 f9dd 	bl	800812c <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8006d72:	2102      	movs	r1, #2
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	f001 f955 	bl	8008024 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	2b22      	cmp	r3, #34	@ 0x22
 8006d84:	d101      	bne.n	8006d8a <I2C_Mem_ISR_IT+0x1c6>
    {
      direction = I2C_GENERATE_START_READ;
 8006d86:	4b21      	ldr	r3, [pc, #132]	@ (8006e0c <I2C_Mem_ISR_IT+0x248>)
 8006d88:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	2bff      	cmp	r3, #255	@ 0xff
 8006d92:	d910      	bls.n	8006db6 <I2C_Mem_ISR_IT+0x1f2>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	22ff      	movs	r2, #255	@ 0xff
 8006d98:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d9e:	b299      	uxth	r1, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006da4:	b2da      	uxtb	r2, r3
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	9300      	str	r3, [sp, #0]
 8006daa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f001 f906 	bl	8007fc0 <I2C_TransferConfig>
 8006db4:	e011      	b.n	8006dda <I2C_Mem_ISR_IT+0x216>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dba:	b29a      	uxth	r2, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dc4:	b299      	uxth	r1, r3
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006dca:	b2da      	uxtb	r2, r3
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006dd4:	68f8      	ldr	r0, [r7, #12]
 8006dd6:	f001 f8f3 	bl	8007fc0 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	f003 0320 	and.w	r3, r3, #32
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d008      	beq.n	8006df6 <I2C_Mem_ISR_IT+0x232>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d003      	beq.n	8006df6 <I2C_Mem_ISR_IT+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8006dee:	6939      	ldr	r1, [r7, #16]
 8006df0:	68f8      	ldr	r0, [r7, #12]
 8006df2:	f000 fd0b 	bl	800780c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3718      	adds	r7, #24
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	80002000 	.word	0x80002000
 8006e0c:	80002400 	.word	0x80002400

08006e10 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b086      	sub	sp, #24
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	60f8      	str	r0, [r7, #12]
 8006e18:	60b9      	str	r1, [r7, #8]
 8006e1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e20:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	d101      	bne.n	8006e34 <I2C_Slave_ISR_IT+0x24>
 8006e30:	2302      	movs	r3, #2
 8006e32:	e0e2      	b.n	8006ffa <I2C_Slave_ISR_IT+0x1ea>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	f003 0320 	and.w	r3, r3, #32
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d009      	beq.n	8006e5a <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d004      	beq.n	8006e5a <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8006e50:	6939      	ldr	r1, [r7, #16]
 8006e52:	68f8      	ldr	r0, [r7, #12]
 8006e54:	f000 fda2 	bl	800799c <I2C_ITSlaveCplt>
 8006e58:	e0ca      	b.n	8006ff0 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006e5a:	693b      	ldr	r3, [r7, #16]
 8006e5c:	f003 0310 	and.w	r3, r3, #16
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d04b      	beq.n	8006efc <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d046      	beq.n	8006efc <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d128      	bne.n	8006eca <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	2b28      	cmp	r3, #40	@ 0x28
 8006e82:	d108      	bne.n	8006e96 <I2C_Slave_ISR_IT+0x86>
 8006e84:	697b      	ldr	r3, [r7, #20]
 8006e86:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e8a:	d104      	bne.n	8006e96 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8006e8c:	6939      	ldr	r1, [r7, #16]
 8006e8e:	68f8      	ldr	r0, [r7, #12]
 8006e90:	f000 fee8 	bl	8007c64 <I2C_ITListenCplt>
 8006e94:	e031      	b.n	8006efa <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b29      	cmp	r3, #41	@ 0x29
 8006ea0:	d10e      	bne.n	8006ec0 <I2C_Slave_ISR_IT+0xb0>
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006ea8:	d00a      	beq.n	8006ec0 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	2210      	movs	r2, #16
 8006eb0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f001 f841 	bl	8007f3a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006eb8:	68f8      	ldr	r0, [r7, #12]
 8006eba:	f000 fc4b 	bl	8007754 <I2C_ITSlaveSeqCplt>
 8006ebe:	e01c      	b.n	8006efa <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	2210      	movs	r2, #16
 8006ec6:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8006ec8:	e08f      	b.n	8006fea <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2210      	movs	r2, #16
 8006ed0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed6:	f043 0204 	orr.w	r2, r3, #4
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d003      	beq.n	8006eec <I2C_Slave_ISR_IT+0xdc>
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006eea:	d17e      	bne.n	8006fea <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	68f8      	ldr	r0, [r7, #12]
 8006ef4:	f000 ff0a 	bl	8007d0c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8006ef8:	e077      	b.n	8006fea <I2C_Slave_ISR_IT+0x1da>
 8006efa:	e076      	b.n	8006fea <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	f003 0304 	and.w	r3, r3, #4
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d02f      	beq.n	8006f66 <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d02a      	beq.n	8006f66 <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d018      	beq.n	8006f4c <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f24:	b2d2      	uxtb	r2, r2
 8006f26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f2c:	1c5a      	adds	r2, r3, #1
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f36:	3b01      	subs	r3, #1
 8006f38:	b29a      	uxth	r2, r3
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f42:	b29b      	uxth	r3, r3
 8006f44:	3b01      	subs	r3, #1
 8006f46:	b29a      	uxth	r2, r3
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d14b      	bne.n	8006fee <I2C_Slave_ISR_IT+0x1de>
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006f5c:	d047      	beq.n	8006fee <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8006f5e:	68f8      	ldr	r0, [r7, #12]
 8006f60:	f000 fbf8 	bl	8007754 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8006f64:	e043      	b.n	8006fee <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f003 0308 	and.w	r3, r3, #8
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d009      	beq.n	8006f84 <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d004      	beq.n	8006f84 <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8006f7a:	6939      	ldr	r1, [r7, #16]
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f000 fb28 	bl	80075d2 <I2C_ITAddrCplt>
 8006f82:	e035      	b.n	8006ff0 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	f003 0302 	and.w	r3, r3, #2
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d030      	beq.n	8006ff0 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d02b      	beq.n	8006ff0 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d018      	beq.n	8006fd4 <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa6:	781a      	ldrb	r2, [r3, #0]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb2:	1c5a      	adds	r2, r3, #1
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	3b01      	subs	r3, #1
 8006fc0:	b29a      	uxth	r2, r3
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	b29a      	uxth	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	851a      	strh	r2, [r3, #40]	@ 0x28
 8006fd2:	e00d      	b.n	8006ff0 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fda:	d002      	beq.n	8006fe2 <I2C_Slave_ISR_IT+0x1d2>
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d106      	bne.n	8006ff0 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f000 fbb6 	bl	8007754 <I2C_ITSlaveSeqCplt>
 8006fe8:	e002      	b.n	8006ff0 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8006fea:	bf00      	nop
 8006fec:	e000      	b.n	8006ff0 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8006fee:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	3718      	adds	r7, #24
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd80      	pop	{r7, pc}

08007002 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8007002:	b580      	push	{r7, lr}
 8007004:	b088      	sub	sp, #32
 8007006:	af02      	add	r7, sp, #8
 8007008:	60f8      	str	r0, [r7, #12]
 800700a:	60b9      	str	r1, [r7, #8]
 800700c:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007014:	2b01      	cmp	r3, #1
 8007016:	d101      	bne.n	800701c <I2C_Master_ISR_DMA+0x1a>
 8007018:	2302      	movs	r3, #2
 800701a:	e0d9      	b.n	80071d0 <I2C_Master_ISR_DMA+0x1ce>
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2201      	movs	r2, #1
 8007020:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	f003 0310 	and.w	r3, r3, #16
 800702a:	2b00      	cmp	r3, #0
 800702c:	d016      	beq.n	800705c <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007034:	2b00      	cmp	r3, #0
 8007036:	d011      	beq.n	800705c <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	2210      	movs	r2, #16
 800703e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007044:	f043 0204 	orr.w	r2, r3, #4
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800704c:	2120      	movs	r1, #32
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f000 ffe8 	bl	8008024 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007054:	68f8      	ldr	r0, [r7, #12]
 8007056:	f000 ff70 	bl	8007f3a <I2C_Flush_TXDR>
 800705a:	e0b4      	b.n	80071c6 <I2C_Master_ISR_DMA+0x1c4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007062:	2b00      	cmp	r3, #0
 8007064:	d071      	beq.n	800714a <I2C_Master_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800706c:	2b00      	cmp	r3, #0
 800706e:	d06c      	beq.n	800714a <I2C_Master_ISR_DMA+0x148>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800707e:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007084:	b29b      	uxth	r3, r3
 8007086:	2b00      	cmp	r3, #0
 8007088:	d04e      	beq.n	8007128 <I2C_Master_ISR_DMA+0x126>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	685b      	ldr	r3, [r3, #4]
 8007090:	b29b      	uxth	r3, r3
 8007092:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007096:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800709c:	b29b      	uxth	r3, r3
 800709e:	2bff      	cmp	r3, #255	@ 0xff
 80070a0:	d906      	bls.n	80070b0 <I2C_Master_ISR_DMA+0xae>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	22ff      	movs	r2, #255	@ 0xff
 80070a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80070a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80070ac:	617b      	str	r3, [r7, #20]
 80070ae:	e010      	b.n	80070d2 <I2C_Master_ISR_DMA+0xd0>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070b4:	b29a      	uxth	r2, r3
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070be:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80070c2:	d003      	beq.n	80070cc <I2C_Master_ISR_DMA+0xca>
        {
          xfermode = hi2c->XferOptions;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070c8:	617b      	str	r3, [r7, #20]
 80070ca:	e002      	b.n	80070d2 <I2C_Master_ISR_DMA+0xd0>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80070cc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80070d0:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070d6:	b2da      	uxtb	r2, r3
 80070d8:	8a79      	ldrh	r1, [r7, #18]
 80070da:	2300      	movs	r3, #0
 80070dc:	9300      	str	r3, [sp, #0]
 80070de:	697b      	ldr	r3, [r7, #20]
 80070e0:	68f8      	ldr	r0, [r7, #12]
 80070e2:	f000 ff6d 	bl	8007fc0 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070ea:	b29a      	uxth	r2, r3
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	b29a      	uxth	r2, r3
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80070fe:	b2db      	uxtb	r3, r3
 8007100:	2b22      	cmp	r3, #34	@ 0x22
 8007102:	d108      	bne.n	8007116 <I2C_Master_ISR_DMA+0x114>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007112:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007114:	e057      	b.n	80071c6 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007124:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8007126:	e04e      	b.n	80071c6 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007132:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007136:	d003      	beq.n	8007140 <I2C_Master_ISR_DMA+0x13e>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	f000 face 	bl	80076da <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800713e:	e042      	b.n	80071c6 <I2C_Master_ISR_DMA+0x1c4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8007140:	2140      	movs	r1, #64	@ 0x40
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f000 fde2 	bl	8007d0c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007148:	e03d      	b.n	80071c6 <I2C_Master_ISR_DMA+0x1c4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007150:	2b00      	cmp	r3, #0
 8007152:	d028      	beq.n	80071a6 <I2C_Master_ISR_DMA+0x1a4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800715a:	2b00      	cmp	r3, #0
 800715c:	d023      	beq.n	80071a6 <I2C_Master_ISR_DMA+0x1a4>
  {
    if (hi2c->XferCount == 0U)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007162:	b29b      	uxth	r3, r3
 8007164:	2b00      	cmp	r3, #0
 8007166:	d119      	bne.n	800719c <I2C_Master_ISR_DMA+0x19a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	685b      	ldr	r3, [r3, #4]
 800716e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007172:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007176:	d025      	beq.n	80071c4 <I2C_Master_ISR_DMA+0x1c2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800717c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007180:	d108      	bne.n	8007194 <I2C_Master_ISR_DMA+0x192>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007190:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8007192:	e017      	b.n	80071c4 <I2C_Master_ISR_DMA+0x1c2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f000 faa0 	bl	80076da <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800719a:	e013      	b.n	80071c4 <I2C_Master_ISR_DMA+0x1c2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800719c:	2140      	movs	r1, #64	@ 0x40
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f000 fdb4 	bl	8007d0c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80071a4:	e00e      	b.n	80071c4 <I2C_Master_ISR_DMA+0x1c2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	f003 0320 	and.w	r3, r3, #32
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d00a      	beq.n	80071c6 <I2C_Master_ISR_DMA+0x1c4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d005      	beq.n	80071c6 <I2C_Master_ISR_DMA+0x1c4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80071ba:	68b9      	ldr	r1, [r7, #8]
 80071bc:	68f8      	ldr	r0, [r7, #12]
 80071be:	f000 fb25 	bl	800780c <I2C_ITMasterCplt>
 80071c2:	e000      	b.n	80071c6 <I2C_Master_ISR_DMA+0x1c4>
    if (hi2c->XferCount == 0U)
 80071c4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80071ce:	2300      	movs	r3, #0
}
 80071d0:	4618      	mov	r0, r3
 80071d2:	3718      	adds	r7, #24
 80071d4:	46bd      	mov	sp, r7
 80071d6:	bd80      	pop	{r7, pc}

080071d8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b088      	sub	sp, #32
 80071dc:	af02      	add	r7, sp, #8
 80071de:	60f8      	str	r0, [r7, #12]
 80071e0:	60b9      	str	r1, [r7, #8]
 80071e2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80071e4:	4b8d      	ldr	r3, [pc, #564]	@ (800741c <I2C_Mem_ISR_DMA+0x244>)
 80071e6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d101      	bne.n	80071f6 <I2C_Mem_ISR_DMA+0x1e>
 80071f2:	2302      	movs	r3, #2
 80071f4:	e10e      	b.n	8007414 <I2C_Mem_ISR_DMA+0x23c>
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2201      	movs	r2, #1
 80071fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	f003 0310 	and.w	r3, r3, #16
 8007204:	2b00      	cmp	r3, #0
 8007206:	d016      	beq.n	8007236 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800720e:	2b00      	cmp	r3, #0
 8007210:	d011      	beq.n	8007236 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2210      	movs	r2, #16
 8007218:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800721e:	f043 0204 	orr.w	r2, r3, #4
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8007226:	2120      	movs	r1, #32
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f000 fefb 	bl	8008024 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f000 fe83 	bl	8007f3a <I2C_Flush_TXDR>
 8007234:	e0e9      	b.n	800740a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b00      	cmp	r3, #0
 800723e:	d00e      	beq.n	800725e <I2C_Mem_ISR_DMA+0x86>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007246:	2b00      	cmp	r3, #0
 8007248:	d009      	beq.n	800725e <I2C_Mem_ISR_DMA+0x86>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007252:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f04f 32ff 	mov.w	r2, #4294967295
 800725a:	651a      	str	r2, [r3, #80]	@ 0x50
 800725c:	e0d5      	b.n	800740a <I2C_Mem_ISR_DMA+0x232>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007264:	2b00      	cmp	r3, #0
 8007266:	d05f      	beq.n	8007328 <I2C_Mem_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800726e:	2b00      	cmp	r3, #0
 8007270:	d05a      	beq.n	8007328 <I2C_Mem_ISR_DMA+0x150>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8007272:	2101      	movs	r1, #1
 8007274:	68f8      	ldr	r0, [r7, #12]
 8007276:	f000 ff59 	bl	800812c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800727a:	2110      	movs	r1, #16
 800727c:	68f8      	ldr	r0, [r7, #12]
 800727e:	f000 fed1 	bl	8008024 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007286:	b29b      	uxth	r3, r3
 8007288:	2b00      	cmp	r3, #0
 800728a:	d048      	beq.n	800731e <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007290:	b29b      	uxth	r3, r3
 8007292:	2bff      	cmp	r3, #255	@ 0xff
 8007294:	d910      	bls.n	80072b8 <I2C_Mem_ISR_DMA+0xe0>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	22ff      	movs	r2, #255	@ 0xff
 800729a:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072a0:	b299      	uxth	r1, r3
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072a6:	b2da      	uxtb	r2, r3
 80072a8:	2300      	movs	r3, #0
 80072aa:	9300      	str	r3, [sp, #0]
 80072ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	f000 fe85 	bl	8007fc0 <I2C_TransferConfig>
 80072b6:	e011      	b.n	80072dc <I2C_Mem_ISR_DMA+0x104>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072bc:	b29a      	uxth	r2, r3
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072c6:	b299      	uxth	r1, r3
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072cc:	b2da      	uxtb	r2, r3
 80072ce:	2300      	movs	r3, #0
 80072d0:	9300      	str	r3, [sp, #0]
 80072d2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80072d6:	68f8      	ldr	r0, [r7, #12]
 80072d8:	f000 fe72 	bl	8007fc0 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072e0:	b29a      	uxth	r2, r3
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072e6:	1ad3      	subs	r3, r2, r3
 80072e8:	b29a      	uxth	r2, r3
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	2b22      	cmp	r3, #34	@ 0x22
 80072f8:	d108      	bne.n	800730c <I2C_Mem_ISR_DMA+0x134>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	681a      	ldr	r2, [r3, #0]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007308:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800730a:	e07e      	b.n	800740a <I2C_Mem_ISR_DMA+0x232>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800731a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800731c:	e075      	b.n	800740a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800731e:	2140      	movs	r1, #64	@ 0x40
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f000 fcf3 	bl	8007d0c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8007326:	e070      	b.n	800740a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800732e:	2b00      	cmp	r3, #0
 8007330:	d05d      	beq.n	80073ee <I2C_Mem_ISR_DMA+0x216>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8007338:	2b00      	cmp	r3, #0
 800733a:	d058      	beq.n	80073ee <I2C_Mem_ISR_DMA+0x216>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800733c:	2101      	movs	r1, #1
 800733e:	68f8      	ldr	r0, [r7, #12]
 8007340:	f000 fef4 	bl	800812c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8007344:	2110      	movs	r1, #16
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 fe6c 	bl	8008024 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007352:	b2db      	uxtb	r3, r3
 8007354:	2b22      	cmp	r3, #34	@ 0x22
 8007356:	d101      	bne.n	800735c <I2C_Mem_ISR_DMA+0x184>
    {
      direction = I2C_GENERATE_START_READ;
 8007358:	4b31      	ldr	r3, [pc, #196]	@ (8007420 <I2C_Mem_ISR_DMA+0x248>)
 800735a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007360:	b29b      	uxth	r3, r3
 8007362:	2bff      	cmp	r3, #255	@ 0xff
 8007364:	d910      	bls.n	8007388 <I2C_Mem_ISR_DMA+0x1b0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	22ff      	movs	r2, #255	@ 0xff
 800736a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007370:	b299      	uxth	r1, r3
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007376:	b2da      	uxtb	r2, r3
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	9300      	str	r3, [sp, #0]
 800737c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007380:	68f8      	ldr	r0, [r7, #12]
 8007382:	f000 fe1d 	bl	8007fc0 <I2C_TransferConfig>
 8007386:	e011      	b.n	80073ac <I2C_Mem_ISR_DMA+0x1d4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800738c:	b29a      	uxth	r2, r3
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007396:	b299      	uxth	r1, r3
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800739c:	b2da      	uxtb	r2, r3
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	9300      	str	r3, [sp, #0]
 80073a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073a6:	68f8      	ldr	r0, [r7, #12]
 80073a8:	f000 fe0a 	bl	8007fc0 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073b0:	b29a      	uxth	r2, r3
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80073b6:	1ad3      	subs	r3, r2, r3
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80073c4:	b2db      	uxtb	r3, r3
 80073c6:	2b22      	cmp	r3, #34	@ 0x22
 80073c8:	d108      	bne.n	80073dc <I2C_Mem_ISR_DMA+0x204>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	681a      	ldr	r2, [r3, #0]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80073d8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073da:	e016      	b.n	800740a <I2C_Mem_ISR_DMA+0x232>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681a      	ldr	r2, [r3, #0]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80073ea:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80073ec:	e00d      	b.n	800740a <I2C_Mem_ISR_DMA+0x232>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80073ee:	68bb      	ldr	r3, [r7, #8]
 80073f0:	f003 0320 	and.w	r3, r3, #32
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d008      	beq.n	800740a <I2C_Mem_ISR_DMA+0x232>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f003 0320 	and.w	r3, r3, #32
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d003      	beq.n	800740a <I2C_Mem_ISR_DMA+0x232>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8007402:	68b9      	ldr	r1, [r7, #8]
 8007404:	68f8      	ldr	r0, [r7, #12]
 8007406:	f000 fa01 	bl	800780c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007412:	2300      	movs	r3, #0
}
 8007414:	4618      	mov	r0, r3
 8007416:	3718      	adds	r7, #24
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}
 800741c:	80002000 	.word	0x80002000
 8007420:	80002400 	.word	0x80002400

08007424 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b088      	sub	sp, #32
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007434:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8007436:	2300      	movs	r3, #0
 8007438:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007440:	2b01      	cmp	r3, #1
 8007442:	d101      	bne.n	8007448 <I2C_Slave_ISR_DMA+0x24>
 8007444:	2302      	movs	r3, #2
 8007446:	e0c0      	b.n	80075ca <I2C_Slave_ISR_DMA+0x1a6>
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2201      	movs	r2, #1
 800744c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	f003 0320 	and.w	r3, r3, #32
 8007456:	2b00      	cmp	r3, #0
 8007458:	d009      	beq.n	800746e <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8007460:	2b00      	cmp	r3, #0
 8007462:	d004      	beq.n	800746e <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8007464:	68b9      	ldr	r1, [r7, #8]
 8007466:	68f8      	ldr	r0, [r7, #12]
 8007468:	f000 fa98 	bl	800799c <I2C_ITSlaveCplt>
 800746c:	e0a8      	b.n	80075c0 <I2C_Slave_ISR_DMA+0x19c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	f003 0310 	and.w	r3, r3, #16
 8007474:	2b00      	cmp	r3, #0
 8007476:	f000 8095 	beq.w	80075a4 <I2C_Slave_ISR_DMA+0x180>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8007480:	2b00      	cmp	r3, #0
 8007482:	f000 808f 	beq.w	80075a4 <I2C_Slave_ISR_DMA+0x180>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800748c:	2b00      	cmp	r3, #0
 800748e:	d104      	bne.n	800749a <I2C_Slave_ISR_DMA+0x76>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8007496:	2b00      	cmp	r3, #0
 8007498:	d07d      	beq.n	8007596 <I2C_Slave_ISR_DMA+0x172>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00c      	beq.n	80074bc <I2C_Slave_ISR_DMA+0x98>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d007      	beq.n	80074bc <I2C_Slave_ISR_DMA+0x98>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	685b      	ldr	r3, [r3, #4]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d101      	bne.n	80074bc <I2C_Slave_ISR_DMA+0x98>
          {
            treatdmanack = 1U;
 80074b8:	2301      	movs	r3, #1
 80074ba:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d00c      	beq.n	80074de <I2C_Slave_ISR_DMA+0xba>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d007      	beq.n	80074de <I2C_Slave_ISR_DMA+0xba>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d101      	bne.n	80074de <I2C_Slave_ISR_DMA+0xba>
          {
            treatdmanack = 1U;
 80074da:	2301      	movs	r3, #1
 80074dc:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80074de:	69fb      	ldr	r3, [r7, #28]
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d128      	bne.n	8007536 <I2C_Slave_ISR_DMA+0x112>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074ea:	b2db      	uxtb	r3, r3
 80074ec:	2b28      	cmp	r3, #40	@ 0x28
 80074ee:	d108      	bne.n	8007502 <I2C_Slave_ISR_DMA+0xde>
 80074f0:	69bb      	ldr	r3, [r7, #24]
 80074f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80074f6:	d104      	bne.n	8007502 <I2C_Slave_ISR_DMA+0xde>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80074f8:	68b9      	ldr	r1, [r7, #8]
 80074fa:	68f8      	ldr	r0, [r7, #12]
 80074fc:	f000 fbb2 	bl	8007c64 <I2C_ITListenCplt>
 8007500:	e048      	b.n	8007594 <I2C_Slave_ISR_DMA+0x170>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007508:	b2db      	uxtb	r3, r3
 800750a:	2b29      	cmp	r3, #41	@ 0x29
 800750c:	d10e      	bne.n	800752c <I2C_Slave_ISR_DMA+0x108>
 800750e:	69bb      	ldr	r3, [r7, #24]
 8007510:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007514:	d00a      	beq.n	800752c <I2C_Slave_ISR_DMA+0x108>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	2210      	movs	r2, #16
 800751c:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f000 fd0b 	bl	8007f3a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8007524:	68f8      	ldr	r0, [r7, #12]
 8007526:	f000 f915 	bl	8007754 <I2C_ITSlaveSeqCplt>
 800752a:	e033      	b.n	8007594 <I2C_Slave_ISR_DMA+0x170>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2210      	movs	r2, #16
 8007532:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8007534:	e034      	b.n	80075a0 <I2C_Slave_ISR_DMA+0x17c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	2210      	movs	r2, #16
 800753c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007542:	f043 0204 	orr.w	r2, r3, #4
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007550:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d003      	beq.n	8007560 <I2C_Slave_ISR_DMA+0x13c>
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800755e:	d11f      	bne.n	80075a0 <I2C_Slave_ISR_DMA+0x17c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007560:	7dfb      	ldrb	r3, [r7, #23]
 8007562:	2b21      	cmp	r3, #33	@ 0x21
 8007564:	d002      	beq.n	800756c <I2C_Slave_ISR_DMA+0x148>
 8007566:	7dfb      	ldrb	r3, [r7, #23]
 8007568:	2b29      	cmp	r3, #41	@ 0x29
 800756a:	d103      	bne.n	8007574 <I2C_Slave_ISR_DMA+0x150>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2221      	movs	r2, #33	@ 0x21
 8007570:	631a      	str	r2, [r3, #48]	@ 0x30
 8007572:	e008      	b.n	8007586 <I2C_Slave_ISR_DMA+0x162>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007574:	7dfb      	ldrb	r3, [r7, #23]
 8007576:	2b22      	cmp	r3, #34	@ 0x22
 8007578:	d002      	beq.n	8007580 <I2C_Slave_ISR_DMA+0x15c>
 800757a:	7dfb      	ldrb	r3, [r7, #23]
 800757c:	2b2a      	cmp	r3, #42	@ 0x2a
 800757e:	d102      	bne.n	8007586 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	2222      	movs	r2, #34	@ 0x22
 8007584:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800758a:	4619      	mov	r1, r3
 800758c:	68f8      	ldr	r0, [r7, #12]
 800758e:	f000 fbbd 	bl	8007d0c <I2C_ITError>
      if (treatdmanack == 1U)
 8007592:	e005      	b.n	80075a0 <I2C_Slave_ISR_DMA+0x17c>
 8007594:	e004      	b.n	80075a0 <I2C_Slave_ISR_DMA+0x17c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2210      	movs	r2, #16
 800759c:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800759e:	e00f      	b.n	80075c0 <I2C_Slave_ISR_DMA+0x19c>
      if (treatdmanack == 1U)
 80075a0:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80075a2:	e00d      	b.n	80075c0 <I2C_Slave_ISR_DMA+0x19c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	f003 0308 	and.w	r3, r3, #8
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d008      	beq.n	80075c0 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d003      	beq.n	80075c0 <I2C_Slave_ISR_DMA+0x19c>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80075b8:	68b9      	ldr	r1, [r7, #8]
 80075ba:	68f8      	ldr	r0, [r7, #12]
 80075bc:	f000 f809 	bl	80075d2 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3720      	adds	r7, #32
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}

080075d2 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80075d2:	b580      	push	{r7, lr}
 80075d4:	b084      	sub	sp, #16
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
 80075da:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80075e8:	2b28      	cmp	r3, #40	@ 0x28
 80075ea:	d16a      	bne.n	80076c2 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	0c1b      	lsrs	r3, r3, #16
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	f003 0301 	and.w	r3, r3, #1
 80075fa:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	699b      	ldr	r3, [r3, #24]
 8007602:	0c1b      	lsrs	r3, r3, #16
 8007604:	b29b      	uxth	r3, r3
 8007606:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800760a:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	b29b      	uxth	r3, r3
 8007614:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007618:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	b29b      	uxth	r3, r3
 8007622:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8007626:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	68db      	ldr	r3, [r3, #12]
 800762c:	2b02      	cmp	r3, #2
 800762e:	d138      	bne.n	80076a2 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007630:	897b      	ldrh	r3, [r7, #10]
 8007632:	09db      	lsrs	r3, r3, #7
 8007634:	b29a      	uxth	r2, r3
 8007636:	89bb      	ldrh	r3, [r7, #12]
 8007638:	4053      	eors	r3, r2
 800763a:	b29b      	uxth	r3, r3
 800763c:	f003 0306 	and.w	r3, r3, #6
 8007640:	2b00      	cmp	r3, #0
 8007642:	d11c      	bne.n	800767e <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8007644:	897b      	ldrh	r3, [r7, #10]
 8007646:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800764c:	1c5a      	adds	r2, r3, #1
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007656:	2b02      	cmp	r3, #2
 8007658:	d13b      	bne.n	80076d2 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	2208      	movs	r2, #8
 8007666:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2200      	movs	r2, #0
 800766c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007670:	89ba      	ldrh	r2, [r7, #12]
 8007672:	7bfb      	ldrb	r3, [r7, #15]
 8007674:	4619      	mov	r1, r3
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f7ff f951 	bl	800691e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800767c:	e029      	b.n	80076d2 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800767e:	893b      	ldrh	r3, [r7, #8]
 8007680:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8007682:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 fd50 	bl	800812c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8007694:	89ba      	ldrh	r2, [r7, #12]
 8007696:	7bfb      	ldrb	r3, [r7, #15]
 8007698:	4619      	mov	r1, r3
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7ff f93f 	bl	800691e <HAL_I2C_AddrCallback>
}
 80076a0:	e017      	b.n	80076d2 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80076a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 fd40 	bl	800812c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80076b4:	89ba      	ldrh	r2, [r7, #12]
 80076b6:	7bfb      	ldrb	r3, [r7, #15]
 80076b8:	4619      	mov	r1, r3
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f7ff f92f 	bl	800691e <HAL_I2C_AddrCallback>
}
 80076c0:	e007      	b.n	80076d2 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	2208      	movs	r2, #8
 80076c8:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2200      	movs	r2, #0
 80076ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80076d2:	bf00      	nop
 80076d4:	3710      	adds	r7, #16
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80076da:	b580      	push	{r7, lr}
 80076dc:	b082      	sub	sp, #8
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b21      	cmp	r3, #33	@ 0x21
 80076f4:	d115      	bne.n	8007722 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2220      	movs	r2, #32
 80076fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2211      	movs	r2, #17
 8007702:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800770a:	2101      	movs	r1, #1
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 fd0d 	bl	800812c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f7fa fb32 	bl	8001d84 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007720:	e014      	b.n	800774c <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2220      	movs	r2, #32
 8007726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2212      	movs	r2, #18
 800772e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8007736:	2102      	movs	r1, #2
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f000 fcf7 	bl	800812c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8007746:	6878      	ldr	r0, [r7, #4]
 8007748:	f7fa fb2a 	bl	8001da0 <HAL_I2C_MasterRxCpltCallback>
}
 800774c:	bf00      	nop
 800774e:	3708      	adds	r7, #8
 8007750:	46bd      	mov	sp, r7
 8007752:	bd80      	pop	{r7, pc}

08007754 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b084      	sub	sp, #16
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2200      	movs	r2, #0
 8007768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007772:	2b00      	cmp	r3, #0
 8007774:	d008      	beq.n	8007788 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007784:	601a      	str	r2, [r3, #0]
 8007786:	e00c      	b.n	80077a2 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800778e:	2b00      	cmp	r3, #0
 8007790:	d007      	beq.n	80077a2 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80077a0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077a8:	b2db      	uxtb	r3, r3
 80077aa:	2b29      	cmp	r3, #41	@ 0x29
 80077ac:	d112      	bne.n	80077d4 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2228      	movs	r2, #40	@ 0x28
 80077b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2221      	movs	r2, #33	@ 0x21
 80077ba:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80077bc:	2101      	movs	r1, #1
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 fcb4 	bl	800812c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f7ff f892 	bl	80068f6 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80077d2:	e017      	b.n	8007804 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077da:	b2db      	uxtb	r3, r3
 80077dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80077de:	d111      	bne.n	8007804 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2228      	movs	r2, #40	@ 0x28
 80077e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2222      	movs	r2, #34	@ 0x22
 80077ec:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80077ee:	2102      	movs	r1, #2
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f000 fc9b 	bl	800812c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7ff f883 	bl	800690a <HAL_I2C_SlaveRxCpltCallback>
}
 8007804:	bf00      	nop
 8007806:	3710      	adds	r7, #16
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b086      	sub	sp, #24
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	2220      	movs	r2, #32
 8007820:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b21      	cmp	r3, #33	@ 0x21
 800782c:	d107      	bne.n	800783e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800782e:	2101      	movs	r1, #1
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 fc7b 	bl	800812c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2211      	movs	r2, #17
 800783a:	631a      	str	r2, [r3, #48]	@ 0x30
 800783c:	e00c      	b.n	8007858 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007844:	b2db      	uxtb	r3, r3
 8007846:	2b22      	cmp	r3, #34	@ 0x22
 8007848:	d106      	bne.n	8007858 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800784a:	2102      	movs	r1, #2
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f000 fc6d 	bl	800812c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2212      	movs	r2, #18
 8007856:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	6859      	ldr	r1, [r3, #4]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	4b4c      	ldr	r3, [pc, #304]	@ (8007994 <I2C_ITMasterCplt+0x188>)
 8007864:	400b      	ands	r3, r1
 8007866:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a49      	ldr	r2, [pc, #292]	@ (8007998 <I2C_ITMasterCplt+0x18c>)
 8007872:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	f003 0310 	and.w	r3, r3, #16
 800787a:	2b00      	cmp	r3, #0
 800787c:	d009      	beq.n	8007892 <I2C_ITMasterCplt+0x86>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	2210      	movs	r2, #16
 8007884:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800788a:	f043 0204 	orr.w	r2, r3, #4
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007898:	b2db      	uxtb	r3, r3
 800789a:	2b60      	cmp	r3, #96	@ 0x60
 800789c:	d10a      	bne.n	80078b4 <I2C_ITMasterCplt+0xa8>
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	f003 0304 	and.w	r3, r3, #4
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d005      	beq.n	80078b4 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ae:	b2db      	uxtb	r3, r3
 80078b0:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80078b2:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fb40 	bl	8007f3a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078be:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078c6:	b2db      	uxtb	r3, r3
 80078c8:	2b60      	cmp	r3, #96	@ 0x60
 80078ca:	d002      	beq.n	80078d2 <I2C_ITMasterCplt+0xc6>
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d006      	beq.n	80078e0 <I2C_ITMasterCplt+0xd4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d6:	4619      	mov	r1, r3
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fa17 	bl	8007d0c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80078de:	e054      	b.n	800798a <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	2b21      	cmp	r3, #33	@ 0x21
 80078ea:	d124      	bne.n	8007936 <I2C_ITMasterCplt+0x12a>
    hi2c->State = HAL_I2C_STATE_READY;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2220      	movs	r2, #32
 80078f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2200      	movs	r2, #0
 80078f8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007900:	b2db      	uxtb	r3, r3
 8007902:	2b40      	cmp	r3, #64	@ 0x40
 8007904:	d10b      	bne.n	800791e <I2C_ITMasterCplt+0x112>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f7fa fa5e 	bl	8001dd8 <HAL_I2C_MemTxCpltCallback>
}
 800791c:	e035      	b.n	800798a <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2200      	movs	r2, #0
 8007922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f7fa fa28 	bl	8001d84 <HAL_I2C_MasterTxCpltCallback>
}
 8007934:	e029      	b.n	800798a <I2C_ITMasterCplt+0x17e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800793c:	b2db      	uxtb	r3, r3
 800793e:	2b22      	cmp	r3, #34	@ 0x22
 8007940:	d123      	bne.n	800798a <I2C_ITMasterCplt+0x17e>
    hi2c->State = HAL_I2C_STATE_READY;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2220      	movs	r2, #32
 8007946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007956:	b2db      	uxtb	r3, r3
 8007958:	2b40      	cmp	r3, #64	@ 0x40
 800795a:	d10b      	bne.n	8007974 <I2C_ITMasterCplt+0x168>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f7fa fa25 	bl	8001dbc <HAL_I2C_MemRxCpltCallback>
}
 8007972:	e00a      	b.n	800798a <I2C_ITMasterCplt+0x17e>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2200      	movs	r2, #0
 8007980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007984:	6878      	ldr	r0, [r7, #4]
 8007986:	f7fa fa0b 	bl	8001da0 <HAL_I2C_MasterRxCpltCallback>
}
 800798a:	bf00      	nop
 800798c:	3718      	adds	r7, #24
 800798e:	46bd      	mov	sp, r7
 8007990:	bd80      	pop	{r7, pc}
 8007992:	bf00      	nop
 8007994:	fe00e800 	.word	0xfe00e800
 8007998:	ffff0000 	.word	0xffff0000

0800799c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800799c:	b580      	push	{r7, lr}
 800799e:	b086      	sub	sp, #24
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b6:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80079be:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	2220      	movs	r2, #32
 80079c6:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80079c8:	7afb      	ldrb	r3, [r7, #11]
 80079ca:	2b21      	cmp	r3, #33	@ 0x21
 80079cc:	d002      	beq.n	80079d4 <I2C_ITSlaveCplt+0x38>
 80079ce:	7afb      	ldrb	r3, [r7, #11]
 80079d0:	2b29      	cmp	r3, #41	@ 0x29
 80079d2:	d108      	bne.n	80079e6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80079d4:	f248 0101 	movw	r1, #32769	@ 0x8001
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 fba7 	bl	800812c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2221      	movs	r2, #33	@ 0x21
 80079e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80079e4:	e019      	b.n	8007a1a <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80079e6:	7afb      	ldrb	r3, [r7, #11]
 80079e8:	2b22      	cmp	r3, #34	@ 0x22
 80079ea:	d002      	beq.n	80079f2 <I2C_ITSlaveCplt+0x56>
 80079ec:	7afb      	ldrb	r3, [r7, #11]
 80079ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80079f0:	d108      	bne.n	8007a04 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80079f2:	f248 0102 	movw	r1, #32770	@ 0x8002
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f000 fb98 	bl	800812c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2222      	movs	r2, #34	@ 0x22
 8007a00:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a02:	e00a      	b.n	8007a1a <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8007a04:	7afb      	ldrb	r3, [r7, #11]
 8007a06:	2b28      	cmp	r3, #40	@ 0x28
 8007a08:	d107      	bne.n	8007a1a <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8007a0a:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 fb8c 	bl	800812c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	685a      	ldr	r2, [r3, #4]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007a28:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	6859      	ldr	r1, [r3, #4]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681a      	ldr	r2, [r3, #0]
 8007a34:	4b89      	ldr	r3, [pc, #548]	@ (8007c5c <I2C_ITSlaveCplt+0x2c0>)
 8007a36:	400b      	ands	r3, r1
 8007a38:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 fa7d 	bl	8007f3a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d013      	beq.n	8007a72 <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	681a      	ldr	r2, [r3, #0]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007a58:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d01f      	beq.n	8007aa2 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	b29a      	uxth	r2, r3
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007a70:	e017      	b.n	8007aa2 <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007a72:	693b      	ldr	r3, [r7, #16]
 8007a74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d012      	beq.n	8007aa2 <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	681a      	ldr	r2, [r3, #0]
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007a8a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d006      	beq.n	8007aa2 <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	b29a      	uxth	r2, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	f003 0304 	and.w	r3, r3, #4
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d020      	beq.n	8007aee <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	f023 0304 	bic.w	r3, r3, #4
 8007ab2:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007abe:	b2d2      	uxtb	r2, r2
 8007ac0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac6:	1c5a      	adds	r2, r3, #1
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00c      	beq.n	8007aee <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ad8:	3b01      	subs	r3, #1
 8007ada:	b29a      	uxth	r2, r3
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d005      	beq.n	8007b04 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007afc:	f043 0204 	orr.w	r2, r3, #4
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	f003 0310 	and.w	r3, r3, #16
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d049      	beq.n	8007ba2 <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d044      	beq.n	8007ba2 <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b1c:	b29b      	uxth	r3, r3
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d128      	bne.n	8007b74 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	2b28      	cmp	r3, #40	@ 0x28
 8007b2c:	d108      	bne.n	8007b40 <I2C_ITSlaveCplt+0x1a4>
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b34:	d104      	bne.n	8007b40 <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007b36:	6979      	ldr	r1, [r7, #20]
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 f893 	bl	8007c64 <I2C_ITListenCplt>
 8007b3e:	e030      	b.n	8007ba2 <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	2b29      	cmp	r3, #41	@ 0x29
 8007b4a:	d10e      	bne.n	8007b6a <I2C_ITSlaveCplt+0x1ce>
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007b52:	d00a      	beq.n	8007b6a <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2210      	movs	r2, #16
 8007b5a:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 f9ec 	bl	8007f3a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007b62:	6878      	ldr	r0, [r7, #4]
 8007b64:	f7ff fdf6 	bl	8007754 <I2C_ITSlaveSeqCplt>
 8007b68:	e01b      	b.n	8007ba2 <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	2210      	movs	r2, #16
 8007b70:	61da      	str	r2, [r3, #28]
 8007b72:	e016      	b.n	8007ba2 <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	2210      	movs	r2, #16
 8007b7a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b80:	f043 0204 	orr.w	r2, r3, #4
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d003      	beq.n	8007b96 <I2C_ITSlaveCplt+0x1fa>
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007b94:	d105      	bne.n	8007ba2 <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f000 f8b5 	bl	8007d0c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2200      	movs	r2, #0
 8007bae:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d010      	beq.n	8007bda <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bbc:	4619      	mov	r1, r3
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 f8a4 	bl	8007d0c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007bca:	b2db      	uxtb	r3, r3
 8007bcc:	2b28      	cmp	r3, #40	@ 0x28
 8007bce:	d141      	bne.n	8007c54 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8007bd0:	6979      	ldr	r1, [r7, #20]
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f000 f846 	bl	8007c64 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007bd8:	e03c      	b.n	8007c54 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bde:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007be2:	d014      	beq.n	8007c0e <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f7ff fdb5 	bl	8007754 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a1c      	ldr	r2, [pc, #112]	@ (8007c60 <I2C_ITSlaveCplt+0x2c4>)
 8007bee:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2220      	movs	r2, #32
 8007bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2200      	movs	r2, #0
 8007c02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f7fe fe97 	bl	800693a <HAL_I2C_ListenCpltCallback>
}
 8007c0c:	e022      	b.n	8007c54 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	2b22      	cmp	r3, #34	@ 0x22
 8007c18:	d10e      	bne.n	8007c38 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2220      	movs	r2, #32
 8007c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007c30:	6878      	ldr	r0, [r7, #4]
 8007c32:	f7fe fe6a 	bl	800690a <HAL_I2C_SlaveRxCpltCallback>
}
 8007c36:	e00d      	b.n	8007c54 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2220      	movs	r2, #32
 8007c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f7fe fe51 	bl	80068f6 <HAL_I2C_SlaveTxCpltCallback>
}
 8007c54:	bf00      	nop
 8007c56:	3718      	adds	r7, #24
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}
 8007c5c:	fe00e800 	.word	0xfe00e800
 8007c60:	ffff0000 	.word	0xffff0000

08007c64 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4a25      	ldr	r2, [pc, #148]	@ (8007d08 <I2C_ITListenCplt+0xa4>)
 8007c72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	2200      	movs	r2, #0
 8007c78:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	f003 0304 	and.w	r3, r3, #4
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d022      	beq.n	8007ce0 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca4:	b2d2      	uxtb	r2, r2
 8007ca6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cac:	1c5a      	adds	r2, r3, #1
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d012      	beq.n	8007ce0 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	b29a      	uxth	r2, r3
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	3b01      	subs	r3, #1
 8007cce:	b29a      	uxth	r2, r3
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cd8:	f043 0204 	orr.w	r2, r3, #4
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007ce0:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f000 fa21 	bl	800812c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	2210      	movs	r2, #16
 8007cf0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007cfa:	6878      	ldr	r0, [r7, #4]
 8007cfc:	f7fe fe1d 	bl	800693a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007d00:	bf00      	nop
 8007d02:	3708      	adds	r7, #8
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	ffff0000 	.word	0xffff0000

08007d0c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b084      	sub	sp, #16
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
 8007d14:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d1c:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a6d      	ldr	r2, [pc, #436]	@ (8007ee0 <I2C_ITError+0x1d4>)
 8007d2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	431a      	orrs	r2, r3
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007d3e:	7bfb      	ldrb	r3, [r7, #15]
 8007d40:	2b28      	cmp	r3, #40	@ 0x28
 8007d42:	d005      	beq.n	8007d50 <I2C_ITError+0x44>
 8007d44:	7bfb      	ldrb	r3, [r7, #15]
 8007d46:	2b29      	cmp	r3, #41	@ 0x29
 8007d48:	d002      	beq.n	8007d50 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007d4a:	7bfb      	ldrb	r3, [r7, #15]
 8007d4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d4e:	d10b      	bne.n	8007d68 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007d50:	2103      	movs	r1, #3
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f000 f9ea 	bl	800812c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2228      	movs	r2, #40	@ 0x28
 8007d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4a60      	ldr	r2, [pc, #384]	@ (8007ee4 <I2C_ITError+0x1d8>)
 8007d64:	635a      	str	r2, [r3, #52]	@ 0x34
 8007d66:	e030      	b.n	8007dca <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007d68:	f248 0103 	movw	r1, #32771	@ 0x8003
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 f9dd 	bl	800812c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 f8e1 	bl	8007f3a <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	2b60      	cmp	r3, #96	@ 0x60
 8007d82:	d01f      	beq.n	8007dc4 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2220      	movs	r2, #32
 8007d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	f003 0320 	and.w	r3, r3, #32
 8007d96:	2b20      	cmp	r3, #32
 8007d98:	d114      	bne.n	8007dc4 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	f003 0310 	and.w	r3, r3, #16
 8007da4:	2b10      	cmp	r3, #16
 8007da6:	d109      	bne.n	8007dbc <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	2210      	movs	r2, #16
 8007dae:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007db4:	f043 0204 	orr.w	r2, r3, #4
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2220      	movs	r2, #32
 8007dc2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007dce:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d039      	beq.n	8007e4c <I2C_ITError+0x140>
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	2b11      	cmp	r3, #17
 8007ddc:	d002      	beq.n	8007de4 <I2C_ITError+0xd8>
 8007dde:	68bb      	ldr	r3, [r7, #8]
 8007de0:	2b21      	cmp	r3, #33	@ 0x21
 8007de2:	d133      	bne.n	8007e4c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007dee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007df2:	d107      	bne.n	8007e04 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	681a      	ldr	r2, [r3, #0]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007e02:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e08:	4618      	mov	r0, r3
 8007e0a:	f7fd fbf8 	bl	80055fe <HAL_DMA_GetState>
 8007e0e:	4603      	mov	r3, r0
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d017      	beq.n	8007e44 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e18:	4a33      	ldr	r2, [pc, #204]	@ (8007ee8 <I2C_ITError+0x1dc>)
 8007e1a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e28:	4618      	mov	r0, r3
 8007e2a:	f7fd fad2 	bl	80053d2 <HAL_DMA_Abort_IT>
 8007e2e:	4603      	mov	r3, r0
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d04d      	beq.n	8007ed0 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e3a:	687a      	ldr	r2, [r7, #4]
 8007e3c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007e3e:	4610      	mov	r0, r2
 8007e40:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007e42:	e045      	b.n	8007ed0 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007e44:	6878      	ldr	r0, [r7, #4]
 8007e46:	f000 f851 	bl	8007eec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007e4a:	e041      	b.n	8007ed0 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d039      	beq.n	8007ec8 <I2C_ITError+0x1bc>
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	2b12      	cmp	r3, #18
 8007e58:	d002      	beq.n	8007e60 <I2C_ITError+0x154>
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	2b22      	cmp	r3, #34	@ 0x22
 8007e5e:	d133      	bne.n	8007ec8 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007e6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e6e:	d107      	bne.n	8007e80 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007e7e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7fd fbba 	bl	80055fe <HAL_DMA_GetState>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d017      	beq.n	8007ec0 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e94:	4a14      	ldr	r2, [pc, #80]	@ (8007ee8 <I2C_ITError+0x1dc>)
 8007e96:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	f7fd fa94 	bl	80053d2 <HAL_DMA_Abort_IT>
 8007eaa:	4603      	mov	r3, r0
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d011      	beq.n	8007ed4 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007eba:	4610      	mov	r0, r2
 8007ebc:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007ebe:	e009      	b.n	8007ed4 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 f813 	bl	8007eec <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007ec6:	e005      	b.n	8007ed4 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 f80f 	bl	8007eec <I2C_TreatErrorCallback>
  }
}
 8007ece:	e002      	b.n	8007ed6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007ed0:	bf00      	nop
 8007ed2:	e000      	b.n	8007ed6 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007ed4:	bf00      	nop
}
 8007ed6:	bf00      	nop
 8007ed8:	3710      	adds	r7, #16
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}
 8007ede:	bf00      	nop
 8007ee0:	ffff0000 	.word	0xffff0000
 8007ee4:	08006e11 	.word	0x08006e11
 8007ee8:	08007f83 	.word	0x08007f83

08007eec <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	2b60      	cmp	r3, #96	@ 0x60
 8007efe:	d10e      	bne.n	8007f1e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2220      	movs	r2, #32
 8007f04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f7fe fd23 	bl	8006962 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007f1c:	e009      	b.n	8007f32 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f7fe fd0e 	bl	800694e <HAL_I2C_ErrorCallback>
}
 8007f32:	bf00      	nop
 8007f34:	3708      	adds	r7, #8
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bd80      	pop	{r7, pc}

08007f3a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b083      	sub	sp, #12
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	699b      	ldr	r3, [r3, #24]
 8007f48:	f003 0302 	and.w	r3, r3, #2
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d103      	bne.n	8007f58 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2200      	movs	r2, #0
 8007f56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	f003 0301 	and.w	r3, r3, #1
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d007      	beq.n	8007f76 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	699a      	ldr	r2, [r3, #24]
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	f042 0201 	orr.w	r2, r2, #1
 8007f74:	619a      	str	r2, [r3, #24]
  }
}
 8007f76:	bf00      	nop
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr

08007f82 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007f82:	b580      	push	{r7, lr}
 8007f84:	b084      	sub	sp, #16
 8007f86:	af00      	add	r7, sp, #0
 8007f88:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f8e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d003      	beq.n	8007fa0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d003      	beq.n	8007fb0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fac:	2200      	movs	r2, #0
 8007fae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007fb0:	68f8      	ldr	r0, [r7, #12]
 8007fb2:	f7ff ff9b 	bl	8007eec <I2C_TreatErrorCallback>
}
 8007fb6:	bf00      	nop
 8007fb8:	3710      	adds	r7, #16
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd80      	pop	{r7, pc}
	...

08007fc0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	607b      	str	r3, [r7, #4]
 8007fca:	460b      	mov	r3, r1
 8007fcc:	817b      	strh	r3, [r7, #10]
 8007fce:	4613      	mov	r3, r2
 8007fd0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007fd2:	897b      	ldrh	r3, [r7, #10]
 8007fd4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007fd8:	7a7b      	ldrb	r3, [r7, #9]
 8007fda:	041b      	lsls	r3, r3, #16
 8007fdc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007fe0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007fe6:	6a3b      	ldr	r3, [r7, #32]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007fee:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	685a      	ldr	r2, [r3, #4]
 8007ff6:	6a3b      	ldr	r3, [r7, #32]
 8007ff8:	0d5b      	lsrs	r3, r3, #21
 8007ffa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007ffe:	4b08      	ldr	r3, [pc, #32]	@ (8008020 <I2C_TransferConfig+0x60>)
 8008000:	430b      	orrs	r3, r1
 8008002:	43db      	mvns	r3, r3
 8008004:	ea02 0103 	and.w	r1, r2, r3
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	697a      	ldr	r2, [r7, #20]
 800800e:	430a      	orrs	r2, r1
 8008010:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008012:	bf00      	nop
 8008014:	371c      	adds	r7, #28
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr
 800801e:	bf00      	nop
 8008020:	03ff63ff 	.word	0x03ff63ff

08008024 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	460b      	mov	r3, r1
 800802e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008030:	2300      	movs	r3, #0
 8008032:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008038:	4a39      	ldr	r2, [pc, #228]	@ (8008120 <I2C_Enable_IRQ+0xfc>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d032      	beq.n	80080a4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8008042:	4a38      	ldr	r2, [pc, #224]	@ (8008124 <I2C_Enable_IRQ+0x100>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d02d      	beq.n	80080a4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800804c:	4a36      	ldr	r2, [pc, #216]	@ (8008128 <I2C_Enable_IRQ+0x104>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d028      	beq.n	80080a4 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008052:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008056:	2b00      	cmp	r3, #0
 8008058:	da03      	bge.n	8008062 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8008060:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8008062:	887b      	ldrh	r3, [r7, #2]
 8008064:	f003 0301 	and.w	r3, r3, #1
 8008068:	2b00      	cmp	r3, #0
 800806a:	d003      	beq.n	8008074 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8008072:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008074:	887b      	ldrh	r3, [r7, #2]
 8008076:	f003 0302 	and.w	r3, r3, #2
 800807a:	2b00      	cmp	r3, #0
 800807c:	d003      	beq.n	8008086 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8008084:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008086:	887b      	ldrh	r3, [r7, #2]
 8008088:	2b10      	cmp	r3, #16
 800808a:	d103      	bne.n	8008094 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8008092:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008094:	887b      	ldrh	r3, [r7, #2]
 8008096:	2b20      	cmp	r3, #32
 8008098:	d133      	bne.n	8008102 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f043 0320 	orr.w	r3, r3, #32
 80080a0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80080a2:	e02e      	b.n	8008102 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80080a4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	da03      	bge.n	80080b4 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80080b2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80080b4:	887b      	ldrh	r3, [r7, #2]
 80080b6:	f003 0301 	and.w	r3, r3, #1
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d003      	beq.n	80080c6 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 80080c4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80080c6:	887b      	ldrh	r3, [r7, #2]
 80080c8:	f003 0302 	and.w	r3, r3, #2
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d003      	beq.n	80080d8 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 80080d6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80080d8:	887b      	ldrh	r3, [r7, #2]
 80080da:	2b10      	cmp	r3, #16
 80080dc:	d103      	bne.n	80080e6 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80080e4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80080e6:	887b      	ldrh	r3, [r7, #2]
 80080e8:	2b20      	cmp	r3, #32
 80080ea:	d103      	bne.n	80080f4 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80080f2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80080f4:	887b      	ldrh	r3, [r7, #2]
 80080f6:	2b40      	cmp	r3, #64	@ 0x40
 80080f8:	d103      	bne.n	8008102 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008100:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	6819      	ldr	r1, [r3, #0]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	430a      	orrs	r2, r1
 8008110:	601a      	str	r2, [r3, #0]
}
 8008112:	bf00      	nop
 8008114:	3714      	adds	r7, #20
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	08007003 	.word	0x08007003
 8008124:	08007425 	.word	0x08007425
 8008128:	080071d9 	.word	0x080071d9

0800812c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800812c:	b480      	push	{r7}
 800812e:	b085      	sub	sp, #20
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	460b      	mov	r3, r1
 8008136:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8008138:	2300      	movs	r3, #0
 800813a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800813c:	887b      	ldrh	r3, [r7, #2]
 800813e:	f003 0301 	and.w	r3, r3, #1
 8008142:	2b00      	cmp	r3, #0
 8008144:	d00f      	beq.n	8008166 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800814c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008154:	b2db      	uxtb	r3, r3
 8008156:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800815a:	2b28      	cmp	r3, #40	@ 0x28
 800815c:	d003      	beq.n	8008166 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8008164:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8008166:	887b      	ldrh	r3, [r7, #2]
 8008168:	f003 0302 	and.w	r3, r3, #2
 800816c:	2b00      	cmp	r3, #0
 800816e:	d00f      	beq.n	8008190 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8008176:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800817e:	b2db      	uxtb	r3, r3
 8008180:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8008184:	2b28      	cmp	r3, #40	@ 0x28
 8008186:	d003      	beq.n	8008190 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800818e:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008190:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008194:	2b00      	cmp	r3, #0
 8008196:	da03      	bge.n	80081a0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800819e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80081a0:	887b      	ldrh	r3, [r7, #2]
 80081a2:	2b10      	cmp	r3, #16
 80081a4:	d103      	bne.n	80081ae <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80081ac:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80081ae:	887b      	ldrh	r3, [r7, #2]
 80081b0:	2b20      	cmp	r3, #32
 80081b2:	d103      	bne.n	80081bc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f043 0320 	orr.w	r3, r3, #32
 80081ba:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80081bc:	887b      	ldrh	r3, [r7, #2]
 80081be:	2b40      	cmp	r3, #64	@ 0x40
 80081c0:	d103      	bne.n	80081ca <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081c8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	6819      	ldr	r1, [r3, #0]
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	43da      	mvns	r2, r3
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	400a      	ands	r2, r1
 80081da:	601a      	str	r2, [r3, #0]
}
 80081dc:	bf00      	nop
 80081de:	3714      	adds	r7, #20
 80081e0:	46bd      	mov	sp, r7
 80081e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e6:	4770      	bx	lr

080081e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80081e8:	b480      	push	{r7}
 80081ea:	b083      	sub	sp, #12
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
 80081f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081f8:	b2db      	uxtb	r3, r3
 80081fa:	2b20      	cmp	r3, #32
 80081fc:	d138      	bne.n	8008270 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008204:	2b01      	cmp	r3, #1
 8008206:	d101      	bne.n	800820c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008208:	2302      	movs	r3, #2
 800820a:	e032      	b.n	8008272 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2201      	movs	r2, #1
 8008210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2224      	movs	r2, #36	@ 0x24
 8008218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	681a      	ldr	r2, [r3, #0]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f022 0201 	bic.w	r2, r2, #1
 800822a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681a      	ldr	r2, [r3, #0]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800823a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	6819      	ldr	r1, [r3, #0]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	683a      	ldr	r2, [r7, #0]
 8008248:	430a      	orrs	r2, r1
 800824a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f042 0201 	orr.w	r2, r2, #1
 800825a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2220      	movs	r2, #32
 8008260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2200      	movs	r2, #0
 8008268:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800826c:	2300      	movs	r3, #0
 800826e:	e000      	b.n	8008272 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008270:	2302      	movs	r3, #2
  }
}
 8008272:	4618      	mov	r0, r3
 8008274:	370c      	adds	r7, #12
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr

0800827e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800827e:	b480      	push	{r7}
 8008280:	b085      	sub	sp, #20
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
 8008286:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800828e:	b2db      	uxtb	r3, r3
 8008290:	2b20      	cmp	r3, #32
 8008292:	d139      	bne.n	8008308 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800829a:	2b01      	cmp	r3, #1
 800829c:	d101      	bne.n	80082a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800829e:	2302      	movs	r3, #2
 80082a0:	e033      	b.n	800830a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2201      	movs	r2, #1
 80082a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	2224      	movs	r2, #36	@ 0x24
 80082ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	681a      	ldr	r2, [r3, #0]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f022 0201 	bic.w	r2, r2, #1
 80082c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80082d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	021b      	lsls	r3, r3, #8
 80082d6:	68fa      	ldr	r2, [r7, #12]
 80082d8:	4313      	orrs	r3, r2
 80082da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	68fa      	ldr	r2, [r7, #12]
 80082e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f042 0201 	orr.w	r2, r2, #1
 80082f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2220      	movs	r2, #32
 80082f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2200      	movs	r2, #0
 8008300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008304:	2300      	movs	r3, #0
 8008306:	e000      	b.n	800830a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008308:	2302      	movs	r3, #2
  }
}
 800830a:	4618      	mov	r0, r3
 800830c:	3714      	adds	r7, #20
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr
	...

08008318 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008318:	b480      	push	{r7}
 800831a:	b085      	sub	sp, #20
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d141      	bne.n	80083aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008326:	4b4b      	ldr	r3, [pc, #300]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800832e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008332:	d131      	bne.n	8008398 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008334:	4b47      	ldr	r3, [pc, #284]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800833a:	4a46      	ldr	r2, [pc, #280]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800833c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008340:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008344:	4b43      	ldr	r3, [pc, #268]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800834c:	4a41      	ldr	r2, [pc, #260]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800834e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008352:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008354:	4b40      	ldr	r3, [pc, #256]	@ (8008458 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	2232      	movs	r2, #50	@ 0x32
 800835a:	fb02 f303 	mul.w	r3, r2, r3
 800835e:	4a3f      	ldr	r2, [pc, #252]	@ (800845c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008360:	fba2 2303 	umull	r2, r3, r2, r3
 8008364:	0c9b      	lsrs	r3, r3, #18
 8008366:	3301      	adds	r3, #1
 8008368:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800836a:	e002      	b.n	8008372 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	3b01      	subs	r3, #1
 8008370:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008372:	4b38      	ldr	r3, [pc, #224]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008374:	695b      	ldr	r3, [r3, #20]
 8008376:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800837a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800837e:	d102      	bne.n	8008386 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d1f2      	bne.n	800836c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008386:	4b33      	ldr	r3, [pc, #204]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800838e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008392:	d158      	bne.n	8008446 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008394:	2303      	movs	r3, #3
 8008396:	e057      	b.n	8008448 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008398:	4b2e      	ldr	r3, [pc, #184]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800839a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800839e:	4a2d      	ldr	r2, [pc, #180]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80083a8:	e04d      	b.n	8008446 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083b0:	d141      	bne.n	8008436 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80083b2:	4b28      	ldr	r3, [pc, #160]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80083ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083be:	d131      	bne.n	8008424 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80083c0:	4b24      	ldr	r3, [pc, #144]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083c6:	4a23      	ldr	r2, [pc, #140]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80083d0:	4b20      	ldr	r3, [pc, #128]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80083d8:	4a1e      	ldr	r2, [pc, #120]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80083da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80083de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80083e0:	4b1d      	ldr	r3, [pc, #116]	@ (8008458 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2232      	movs	r2, #50	@ 0x32
 80083e6:	fb02 f303 	mul.w	r3, r2, r3
 80083ea:	4a1c      	ldr	r2, [pc, #112]	@ (800845c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80083ec:	fba2 2303 	umull	r2, r3, r2, r3
 80083f0:	0c9b      	lsrs	r3, r3, #18
 80083f2:	3301      	adds	r3, #1
 80083f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80083f6:	e002      	b.n	80083fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	3b01      	subs	r3, #1
 80083fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80083fe:	4b15      	ldr	r3, [pc, #84]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008400:	695b      	ldr	r3, [r3, #20]
 8008402:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008406:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800840a:	d102      	bne.n	8008412 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1f2      	bne.n	80083f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008412:	4b10      	ldr	r3, [pc, #64]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008414:	695b      	ldr	r3, [r3, #20]
 8008416:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800841a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800841e:	d112      	bne.n	8008446 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008420:	2303      	movs	r3, #3
 8008422:	e011      	b.n	8008448 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008424:	4b0b      	ldr	r3, [pc, #44]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008426:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800842a:	4a0a      	ldr	r2, [pc, #40]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800842c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008430:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008434:	e007      	b.n	8008446 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008436:	4b07      	ldr	r3, [pc, #28]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800843e:	4a05      	ldr	r2, [pc, #20]	@ (8008454 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008440:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008444:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008446:	2300      	movs	r3, #0
}
 8008448:	4618      	mov	r0, r3
 800844a:	3714      	adds	r7, #20
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr
 8008454:	40007000 	.word	0x40007000
 8008458:	20000000 	.word	0x20000000
 800845c:	431bde83 	.word	0x431bde83

08008460 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008460:	b480      	push	{r7}
 8008462:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008464:	4b05      	ldr	r3, [pc, #20]	@ (800847c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	4a04      	ldr	r2, [pc, #16]	@ (800847c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800846a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800846e:	6093      	str	r3, [r2, #8]
}
 8008470:	bf00      	nop
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
 800847a:	bf00      	nop
 800847c:	40007000 	.word	0x40007000

08008480 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b088      	sub	sp, #32
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d101      	bne.n	8008492 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800848e:	2301      	movs	r3, #1
 8008490:	e2fe      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f003 0301 	and.w	r3, r3, #1
 800849a:	2b00      	cmp	r3, #0
 800849c:	d075      	beq.n	800858a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800849e:	4b97      	ldr	r3, [pc, #604]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	f003 030c 	and.w	r3, r3, #12
 80084a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80084a8:	4b94      	ldr	r3, [pc, #592]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80084aa:	68db      	ldr	r3, [r3, #12]
 80084ac:	f003 0303 	and.w	r3, r3, #3
 80084b0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80084b2:	69bb      	ldr	r3, [r7, #24]
 80084b4:	2b0c      	cmp	r3, #12
 80084b6:	d102      	bne.n	80084be <HAL_RCC_OscConfig+0x3e>
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	2b03      	cmp	r3, #3
 80084bc:	d002      	beq.n	80084c4 <HAL_RCC_OscConfig+0x44>
 80084be:	69bb      	ldr	r3, [r7, #24]
 80084c0:	2b08      	cmp	r3, #8
 80084c2:	d10b      	bne.n	80084dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80084c4:	4b8d      	ldr	r3, [pc, #564]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d05b      	beq.n	8008588 <HAL_RCC_OscConfig+0x108>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d157      	bne.n	8008588 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	e2d9      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084e4:	d106      	bne.n	80084f4 <HAL_RCC_OscConfig+0x74>
 80084e6:	4b85      	ldr	r3, [pc, #532]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a84      	ldr	r2, [pc, #528]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80084ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80084f0:	6013      	str	r3, [r2, #0]
 80084f2:	e01d      	b.n	8008530 <HAL_RCC_OscConfig+0xb0>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80084fc:	d10c      	bne.n	8008518 <HAL_RCC_OscConfig+0x98>
 80084fe:	4b7f      	ldr	r3, [pc, #508]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a7e      	ldr	r2, [pc, #504]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008504:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008508:	6013      	str	r3, [r2, #0]
 800850a:	4b7c      	ldr	r3, [pc, #496]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a7b      	ldr	r2, [pc, #492]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008510:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008514:	6013      	str	r3, [r2, #0]
 8008516:	e00b      	b.n	8008530 <HAL_RCC_OscConfig+0xb0>
 8008518:	4b78      	ldr	r3, [pc, #480]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a77      	ldr	r2, [pc, #476]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 800851e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008522:	6013      	str	r3, [r2, #0]
 8008524:	4b75      	ldr	r3, [pc, #468]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	4a74      	ldr	r2, [pc, #464]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 800852a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800852e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d013      	beq.n	8008560 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008538:	f7fa fdec 	bl	8003114 <HAL_GetTick>
 800853c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800853e:	e008      	b.n	8008552 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008540:	f7fa fde8 	bl	8003114 <HAL_GetTick>
 8008544:	4602      	mov	r2, r0
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	1ad3      	subs	r3, r2, r3
 800854a:	2b64      	cmp	r3, #100	@ 0x64
 800854c:	d901      	bls.n	8008552 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800854e:	2303      	movs	r3, #3
 8008550:	e29e      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008552:	4b6a      	ldr	r3, [pc, #424]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800855a:	2b00      	cmp	r3, #0
 800855c:	d0f0      	beq.n	8008540 <HAL_RCC_OscConfig+0xc0>
 800855e:	e014      	b.n	800858a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008560:	f7fa fdd8 	bl	8003114 <HAL_GetTick>
 8008564:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008566:	e008      	b.n	800857a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008568:	f7fa fdd4 	bl	8003114 <HAL_GetTick>
 800856c:	4602      	mov	r2, r0
 800856e:	693b      	ldr	r3, [r7, #16]
 8008570:	1ad3      	subs	r3, r2, r3
 8008572:	2b64      	cmp	r3, #100	@ 0x64
 8008574:	d901      	bls.n	800857a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008576:	2303      	movs	r3, #3
 8008578:	e28a      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800857a:	4b60      	ldr	r3, [pc, #384]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1f0      	bne.n	8008568 <HAL_RCC_OscConfig+0xe8>
 8008586:	e000      	b.n	800858a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008588:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 0302 	and.w	r3, r3, #2
 8008592:	2b00      	cmp	r3, #0
 8008594:	d075      	beq.n	8008682 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008596:	4b59      	ldr	r3, [pc, #356]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008598:	689b      	ldr	r3, [r3, #8]
 800859a:	f003 030c 	and.w	r3, r3, #12
 800859e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80085a0:	4b56      	ldr	r3, [pc, #344]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80085a2:	68db      	ldr	r3, [r3, #12]
 80085a4:	f003 0303 	and.w	r3, r3, #3
 80085a8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80085aa:	69bb      	ldr	r3, [r7, #24]
 80085ac:	2b0c      	cmp	r3, #12
 80085ae:	d102      	bne.n	80085b6 <HAL_RCC_OscConfig+0x136>
 80085b0:	697b      	ldr	r3, [r7, #20]
 80085b2:	2b02      	cmp	r3, #2
 80085b4:	d002      	beq.n	80085bc <HAL_RCC_OscConfig+0x13c>
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	2b04      	cmp	r3, #4
 80085ba:	d11f      	bne.n	80085fc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80085bc:	4b4f      	ldr	r3, [pc, #316]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d005      	beq.n	80085d4 <HAL_RCC_OscConfig+0x154>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	68db      	ldr	r3, [r3, #12]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d101      	bne.n	80085d4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80085d0:	2301      	movs	r3, #1
 80085d2:	e25d      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085d4:	4b49      	ldr	r3, [pc, #292]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	691b      	ldr	r3, [r3, #16]
 80085e0:	061b      	lsls	r3, r3, #24
 80085e2:	4946      	ldr	r1, [pc, #280]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80085e4:	4313      	orrs	r3, r2
 80085e6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80085e8:	4b45      	ldr	r3, [pc, #276]	@ (8008700 <HAL_RCC_OscConfig+0x280>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4618      	mov	r0, r3
 80085ee:	f7f8 ffbd 	bl	800156c <HAL_InitTick>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d043      	beq.n	8008680 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	e249      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	68db      	ldr	r3, [r3, #12]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d023      	beq.n	800864c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008604:	4b3d      	ldr	r3, [pc, #244]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a3c      	ldr	r2, [pc, #240]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 800860a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800860e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008610:	f7fa fd80 	bl	8003114 <HAL_GetTick>
 8008614:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008616:	e008      	b.n	800862a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008618:	f7fa fd7c 	bl	8003114 <HAL_GetTick>
 800861c:	4602      	mov	r2, r0
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	1ad3      	subs	r3, r2, r3
 8008622:	2b02      	cmp	r3, #2
 8008624:	d901      	bls.n	800862a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008626:	2303      	movs	r3, #3
 8008628:	e232      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800862a:	4b34      	ldr	r3, [pc, #208]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008632:	2b00      	cmp	r3, #0
 8008634:	d0f0      	beq.n	8008618 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008636:	4b31      	ldr	r3, [pc, #196]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	691b      	ldr	r3, [r3, #16]
 8008642:	061b      	lsls	r3, r3, #24
 8008644:	492d      	ldr	r1, [pc, #180]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008646:	4313      	orrs	r3, r2
 8008648:	604b      	str	r3, [r1, #4]
 800864a:	e01a      	b.n	8008682 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800864c:	4b2b      	ldr	r3, [pc, #172]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4a2a      	ldr	r2, [pc, #168]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008652:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008656:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008658:	f7fa fd5c 	bl	8003114 <HAL_GetTick>
 800865c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800865e:	e008      	b.n	8008672 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008660:	f7fa fd58 	bl	8003114 <HAL_GetTick>
 8008664:	4602      	mov	r2, r0
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	1ad3      	subs	r3, r2, r3
 800866a:	2b02      	cmp	r3, #2
 800866c:	d901      	bls.n	8008672 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800866e:	2303      	movs	r3, #3
 8008670:	e20e      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008672:	4b22      	ldr	r3, [pc, #136]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800867a:	2b00      	cmp	r3, #0
 800867c:	d1f0      	bne.n	8008660 <HAL_RCC_OscConfig+0x1e0>
 800867e:	e000      	b.n	8008682 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008680:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	f003 0308 	and.w	r3, r3, #8
 800868a:	2b00      	cmp	r3, #0
 800868c:	d041      	beq.n	8008712 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	695b      	ldr	r3, [r3, #20]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d01c      	beq.n	80086d0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008696:	4b19      	ldr	r3, [pc, #100]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 8008698:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800869c:	4a17      	ldr	r2, [pc, #92]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 800869e:	f043 0301 	orr.w	r3, r3, #1
 80086a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086a6:	f7fa fd35 	bl	8003114 <HAL_GetTick>
 80086aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80086ac:	e008      	b.n	80086c0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80086ae:	f7fa fd31 	bl	8003114 <HAL_GetTick>
 80086b2:	4602      	mov	r2, r0
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	1ad3      	subs	r3, r2, r3
 80086b8:	2b02      	cmp	r3, #2
 80086ba:	d901      	bls.n	80086c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80086bc:	2303      	movs	r3, #3
 80086be:	e1e7      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80086c0:	4b0e      	ldr	r3, [pc, #56]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80086c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80086c6:	f003 0302 	and.w	r3, r3, #2
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d0ef      	beq.n	80086ae <HAL_RCC_OscConfig+0x22e>
 80086ce:	e020      	b.n	8008712 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80086d0:	4b0a      	ldr	r3, [pc, #40]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80086d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80086d6:	4a09      	ldr	r2, [pc, #36]	@ (80086fc <HAL_RCC_OscConfig+0x27c>)
 80086d8:	f023 0301 	bic.w	r3, r3, #1
 80086dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086e0:	f7fa fd18 	bl	8003114 <HAL_GetTick>
 80086e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80086e6:	e00d      	b.n	8008704 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80086e8:	f7fa fd14 	bl	8003114 <HAL_GetTick>
 80086ec:	4602      	mov	r2, r0
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d906      	bls.n	8008704 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80086f6:	2303      	movs	r3, #3
 80086f8:	e1ca      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
 80086fa:	bf00      	nop
 80086fc:	40021000 	.word	0x40021000
 8008700:	2000004c 	.word	0x2000004c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008704:	4b8c      	ldr	r3, [pc, #560]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008706:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800870a:	f003 0302 	and.w	r3, r3, #2
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1ea      	bne.n	80086e8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f003 0304 	and.w	r3, r3, #4
 800871a:	2b00      	cmp	r3, #0
 800871c:	f000 80a6 	beq.w	800886c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008720:	2300      	movs	r3, #0
 8008722:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008724:	4b84      	ldr	r3, [pc, #528]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008728:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800872c:	2b00      	cmp	r3, #0
 800872e:	d101      	bne.n	8008734 <HAL_RCC_OscConfig+0x2b4>
 8008730:	2301      	movs	r3, #1
 8008732:	e000      	b.n	8008736 <HAL_RCC_OscConfig+0x2b6>
 8008734:	2300      	movs	r3, #0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d00d      	beq.n	8008756 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800873a:	4b7f      	ldr	r3, [pc, #508]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 800873c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800873e:	4a7e      	ldr	r2, [pc, #504]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008744:	6593      	str	r3, [r2, #88]	@ 0x58
 8008746:	4b7c      	ldr	r3, [pc, #496]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800874a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800874e:	60fb      	str	r3, [r7, #12]
 8008750:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8008752:	2301      	movs	r3, #1
 8008754:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008756:	4b79      	ldr	r3, [pc, #484]	@ (800893c <HAL_RCC_OscConfig+0x4bc>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800875e:	2b00      	cmp	r3, #0
 8008760:	d118      	bne.n	8008794 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008762:	4b76      	ldr	r3, [pc, #472]	@ (800893c <HAL_RCC_OscConfig+0x4bc>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a75      	ldr	r2, [pc, #468]	@ (800893c <HAL_RCC_OscConfig+0x4bc>)
 8008768:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800876c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800876e:	f7fa fcd1 	bl	8003114 <HAL_GetTick>
 8008772:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008774:	e008      	b.n	8008788 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008776:	f7fa fccd 	bl	8003114 <HAL_GetTick>
 800877a:	4602      	mov	r2, r0
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	1ad3      	subs	r3, r2, r3
 8008780:	2b02      	cmp	r3, #2
 8008782:	d901      	bls.n	8008788 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8008784:	2303      	movs	r3, #3
 8008786:	e183      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008788:	4b6c      	ldr	r3, [pc, #432]	@ (800893c <HAL_RCC_OscConfig+0x4bc>)
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008790:	2b00      	cmp	r3, #0
 8008792:	d0f0      	beq.n	8008776 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	689b      	ldr	r3, [r3, #8]
 8008798:	2b01      	cmp	r3, #1
 800879a:	d108      	bne.n	80087ae <HAL_RCC_OscConfig+0x32e>
 800879c:	4b66      	ldr	r3, [pc, #408]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 800879e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087a2:	4a65      	ldr	r2, [pc, #404]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80087a4:	f043 0301 	orr.w	r3, r3, #1
 80087a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80087ac:	e024      	b.n	80087f8 <HAL_RCC_OscConfig+0x378>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	689b      	ldr	r3, [r3, #8]
 80087b2:	2b05      	cmp	r3, #5
 80087b4:	d110      	bne.n	80087d8 <HAL_RCC_OscConfig+0x358>
 80087b6:	4b60      	ldr	r3, [pc, #384]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80087b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087bc:	4a5e      	ldr	r2, [pc, #376]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80087be:	f043 0304 	orr.w	r3, r3, #4
 80087c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80087c6:	4b5c      	ldr	r3, [pc, #368]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80087c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087cc:	4a5a      	ldr	r2, [pc, #360]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80087ce:	f043 0301 	orr.w	r3, r3, #1
 80087d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80087d6:	e00f      	b.n	80087f8 <HAL_RCC_OscConfig+0x378>
 80087d8:	4b57      	ldr	r3, [pc, #348]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80087da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087de:	4a56      	ldr	r2, [pc, #344]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80087e0:	f023 0301 	bic.w	r3, r3, #1
 80087e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80087e8:	4b53      	ldr	r3, [pc, #332]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80087ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80087ee:	4a52      	ldr	r2, [pc, #328]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80087f0:	f023 0304 	bic.w	r3, r3, #4
 80087f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d016      	beq.n	800882e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008800:	f7fa fc88 	bl	8003114 <HAL_GetTick>
 8008804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008806:	e00a      	b.n	800881e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008808:	f7fa fc84 	bl	8003114 <HAL_GetTick>
 800880c:	4602      	mov	r2, r0
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008816:	4293      	cmp	r3, r2
 8008818:	d901      	bls.n	800881e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800881a:	2303      	movs	r3, #3
 800881c:	e138      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800881e:	4b46      	ldr	r3, [pc, #280]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008820:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008824:	f003 0302 	and.w	r3, r3, #2
 8008828:	2b00      	cmp	r3, #0
 800882a:	d0ed      	beq.n	8008808 <HAL_RCC_OscConfig+0x388>
 800882c:	e015      	b.n	800885a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800882e:	f7fa fc71 	bl	8003114 <HAL_GetTick>
 8008832:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008834:	e00a      	b.n	800884c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008836:	f7fa fc6d 	bl	8003114 <HAL_GetTick>
 800883a:	4602      	mov	r2, r0
 800883c:	693b      	ldr	r3, [r7, #16]
 800883e:	1ad3      	subs	r3, r2, r3
 8008840:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008844:	4293      	cmp	r3, r2
 8008846:	d901      	bls.n	800884c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008848:	2303      	movs	r3, #3
 800884a:	e121      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800884c:	4b3a      	ldr	r3, [pc, #232]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 800884e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008852:	f003 0302 	and.w	r3, r3, #2
 8008856:	2b00      	cmp	r3, #0
 8008858:	d1ed      	bne.n	8008836 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800885a:	7ffb      	ldrb	r3, [r7, #31]
 800885c:	2b01      	cmp	r3, #1
 800885e:	d105      	bne.n	800886c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008860:	4b35      	ldr	r3, [pc, #212]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008864:	4a34      	ldr	r2, [pc, #208]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008866:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800886a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	f003 0320 	and.w	r3, r3, #32
 8008874:	2b00      	cmp	r3, #0
 8008876:	d03c      	beq.n	80088f2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	699b      	ldr	r3, [r3, #24]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d01c      	beq.n	80088ba <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008880:	4b2d      	ldr	r3, [pc, #180]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008882:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008886:	4a2c      	ldr	r2, [pc, #176]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008888:	f043 0301 	orr.w	r3, r3, #1
 800888c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008890:	f7fa fc40 	bl	8003114 <HAL_GetTick>
 8008894:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008896:	e008      	b.n	80088aa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008898:	f7fa fc3c 	bl	8003114 <HAL_GetTick>
 800889c:	4602      	mov	r2, r0
 800889e:	693b      	ldr	r3, [r7, #16]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	2b02      	cmp	r3, #2
 80088a4:	d901      	bls.n	80088aa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80088a6:	2303      	movs	r3, #3
 80088a8:	e0f2      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80088aa:	4b23      	ldr	r3, [pc, #140]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80088ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80088b0:	f003 0302 	and.w	r3, r3, #2
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d0ef      	beq.n	8008898 <HAL_RCC_OscConfig+0x418>
 80088b8:	e01b      	b.n	80088f2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80088ba:	4b1f      	ldr	r3, [pc, #124]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80088bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80088c0:	4a1d      	ldr	r2, [pc, #116]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80088c2:	f023 0301 	bic.w	r3, r3, #1
 80088c6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088ca:	f7fa fc23 	bl	8003114 <HAL_GetTick>
 80088ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80088d0:	e008      	b.n	80088e4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80088d2:	f7fa fc1f 	bl	8003114 <HAL_GetTick>
 80088d6:	4602      	mov	r2, r0
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	1ad3      	subs	r3, r2, r3
 80088dc:	2b02      	cmp	r3, #2
 80088de:	d901      	bls.n	80088e4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80088e0:	2303      	movs	r3, #3
 80088e2:	e0d5      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80088e4:	4b14      	ldr	r3, [pc, #80]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80088e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80088ea:	f003 0302 	and.w	r3, r3, #2
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1ef      	bne.n	80088d2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	69db      	ldr	r3, [r3, #28]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	f000 80c9 	beq.w	8008a8e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80088fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	f003 030c 	and.w	r3, r3, #12
 8008904:	2b0c      	cmp	r3, #12
 8008906:	f000 8083 	beq.w	8008a10 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	69db      	ldr	r3, [r3, #28]
 800890e:	2b02      	cmp	r3, #2
 8008910:	d15e      	bne.n	80089d0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008912:	4b09      	ldr	r3, [pc, #36]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a08      	ldr	r2, [pc, #32]	@ (8008938 <HAL_RCC_OscConfig+0x4b8>)
 8008918:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800891c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800891e:	f7fa fbf9 	bl	8003114 <HAL_GetTick>
 8008922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008924:	e00c      	b.n	8008940 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008926:	f7fa fbf5 	bl	8003114 <HAL_GetTick>
 800892a:	4602      	mov	r2, r0
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	1ad3      	subs	r3, r2, r3
 8008930:	2b02      	cmp	r3, #2
 8008932:	d905      	bls.n	8008940 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8008934:	2303      	movs	r3, #3
 8008936:	e0ab      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
 8008938:	40021000 	.word	0x40021000
 800893c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008940:	4b55      	ldr	r3, [pc, #340]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008948:	2b00      	cmp	r3, #0
 800894a:	d1ec      	bne.n	8008926 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800894c:	4b52      	ldr	r3, [pc, #328]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 800894e:	68da      	ldr	r2, [r3, #12]
 8008950:	4b52      	ldr	r3, [pc, #328]	@ (8008a9c <HAL_RCC_OscConfig+0x61c>)
 8008952:	4013      	ands	r3, r2
 8008954:	687a      	ldr	r2, [r7, #4]
 8008956:	6a11      	ldr	r1, [r2, #32]
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800895c:	3a01      	subs	r2, #1
 800895e:	0112      	lsls	r2, r2, #4
 8008960:	4311      	orrs	r1, r2
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8008966:	0212      	lsls	r2, r2, #8
 8008968:	4311      	orrs	r1, r2
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800896e:	0852      	lsrs	r2, r2, #1
 8008970:	3a01      	subs	r2, #1
 8008972:	0552      	lsls	r2, r2, #21
 8008974:	4311      	orrs	r1, r2
 8008976:	687a      	ldr	r2, [r7, #4]
 8008978:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800897a:	0852      	lsrs	r2, r2, #1
 800897c:	3a01      	subs	r2, #1
 800897e:	0652      	lsls	r2, r2, #25
 8008980:	4311      	orrs	r1, r2
 8008982:	687a      	ldr	r2, [r7, #4]
 8008984:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008986:	06d2      	lsls	r2, r2, #27
 8008988:	430a      	orrs	r2, r1
 800898a:	4943      	ldr	r1, [pc, #268]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 800898c:	4313      	orrs	r3, r2
 800898e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008990:	4b41      	ldr	r3, [pc, #260]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a40      	ldr	r2, [pc, #256]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 8008996:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800899a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800899c:	4b3e      	ldr	r3, [pc, #248]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 800899e:	68db      	ldr	r3, [r3, #12]
 80089a0:	4a3d      	ldr	r2, [pc, #244]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 80089a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80089a6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089a8:	f7fa fbb4 	bl	8003114 <HAL_GetTick>
 80089ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80089ae:	e008      	b.n	80089c2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089b0:	f7fa fbb0 	bl	8003114 <HAL_GetTick>
 80089b4:	4602      	mov	r2, r0
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	1ad3      	subs	r3, r2, r3
 80089ba:	2b02      	cmp	r3, #2
 80089bc:	d901      	bls.n	80089c2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80089be:	2303      	movs	r3, #3
 80089c0:	e066      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80089c2:	4b35      	ldr	r3, [pc, #212]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d0f0      	beq.n	80089b0 <HAL_RCC_OscConfig+0x530>
 80089ce:	e05e      	b.n	8008a8e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80089d0:	4b31      	ldr	r3, [pc, #196]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	4a30      	ldr	r2, [pc, #192]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 80089d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80089da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089dc:	f7fa fb9a 	bl	8003114 <HAL_GetTick>
 80089e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089e2:	e008      	b.n	80089f6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80089e4:	f7fa fb96 	bl	8003114 <HAL_GetTick>
 80089e8:	4602      	mov	r2, r0
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	1ad3      	subs	r3, r2, r3
 80089ee:	2b02      	cmp	r3, #2
 80089f0:	d901      	bls.n	80089f6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80089f2:	2303      	movs	r3, #3
 80089f4:	e04c      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80089f6:	4b28      	ldr	r3, [pc, #160]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1f0      	bne.n	80089e4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008a02:	4b25      	ldr	r3, [pc, #148]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 8008a04:	68da      	ldr	r2, [r3, #12]
 8008a06:	4924      	ldr	r1, [pc, #144]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 8008a08:	4b25      	ldr	r3, [pc, #148]	@ (8008aa0 <HAL_RCC_OscConfig+0x620>)
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	60cb      	str	r3, [r1, #12]
 8008a0e:	e03e      	b.n	8008a8e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	69db      	ldr	r3, [r3, #28]
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d101      	bne.n	8008a1c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e039      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8008a98 <HAL_RCC_OscConfig+0x618>)
 8008a1e:	68db      	ldr	r3, [r3, #12]
 8008a20:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a22:	697b      	ldr	r3, [r7, #20]
 8008a24:	f003 0203 	and.w	r2, r3, #3
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6a1b      	ldr	r3, [r3, #32]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d12c      	bne.n	8008a8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a3a:	3b01      	subs	r3, #1
 8008a3c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d123      	bne.n	8008a8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a4c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d11b      	bne.n	8008a8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008a52:	697b      	ldr	r3, [r7, #20]
 8008a54:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a5c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8008a5e:	429a      	cmp	r2, r3
 8008a60:	d113      	bne.n	8008a8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a6c:	085b      	lsrs	r3, r3, #1
 8008a6e:	3b01      	subs	r3, #1
 8008a70:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d109      	bne.n	8008a8a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a80:	085b      	lsrs	r3, r3, #1
 8008a82:	3b01      	subs	r3, #1
 8008a84:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008a86:	429a      	cmp	r2, r3
 8008a88:	d001      	beq.n	8008a8e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e000      	b.n	8008a90 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008a8e:	2300      	movs	r3, #0
}
 8008a90:	4618      	mov	r0, r3
 8008a92:	3720      	adds	r7, #32
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}
 8008a98:	40021000 	.word	0x40021000
 8008a9c:	019f800c 	.word	0x019f800c
 8008aa0:	feeefffc 	.word	0xfeeefffc

08008aa4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b086      	sub	sp, #24
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
 8008aac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d101      	bne.n	8008abc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e11e      	b.n	8008cfa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008abc:	4b91      	ldr	r3, [pc, #580]	@ (8008d04 <HAL_RCC_ClockConfig+0x260>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 030f 	and.w	r3, r3, #15
 8008ac4:	683a      	ldr	r2, [r7, #0]
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d910      	bls.n	8008aec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008aca:	4b8e      	ldr	r3, [pc, #568]	@ (8008d04 <HAL_RCC_ClockConfig+0x260>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f023 020f 	bic.w	r2, r3, #15
 8008ad2:	498c      	ldr	r1, [pc, #560]	@ (8008d04 <HAL_RCC_ClockConfig+0x260>)
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ada:	4b8a      	ldr	r3, [pc, #552]	@ (8008d04 <HAL_RCC_ClockConfig+0x260>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f003 030f 	and.w	r3, r3, #15
 8008ae2:	683a      	ldr	r2, [r7, #0]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d001      	beq.n	8008aec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	e106      	b.n	8008cfa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f003 0301 	and.w	r3, r3, #1
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d073      	beq.n	8008be0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	2b03      	cmp	r3, #3
 8008afe:	d129      	bne.n	8008b54 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008b00:	4b81      	ldr	r3, [pc, #516]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d101      	bne.n	8008b10 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e0f4      	b.n	8008cfa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008b10:	f000 f9d0 	bl	8008eb4 <RCC_GetSysClockFreqFromPLLSource>
 8008b14:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	4a7c      	ldr	r2, [pc, #496]	@ (8008d0c <HAL_RCC_ClockConfig+0x268>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d93f      	bls.n	8008b9e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008b1e:	4b7a      	ldr	r3, [pc, #488]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d009      	beq.n	8008b3e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d033      	beq.n	8008b9e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d12f      	bne.n	8008b9e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008b3e:	4b72      	ldr	r3, [pc, #456]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b46:	4a70      	ldr	r2, [pc, #448]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008b48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b4c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8008b4e:	2380      	movs	r3, #128	@ 0x80
 8008b50:	617b      	str	r3, [r7, #20]
 8008b52:	e024      	b.n	8008b9e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	685b      	ldr	r3, [r3, #4]
 8008b58:	2b02      	cmp	r3, #2
 8008b5a:	d107      	bne.n	8008b6c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008b5c:	4b6a      	ldr	r3, [pc, #424]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d109      	bne.n	8008b7c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008b68:	2301      	movs	r3, #1
 8008b6a:	e0c6      	b.n	8008cfa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008b6c:	4b66      	ldr	r3, [pc, #408]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d101      	bne.n	8008b7c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8008b78:	2301      	movs	r3, #1
 8008b7a:	e0be      	b.n	8008cfa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8008b7c:	f000 f8ce 	bl	8008d1c <HAL_RCC_GetSysClockFreq>
 8008b80:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	4a61      	ldr	r2, [pc, #388]	@ (8008d0c <HAL_RCC_ClockConfig+0x268>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	d909      	bls.n	8008b9e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8008b8a:	4b5f      	ldr	r3, [pc, #380]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008b8c:	689b      	ldr	r3, [r3, #8]
 8008b8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008b92:	4a5d      	ldr	r2, [pc, #372]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008b94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b98:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8008b9a:	2380      	movs	r3, #128	@ 0x80
 8008b9c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008b9e:	4b5a      	ldr	r3, [pc, #360]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008ba0:	689b      	ldr	r3, [r3, #8]
 8008ba2:	f023 0203 	bic.w	r2, r3, #3
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	4957      	ldr	r1, [pc, #348]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008bac:	4313      	orrs	r3, r2
 8008bae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008bb0:	f7fa fab0 	bl	8003114 <HAL_GetTick>
 8008bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008bb6:	e00a      	b.n	8008bce <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008bb8:	f7fa faac 	bl	8003114 <HAL_GetTick>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d901      	bls.n	8008bce <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8008bca:	2303      	movs	r3, #3
 8008bcc:	e095      	b.n	8008cfa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008bce:	4b4e      	ldr	r3, [pc, #312]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	f003 020c 	and.w	r2, r3, #12
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	429a      	cmp	r2, r3
 8008bde:	d1eb      	bne.n	8008bb8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f003 0302 	and.w	r3, r3, #2
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d023      	beq.n	8008c34 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f003 0304 	and.w	r3, r3, #4
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d005      	beq.n	8008c04 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008bf8:	4b43      	ldr	r3, [pc, #268]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	4a42      	ldr	r2, [pc, #264]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008bfe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008c02:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	f003 0308 	and.w	r3, r3, #8
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d007      	beq.n	8008c20 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008c10:	4b3d      	ldr	r3, [pc, #244]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008c12:	689b      	ldr	r3, [r3, #8]
 8008c14:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008c18:	4a3b      	ldr	r2, [pc, #236]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008c1a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008c1e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c20:	4b39      	ldr	r3, [pc, #228]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	4936      	ldr	r1, [pc, #216]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008c2e:	4313      	orrs	r3, r2
 8008c30:	608b      	str	r3, [r1, #8]
 8008c32:	e008      	b.n	8008c46 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	2b80      	cmp	r3, #128	@ 0x80
 8008c38:	d105      	bne.n	8008c46 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8008c3a:	4b33      	ldr	r3, [pc, #204]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	4a32      	ldr	r2, [pc, #200]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008c40:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008c44:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008c46:	4b2f      	ldr	r3, [pc, #188]	@ (8008d04 <HAL_RCC_ClockConfig+0x260>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f003 030f 	and.w	r3, r3, #15
 8008c4e:	683a      	ldr	r2, [r7, #0]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d21d      	bcs.n	8008c90 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c54:	4b2b      	ldr	r3, [pc, #172]	@ (8008d04 <HAL_RCC_ClockConfig+0x260>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f023 020f 	bic.w	r2, r3, #15
 8008c5c:	4929      	ldr	r1, [pc, #164]	@ (8008d04 <HAL_RCC_ClockConfig+0x260>)
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	4313      	orrs	r3, r2
 8008c62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008c64:	f7fa fa56 	bl	8003114 <HAL_GetTick>
 8008c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c6a:	e00a      	b.n	8008c82 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008c6c:	f7fa fa52 	bl	8003114 <HAL_GetTick>
 8008c70:	4602      	mov	r2, r0
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	1ad3      	subs	r3, r2, r3
 8008c76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d901      	bls.n	8008c82 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8008c7e:	2303      	movs	r3, #3
 8008c80:	e03b      	b.n	8008cfa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c82:	4b20      	ldr	r3, [pc, #128]	@ (8008d04 <HAL_RCC_ClockConfig+0x260>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f003 030f 	and.w	r3, r3, #15
 8008c8a:	683a      	ldr	r2, [r7, #0]
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d1ed      	bne.n	8008c6c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f003 0304 	and.w	r3, r3, #4
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d008      	beq.n	8008cae <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008c9e:	689b      	ldr	r3, [r3, #8]
 8008ca0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	4917      	ldr	r1, [pc, #92]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008caa:	4313      	orrs	r3, r2
 8008cac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f003 0308 	and.w	r3, r3, #8
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d009      	beq.n	8008cce <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008cba:	4b13      	ldr	r3, [pc, #76]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008cbc:	689b      	ldr	r3, [r3, #8]
 8008cbe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	691b      	ldr	r3, [r3, #16]
 8008cc6:	00db      	lsls	r3, r3, #3
 8008cc8:	490f      	ldr	r1, [pc, #60]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008cce:	f000 f825 	bl	8008d1c <HAL_RCC_GetSysClockFreq>
 8008cd2:	4602      	mov	r2, r0
 8008cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8008d08 <HAL_RCC_ClockConfig+0x264>)
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	091b      	lsrs	r3, r3, #4
 8008cda:	f003 030f 	and.w	r3, r3, #15
 8008cde:	490c      	ldr	r1, [pc, #48]	@ (8008d10 <HAL_RCC_ClockConfig+0x26c>)
 8008ce0:	5ccb      	ldrb	r3, [r1, r3]
 8008ce2:	f003 031f 	and.w	r3, r3, #31
 8008ce6:	fa22 f303 	lsr.w	r3, r2, r3
 8008cea:	4a0a      	ldr	r2, [pc, #40]	@ (8008d14 <HAL_RCC_ClockConfig+0x270>)
 8008cec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008cee:	4b0a      	ldr	r3, [pc, #40]	@ (8008d18 <HAL_RCC_ClockConfig+0x274>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7f8 fc3a 	bl	800156c <HAL_InitTick>
 8008cf8:	4603      	mov	r3, r0
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3718      	adds	r7, #24
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop
 8008d04:	40022000 	.word	0x40022000
 8008d08:	40021000 	.word	0x40021000
 8008d0c:	04c4b400 	.word	0x04c4b400
 8008d10:	0800dfcc 	.word	0x0800dfcc
 8008d14:	20000000 	.word	0x20000000
 8008d18:	2000004c 	.word	0x2000004c

08008d1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008d1c:	b480      	push	{r7}
 8008d1e:	b087      	sub	sp, #28
 8008d20:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008d22:	4b2c      	ldr	r3, [pc, #176]	@ (8008dd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	f003 030c 	and.w	r3, r3, #12
 8008d2a:	2b04      	cmp	r3, #4
 8008d2c:	d102      	bne.n	8008d34 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8008dd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008d30:	613b      	str	r3, [r7, #16]
 8008d32:	e047      	b.n	8008dc4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008d34:	4b27      	ldr	r3, [pc, #156]	@ (8008dd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	f003 030c 	and.w	r3, r3, #12
 8008d3c:	2b08      	cmp	r3, #8
 8008d3e:	d102      	bne.n	8008d46 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008d40:	4b26      	ldr	r3, [pc, #152]	@ (8008ddc <HAL_RCC_GetSysClockFreq+0xc0>)
 8008d42:	613b      	str	r3, [r7, #16]
 8008d44:	e03e      	b.n	8008dc4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008d46:	4b23      	ldr	r3, [pc, #140]	@ (8008dd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d48:	689b      	ldr	r3, [r3, #8]
 8008d4a:	f003 030c 	and.w	r3, r3, #12
 8008d4e:	2b0c      	cmp	r3, #12
 8008d50:	d136      	bne.n	8008dc0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008d52:	4b20      	ldr	r3, [pc, #128]	@ (8008dd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d54:	68db      	ldr	r3, [r3, #12]
 8008d56:	f003 0303 	and.w	r3, r3, #3
 8008d5a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008d5c:	4b1d      	ldr	r3, [pc, #116]	@ (8008dd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d5e:	68db      	ldr	r3, [r3, #12]
 8008d60:	091b      	lsrs	r3, r3, #4
 8008d62:	f003 030f 	and.w	r3, r3, #15
 8008d66:	3301      	adds	r3, #1
 8008d68:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2b03      	cmp	r3, #3
 8008d6e:	d10c      	bne.n	8008d8a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d70:	4a1a      	ldr	r2, [pc, #104]	@ (8008ddc <HAL_RCC_GetSysClockFreq+0xc0>)
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d78:	4a16      	ldr	r2, [pc, #88]	@ (8008dd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d7a:	68d2      	ldr	r2, [r2, #12]
 8008d7c:	0a12      	lsrs	r2, r2, #8
 8008d7e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008d82:	fb02 f303 	mul.w	r3, r2, r3
 8008d86:	617b      	str	r3, [r7, #20]
      break;
 8008d88:	e00c      	b.n	8008da4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008d8a:	4a13      	ldr	r2, [pc, #76]	@ (8008dd8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d92:	4a10      	ldr	r2, [pc, #64]	@ (8008dd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008d94:	68d2      	ldr	r2, [r2, #12]
 8008d96:	0a12      	lsrs	r2, r2, #8
 8008d98:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008d9c:	fb02 f303 	mul.w	r3, r2, r3
 8008da0:	617b      	str	r3, [r7, #20]
      break;
 8008da2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008da4:	4b0b      	ldr	r3, [pc, #44]	@ (8008dd4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008da6:	68db      	ldr	r3, [r3, #12]
 8008da8:	0e5b      	lsrs	r3, r3, #25
 8008daa:	f003 0303 	and.w	r3, r3, #3
 8008dae:	3301      	adds	r3, #1
 8008db0:	005b      	lsls	r3, r3, #1
 8008db2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008db4:	697a      	ldr	r2, [r7, #20]
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dbc:	613b      	str	r3, [r7, #16]
 8008dbe:	e001      	b.n	8008dc4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008dc4:	693b      	ldr	r3, [r7, #16]
}
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	371c      	adds	r7, #28
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd0:	4770      	bx	lr
 8008dd2:	bf00      	nop
 8008dd4:	40021000 	.word	0x40021000
 8008dd8:	00f42400 	.word	0x00f42400
 8008ddc:	016e3600 	.word	0x016e3600

08008de0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008de0:	b480      	push	{r7}
 8008de2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008de4:	4b03      	ldr	r3, [pc, #12]	@ (8008df4 <HAL_RCC_GetHCLKFreq+0x14>)
 8008de6:	681b      	ldr	r3, [r3, #0]
}
 8008de8:	4618      	mov	r0, r3
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
 8008df2:	bf00      	nop
 8008df4:	20000000 	.word	0x20000000

08008df8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008dfc:	f7ff fff0 	bl	8008de0 <HAL_RCC_GetHCLKFreq>
 8008e00:	4602      	mov	r2, r0
 8008e02:	4b06      	ldr	r3, [pc, #24]	@ (8008e1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e04:	689b      	ldr	r3, [r3, #8]
 8008e06:	0a1b      	lsrs	r3, r3, #8
 8008e08:	f003 0307 	and.w	r3, r3, #7
 8008e0c:	4904      	ldr	r1, [pc, #16]	@ (8008e20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008e0e:	5ccb      	ldrb	r3, [r1, r3]
 8008e10:	f003 031f 	and.w	r3, r3, #31
 8008e14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	bd80      	pop	{r7, pc}
 8008e1c:	40021000 	.word	0x40021000
 8008e20:	0800dfdc 	.word	0x0800dfdc

08008e24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008e28:	f7ff ffda 	bl	8008de0 <HAL_RCC_GetHCLKFreq>
 8008e2c:	4602      	mov	r2, r0
 8008e2e:	4b06      	ldr	r3, [pc, #24]	@ (8008e48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	0adb      	lsrs	r3, r3, #11
 8008e34:	f003 0307 	and.w	r3, r3, #7
 8008e38:	4904      	ldr	r1, [pc, #16]	@ (8008e4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8008e3a:	5ccb      	ldrb	r3, [r1, r3]
 8008e3c:	f003 031f 	and.w	r3, r3, #31
 8008e40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	40021000 	.word	0x40021000
 8008e4c:	0800dfdc 	.word	0x0800dfdc

08008e50 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b083      	sub	sp, #12
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	220f      	movs	r2, #15
 8008e5e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8008e60:	4b12      	ldr	r3, [pc, #72]	@ (8008eac <HAL_RCC_GetClockConfig+0x5c>)
 8008e62:	689b      	ldr	r3, [r3, #8]
 8008e64:	f003 0203 	and.w	r2, r3, #3
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8008e6c:	4b0f      	ldr	r3, [pc, #60]	@ (8008eac <HAL_RCC_GetClockConfig+0x5c>)
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8008e78:	4b0c      	ldr	r3, [pc, #48]	@ (8008eac <HAL_RCC_GetClockConfig+0x5c>)
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8008e84:	4b09      	ldr	r3, [pc, #36]	@ (8008eac <HAL_RCC_GetClockConfig+0x5c>)
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	08db      	lsrs	r3, r3, #3
 8008e8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8008e92:	4b07      	ldr	r3, [pc, #28]	@ (8008eb0 <HAL_RCC_GetClockConfig+0x60>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f003 020f 	and.w	r2, r3, #15
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	601a      	str	r2, [r3, #0]
}
 8008e9e:	bf00      	nop
 8008ea0:	370c      	adds	r7, #12
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr
 8008eaa:	bf00      	nop
 8008eac:	40021000 	.word	0x40021000
 8008eb0:	40022000 	.word	0x40022000

08008eb4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b087      	sub	sp, #28
 8008eb8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008eba:	4b1e      	ldr	r3, [pc, #120]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ebc:	68db      	ldr	r3, [r3, #12]
 8008ebe:	f003 0303 	and.w	r3, r3, #3
 8008ec2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008ec4:	4b1b      	ldr	r3, [pc, #108]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	091b      	lsrs	r3, r3, #4
 8008eca:	f003 030f 	and.w	r3, r3, #15
 8008ece:	3301      	adds	r3, #1
 8008ed0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	2b03      	cmp	r3, #3
 8008ed6:	d10c      	bne.n	8008ef2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008ed8:	4a17      	ldr	r2, [pc, #92]	@ (8008f38 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ee0:	4a14      	ldr	r2, [pc, #80]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ee2:	68d2      	ldr	r2, [r2, #12]
 8008ee4:	0a12      	lsrs	r2, r2, #8
 8008ee6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008eea:	fb02 f303 	mul.w	r3, r2, r3
 8008eee:	617b      	str	r3, [r7, #20]
    break;
 8008ef0:	e00c      	b.n	8008f0c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008ef2:	4a12      	ldr	r2, [pc, #72]	@ (8008f3c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008efa:	4a0e      	ldr	r2, [pc, #56]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008efc:	68d2      	ldr	r2, [r2, #12]
 8008efe:	0a12      	lsrs	r2, r2, #8
 8008f00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008f04:	fb02 f303 	mul.w	r3, r2, r3
 8008f08:	617b      	str	r3, [r7, #20]
    break;
 8008f0a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008f0c:	4b09      	ldr	r3, [pc, #36]	@ (8008f34 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	0e5b      	lsrs	r3, r3, #25
 8008f12:	f003 0303 	and.w	r3, r3, #3
 8008f16:	3301      	adds	r3, #1
 8008f18:	005b      	lsls	r3, r3, #1
 8008f1a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008f1c:	697a      	ldr	r2, [r7, #20]
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f24:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008f26:	687b      	ldr	r3, [r7, #4]
}
 8008f28:	4618      	mov	r0, r3
 8008f2a:	371c      	adds	r7, #28
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr
 8008f34:	40021000 	.word	0x40021000
 8008f38:	016e3600 	.word	0x016e3600
 8008f3c:	00f42400 	.word	0x00f42400

08008f40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b086      	sub	sp, #24
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008f48:	2300      	movs	r3, #0
 8008f4a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	f000 8098 	beq.w	800908e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008f62:	4b43      	ldr	r3, [pc, #268]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d10d      	bne.n	8008f8a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008f6e:	4b40      	ldr	r3, [pc, #256]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f72:	4a3f      	ldr	r2, [pc, #252]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008f74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f78:	6593      	str	r3, [r2, #88]	@ 0x58
 8008f7a:	4b3d      	ldr	r3, [pc, #244]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008f7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008f7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008f82:	60bb      	str	r3, [r7, #8]
 8008f84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008f86:	2301      	movs	r3, #1
 8008f88:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008f8a:	4b3a      	ldr	r3, [pc, #232]	@ (8009074 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a39      	ldr	r2, [pc, #228]	@ (8009074 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008f90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f94:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008f96:	f7fa f8bd 	bl	8003114 <HAL_GetTick>
 8008f9a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008f9c:	e009      	b.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008f9e:	f7fa f8b9 	bl	8003114 <HAL_GetTick>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	1ad3      	subs	r3, r2, r3
 8008fa8:	2b02      	cmp	r3, #2
 8008faa:	d902      	bls.n	8008fb2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008fac:	2303      	movs	r3, #3
 8008fae:	74fb      	strb	r3, [r7, #19]
        break;
 8008fb0:	e005      	b.n	8008fbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008fb2:	4b30      	ldr	r3, [pc, #192]	@ (8009074 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d0ef      	beq.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008fbe:	7cfb      	ldrb	r3, [r7, #19]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d159      	bne.n	8009078 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008fce:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d01e      	beq.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008fda:	697a      	ldr	r2, [r7, #20]
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d019      	beq.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008fe0:	4b23      	ldr	r3, [pc, #140]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fea:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008fec:	4b20      	ldr	r3, [pc, #128]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ff2:	4a1f      	ldr	r2, [pc, #124]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008ff8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009002:	4a1b      	ldr	r2, [pc, #108]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009004:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009008:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800900c:	4a18      	ldr	r2, [pc, #96]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800900e:	697b      	ldr	r3, [r7, #20]
 8009010:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	f003 0301 	and.w	r3, r3, #1
 800901a:	2b00      	cmp	r3, #0
 800901c:	d016      	beq.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800901e:	f7fa f879 	bl	8003114 <HAL_GetTick>
 8009022:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009024:	e00b      	b.n	800903e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009026:	f7fa f875 	bl	8003114 <HAL_GetTick>
 800902a:	4602      	mov	r2, r0
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	1ad3      	subs	r3, r2, r3
 8009030:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009034:	4293      	cmp	r3, r2
 8009036:	d902      	bls.n	800903e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009038:	2303      	movs	r3, #3
 800903a:	74fb      	strb	r3, [r7, #19]
            break;
 800903c:	e006      	b.n	800904c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800903e:	4b0c      	ldr	r3, [pc, #48]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009044:	f003 0302 	and.w	r3, r3, #2
 8009048:	2b00      	cmp	r3, #0
 800904a:	d0ec      	beq.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800904c:	7cfb      	ldrb	r3, [r7, #19]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d10b      	bne.n	800906a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009052:	4b07      	ldr	r3, [pc, #28]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009054:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009058:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009060:	4903      	ldr	r1, [pc, #12]	@ (8009070 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009062:	4313      	orrs	r3, r2
 8009064:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009068:	e008      	b.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800906a:	7cfb      	ldrb	r3, [r7, #19]
 800906c:	74bb      	strb	r3, [r7, #18]
 800906e:	e005      	b.n	800907c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009070:	40021000 	.word	0x40021000
 8009074:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009078:	7cfb      	ldrb	r3, [r7, #19]
 800907a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800907c:	7c7b      	ldrb	r3, [r7, #17]
 800907e:	2b01      	cmp	r3, #1
 8009080:	d105      	bne.n	800908e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009082:	4ba7      	ldr	r3, [pc, #668]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009086:	4aa6      	ldr	r2, [pc, #664]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009088:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800908c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f003 0301 	and.w	r3, r3, #1
 8009096:	2b00      	cmp	r3, #0
 8009098:	d00a      	beq.n	80090b0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800909a:	4ba1      	ldr	r3, [pc, #644]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800909c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090a0:	f023 0203 	bic.w	r2, r3, #3
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	685b      	ldr	r3, [r3, #4]
 80090a8:	499d      	ldr	r1, [pc, #628]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090aa:	4313      	orrs	r3, r2
 80090ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f003 0302 	and.w	r3, r3, #2
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d00a      	beq.n	80090d2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80090bc:	4b98      	ldr	r3, [pc, #608]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090c2:	f023 020c 	bic.w	r2, r3, #12
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	689b      	ldr	r3, [r3, #8]
 80090ca:	4995      	ldr	r1, [pc, #596]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090cc:	4313      	orrs	r3, r2
 80090ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f003 0304 	and.w	r3, r3, #4
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d00a      	beq.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80090de:	4b90      	ldr	r3, [pc, #576]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	498c      	ldr	r1, [pc, #560]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80090ee:	4313      	orrs	r3, r2
 80090f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	f003 0308 	and.w	r3, r3, #8
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00a      	beq.n	8009116 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009100:	4b87      	ldr	r3, [pc, #540]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009106:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	691b      	ldr	r3, [r3, #16]
 800910e:	4984      	ldr	r1, [pc, #528]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009110:	4313      	orrs	r3, r2
 8009112:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f003 0310 	and.w	r3, r3, #16
 800911e:	2b00      	cmp	r3, #0
 8009120:	d00a      	beq.n	8009138 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009122:	4b7f      	ldr	r3, [pc, #508]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009128:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	695b      	ldr	r3, [r3, #20]
 8009130:	497b      	ldr	r1, [pc, #492]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009132:	4313      	orrs	r3, r2
 8009134:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	f003 0320 	and.w	r3, r3, #32
 8009140:	2b00      	cmp	r3, #0
 8009142:	d00a      	beq.n	800915a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009144:	4b76      	ldr	r3, [pc, #472]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009146:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800914a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	699b      	ldr	r3, [r3, #24]
 8009152:	4973      	ldr	r1, [pc, #460]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009154:	4313      	orrs	r3, r2
 8009156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009162:	2b00      	cmp	r3, #0
 8009164:	d00a      	beq.n	800917c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009166:	4b6e      	ldr	r3, [pc, #440]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009168:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800916c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	69db      	ldr	r3, [r3, #28]
 8009174:	496a      	ldr	r1, [pc, #424]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009176:	4313      	orrs	r3, r2
 8009178:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009184:	2b00      	cmp	r3, #0
 8009186:	d00a      	beq.n	800919e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009188:	4b65      	ldr	r3, [pc, #404]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800918a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800918e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6a1b      	ldr	r3, [r3, #32]
 8009196:	4962      	ldr	r1, [pc, #392]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009198:	4313      	orrs	r3, r2
 800919a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00a      	beq.n	80091c0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80091aa:	4b5d      	ldr	r3, [pc, #372]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091b8:	4959      	ldr	r1, [pc, #356]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091ba:	4313      	orrs	r3, r2
 80091bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d00a      	beq.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80091cc:	4b54      	ldr	r3, [pc, #336]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80091d2:	f023 0203 	bic.w	r2, r3, #3
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091da:	4951      	ldr	r1, [pc, #324]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091dc:	4313      	orrs	r3, r2
 80091de:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d00a      	beq.n	8009204 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80091ee:	4b4c      	ldr	r3, [pc, #304]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091f4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091fc:	4948      	ldr	r1, [pc, #288]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80091fe:	4313      	orrs	r3, r2
 8009200:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800920c:	2b00      	cmp	r3, #0
 800920e:	d015      	beq.n	800923c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009210:	4b43      	ldr	r3, [pc, #268]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009212:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009216:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800921e:	4940      	ldr	r1, [pc, #256]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009220:	4313      	orrs	r3, r2
 8009222:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800922a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800922e:	d105      	bne.n	800923c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009230:	4b3b      	ldr	r3, [pc, #236]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009232:	68db      	ldr	r3, [r3, #12]
 8009234:	4a3a      	ldr	r2, [pc, #232]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009236:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800923a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009244:	2b00      	cmp	r3, #0
 8009246:	d015      	beq.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009248:	4b35      	ldr	r3, [pc, #212]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800924a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800924e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009256:	4932      	ldr	r1, [pc, #200]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009258:	4313      	orrs	r3, r2
 800925a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009262:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009266:	d105      	bne.n	8009274 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009268:	4b2d      	ldr	r3, [pc, #180]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800926a:	68db      	ldr	r3, [r3, #12]
 800926c:	4a2c      	ldr	r2, [pc, #176]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800926e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009272:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800927c:	2b00      	cmp	r3, #0
 800927e:	d015      	beq.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009280:	4b27      	ldr	r3, [pc, #156]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009286:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800928e:	4924      	ldr	r1, [pc, #144]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009290:	4313      	orrs	r3, r2
 8009292:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800929a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800929e:	d105      	bne.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092a0:	4b1f      	ldr	r3, [pc, #124]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092a2:	68db      	ldr	r3, [r3, #12]
 80092a4:	4a1e      	ldr	r2, [pc, #120]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092aa:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d015      	beq.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80092b8:	4b19      	ldr	r3, [pc, #100]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092c6:	4916      	ldr	r1, [pc, #88]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092c8:	4313      	orrs	r3, r2
 80092ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092d6:	d105      	bne.n	80092e4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80092d8:	4b11      	ldr	r3, [pc, #68]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	4a10      	ldr	r2, [pc, #64]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092e2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d019      	beq.n	8009324 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80092f0:	4b0b      	ldr	r3, [pc, #44]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80092f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092fe:	4908      	ldr	r1, [pc, #32]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009300:	4313      	orrs	r3, r2
 8009302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800930a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800930e:	d109      	bne.n	8009324 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009310:	4b03      	ldr	r3, [pc, #12]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009312:	68db      	ldr	r3, [r3, #12]
 8009314:	4a02      	ldr	r2, [pc, #8]	@ (8009320 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009316:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800931a:	60d3      	str	r3, [r2, #12]
 800931c:	e002      	b.n	8009324 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800931e:	bf00      	nop
 8009320:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800932c:	2b00      	cmp	r3, #0
 800932e:	d015      	beq.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009330:	4b29      	ldr	r3, [pc, #164]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009332:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009336:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800933e:	4926      	ldr	r1, [pc, #152]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009340:	4313      	orrs	r3, r2
 8009342:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800934a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800934e:	d105      	bne.n	800935c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009350:	4b21      	ldr	r3, [pc, #132]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009352:	68db      	ldr	r3, [r3, #12]
 8009354:	4a20      	ldr	r2, [pc, #128]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009356:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800935a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009364:	2b00      	cmp	r3, #0
 8009366:	d015      	beq.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009368:	4b1b      	ldr	r3, [pc, #108]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800936a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800936e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009376:	4918      	ldr	r1, [pc, #96]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009378:	4313      	orrs	r3, r2
 800937a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009386:	d105      	bne.n	8009394 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009388:	4b13      	ldr	r3, [pc, #76]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800938a:	68db      	ldr	r3, [r3, #12]
 800938c:	4a12      	ldr	r2, [pc, #72]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800938e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009392:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800939c:	2b00      	cmp	r3, #0
 800939e:	d015      	beq.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80093a0:	4b0d      	ldr	r3, [pc, #52]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80093a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093ae:	490a      	ldr	r1, [pc, #40]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093b0:	4313      	orrs	r3, r2
 80093b2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80093be:	d105      	bne.n	80093cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80093c0:	4b05      	ldr	r3, [pc, #20]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093c2:	68db      	ldr	r3, [r3, #12]
 80093c4:	4a04      	ldr	r2, [pc, #16]	@ (80093d8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80093c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80093ca:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80093cc:	7cbb      	ldrb	r3, [r7, #18]
}
 80093ce:	4618      	mov	r0, r3
 80093d0:	3718      	adds	r7, #24
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
 80093d6:	bf00      	nop
 80093d8:	40021000 	.word	0x40021000

080093dc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d101      	bne.n	80093ee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	e09d      	b.n	800952a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d108      	bne.n	8009408 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80093fe:	d009      	beq.n	8009414 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	2200      	movs	r2, #0
 8009404:	61da      	str	r2, [r3, #28]
 8009406:	e005      	b.n	8009414 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2200      	movs	r2, #0
 800940c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2200      	movs	r2, #0
 8009412:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2200      	movs	r2, #0
 8009418:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009420:	b2db      	uxtb	r3, r3
 8009422:	2b00      	cmp	r3, #0
 8009424:	d106      	bne.n	8009434 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2200      	movs	r2, #0
 800942a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f7f8 f828 	bl	8001484 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2202      	movs	r2, #2
 8009438:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800944a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009454:	d902      	bls.n	800945c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009456:	2300      	movs	r3, #0
 8009458:	60fb      	str	r3, [r7, #12]
 800945a:	e002      	b.n	8009462 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800945c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009460:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	68db      	ldr	r3, [r3, #12]
 8009466:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800946a:	d007      	beq.n	800947c <HAL_SPI_Init+0xa0>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	68db      	ldr	r3, [r3, #12]
 8009470:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009474:	d002      	beq.n	800947c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2200      	movs	r2, #0
 800947a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800948c:	431a      	orrs	r2, r3
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	691b      	ldr	r3, [r3, #16]
 8009492:	f003 0302 	and.w	r3, r3, #2
 8009496:	431a      	orrs	r2, r3
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	695b      	ldr	r3, [r3, #20]
 800949c:	f003 0301 	and.w	r3, r3, #1
 80094a0:	431a      	orrs	r2, r3
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80094aa:	431a      	orrs	r2, r3
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	69db      	ldr	r3, [r3, #28]
 80094b0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80094b4:	431a      	orrs	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6a1b      	ldr	r3, [r3, #32]
 80094ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094be:	ea42 0103 	orr.w	r1, r2, r3
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094c6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	430a      	orrs	r2, r1
 80094d0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	699b      	ldr	r3, [r3, #24]
 80094d6:	0c1b      	lsrs	r3, r3, #16
 80094d8:	f003 0204 	and.w	r2, r3, #4
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094e0:	f003 0310 	and.w	r3, r3, #16
 80094e4:	431a      	orrs	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80094ea:	f003 0308 	and.w	r3, r3, #8
 80094ee:	431a      	orrs	r2, r3
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	68db      	ldr	r3, [r3, #12]
 80094f4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80094f8:	ea42 0103 	orr.w	r1, r2, r3
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	430a      	orrs	r2, r1
 8009508:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	69da      	ldr	r2, [r3, #28]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009518:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2201      	movs	r2, #1
 8009524:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009528:	2300      	movs	r3, #0
}
 800952a:	4618      	mov	r0, r3
 800952c:	3710      	adds	r7, #16
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}

08009532 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009532:	b580      	push	{r7, lr}
 8009534:	b08a      	sub	sp, #40	@ 0x28
 8009536:	af00      	add	r7, sp, #0
 8009538:	60f8      	str	r0, [r7, #12]
 800953a:	60b9      	str	r1, [r7, #8]
 800953c:	607a      	str	r2, [r7, #4]
 800953e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009540:	2301      	movs	r3, #1
 8009542:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009544:	2300      	movs	r3, #0
 8009546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009550:	2b01      	cmp	r3, #1
 8009552:	d101      	bne.n	8009558 <HAL_SPI_TransmitReceive+0x26>
 8009554:	2302      	movs	r3, #2
 8009556:	e20a      	b.n	800996e <HAL_SPI_TransmitReceive+0x43c>
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2201      	movs	r2, #1
 800955c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009560:	f7f9 fdd8 	bl	8003114 <HAL_GetTick>
 8009564:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800956c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	685b      	ldr	r3, [r3, #4]
 8009572:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8009574:	887b      	ldrh	r3, [r7, #2]
 8009576:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8009578:	887b      	ldrh	r3, [r7, #2]
 800957a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800957c:	7efb      	ldrb	r3, [r7, #27]
 800957e:	2b01      	cmp	r3, #1
 8009580:	d00e      	beq.n	80095a0 <HAL_SPI_TransmitReceive+0x6e>
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009588:	d106      	bne.n	8009598 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	689b      	ldr	r3, [r3, #8]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d102      	bne.n	8009598 <HAL_SPI_TransmitReceive+0x66>
 8009592:	7efb      	ldrb	r3, [r7, #27]
 8009594:	2b04      	cmp	r3, #4
 8009596:	d003      	beq.n	80095a0 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8009598:	2302      	movs	r3, #2
 800959a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800959e:	e1e0      	b.n	8009962 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d005      	beq.n	80095b2 <HAL_SPI_TransmitReceive+0x80>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d002      	beq.n	80095b2 <HAL_SPI_TransmitReceive+0x80>
 80095ac:	887b      	ldrh	r3, [r7, #2]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d103      	bne.n	80095ba <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80095b2:	2301      	movs	r3, #1
 80095b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80095b8:	e1d3      	b.n	8009962 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80095c0:	b2db      	uxtb	r3, r3
 80095c2:	2b04      	cmp	r3, #4
 80095c4:	d003      	beq.n	80095ce <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2205      	movs	r2, #5
 80095ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2200      	movs	r2, #0
 80095d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	687a      	ldr	r2, [r7, #4]
 80095d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	887a      	ldrh	r2, [r7, #2]
 80095de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	887a      	ldrh	r2, [r7, #2]
 80095e6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	68ba      	ldr	r2, [r7, #8]
 80095ee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	887a      	ldrh	r2, [r7, #2]
 80095f4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	887a      	ldrh	r2, [r7, #2]
 80095fa:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	2200      	movs	r2, #0
 8009600:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	2200      	movs	r2, #0
 8009606:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009610:	d802      	bhi.n	8009618 <HAL_SPI_TransmitReceive+0xe6>
 8009612:	8a3b      	ldrh	r3, [r7, #16]
 8009614:	2b01      	cmp	r3, #1
 8009616:	d908      	bls.n	800962a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	685a      	ldr	r2, [r3, #4]
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009626:	605a      	str	r2, [r3, #4]
 8009628:	e007      	b.n	800963a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	685a      	ldr	r2, [r3, #4]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009638:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009644:	2b40      	cmp	r3, #64	@ 0x40
 8009646:	d007      	beq.n	8009658 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	681a      	ldr	r2, [r3, #0]
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009656:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	68db      	ldr	r3, [r3, #12]
 800965c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009660:	f240 8081 	bls.w	8009766 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d002      	beq.n	8009672 <HAL_SPI_TransmitReceive+0x140>
 800966c:	8a7b      	ldrh	r3, [r7, #18]
 800966e:	2b01      	cmp	r3, #1
 8009670:	d16d      	bne.n	800974e <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009676:	881a      	ldrh	r2, [r3, #0]
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009682:	1c9a      	adds	r2, r3, #2
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800968c:	b29b      	uxth	r3, r3
 800968e:	3b01      	subs	r3, #1
 8009690:	b29a      	uxth	r2, r3
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009696:	e05a      	b.n	800974e <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	689b      	ldr	r3, [r3, #8]
 800969e:	f003 0302 	and.w	r3, r3, #2
 80096a2:	2b02      	cmp	r3, #2
 80096a4:	d11b      	bne.n	80096de <HAL_SPI_TransmitReceive+0x1ac>
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096aa:	b29b      	uxth	r3, r3
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d016      	beq.n	80096de <HAL_SPI_TransmitReceive+0x1ac>
 80096b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	d113      	bne.n	80096de <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096ba:	881a      	ldrh	r2, [r3, #0]
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096c6:	1c9a      	adds	r2, r3, #2
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80096d0:	b29b      	uxth	r3, r3
 80096d2:	3b01      	subs	r3, #1
 80096d4:	b29a      	uxth	r2, r3
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80096da:	2300      	movs	r3, #0
 80096dc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	f003 0301 	and.w	r3, r3, #1
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	d11c      	bne.n	8009726 <HAL_SPI_TransmitReceive+0x1f4>
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80096f2:	b29b      	uxth	r3, r3
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d016      	beq.n	8009726 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	68da      	ldr	r2, [r3, #12]
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009702:	b292      	uxth	r2, r2
 8009704:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800970a:	1c9a      	adds	r2, r3, #2
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009716:	b29b      	uxth	r3, r3
 8009718:	3b01      	subs	r3, #1
 800971a:	b29a      	uxth	r2, r3
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009722:	2301      	movs	r3, #1
 8009724:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009726:	f7f9 fcf5 	bl	8003114 <HAL_GetTick>
 800972a:	4602      	mov	r2, r0
 800972c:	69fb      	ldr	r3, [r7, #28]
 800972e:	1ad3      	subs	r3, r2, r3
 8009730:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009732:	429a      	cmp	r2, r3
 8009734:	d80b      	bhi.n	800974e <HAL_SPI_TransmitReceive+0x21c>
 8009736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800973c:	d007      	beq.n	800974e <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800973e:	2303      	movs	r3, #3
 8009740:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2201      	movs	r2, #1
 8009748:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800974c:	e109      	b.n	8009962 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009752:	b29b      	uxth	r3, r3
 8009754:	2b00      	cmp	r3, #0
 8009756:	d19f      	bne.n	8009698 <HAL_SPI_TransmitReceive+0x166>
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800975e:	b29b      	uxth	r3, r3
 8009760:	2b00      	cmp	r3, #0
 8009762:	d199      	bne.n	8009698 <HAL_SPI_TransmitReceive+0x166>
 8009764:	e0e3      	b.n	800992e <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d003      	beq.n	8009776 <HAL_SPI_TransmitReceive+0x244>
 800976e:	8a7b      	ldrh	r3, [r7, #18]
 8009770:	2b01      	cmp	r3, #1
 8009772:	f040 80cf 	bne.w	8009914 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800977a:	b29b      	uxth	r3, r3
 800977c:	2b01      	cmp	r3, #1
 800977e:	d912      	bls.n	80097a6 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009784:	881a      	ldrh	r2, [r3, #0]
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009790:	1c9a      	adds	r2, r3, #2
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800979a:	b29b      	uxth	r3, r3
 800979c:	3b02      	subs	r3, #2
 800979e:	b29a      	uxth	r2, r3
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80097a4:	e0b6      	b.n	8009914 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	330c      	adds	r3, #12
 80097b0:	7812      	ldrb	r2, [r2, #0]
 80097b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097b8:	1c5a      	adds	r2, r3, #1
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	3b01      	subs	r3, #1
 80097c6:	b29a      	uxth	r2, r3
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80097cc:	e0a2      	b.n	8009914 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	689b      	ldr	r3, [r3, #8]
 80097d4:	f003 0302 	and.w	r3, r3, #2
 80097d8:	2b02      	cmp	r3, #2
 80097da:	d134      	bne.n	8009846 <HAL_SPI_TransmitReceive+0x314>
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d02f      	beq.n	8009846 <HAL_SPI_TransmitReceive+0x314>
 80097e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d12c      	bne.n	8009846 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80097f0:	b29b      	uxth	r3, r3
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d912      	bls.n	800981c <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097fa:	881a      	ldrh	r2, [r3, #0]
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009806:	1c9a      	adds	r2, r3, #2
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009810:	b29b      	uxth	r3, r3
 8009812:	3b02      	subs	r3, #2
 8009814:	b29a      	uxth	r2, r3
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800981a:	e012      	b.n	8009842 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	330c      	adds	r3, #12
 8009826:	7812      	ldrb	r2, [r2, #0]
 8009828:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800982e:	1c5a      	adds	r2, r3, #1
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009838:	b29b      	uxth	r3, r3
 800983a:	3b01      	subs	r3, #1
 800983c:	b29a      	uxth	r2, r3
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009842:	2300      	movs	r3, #0
 8009844:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	689b      	ldr	r3, [r3, #8]
 800984c:	f003 0301 	and.w	r3, r3, #1
 8009850:	2b01      	cmp	r3, #1
 8009852:	d148      	bne.n	80098e6 <HAL_SPI_TransmitReceive+0x3b4>
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800985a:	b29b      	uxth	r3, r3
 800985c:	2b00      	cmp	r3, #0
 800985e:	d042      	beq.n	80098e6 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009866:	b29b      	uxth	r3, r3
 8009868:	2b01      	cmp	r3, #1
 800986a:	d923      	bls.n	80098b4 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	68da      	ldr	r2, [r3, #12]
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009876:	b292      	uxth	r2, r2
 8009878:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800987e:	1c9a      	adds	r2, r3, #2
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800988a:	b29b      	uxth	r3, r3
 800988c:	3b02      	subs	r3, #2
 800988e:	b29a      	uxth	r2, r3
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800989c:	b29b      	uxth	r3, r3
 800989e:	2b01      	cmp	r3, #1
 80098a0:	d81f      	bhi.n	80098e2 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	685a      	ldr	r2, [r3, #4]
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80098b0:	605a      	str	r2, [r3, #4]
 80098b2:	e016      	b.n	80098e2 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f103 020c 	add.w	r2, r3, #12
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098c0:	7812      	ldrb	r2, [r2, #0]
 80098c2:	b2d2      	uxtb	r2, r2
 80098c4:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098ca:	1c5a      	adds	r2, r3, #1
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80098d6:	b29b      	uxth	r3, r3
 80098d8:	3b01      	subs	r3, #1
 80098da:	b29a      	uxth	r2, r3
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80098e2:	2301      	movs	r3, #1
 80098e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80098e6:	f7f9 fc15 	bl	8003114 <HAL_GetTick>
 80098ea:	4602      	mov	r2, r0
 80098ec:	69fb      	ldr	r3, [r7, #28]
 80098ee:	1ad3      	subs	r3, r2, r3
 80098f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098f2:	429a      	cmp	r2, r3
 80098f4:	d803      	bhi.n	80098fe <HAL_SPI_TransmitReceive+0x3cc>
 80098f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098fc:	d102      	bne.n	8009904 <HAL_SPI_TransmitReceive+0x3d2>
 80098fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009900:	2b00      	cmp	r3, #0
 8009902:	d107      	bne.n	8009914 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8009904:	2303      	movs	r3, #3
 8009906:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	2201      	movs	r2, #1
 800990e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8009912:	e026      	b.n	8009962 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009918:	b29b      	uxth	r3, r3
 800991a:	2b00      	cmp	r3, #0
 800991c:	f47f af57 	bne.w	80097ce <HAL_SPI_TransmitReceive+0x29c>
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009926:	b29b      	uxth	r3, r3
 8009928:	2b00      	cmp	r3, #0
 800992a:	f47f af50 	bne.w	80097ce <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800992e:	69fa      	ldr	r2, [r7, #28]
 8009930:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009932:	68f8      	ldr	r0, [r7, #12]
 8009934:	f000 fa52 	bl	8009ddc <SPI_EndRxTxTransaction>
 8009938:	4603      	mov	r3, r0
 800993a:	2b00      	cmp	r3, #0
 800993c:	d005      	beq.n	800994a <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800993e:	2301      	movs	r3, #1
 8009940:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2220      	movs	r2, #32
 8009948:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800994e:	2b00      	cmp	r3, #0
 8009950:	d003      	beq.n	800995a <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8009952:	2301      	movs	r3, #1
 8009954:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009958:	e003      	b.n	8009962 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2201      	movs	r2, #1
 800995e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2200      	movs	r2, #0
 8009966:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800996a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800996e:	4618      	mov	r0, r3
 8009970:	3728      	adds	r7, #40	@ 0x28
 8009972:	46bd      	mov	sp, r7
 8009974:	bd80      	pop	{r7, pc}
	...

08009978 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b088      	sub	sp, #32
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	689b      	ldr	r3, [r3, #8]
 800998e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009990:	69bb      	ldr	r3, [r7, #24]
 8009992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009996:	2b00      	cmp	r3, #0
 8009998:	d10e      	bne.n	80099b8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d009      	beq.n	80099b8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80099a4:	69fb      	ldr	r3, [r7, #28]
 80099a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d004      	beq.n	80099b8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	4798      	blx	r3
    return;
 80099b6:	e0ce      	b.n	8009b56 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80099b8:	69bb      	ldr	r3, [r7, #24]
 80099ba:	f003 0302 	and.w	r3, r3, #2
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d009      	beq.n	80099d6 <HAL_SPI_IRQHandler+0x5e>
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d004      	beq.n	80099d6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	4798      	blx	r3
    return;
 80099d4:	e0bf      	b.n	8009b56 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80099d6:	69bb      	ldr	r3, [r7, #24]
 80099d8:	f003 0320 	and.w	r3, r3, #32
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d10a      	bne.n	80099f6 <HAL_SPI_IRQHandler+0x7e>
 80099e0:	69bb      	ldr	r3, [r7, #24]
 80099e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d105      	bne.n	80099f6 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80099ea:	69bb      	ldr	r3, [r7, #24]
 80099ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f000 80b0 	beq.w	8009b56 <HAL_SPI_IRQHandler+0x1de>
 80099f6:	69fb      	ldr	r3, [r7, #28]
 80099f8:	f003 0320 	and.w	r3, r3, #32
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	f000 80aa 	beq.w	8009b56 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d023      	beq.n	8009a54 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	2b03      	cmp	r3, #3
 8009a16:	d011      	beq.n	8009a3c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a1c:	f043 0204 	orr.w	r2, r3, #4
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009a24:	2300      	movs	r3, #0
 8009a26:	617b      	str	r3, [r7, #20]
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	68db      	ldr	r3, [r3, #12]
 8009a2e:	617b      	str	r3, [r7, #20]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	689b      	ldr	r3, [r3, #8]
 8009a36:	617b      	str	r3, [r7, #20]
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	e00b      	b.n	8009a54 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	613b      	str	r3, [r7, #16]
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	68db      	ldr	r3, [r3, #12]
 8009a46:	613b      	str	r3, [r7, #16]
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	689b      	ldr	r3, [r3, #8]
 8009a4e:	613b      	str	r3, [r7, #16]
 8009a50:	693b      	ldr	r3, [r7, #16]
        return;
 8009a52:	e080      	b.n	8009b56 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009a54:	69bb      	ldr	r3, [r7, #24]
 8009a56:	f003 0320 	and.w	r3, r3, #32
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d014      	beq.n	8009a88 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a62:	f043 0201 	orr.w	r2, r3, #1
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	60fb      	str	r3, [r7, #12]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	689b      	ldr	r3, [r3, #8]
 8009a74:	60fb      	str	r3, [r7, #12]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	681a      	ldr	r2, [r3, #0]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009a84:	601a      	str	r2, [r3, #0]
 8009a86:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009a88:	69bb      	ldr	r3, [r7, #24]
 8009a8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d00c      	beq.n	8009aac <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a96:	f043 0208 	orr.w	r2, r3, #8
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	60bb      	str	r3, [r7, #8]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	689b      	ldr	r3, [r3, #8]
 8009aa8:	60bb      	str	r3, [r7, #8]
 8009aaa:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d04f      	beq.n	8009b54 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	685a      	ldr	r2, [r3, #4]
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009ac2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009acc:	69fb      	ldr	r3, [r7, #28]
 8009ace:	f003 0302 	and.w	r3, r3, #2
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d104      	bne.n	8009ae0 <HAL_SPI_IRQHandler+0x168>
 8009ad6:	69fb      	ldr	r3, [r7, #28]
 8009ad8:	f003 0301 	and.w	r3, r3, #1
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d034      	beq.n	8009b4a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	685a      	ldr	r2, [r3, #4]
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	f022 0203 	bic.w	r2, r2, #3
 8009aee:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d011      	beq.n	8009b1c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009afc:	4a17      	ldr	r2, [pc, #92]	@ (8009b5c <HAL_SPI_IRQHandler+0x1e4>)
 8009afe:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b04:	4618      	mov	r0, r3
 8009b06:	f7fb fc64 	bl	80053d2 <HAL_DMA_Abort_IT>
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d005      	beq.n	8009b1c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b14:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d016      	beq.n	8009b52 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b28:	4a0c      	ldr	r2, [pc, #48]	@ (8009b5c <HAL_SPI_IRQHandler+0x1e4>)
 8009b2a:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b30:	4618      	mov	r0, r3
 8009b32:	f7fb fc4e 	bl	80053d2 <HAL_DMA_Abort_IT>
 8009b36:	4603      	mov	r3, r0
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d00a      	beq.n	8009b52 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b40:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8009b48:	e003      	b.n	8009b52 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 f808 	bl	8009b60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009b50:	e000      	b.n	8009b54 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8009b52:	bf00      	nop
    return;
 8009b54:	bf00      	nop
  }
}
 8009b56:	3720      	adds	r7, #32
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	08009b75 	.word	0x08009b75

08009b60 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009b60:	b480      	push	{r7}
 8009b62:	b083      	sub	sp, #12
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009b68:	bf00      	nop
 8009b6a:	370c      	adds	r7, #12
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b72:	4770      	bx	lr

08009b74 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b084      	sub	sp, #16
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b80:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	2200      	movs	r2, #0
 8009b86:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009b90:	68f8      	ldr	r0, [r7, #12]
 8009b92:	f7ff ffe5 	bl	8009b60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009b96:	bf00      	nop
 8009b98:	3710      	adds	r7, #16
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	bd80      	pop	{r7, pc}
	...

08009ba0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b088      	sub	sp, #32
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	603b      	str	r3, [r7, #0]
 8009bac:	4613      	mov	r3, r2
 8009bae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009bb0:	f7f9 fab0 	bl	8003114 <HAL_GetTick>
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb8:	1a9b      	subs	r3, r3, r2
 8009bba:	683a      	ldr	r2, [r7, #0]
 8009bbc:	4413      	add	r3, r2
 8009bbe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009bc0:	f7f9 faa8 	bl	8003114 <HAL_GetTick>
 8009bc4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009bc6:	4b39      	ldr	r3, [pc, #228]	@ (8009cac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	015b      	lsls	r3, r3, #5
 8009bcc:	0d1b      	lsrs	r3, r3, #20
 8009bce:	69fa      	ldr	r2, [r7, #28]
 8009bd0:	fb02 f303 	mul.w	r3, r2, r3
 8009bd4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009bd6:	e054      	b.n	8009c82 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009bd8:	683b      	ldr	r3, [r7, #0]
 8009bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bde:	d050      	beq.n	8009c82 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009be0:	f7f9 fa98 	bl	8003114 <HAL_GetTick>
 8009be4:	4602      	mov	r2, r0
 8009be6:	69bb      	ldr	r3, [r7, #24]
 8009be8:	1ad3      	subs	r3, r2, r3
 8009bea:	69fa      	ldr	r2, [r7, #28]
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d902      	bls.n	8009bf6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009bf0:	69fb      	ldr	r3, [r7, #28]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d13d      	bne.n	8009c72 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	685a      	ldr	r2, [r3, #4]
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009c04:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009c0e:	d111      	bne.n	8009c34 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	689b      	ldr	r3, [r3, #8]
 8009c14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c18:	d004      	beq.n	8009c24 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	689b      	ldr	r3, [r3, #8]
 8009c1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c22:	d107      	bne.n	8009c34 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009c32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c3c:	d10f      	bne.n	8009c5e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	681a      	ldr	r2, [r3, #0]
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009c4c:	601a      	str	r2, [r3, #0]
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	681a      	ldr	r2, [r3, #0]
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009c5c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	2201      	movs	r2, #1
 8009c62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009c6e:	2303      	movs	r3, #3
 8009c70:	e017      	b.n	8009ca2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d101      	bne.n	8009c7c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	3b01      	subs	r3, #1
 8009c80:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	689a      	ldr	r2, [r3, #8]
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	4013      	ands	r3, r2
 8009c8c:	68ba      	ldr	r2, [r7, #8]
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	bf0c      	ite	eq
 8009c92:	2301      	moveq	r3, #1
 8009c94:	2300      	movne	r3, #0
 8009c96:	b2db      	uxtb	r3, r3
 8009c98:	461a      	mov	r2, r3
 8009c9a:	79fb      	ldrb	r3, [r7, #7]
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d19b      	bne.n	8009bd8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009ca0:	2300      	movs	r3, #0
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3720      	adds	r7, #32
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	bd80      	pop	{r7, pc}
 8009caa:	bf00      	nop
 8009cac:	20000000 	.word	0x20000000

08009cb0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b08a      	sub	sp, #40	@ 0x28
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	60f8      	str	r0, [r7, #12]
 8009cb8:	60b9      	str	r1, [r7, #8]
 8009cba:	607a      	str	r2, [r7, #4]
 8009cbc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009cc2:	f7f9 fa27 	bl	8003114 <HAL_GetTick>
 8009cc6:	4602      	mov	r2, r0
 8009cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cca:	1a9b      	subs	r3, r3, r2
 8009ccc:	683a      	ldr	r2, [r7, #0]
 8009cce:	4413      	add	r3, r2
 8009cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009cd2:	f7f9 fa1f 	bl	8003114 <HAL_GetTick>
 8009cd6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	330c      	adds	r3, #12
 8009cde:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009ce0:	4b3d      	ldr	r3, [pc, #244]	@ (8009dd8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009ce2:	681a      	ldr	r2, [r3, #0]
 8009ce4:	4613      	mov	r3, r2
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	4413      	add	r3, r2
 8009cea:	00da      	lsls	r2, r3, #3
 8009cec:	1ad3      	subs	r3, r2, r3
 8009cee:	0d1b      	lsrs	r3, r3, #20
 8009cf0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cf2:	fb02 f303 	mul.w	r3, r2, r3
 8009cf6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009cf8:	e060      	b.n	8009dbc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009cfa:	68bb      	ldr	r3, [r7, #8]
 8009cfc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009d00:	d107      	bne.n	8009d12 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d104      	bne.n	8009d12 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	b2db      	uxtb	r3, r3
 8009d0e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009d10:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d18:	d050      	beq.n	8009dbc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009d1a:	f7f9 f9fb 	bl	8003114 <HAL_GetTick>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	6a3b      	ldr	r3, [r7, #32]
 8009d22:	1ad3      	subs	r3, r2, r3
 8009d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d26:	429a      	cmp	r2, r3
 8009d28:	d902      	bls.n	8009d30 <SPI_WaitFifoStateUntilTimeout+0x80>
 8009d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d13d      	bne.n	8009dac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	685a      	ldr	r2, [r3, #4]
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009d3e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	685b      	ldr	r3, [r3, #4]
 8009d44:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009d48:	d111      	bne.n	8009d6e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	689b      	ldr	r3, [r3, #8]
 8009d4e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d52:	d004      	beq.n	8009d5e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d5c:	d107      	bne.n	8009d6e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009d6c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d76:	d10f      	bne.n	8009d98 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009d86:	601a      	str	r2, [r3, #0]
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009d96:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	2201      	movs	r2, #1
 8009d9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009da8:	2303      	movs	r3, #3
 8009daa:	e010      	b.n	8009dce <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009dac:	69bb      	ldr	r3, [r7, #24]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d101      	bne.n	8009db6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009db2:	2300      	movs	r3, #0
 8009db4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009db6:	69bb      	ldr	r3, [r7, #24]
 8009db8:	3b01      	subs	r3, #1
 8009dba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	689a      	ldr	r2, [r3, #8]
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	4013      	ands	r3, r2
 8009dc6:	687a      	ldr	r2, [r7, #4]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d196      	bne.n	8009cfa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009dcc:	2300      	movs	r3, #0
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	3728      	adds	r7, #40	@ 0x28
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	bf00      	nop
 8009dd8:	20000000 	.word	0x20000000

08009ddc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b086      	sub	sp, #24
 8009de0:	af02      	add	r7, sp, #8
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	9300      	str	r3, [sp, #0]
 8009dec:	68bb      	ldr	r3, [r7, #8]
 8009dee:	2200      	movs	r2, #0
 8009df0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009df4:	68f8      	ldr	r0, [r7, #12]
 8009df6:	f7ff ff5b 	bl	8009cb0 <SPI_WaitFifoStateUntilTimeout>
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d007      	beq.n	8009e10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e04:	f043 0220 	orr.w	r2, r3, #32
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009e0c:	2303      	movs	r3, #3
 8009e0e:	e027      	b.n	8009e60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	9300      	str	r3, [sp, #0]
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	2200      	movs	r2, #0
 8009e18:	2180      	movs	r1, #128	@ 0x80
 8009e1a:	68f8      	ldr	r0, [r7, #12]
 8009e1c:	f7ff fec0 	bl	8009ba0 <SPI_WaitFlagStateUntilTimeout>
 8009e20:	4603      	mov	r3, r0
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d007      	beq.n	8009e36 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e2a:	f043 0220 	orr.w	r2, r3, #32
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009e32:	2303      	movs	r3, #3
 8009e34:	e014      	b.n	8009e60 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	9300      	str	r3, [sp, #0]
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009e42:	68f8      	ldr	r0, [r7, #12]
 8009e44:	f7ff ff34 	bl	8009cb0 <SPI_WaitFifoStateUntilTimeout>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d007      	beq.n	8009e5e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e52:	f043 0220 	orr.w	r2, r3, #32
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009e5a:	2303      	movs	r3, #3
 8009e5c:	e000      	b.n	8009e60 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8009e5e:	2300      	movs	r3, #0
}
 8009e60:	4618      	mov	r0, r3
 8009e62:	3710      	adds	r7, #16
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b082      	sub	sp, #8
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d101      	bne.n	8009e7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009e76:	2301      	movs	r3, #1
 8009e78:	e049      	b.n	8009f0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e80:	b2db      	uxtb	r3, r3
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d106      	bne.n	8009e94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 f841 	bl	8009f16 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2202      	movs	r2, #2
 8009e98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681a      	ldr	r2, [r3, #0]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	3304      	adds	r3, #4
 8009ea4:	4619      	mov	r1, r3
 8009ea6:	4610      	mov	r0, r2
 8009ea8:	f000 fcae 	bl	800a808 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2201      	movs	r2, #1
 8009eb0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2201      	movs	r2, #1
 8009ec0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	2201      	movs	r2, #1
 8009ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2201      	movs	r2, #1
 8009ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2201      	movs	r2, #1
 8009ee0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2201      	movs	r2, #1
 8009ef0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	2201      	movs	r2, #1
 8009f00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f0c:	2300      	movs	r3, #0
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3708      	adds	r7, #8
 8009f12:	46bd      	mov	sp, r7
 8009f14:	bd80      	pop	{r7, pc}

08009f16 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8009f16:	b480      	push	{r7}
 8009f18:	b083      	sub	sp, #12
 8009f1a:	af00      	add	r7, sp, #0
 8009f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8009f1e:	bf00      	nop
 8009f20:	370c      	adds	r7, #12
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr
	...

08009f2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b085      	sub	sp, #20
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d001      	beq.n	8009f44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009f40:	2301      	movs	r3, #1
 8009f42:	e054      	b.n	8009fee <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2202      	movs	r2, #2
 8009f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	68da      	ldr	r2, [r3, #12]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f042 0201 	orr.w	r2, r2, #1
 8009f5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	4a26      	ldr	r2, [pc, #152]	@ (8009ffc <HAL_TIM_Base_Start_IT+0xd0>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d022      	beq.n	8009fac <HAL_TIM_Base_Start_IT+0x80>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f6e:	d01d      	beq.n	8009fac <HAL_TIM_Base_Start_IT+0x80>
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	4a22      	ldr	r2, [pc, #136]	@ (800a000 <HAL_TIM_Base_Start_IT+0xd4>)
 8009f76:	4293      	cmp	r3, r2
 8009f78:	d018      	beq.n	8009fac <HAL_TIM_Base_Start_IT+0x80>
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	4a21      	ldr	r2, [pc, #132]	@ (800a004 <HAL_TIM_Base_Start_IT+0xd8>)
 8009f80:	4293      	cmp	r3, r2
 8009f82:	d013      	beq.n	8009fac <HAL_TIM_Base_Start_IT+0x80>
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	4a1f      	ldr	r2, [pc, #124]	@ (800a008 <HAL_TIM_Base_Start_IT+0xdc>)
 8009f8a:	4293      	cmp	r3, r2
 8009f8c:	d00e      	beq.n	8009fac <HAL_TIM_Base_Start_IT+0x80>
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	4a1e      	ldr	r2, [pc, #120]	@ (800a00c <HAL_TIM_Base_Start_IT+0xe0>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d009      	beq.n	8009fac <HAL_TIM_Base_Start_IT+0x80>
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a1c      	ldr	r2, [pc, #112]	@ (800a010 <HAL_TIM_Base_Start_IT+0xe4>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d004      	beq.n	8009fac <HAL_TIM_Base_Start_IT+0x80>
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4a1b      	ldr	r2, [pc, #108]	@ (800a014 <HAL_TIM_Base_Start_IT+0xe8>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d115      	bne.n	8009fd8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	689a      	ldr	r2, [r3, #8]
 8009fb2:	4b19      	ldr	r3, [pc, #100]	@ (800a018 <HAL_TIM_Base_Start_IT+0xec>)
 8009fb4:	4013      	ands	r3, r2
 8009fb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2b06      	cmp	r3, #6
 8009fbc:	d015      	beq.n	8009fea <HAL_TIM_Base_Start_IT+0xbe>
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fc4:	d011      	beq.n	8009fea <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	681a      	ldr	r2, [r3, #0]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f042 0201 	orr.w	r2, r2, #1
 8009fd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fd6:	e008      	b.n	8009fea <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	681a      	ldr	r2, [r3, #0]
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f042 0201 	orr.w	r2, r2, #1
 8009fe6:	601a      	str	r2, [r3, #0]
 8009fe8:	e000      	b.n	8009fec <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009fec:	2300      	movs	r3, #0
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3714      	adds	r7, #20
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff8:	4770      	bx	lr
 8009ffa:	bf00      	nop
 8009ffc:	40012c00 	.word	0x40012c00
 800a000:	40000400 	.word	0x40000400
 800a004:	40000800 	.word	0x40000800
 800a008:	40000c00 	.word	0x40000c00
 800a00c:	40013400 	.word	0x40013400
 800a010:	40014000 	.word	0x40014000
 800a014:	40015000 	.word	0x40015000
 800a018:	00010007 	.word	0x00010007

0800a01c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b082      	sub	sp, #8
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2b00      	cmp	r3, #0
 800a028:	d101      	bne.n	800a02e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800a02a:	2301      	movs	r3, #1
 800a02c:	e049      	b.n	800a0c2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a034:	b2db      	uxtb	r3, r3
 800a036:	2b00      	cmp	r3, #0
 800a038:	d106      	bne.n	800a048 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f7f7 fc08 	bl	8001858 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	2202      	movs	r2, #2
 800a04c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681a      	ldr	r2, [r3, #0]
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	3304      	adds	r3, #4
 800a058:	4619      	mov	r1, r3
 800a05a:	4610      	mov	r0, r2
 800a05c:	f000 fbd4 	bl	800a808 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2201      	movs	r2, #1
 800a064:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2201      	movs	r2, #1
 800a06c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2201      	movs	r2, #1
 800a074:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2201      	movs	r2, #1
 800a07c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2201      	movs	r2, #1
 800a084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2201      	movs	r2, #1
 800a08c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2201      	movs	r2, #1
 800a094:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2201      	movs	r2, #1
 800a09c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2201      	movs	r2, #1
 800a0ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	2201      	movs	r2, #1
 800a0bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a0c0:	2300      	movs	r3, #0
}
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	3708      	adds	r7, #8
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	bd80      	pop	{r7, pc}
	...

0800a0cc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d104      	bne.n	800a0ea <HAL_TIM_IC_Start_IT+0x1e>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a0e6:	b2db      	uxtb	r3, r3
 800a0e8:	e023      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a0ea:	683b      	ldr	r3, [r7, #0]
 800a0ec:	2b04      	cmp	r3, #4
 800a0ee:	d104      	bne.n	800a0fa <HAL_TIM_IC_Start_IT+0x2e>
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a0f6:	b2db      	uxtb	r3, r3
 800a0f8:	e01b      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	2b08      	cmp	r3, #8
 800a0fe:	d104      	bne.n	800a10a <HAL_TIM_IC_Start_IT+0x3e>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a106:	b2db      	uxtb	r3, r3
 800a108:	e013      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	2b0c      	cmp	r3, #12
 800a10e:	d104      	bne.n	800a11a <HAL_TIM_IC_Start_IT+0x4e>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a116:	b2db      	uxtb	r3, r3
 800a118:	e00b      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	2b10      	cmp	r3, #16
 800a11e:	d104      	bne.n	800a12a <HAL_TIM_IC_Start_IT+0x5e>
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a126:	b2db      	uxtb	r3, r3
 800a128:	e003      	b.n	800a132 <HAL_TIM_IC_Start_IT+0x66>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a130:	b2db      	uxtb	r3, r3
 800a132:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d104      	bne.n	800a144 <HAL_TIM_IC_Start_IT+0x78>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a140:	b2db      	uxtb	r3, r3
 800a142:	e013      	b.n	800a16c <HAL_TIM_IC_Start_IT+0xa0>
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	2b04      	cmp	r3, #4
 800a148:	d104      	bne.n	800a154 <HAL_TIM_IC_Start_IT+0x88>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a150:	b2db      	uxtb	r3, r3
 800a152:	e00b      	b.n	800a16c <HAL_TIM_IC_Start_IT+0xa0>
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	2b08      	cmp	r3, #8
 800a158:	d104      	bne.n	800a164 <HAL_TIM_IC_Start_IT+0x98>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a160:	b2db      	uxtb	r3, r3
 800a162:	e003      	b.n	800a16c <HAL_TIM_IC_Start_IT+0xa0>
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a16e:	7bbb      	ldrb	r3, [r7, #14]
 800a170:	2b01      	cmp	r3, #1
 800a172:	d102      	bne.n	800a17a <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a174:	7b7b      	ldrb	r3, [r7, #13]
 800a176:	2b01      	cmp	r3, #1
 800a178:	d001      	beq.n	800a17e <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 800a17a:	2301      	movs	r3, #1
 800a17c:	e0e2      	b.n	800a344 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a17e:	683b      	ldr	r3, [r7, #0]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d104      	bne.n	800a18e <HAL_TIM_IC_Start_IT+0xc2>
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	2202      	movs	r2, #2
 800a188:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a18c:	e023      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	2b04      	cmp	r3, #4
 800a192:	d104      	bne.n	800a19e <HAL_TIM_IC_Start_IT+0xd2>
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2202      	movs	r2, #2
 800a198:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a19c:	e01b      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	2b08      	cmp	r3, #8
 800a1a2:	d104      	bne.n	800a1ae <HAL_TIM_IC_Start_IT+0xe2>
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	2202      	movs	r2, #2
 800a1a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a1ac:	e013      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	2b0c      	cmp	r3, #12
 800a1b2:	d104      	bne.n	800a1be <HAL_TIM_IC_Start_IT+0xf2>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2202      	movs	r2, #2
 800a1b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a1bc:	e00b      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	2b10      	cmp	r3, #16
 800a1c2:	d104      	bne.n	800a1ce <HAL_TIM_IC_Start_IT+0x102>
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2202      	movs	r2, #2
 800a1c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a1cc:	e003      	b.n	800a1d6 <HAL_TIM_IC_Start_IT+0x10a>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2202      	movs	r2, #2
 800a1d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a1d6:	683b      	ldr	r3, [r7, #0]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d104      	bne.n	800a1e6 <HAL_TIM_IC_Start_IT+0x11a>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2202      	movs	r2, #2
 800a1e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a1e4:	e013      	b.n	800a20e <HAL_TIM_IC_Start_IT+0x142>
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	2b04      	cmp	r3, #4
 800a1ea:	d104      	bne.n	800a1f6 <HAL_TIM_IC_Start_IT+0x12a>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	2202      	movs	r2, #2
 800a1f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a1f4:	e00b      	b.n	800a20e <HAL_TIM_IC_Start_IT+0x142>
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	2b08      	cmp	r3, #8
 800a1fa:	d104      	bne.n	800a206 <HAL_TIM_IC_Start_IT+0x13a>
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2202      	movs	r2, #2
 800a200:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a204:	e003      	b.n	800a20e <HAL_TIM_IC_Start_IT+0x142>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2202      	movs	r2, #2
 800a20a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	2b0c      	cmp	r3, #12
 800a212:	d841      	bhi.n	800a298 <HAL_TIM_IC_Start_IT+0x1cc>
 800a214:	a201      	add	r2, pc, #4	@ (adr r2, 800a21c <HAL_TIM_IC_Start_IT+0x150>)
 800a216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a21a:	bf00      	nop
 800a21c:	0800a251 	.word	0x0800a251
 800a220:	0800a299 	.word	0x0800a299
 800a224:	0800a299 	.word	0x0800a299
 800a228:	0800a299 	.word	0x0800a299
 800a22c:	0800a263 	.word	0x0800a263
 800a230:	0800a299 	.word	0x0800a299
 800a234:	0800a299 	.word	0x0800a299
 800a238:	0800a299 	.word	0x0800a299
 800a23c:	0800a275 	.word	0x0800a275
 800a240:	0800a299 	.word	0x0800a299
 800a244:	0800a299 	.word	0x0800a299
 800a248:	0800a299 	.word	0x0800a299
 800a24c:	0800a287 	.word	0x0800a287
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	68da      	ldr	r2, [r3, #12]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f042 0202 	orr.w	r2, r2, #2
 800a25e:	60da      	str	r2, [r3, #12]
      break;
 800a260:	e01d      	b.n	800a29e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	68da      	ldr	r2, [r3, #12]
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f042 0204 	orr.w	r2, r2, #4
 800a270:	60da      	str	r2, [r3, #12]
      break;
 800a272:	e014      	b.n	800a29e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	68da      	ldr	r2, [r3, #12]
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	f042 0208 	orr.w	r2, r2, #8
 800a282:	60da      	str	r2, [r3, #12]
      break;
 800a284:	e00b      	b.n	800a29e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	68da      	ldr	r2, [r3, #12]
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f042 0210 	orr.w	r2, r2, #16
 800a294:	60da      	str	r2, [r3, #12]
      break;
 800a296:	e002      	b.n	800a29e <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	73fb      	strb	r3, [r7, #15]
      break;
 800a29c:	bf00      	nop
  }

  if (status == HAL_OK)
 800a29e:	7bfb      	ldrb	r3, [r7, #15]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d14e      	bne.n	800a342 <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	6839      	ldr	r1, [r7, #0]
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	f000 fc89 	bl	800abc4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	4a25      	ldr	r2, [pc, #148]	@ (800a34c <HAL_TIM_IC_Start_IT+0x280>)
 800a2b8:	4293      	cmp	r3, r2
 800a2ba:	d022      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a2c4:	d01d      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	4a21      	ldr	r2, [pc, #132]	@ (800a350 <HAL_TIM_IC_Start_IT+0x284>)
 800a2cc:	4293      	cmp	r3, r2
 800a2ce:	d018      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	4a1f      	ldr	r2, [pc, #124]	@ (800a354 <HAL_TIM_IC_Start_IT+0x288>)
 800a2d6:	4293      	cmp	r3, r2
 800a2d8:	d013      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a1e      	ldr	r2, [pc, #120]	@ (800a358 <HAL_TIM_IC_Start_IT+0x28c>)
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d00e      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	4a1c      	ldr	r2, [pc, #112]	@ (800a35c <HAL_TIM_IC_Start_IT+0x290>)
 800a2ea:	4293      	cmp	r3, r2
 800a2ec:	d009      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	4a1b      	ldr	r2, [pc, #108]	@ (800a360 <HAL_TIM_IC_Start_IT+0x294>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d004      	beq.n	800a302 <HAL_TIM_IC_Start_IT+0x236>
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	4a19      	ldr	r2, [pc, #100]	@ (800a364 <HAL_TIM_IC_Start_IT+0x298>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d115      	bne.n	800a32e <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	689a      	ldr	r2, [r3, #8]
 800a308:	4b17      	ldr	r3, [pc, #92]	@ (800a368 <HAL_TIM_IC_Start_IT+0x29c>)
 800a30a:	4013      	ands	r3, r2
 800a30c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	2b06      	cmp	r3, #6
 800a312:	d015      	beq.n	800a340 <HAL_TIM_IC_Start_IT+0x274>
 800a314:	68bb      	ldr	r3, [r7, #8]
 800a316:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a31a:	d011      	beq.n	800a340 <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	681a      	ldr	r2, [r3, #0]
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f042 0201 	orr.w	r2, r2, #1
 800a32a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a32c:	e008      	b.n	800a340 <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	681a      	ldr	r2, [r3, #0]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f042 0201 	orr.w	r2, r2, #1
 800a33c:	601a      	str	r2, [r3, #0]
 800a33e:	e000      	b.n	800a342 <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a340:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800a342:	7bfb      	ldrb	r3, [r7, #15]
}
 800a344:	4618      	mov	r0, r3
 800a346:	3710      	adds	r7, #16
 800a348:	46bd      	mov	sp, r7
 800a34a:	bd80      	pop	{r7, pc}
 800a34c:	40012c00 	.word	0x40012c00
 800a350:	40000400 	.word	0x40000400
 800a354:	40000800 	.word	0x40000800
 800a358:	40000c00 	.word	0x40000c00
 800a35c:	40013400 	.word	0x40013400
 800a360:	40014000 	.word	0x40014000
 800a364:	40015000 	.word	0x40015000
 800a368:	00010007 	.word	0x00010007

0800a36c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	68db      	ldr	r3, [r3, #12]
 800a37a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	691b      	ldr	r3, [r3, #16]
 800a382:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	f003 0302 	and.w	r3, r3, #2
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d020      	beq.n	800a3d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f003 0302 	and.w	r3, r3, #2
 800a394:	2b00      	cmp	r3, #0
 800a396:	d01b      	beq.n	800a3d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f06f 0202 	mvn.w	r2, #2
 800a3a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2201      	movs	r2, #1
 800a3a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	699b      	ldr	r3, [r3, #24]
 800a3ae:	f003 0303 	and.w	r3, r3, #3
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d003      	beq.n	800a3be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f7f8 f8a8 	bl	800250c <HAL_TIM_IC_CaptureCallback>
 800a3bc:	e005      	b.n	800a3ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f000 fa04 	bl	800a7cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 fa0b 	bl	800a7e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	f003 0304 	and.w	r3, r3, #4
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d020      	beq.n	800a41c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f003 0304 	and.w	r3, r3, #4
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d01b      	beq.n	800a41c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	f06f 0204 	mvn.w	r2, #4
 800a3ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2202      	movs	r2, #2
 800a3f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	699b      	ldr	r3, [r3, #24]
 800a3fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d003      	beq.n	800a40a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f7f8 f882 	bl	800250c <HAL_TIM_IC_CaptureCallback>
 800a408:	e005      	b.n	800a416 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 f9de 	bl	800a7cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 f9e5 	bl	800a7e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2200      	movs	r2, #0
 800a41a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	f003 0308 	and.w	r3, r3, #8
 800a422:	2b00      	cmp	r3, #0
 800a424:	d020      	beq.n	800a468 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	f003 0308 	and.w	r3, r3, #8
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d01b      	beq.n	800a468 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	f06f 0208 	mvn.w	r2, #8
 800a438:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2204      	movs	r2, #4
 800a43e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	69db      	ldr	r3, [r3, #28]
 800a446:	f003 0303 	and.w	r3, r3, #3
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d003      	beq.n	800a456 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f7f8 f85c 	bl	800250c <HAL_TIM_IC_CaptureCallback>
 800a454:	e005      	b.n	800a462 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a456:	6878      	ldr	r0, [r7, #4]
 800a458:	f000 f9b8 	bl	800a7cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a45c:	6878      	ldr	r0, [r7, #4]
 800a45e:	f000 f9bf 	bl	800a7e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2200      	movs	r2, #0
 800a466:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a468:	68bb      	ldr	r3, [r7, #8]
 800a46a:	f003 0310 	and.w	r3, r3, #16
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d020      	beq.n	800a4b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	f003 0310 	and.w	r3, r3, #16
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d01b      	beq.n	800a4b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f06f 0210 	mvn.w	r2, #16
 800a484:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2208      	movs	r2, #8
 800a48a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	69db      	ldr	r3, [r3, #28]
 800a492:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a496:	2b00      	cmp	r3, #0
 800a498:	d003      	beq.n	800a4a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a49a:	6878      	ldr	r0, [r7, #4]
 800a49c:	f7f8 f836 	bl	800250c <HAL_TIM_IC_CaptureCallback>
 800a4a0:	e005      	b.n	800a4ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 f992 	bl	800a7cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f000 f999 	bl	800a7e0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	f003 0301 	and.w	r3, r3, #1
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d00c      	beq.n	800a4d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f003 0301 	and.w	r3, r3, #1
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d007      	beq.n	800a4d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	f06f 0201 	mvn.w	r2, #1
 800a4d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f7f6 ff80 	bl	80013d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d104      	bne.n	800a4ec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d00c      	beq.n	800a506 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d007      	beq.n	800a506 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a4fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a500:	6878      	ldr	r0, [r7, #4]
 800a502:	f000 fc25 	bl	800ad50 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a506:	68bb      	ldr	r3, [r7, #8]
 800a508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d00c      	beq.n	800a52a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a516:	2b00      	cmp	r3, #0
 800a518:	d007      	beq.n	800a52a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a522:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a524:	6878      	ldr	r0, [r7, #4]
 800a526:	f000 fc1d 	bl	800ad64 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a52a:	68bb      	ldr	r3, [r7, #8]
 800a52c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a530:	2b00      	cmp	r3, #0
 800a532:	d00c      	beq.n	800a54e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d007      	beq.n	800a54e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a546:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f000 f953 	bl	800a7f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a54e:	68bb      	ldr	r3, [r7, #8]
 800a550:	f003 0320 	and.w	r3, r3, #32
 800a554:	2b00      	cmp	r3, #0
 800a556:	d00c      	beq.n	800a572 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	f003 0320 	and.w	r3, r3, #32
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d007      	beq.n	800a572 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f06f 0220 	mvn.w	r2, #32
 800a56a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f000 fbe5 	bl	800ad3c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a572:	68bb      	ldr	r3, [r7, #8]
 800a574:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d00c      	beq.n	800a596 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a582:	2b00      	cmp	r3, #0
 800a584:	d007      	beq.n	800a596 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a58e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f000 fbf1 	bl	800ad78 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d00c      	beq.n	800a5ba <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d007      	beq.n	800a5ba <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a5b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a5b4:	6878      	ldr	r0, [r7, #4]
 800a5b6:	f000 fbe9 	bl	800ad8c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d00c      	beq.n	800a5de <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d007      	beq.n	800a5de <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a5d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a5d8:	6878      	ldr	r0, [r7, #4]
 800a5da:	f000 fbe1 	bl	800ada0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a5de:	68bb      	ldr	r3, [r7, #8]
 800a5e0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d00c      	beq.n	800a602 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d007      	beq.n	800a602 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a5fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	f000 fbd9 	bl	800adb4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a602:	bf00      	nop
 800a604:	3710      	adds	r7, #16
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}

0800a60a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b086      	sub	sp, #24
 800a60e:	af00      	add	r7, sp, #0
 800a610:	60f8      	str	r0, [r7, #12]
 800a612:	60b9      	str	r1, [r7, #8]
 800a614:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a616:	2300      	movs	r3, #0
 800a618:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a620:	2b01      	cmp	r3, #1
 800a622:	d101      	bne.n	800a628 <HAL_TIM_IC_ConfigChannel+0x1e>
 800a624:	2302      	movs	r3, #2
 800a626:	e088      	b.n	800a73a <HAL_TIM_IC_ConfigChannel+0x130>
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	2201      	movs	r2, #1
 800a62c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d11b      	bne.n	800a66e <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800a646:	f000 f993 	bl	800a970 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	699a      	ldr	r2, [r3, #24]
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f022 020c 	bic.w	r2, r2, #12
 800a658:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	6999      	ldr	r1, [r3, #24]
 800a660:	68bb      	ldr	r3, [r7, #8]
 800a662:	689a      	ldr	r2, [r3, #8]
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	430a      	orrs	r2, r1
 800a66a:	619a      	str	r2, [r3, #24]
 800a66c:	e060      	b.n	800a730 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2b04      	cmp	r3, #4
 800a672:	d11c      	bne.n	800a6ae <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800a684:	f000 f9e8 	bl	800aa58 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	699a      	ldr	r2, [r3, #24]
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800a696:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	6999      	ldr	r1, [r3, #24]
 800a69e:	68bb      	ldr	r3, [r7, #8]
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	021a      	lsls	r2, r3, #8
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	430a      	orrs	r2, r1
 800a6aa:	619a      	str	r2, [r3, #24]
 800a6ac:	e040      	b.n	800a730 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2b08      	cmp	r3, #8
 800a6b2:	d11b      	bne.n	800a6ec <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800a6c4:	f000 fa05 	bl	800aad2 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	69da      	ldr	r2, [r3, #28]
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f022 020c 	bic.w	r2, r2, #12
 800a6d6:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	69d9      	ldr	r1, [r3, #28]
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	689a      	ldr	r2, [r3, #8]
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	430a      	orrs	r2, r1
 800a6e8:	61da      	str	r2, [r3, #28]
 800a6ea:	e021      	b.n	800a730 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2b0c      	cmp	r3, #12
 800a6f0:	d11c      	bne.n	800a72c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800a6fe:	68bb      	ldr	r3, [r7, #8]
 800a700:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800a702:	f000 fa22 	bl	800ab4a <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	69da      	ldr	r2, [r3, #28]
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800a714:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	69d9      	ldr	r1, [r3, #28]
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	689b      	ldr	r3, [r3, #8]
 800a720:	021a      	lsls	r2, r3, #8
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	430a      	orrs	r2, r1
 800a728:	61da      	str	r2, [r3, #28]
 800a72a:	e001      	b.n	800a730 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800a72c:	2301      	movs	r3, #1
 800a72e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2200      	movs	r2, #0
 800a734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a738:	7dfb      	ldrb	r3, [r7, #23]
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3718      	adds	r7, #24
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}
	...

0800a744 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a744:	b480      	push	{r7}
 800a746:	b085      	sub	sp, #20
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
 800a74c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800a74e:	2300      	movs	r3, #0
 800a750:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	2b0c      	cmp	r3, #12
 800a756:	d831      	bhi.n	800a7bc <HAL_TIM_ReadCapturedValue+0x78>
 800a758:	a201      	add	r2, pc, #4	@ (adr r2, 800a760 <HAL_TIM_ReadCapturedValue+0x1c>)
 800a75a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a75e:	bf00      	nop
 800a760:	0800a795 	.word	0x0800a795
 800a764:	0800a7bd 	.word	0x0800a7bd
 800a768:	0800a7bd 	.word	0x0800a7bd
 800a76c:	0800a7bd 	.word	0x0800a7bd
 800a770:	0800a79f 	.word	0x0800a79f
 800a774:	0800a7bd 	.word	0x0800a7bd
 800a778:	0800a7bd 	.word	0x0800a7bd
 800a77c:	0800a7bd 	.word	0x0800a7bd
 800a780:	0800a7a9 	.word	0x0800a7a9
 800a784:	0800a7bd 	.word	0x0800a7bd
 800a788:	0800a7bd 	.word	0x0800a7bd
 800a78c:	0800a7bd 	.word	0x0800a7bd
 800a790:	0800a7b3 	.word	0x0800a7b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a79a:	60fb      	str	r3, [r7, #12]

      break;
 800a79c:	e00f      	b.n	800a7be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7a4:	60fb      	str	r3, [r7, #12]

      break;
 800a7a6:	e00a      	b.n	800a7be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7ae:	60fb      	str	r3, [r7, #12]

      break;
 800a7b0:	e005      	b.n	800a7be <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7b8:	60fb      	str	r3, [r7, #12]

      break;
 800a7ba:	e000      	b.n	800a7be <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800a7bc:	bf00      	nop
  }

  return tmpreg;
 800a7be:	68fb      	ldr	r3, [r7, #12]
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	3714      	adds	r7, #20
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr

0800a7cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a7cc:	b480      	push	{r7}
 800a7ce:	b083      	sub	sp, #12
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a7d4:	bf00      	nop
 800a7d6:	370c      	adds	r7, #12
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7de:	4770      	bx	lr

0800a7e0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b083      	sub	sp, #12
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a7e8:	bf00      	nop
 800a7ea:	370c      	adds	r7, #12
 800a7ec:	46bd      	mov	sp, r7
 800a7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f2:	4770      	bx	lr

0800a7f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b083      	sub	sp, #12
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a7fc:	bf00      	nop
 800a7fe:	370c      	adds	r7, #12
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr

0800a808 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a808:	b480      	push	{r7}
 800a80a:	b085      	sub	sp, #20
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
 800a810:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681b      	ldr	r3, [r3, #0]
 800a816:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	4a4c      	ldr	r2, [pc, #304]	@ (800a94c <TIM_Base_SetConfig+0x144>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d017      	beq.n	800a850 <TIM_Base_SetConfig+0x48>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a826:	d013      	beq.n	800a850 <TIM_Base_SetConfig+0x48>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	4a49      	ldr	r2, [pc, #292]	@ (800a950 <TIM_Base_SetConfig+0x148>)
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d00f      	beq.n	800a850 <TIM_Base_SetConfig+0x48>
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	4a48      	ldr	r2, [pc, #288]	@ (800a954 <TIM_Base_SetConfig+0x14c>)
 800a834:	4293      	cmp	r3, r2
 800a836:	d00b      	beq.n	800a850 <TIM_Base_SetConfig+0x48>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	4a47      	ldr	r2, [pc, #284]	@ (800a958 <TIM_Base_SetConfig+0x150>)
 800a83c:	4293      	cmp	r3, r2
 800a83e:	d007      	beq.n	800a850 <TIM_Base_SetConfig+0x48>
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	4a46      	ldr	r2, [pc, #280]	@ (800a95c <TIM_Base_SetConfig+0x154>)
 800a844:	4293      	cmp	r3, r2
 800a846:	d003      	beq.n	800a850 <TIM_Base_SetConfig+0x48>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	4a45      	ldr	r2, [pc, #276]	@ (800a960 <TIM_Base_SetConfig+0x158>)
 800a84c:	4293      	cmp	r3, r2
 800a84e:	d108      	bne.n	800a862 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	68fa      	ldr	r2, [r7, #12]
 800a85e:	4313      	orrs	r3, r2
 800a860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	4a39      	ldr	r2, [pc, #228]	@ (800a94c <TIM_Base_SetConfig+0x144>)
 800a866:	4293      	cmp	r3, r2
 800a868:	d023      	beq.n	800a8b2 <TIM_Base_SetConfig+0xaa>
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a870:	d01f      	beq.n	800a8b2 <TIM_Base_SetConfig+0xaa>
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	4a36      	ldr	r2, [pc, #216]	@ (800a950 <TIM_Base_SetConfig+0x148>)
 800a876:	4293      	cmp	r3, r2
 800a878:	d01b      	beq.n	800a8b2 <TIM_Base_SetConfig+0xaa>
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	4a35      	ldr	r2, [pc, #212]	@ (800a954 <TIM_Base_SetConfig+0x14c>)
 800a87e:	4293      	cmp	r3, r2
 800a880:	d017      	beq.n	800a8b2 <TIM_Base_SetConfig+0xaa>
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	4a34      	ldr	r2, [pc, #208]	@ (800a958 <TIM_Base_SetConfig+0x150>)
 800a886:	4293      	cmp	r3, r2
 800a888:	d013      	beq.n	800a8b2 <TIM_Base_SetConfig+0xaa>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	4a33      	ldr	r2, [pc, #204]	@ (800a95c <TIM_Base_SetConfig+0x154>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d00f      	beq.n	800a8b2 <TIM_Base_SetConfig+0xaa>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	4a33      	ldr	r2, [pc, #204]	@ (800a964 <TIM_Base_SetConfig+0x15c>)
 800a896:	4293      	cmp	r3, r2
 800a898:	d00b      	beq.n	800a8b2 <TIM_Base_SetConfig+0xaa>
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	4a32      	ldr	r2, [pc, #200]	@ (800a968 <TIM_Base_SetConfig+0x160>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d007      	beq.n	800a8b2 <TIM_Base_SetConfig+0xaa>
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	4a31      	ldr	r2, [pc, #196]	@ (800a96c <TIM_Base_SetConfig+0x164>)
 800a8a6:	4293      	cmp	r3, r2
 800a8a8:	d003      	beq.n	800a8b2 <TIM_Base_SetConfig+0xaa>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	4a2c      	ldr	r2, [pc, #176]	@ (800a960 <TIM_Base_SetConfig+0x158>)
 800a8ae:	4293      	cmp	r3, r2
 800a8b0:	d108      	bne.n	800a8c4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a8b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	68db      	ldr	r3, [r3, #12]
 800a8be:	68fa      	ldr	r2, [r7, #12]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a8ca:	683b      	ldr	r3, [r7, #0]
 800a8cc:	695b      	ldr	r3, [r3, #20]
 800a8ce:	4313      	orrs	r3, r2
 800a8d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	68fa      	ldr	r2, [r7, #12]
 800a8d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a8d8:	683b      	ldr	r3, [r7, #0]
 800a8da:	689a      	ldr	r2, [r3, #8]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	681a      	ldr	r2, [r3, #0]
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	4a18      	ldr	r2, [pc, #96]	@ (800a94c <TIM_Base_SetConfig+0x144>)
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d013      	beq.n	800a918 <TIM_Base_SetConfig+0x110>
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	4a1a      	ldr	r2, [pc, #104]	@ (800a95c <TIM_Base_SetConfig+0x154>)
 800a8f4:	4293      	cmp	r3, r2
 800a8f6:	d00f      	beq.n	800a918 <TIM_Base_SetConfig+0x110>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	4a1a      	ldr	r2, [pc, #104]	@ (800a964 <TIM_Base_SetConfig+0x15c>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d00b      	beq.n	800a918 <TIM_Base_SetConfig+0x110>
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	4a19      	ldr	r2, [pc, #100]	@ (800a968 <TIM_Base_SetConfig+0x160>)
 800a904:	4293      	cmp	r3, r2
 800a906:	d007      	beq.n	800a918 <TIM_Base_SetConfig+0x110>
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	4a18      	ldr	r2, [pc, #96]	@ (800a96c <TIM_Base_SetConfig+0x164>)
 800a90c:	4293      	cmp	r3, r2
 800a90e:	d003      	beq.n	800a918 <TIM_Base_SetConfig+0x110>
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	4a13      	ldr	r2, [pc, #76]	@ (800a960 <TIM_Base_SetConfig+0x158>)
 800a914:	4293      	cmp	r3, r2
 800a916:	d103      	bne.n	800a920 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	691a      	ldr	r2, [r3, #16]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	2201      	movs	r2, #1
 800a924:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	691b      	ldr	r3, [r3, #16]
 800a92a:	f003 0301 	and.w	r3, r3, #1
 800a92e:	2b01      	cmp	r3, #1
 800a930:	d105      	bne.n	800a93e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	691b      	ldr	r3, [r3, #16]
 800a936:	f023 0201 	bic.w	r2, r3, #1
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	611a      	str	r2, [r3, #16]
  }
}
 800a93e:	bf00      	nop
 800a940:	3714      	adds	r7, #20
 800a942:	46bd      	mov	sp, r7
 800a944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a948:	4770      	bx	lr
 800a94a:	bf00      	nop
 800a94c:	40012c00 	.word	0x40012c00
 800a950:	40000400 	.word	0x40000400
 800a954:	40000800 	.word	0x40000800
 800a958:	40000c00 	.word	0x40000c00
 800a95c:	40013400 	.word	0x40013400
 800a960:	40015000 	.word	0x40015000
 800a964:	40014000 	.word	0x40014000
 800a968:	40014400 	.word	0x40014400
 800a96c:	40014800 	.word	0x40014800

0800a970 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a970:	b480      	push	{r7}
 800a972:	b087      	sub	sp, #28
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	607a      	str	r2, [r7, #4]
 800a97c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	6a1b      	ldr	r3, [r3, #32]
 800a982:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	6a1b      	ldr	r3, [r3, #32]
 800a988:	f023 0201 	bic.w	r2, r3, #1
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	699b      	ldr	r3, [r3, #24]
 800a994:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	4a28      	ldr	r2, [pc, #160]	@ (800aa3c <TIM_TI1_SetConfig+0xcc>)
 800a99a:	4293      	cmp	r3, r2
 800a99c:	d01b      	beq.n	800a9d6 <TIM_TI1_SetConfig+0x66>
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9a4:	d017      	beq.n	800a9d6 <TIM_TI1_SetConfig+0x66>
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	4a25      	ldr	r2, [pc, #148]	@ (800aa40 <TIM_TI1_SetConfig+0xd0>)
 800a9aa:	4293      	cmp	r3, r2
 800a9ac:	d013      	beq.n	800a9d6 <TIM_TI1_SetConfig+0x66>
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	4a24      	ldr	r2, [pc, #144]	@ (800aa44 <TIM_TI1_SetConfig+0xd4>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d00f      	beq.n	800a9d6 <TIM_TI1_SetConfig+0x66>
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	4a23      	ldr	r2, [pc, #140]	@ (800aa48 <TIM_TI1_SetConfig+0xd8>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d00b      	beq.n	800a9d6 <TIM_TI1_SetConfig+0x66>
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	4a22      	ldr	r2, [pc, #136]	@ (800aa4c <TIM_TI1_SetConfig+0xdc>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d007      	beq.n	800a9d6 <TIM_TI1_SetConfig+0x66>
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	4a21      	ldr	r2, [pc, #132]	@ (800aa50 <TIM_TI1_SetConfig+0xe0>)
 800a9ca:	4293      	cmp	r3, r2
 800a9cc:	d003      	beq.n	800a9d6 <TIM_TI1_SetConfig+0x66>
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	4a20      	ldr	r2, [pc, #128]	@ (800aa54 <TIM_TI1_SetConfig+0xe4>)
 800a9d2:	4293      	cmp	r3, r2
 800a9d4:	d101      	bne.n	800a9da <TIM_TI1_SetConfig+0x6a>
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	e000      	b.n	800a9dc <TIM_TI1_SetConfig+0x6c>
 800a9da:	2300      	movs	r3, #0
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d008      	beq.n	800a9f2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	f023 0303 	bic.w	r3, r3, #3
 800a9e6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a9e8:	697a      	ldr	r2, [r7, #20]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	617b      	str	r3, [r7, #20]
 800a9f0:	e003      	b.n	800a9fa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	f043 0301 	orr.w	r3, r3, #1
 800a9f8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a9fa:	697b      	ldr	r3, [r7, #20]
 800a9fc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800aa00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	011b      	lsls	r3, r3, #4
 800aa06:	b2db      	uxtb	r3, r3
 800aa08:	697a      	ldr	r2, [r7, #20]
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aa0e:	693b      	ldr	r3, [r7, #16]
 800aa10:	f023 030a 	bic.w	r3, r3, #10
 800aa14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	f003 030a 	and.w	r3, r3, #10
 800aa1c:	693a      	ldr	r2, [r7, #16]
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	697a      	ldr	r2, [r7, #20]
 800aa26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	693a      	ldr	r2, [r7, #16]
 800aa2c:	621a      	str	r2, [r3, #32]
}
 800aa2e:	bf00      	nop
 800aa30:	371c      	adds	r7, #28
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop
 800aa3c:	40012c00 	.word	0x40012c00
 800aa40:	40000400 	.word	0x40000400
 800aa44:	40000800 	.word	0x40000800
 800aa48:	40000c00 	.word	0x40000c00
 800aa4c:	40013400 	.word	0x40013400
 800aa50:	40014000 	.word	0x40014000
 800aa54:	40015000 	.word	0x40015000

0800aa58 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b087      	sub	sp, #28
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	60f8      	str	r0, [r7, #12]
 800aa60:	60b9      	str	r1, [r7, #8]
 800aa62:	607a      	str	r2, [r7, #4]
 800aa64:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	6a1b      	ldr	r3, [r3, #32]
 800aa6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	6a1b      	ldr	r3, [r3, #32]
 800aa70:	f023 0210 	bic.w	r2, r3, #16
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	699b      	ldr	r3, [r3, #24]
 800aa7c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800aa7e:	693b      	ldr	r3, [r7, #16]
 800aa80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	021b      	lsls	r3, r3, #8
 800aa8a:	693a      	ldr	r2, [r7, #16]
 800aa8c:	4313      	orrs	r3, r2
 800aa8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800aa96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	031b      	lsls	r3, r3, #12
 800aa9c:	b29b      	uxth	r3, r3
 800aa9e:	693a      	ldr	r2, [r7, #16]
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aaa4:	697b      	ldr	r3, [r7, #20]
 800aaa6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800aaaa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	011b      	lsls	r3, r3, #4
 800aab0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800aab4:	697a      	ldr	r2, [r7, #20]
 800aab6:	4313      	orrs	r3, r2
 800aab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	693a      	ldr	r2, [r7, #16]
 800aabe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	697a      	ldr	r2, [r7, #20]
 800aac4:	621a      	str	r2, [r3, #32]
}
 800aac6:	bf00      	nop
 800aac8:	371c      	adds	r7, #28
 800aaca:	46bd      	mov	sp, r7
 800aacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad0:	4770      	bx	lr

0800aad2 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800aad2:	b480      	push	{r7}
 800aad4:	b087      	sub	sp, #28
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	60f8      	str	r0, [r7, #12]
 800aada:	60b9      	str	r1, [r7, #8]
 800aadc:	607a      	str	r2, [r7, #4]
 800aade:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	6a1b      	ldr	r3, [r3, #32]
 800aae4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	6a1b      	ldr	r3, [r3, #32]
 800aaea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	69db      	ldr	r3, [r3, #28]
 800aaf6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	f023 0303 	bic.w	r3, r3, #3
 800aafe:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800ab00:	693a      	ldr	r2, [r7, #16]
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	4313      	orrs	r3, r2
 800ab06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ab0e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	011b      	lsls	r3, r3, #4
 800ab14:	b2db      	uxtb	r3, r3
 800ab16:	693a      	ldr	r2, [r7, #16]
 800ab18:	4313      	orrs	r3, r2
 800ab1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800ab22:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	021b      	lsls	r3, r3, #8
 800ab28:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800ab2c:	697a      	ldr	r2, [r7, #20]
 800ab2e:	4313      	orrs	r3, r2
 800ab30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	693a      	ldr	r2, [r7, #16]
 800ab36:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	697a      	ldr	r2, [r7, #20]
 800ab3c:	621a      	str	r2, [r3, #32]
}
 800ab3e:	bf00      	nop
 800ab40:	371c      	adds	r7, #28
 800ab42:	46bd      	mov	sp, r7
 800ab44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab48:	4770      	bx	lr

0800ab4a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ab4a:	b480      	push	{r7}
 800ab4c:	b087      	sub	sp, #28
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	60f8      	str	r0, [r7, #12]
 800ab52:	60b9      	str	r1, [r7, #8]
 800ab54:	607a      	str	r2, [r7, #4]
 800ab56:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	6a1b      	ldr	r3, [r3, #32]
 800ab5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	6a1b      	ldr	r3, [r3, #32]
 800ab62:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	69db      	ldr	r3, [r3, #28]
 800ab6e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ab76:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	021b      	lsls	r3, r3, #8
 800ab7c:	693a      	ldr	r2, [r7, #16]
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800ab82:	693b      	ldr	r3, [r7, #16]
 800ab84:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ab88:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	031b      	lsls	r3, r3, #12
 800ab8e:	b29b      	uxth	r3, r3
 800ab90:	693a      	ldr	r2, [r7, #16]
 800ab92:	4313      	orrs	r3, r2
 800ab94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800ab9c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	031b      	lsls	r3, r3, #12
 800aba2:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800aba6:	697a      	ldr	r2, [r7, #20]
 800aba8:	4313      	orrs	r3, r2
 800abaa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	693a      	ldr	r2, [r7, #16]
 800abb0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	697a      	ldr	r2, [r7, #20]
 800abb6:	621a      	str	r2, [r3, #32]
}
 800abb8:	bf00      	nop
 800abba:	371c      	adds	r7, #28
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr

0800abc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b087      	sub	sp, #28
 800abc8:	af00      	add	r7, sp, #0
 800abca:	60f8      	str	r0, [r7, #12]
 800abcc:	60b9      	str	r1, [r7, #8]
 800abce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	f003 031f 	and.w	r3, r3, #31
 800abd6:	2201      	movs	r2, #1
 800abd8:	fa02 f303 	lsl.w	r3, r2, r3
 800abdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	6a1a      	ldr	r2, [r3, #32]
 800abe2:	697b      	ldr	r3, [r7, #20]
 800abe4:	43db      	mvns	r3, r3
 800abe6:	401a      	ands	r2, r3
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	6a1a      	ldr	r2, [r3, #32]
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	f003 031f 	and.w	r3, r3, #31
 800abf6:	6879      	ldr	r1, [r7, #4]
 800abf8:	fa01 f303 	lsl.w	r3, r1, r3
 800abfc:	431a      	orrs	r2, r3
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	621a      	str	r2, [r3, #32]
}
 800ac02:	bf00      	nop
 800ac04:	371c      	adds	r7, #28
 800ac06:	46bd      	mov	sp, r7
 800ac08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0c:	4770      	bx	lr
	...

0800ac10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ac10:	b480      	push	{r7}
 800ac12:	b085      	sub	sp, #20
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
 800ac18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	d101      	bne.n	800ac28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ac24:	2302      	movs	r3, #2
 800ac26:	e074      	b.n	800ad12 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	2201      	movs	r2, #1
 800ac2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2202      	movs	r2, #2
 800ac34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	689b      	ldr	r3, [r3, #8]
 800ac46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4a34      	ldr	r2, [pc, #208]	@ (800ad20 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d009      	beq.n	800ac66 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	4a33      	ldr	r2, [pc, #204]	@ (800ad24 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ac58:	4293      	cmp	r3, r2
 800ac5a:	d004      	beq.n	800ac66 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	4a31      	ldr	r2, [pc, #196]	@ (800ad28 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ac62:	4293      	cmp	r3, r2
 800ac64:	d108      	bne.n	800ac78 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ac6c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	685b      	ldr	r3, [r3, #4]
 800ac72:	68fa      	ldr	r2, [r7, #12]
 800ac74:	4313      	orrs	r3, r2
 800ac76:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800ac7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	68fa      	ldr	r2, [r7, #12]
 800ac8a:	4313      	orrs	r3, r2
 800ac8c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	68fa      	ldr	r2, [r7, #12]
 800ac94:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	4a21      	ldr	r2, [pc, #132]	@ (800ad20 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d022      	beq.n	800ace6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aca8:	d01d      	beq.n	800ace6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	4a1f      	ldr	r2, [pc, #124]	@ (800ad2c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800acb0:	4293      	cmp	r3, r2
 800acb2:	d018      	beq.n	800ace6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	4a1d      	ldr	r2, [pc, #116]	@ (800ad30 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800acba:	4293      	cmp	r3, r2
 800acbc:	d013      	beq.n	800ace6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	4a1c      	ldr	r2, [pc, #112]	@ (800ad34 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800acc4:	4293      	cmp	r3, r2
 800acc6:	d00e      	beq.n	800ace6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	4a15      	ldr	r2, [pc, #84]	@ (800ad24 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800acce:	4293      	cmp	r3, r2
 800acd0:	d009      	beq.n	800ace6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	4a18      	ldr	r2, [pc, #96]	@ (800ad38 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800acd8:	4293      	cmp	r3, r2
 800acda:	d004      	beq.n	800ace6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	4a11      	ldr	r2, [pc, #68]	@ (800ad28 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ace2:	4293      	cmp	r3, r2
 800ace4:	d10c      	bne.n	800ad00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800acec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	689b      	ldr	r3, [r3, #8]
 800acf2:	68ba      	ldr	r2, [r7, #8]
 800acf4:	4313      	orrs	r3, r2
 800acf6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	68ba      	ldr	r2, [r7, #8]
 800acfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	2201      	movs	r2, #1
 800ad04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ad10:	2300      	movs	r3, #0
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3714      	adds	r7, #20
 800ad16:	46bd      	mov	sp, r7
 800ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1c:	4770      	bx	lr
 800ad1e:	bf00      	nop
 800ad20:	40012c00 	.word	0x40012c00
 800ad24:	40013400 	.word	0x40013400
 800ad28:	40015000 	.word	0x40015000
 800ad2c:	40000400 	.word	0x40000400
 800ad30:	40000800 	.word	0x40000800
 800ad34:	40000c00 	.word	0x40000c00
 800ad38:	40014000 	.word	0x40014000

0800ad3c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	b083      	sub	sp, #12
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ad44:	bf00      	nop
 800ad46:	370c      	adds	r7, #12
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4e:	4770      	bx	lr

0800ad50 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b083      	sub	sp, #12
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ad58:	bf00      	nop
 800ad5a:	370c      	adds	r7, #12
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad62:	4770      	bx	lr

0800ad64 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ad64:	b480      	push	{r7}
 800ad66:	b083      	sub	sp, #12
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ad6c:	bf00      	nop
 800ad6e:	370c      	adds	r7, #12
 800ad70:	46bd      	mov	sp, r7
 800ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad76:	4770      	bx	lr

0800ad78 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800ad78:	b480      	push	{r7}
 800ad7a:	b083      	sub	sp, #12
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800ad80:	bf00      	nop
 800ad82:	370c      	adds	r7, #12
 800ad84:	46bd      	mov	sp, r7
 800ad86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8a:	4770      	bx	lr

0800ad8c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800ad8c:	b480      	push	{r7}
 800ad8e:	b083      	sub	sp, #12
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800ad94:	bf00      	nop
 800ad96:	370c      	adds	r7, #12
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad9e:	4770      	bx	lr

0800ada0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b083      	sub	sp, #12
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800ada8:	bf00      	nop
 800adaa:	370c      	adds	r7, #12
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr

0800adb4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b083      	sub	sp, #12
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800adbc:	bf00      	nop
 800adbe:	370c      	adds	r7, #12
 800adc0:	46bd      	mov	sp, r7
 800adc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc6:	4770      	bx	lr

0800adc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b082      	sub	sp, #8
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d101      	bne.n	800adda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800add6:	2301      	movs	r3, #1
 800add8:	e042      	b.n	800ae60 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d106      	bne.n	800adf2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2200      	movs	r2, #0
 800ade8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800adec:	6878      	ldr	r0, [r7, #4]
 800adee:	f7f6 fdc7 	bl	8001980 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	2224      	movs	r2, #36	@ 0x24
 800adf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	f022 0201 	bic.w	r2, r2, #1
 800ae08:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d002      	beq.n	800ae18 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f000 fb24 	bl	800b460 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ae18:	6878      	ldr	r0, [r7, #4]
 800ae1a:	f000 f825 	bl	800ae68 <UART_SetConfig>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d101      	bne.n	800ae28 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800ae24:	2301      	movs	r3, #1
 800ae26:	e01b      	b.n	800ae60 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	685a      	ldr	r2, [r3, #4]
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ae36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	689a      	ldr	r2, [r3, #8]
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ae46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	681a      	ldr	r2, [r3, #0]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	f042 0201 	orr.w	r2, r2, #1
 800ae56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f000 fba3 	bl	800b5a4 <UART_CheckIdleState>
 800ae5e:	4603      	mov	r3, r0
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	3708      	adds	r7, #8
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}

0800ae68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ae68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ae6c:	b08c      	sub	sp, #48	@ 0x30
 800ae6e:	af00      	add	r7, sp, #0
 800ae70:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ae72:	2300      	movs	r3, #0
 800ae74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	689a      	ldr	r2, [r3, #8]
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	691b      	ldr	r3, [r3, #16]
 800ae80:	431a      	orrs	r2, r3
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	695b      	ldr	r3, [r3, #20]
 800ae86:	431a      	orrs	r2, r3
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	69db      	ldr	r3, [r3, #28]
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	681a      	ldr	r2, [r3, #0]
 800ae96:	4baa      	ldr	r3, [pc, #680]	@ (800b140 <UART_SetConfig+0x2d8>)
 800ae98:	4013      	ands	r3, r2
 800ae9a:	697a      	ldr	r2, [r7, #20]
 800ae9c:	6812      	ldr	r2, [r2, #0]
 800ae9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aea0:	430b      	orrs	r3, r1
 800aea2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800aea4:	697b      	ldr	r3, [r7, #20]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	685b      	ldr	r3, [r3, #4]
 800aeaa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	68da      	ldr	r2, [r3, #12]
 800aeb2:	697b      	ldr	r3, [r7, #20]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	430a      	orrs	r2, r1
 800aeb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	699b      	ldr	r3, [r3, #24]
 800aebe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a9f      	ldr	r2, [pc, #636]	@ (800b144 <UART_SetConfig+0x2dc>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d004      	beq.n	800aed4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800aeca:	697b      	ldr	r3, [r7, #20]
 800aecc:	6a1b      	ldr	r3, [r3, #32]
 800aece:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aed0:	4313      	orrs	r3, r2
 800aed2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800aed4:	697b      	ldr	r3, [r7, #20]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	689b      	ldr	r3, [r3, #8]
 800aeda:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800aede:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800aee2:	697a      	ldr	r2, [r7, #20]
 800aee4:	6812      	ldr	r2, [r2, #0]
 800aee6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800aee8:	430b      	orrs	r3, r1
 800aeea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800aeec:	697b      	ldr	r3, [r7, #20]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aef2:	f023 010f 	bic.w	r1, r3, #15
 800aef6:	697b      	ldr	r3, [r7, #20]
 800aef8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800aefa:	697b      	ldr	r3, [r7, #20]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	430a      	orrs	r2, r1
 800af00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	4a90      	ldr	r2, [pc, #576]	@ (800b148 <UART_SetConfig+0x2e0>)
 800af08:	4293      	cmp	r3, r2
 800af0a:	d125      	bne.n	800af58 <UART_SetConfig+0xf0>
 800af0c:	4b8f      	ldr	r3, [pc, #572]	@ (800b14c <UART_SetConfig+0x2e4>)
 800af0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af12:	f003 0303 	and.w	r3, r3, #3
 800af16:	2b03      	cmp	r3, #3
 800af18:	d81a      	bhi.n	800af50 <UART_SetConfig+0xe8>
 800af1a:	a201      	add	r2, pc, #4	@ (adr r2, 800af20 <UART_SetConfig+0xb8>)
 800af1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af20:	0800af31 	.word	0x0800af31
 800af24:	0800af41 	.word	0x0800af41
 800af28:	0800af39 	.word	0x0800af39
 800af2c:	0800af49 	.word	0x0800af49
 800af30:	2301      	movs	r3, #1
 800af32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af36:	e116      	b.n	800b166 <UART_SetConfig+0x2fe>
 800af38:	2302      	movs	r3, #2
 800af3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af3e:	e112      	b.n	800b166 <UART_SetConfig+0x2fe>
 800af40:	2304      	movs	r3, #4
 800af42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af46:	e10e      	b.n	800b166 <UART_SetConfig+0x2fe>
 800af48:	2308      	movs	r3, #8
 800af4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af4e:	e10a      	b.n	800b166 <UART_SetConfig+0x2fe>
 800af50:	2310      	movs	r3, #16
 800af52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af56:	e106      	b.n	800b166 <UART_SetConfig+0x2fe>
 800af58:	697b      	ldr	r3, [r7, #20]
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	4a7c      	ldr	r2, [pc, #496]	@ (800b150 <UART_SetConfig+0x2e8>)
 800af5e:	4293      	cmp	r3, r2
 800af60:	d138      	bne.n	800afd4 <UART_SetConfig+0x16c>
 800af62:	4b7a      	ldr	r3, [pc, #488]	@ (800b14c <UART_SetConfig+0x2e4>)
 800af64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af68:	f003 030c 	and.w	r3, r3, #12
 800af6c:	2b0c      	cmp	r3, #12
 800af6e:	d82d      	bhi.n	800afcc <UART_SetConfig+0x164>
 800af70:	a201      	add	r2, pc, #4	@ (adr r2, 800af78 <UART_SetConfig+0x110>)
 800af72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af76:	bf00      	nop
 800af78:	0800afad 	.word	0x0800afad
 800af7c:	0800afcd 	.word	0x0800afcd
 800af80:	0800afcd 	.word	0x0800afcd
 800af84:	0800afcd 	.word	0x0800afcd
 800af88:	0800afbd 	.word	0x0800afbd
 800af8c:	0800afcd 	.word	0x0800afcd
 800af90:	0800afcd 	.word	0x0800afcd
 800af94:	0800afcd 	.word	0x0800afcd
 800af98:	0800afb5 	.word	0x0800afb5
 800af9c:	0800afcd 	.word	0x0800afcd
 800afa0:	0800afcd 	.word	0x0800afcd
 800afa4:	0800afcd 	.word	0x0800afcd
 800afa8:	0800afc5 	.word	0x0800afc5
 800afac:	2300      	movs	r3, #0
 800afae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afb2:	e0d8      	b.n	800b166 <UART_SetConfig+0x2fe>
 800afb4:	2302      	movs	r3, #2
 800afb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afba:	e0d4      	b.n	800b166 <UART_SetConfig+0x2fe>
 800afbc:	2304      	movs	r3, #4
 800afbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afc2:	e0d0      	b.n	800b166 <UART_SetConfig+0x2fe>
 800afc4:	2308      	movs	r3, #8
 800afc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afca:	e0cc      	b.n	800b166 <UART_SetConfig+0x2fe>
 800afcc:	2310      	movs	r3, #16
 800afce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afd2:	e0c8      	b.n	800b166 <UART_SetConfig+0x2fe>
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	4a5e      	ldr	r2, [pc, #376]	@ (800b154 <UART_SetConfig+0x2ec>)
 800afda:	4293      	cmp	r3, r2
 800afdc:	d125      	bne.n	800b02a <UART_SetConfig+0x1c2>
 800afde:	4b5b      	ldr	r3, [pc, #364]	@ (800b14c <UART_SetConfig+0x2e4>)
 800afe0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afe4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800afe8:	2b30      	cmp	r3, #48	@ 0x30
 800afea:	d016      	beq.n	800b01a <UART_SetConfig+0x1b2>
 800afec:	2b30      	cmp	r3, #48	@ 0x30
 800afee:	d818      	bhi.n	800b022 <UART_SetConfig+0x1ba>
 800aff0:	2b20      	cmp	r3, #32
 800aff2:	d00a      	beq.n	800b00a <UART_SetConfig+0x1a2>
 800aff4:	2b20      	cmp	r3, #32
 800aff6:	d814      	bhi.n	800b022 <UART_SetConfig+0x1ba>
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d002      	beq.n	800b002 <UART_SetConfig+0x19a>
 800affc:	2b10      	cmp	r3, #16
 800affe:	d008      	beq.n	800b012 <UART_SetConfig+0x1aa>
 800b000:	e00f      	b.n	800b022 <UART_SetConfig+0x1ba>
 800b002:	2300      	movs	r3, #0
 800b004:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b008:	e0ad      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b00a:	2302      	movs	r3, #2
 800b00c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b010:	e0a9      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b012:	2304      	movs	r3, #4
 800b014:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b018:	e0a5      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b01a:	2308      	movs	r3, #8
 800b01c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b020:	e0a1      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b022:	2310      	movs	r3, #16
 800b024:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b028:	e09d      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b02a:	697b      	ldr	r3, [r7, #20]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	4a4a      	ldr	r2, [pc, #296]	@ (800b158 <UART_SetConfig+0x2f0>)
 800b030:	4293      	cmp	r3, r2
 800b032:	d125      	bne.n	800b080 <UART_SetConfig+0x218>
 800b034:	4b45      	ldr	r3, [pc, #276]	@ (800b14c <UART_SetConfig+0x2e4>)
 800b036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b03a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b03e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b040:	d016      	beq.n	800b070 <UART_SetConfig+0x208>
 800b042:	2bc0      	cmp	r3, #192	@ 0xc0
 800b044:	d818      	bhi.n	800b078 <UART_SetConfig+0x210>
 800b046:	2b80      	cmp	r3, #128	@ 0x80
 800b048:	d00a      	beq.n	800b060 <UART_SetConfig+0x1f8>
 800b04a:	2b80      	cmp	r3, #128	@ 0x80
 800b04c:	d814      	bhi.n	800b078 <UART_SetConfig+0x210>
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d002      	beq.n	800b058 <UART_SetConfig+0x1f0>
 800b052:	2b40      	cmp	r3, #64	@ 0x40
 800b054:	d008      	beq.n	800b068 <UART_SetConfig+0x200>
 800b056:	e00f      	b.n	800b078 <UART_SetConfig+0x210>
 800b058:	2300      	movs	r3, #0
 800b05a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b05e:	e082      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b060:	2302      	movs	r3, #2
 800b062:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b066:	e07e      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b068:	2304      	movs	r3, #4
 800b06a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b06e:	e07a      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b070:	2308      	movs	r3, #8
 800b072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b076:	e076      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b078:	2310      	movs	r3, #16
 800b07a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b07e:	e072      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b080:	697b      	ldr	r3, [r7, #20]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	4a35      	ldr	r2, [pc, #212]	@ (800b15c <UART_SetConfig+0x2f4>)
 800b086:	4293      	cmp	r3, r2
 800b088:	d12a      	bne.n	800b0e0 <UART_SetConfig+0x278>
 800b08a:	4b30      	ldr	r3, [pc, #192]	@ (800b14c <UART_SetConfig+0x2e4>)
 800b08c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b090:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b094:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b098:	d01a      	beq.n	800b0d0 <UART_SetConfig+0x268>
 800b09a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b09e:	d81b      	bhi.n	800b0d8 <UART_SetConfig+0x270>
 800b0a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0a4:	d00c      	beq.n	800b0c0 <UART_SetConfig+0x258>
 800b0a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b0aa:	d815      	bhi.n	800b0d8 <UART_SetConfig+0x270>
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d003      	beq.n	800b0b8 <UART_SetConfig+0x250>
 800b0b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b0b4:	d008      	beq.n	800b0c8 <UART_SetConfig+0x260>
 800b0b6:	e00f      	b.n	800b0d8 <UART_SetConfig+0x270>
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0be:	e052      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b0c0:	2302      	movs	r3, #2
 800b0c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0c6:	e04e      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b0c8:	2304      	movs	r3, #4
 800b0ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0ce:	e04a      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b0d0:	2308      	movs	r3, #8
 800b0d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0d6:	e046      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b0d8:	2310      	movs	r3, #16
 800b0da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b0de:	e042      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b0e0:	697b      	ldr	r3, [r7, #20]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	4a17      	ldr	r2, [pc, #92]	@ (800b144 <UART_SetConfig+0x2dc>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d13a      	bne.n	800b160 <UART_SetConfig+0x2f8>
 800b0ea:	4b18      	ldr	r3, [pc, #96]	@ (800b14c <UART_SetConfig+0x2e4>)
 800b0ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b0f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b0f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b0f8:	d01a      	beq.n	800b130 <UART_SetConfig+0x2c8>
 800b0fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b0fe:	d81b      	bhi.n	800b138 <UART_SetConfig+0x2d0>
 800b100:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b104:	d00c      	beq.n	800b120 <UART_SetConfig+0x2b8>
 800b106:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b10a:	d815      	bhi.n	800b138 <UART_SetConfig+0x2d0>
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d003      	beq.n	800b118 <UART_SetConfig+0x2b0>
 800b110:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b114:	d008      	beq.n	800b128 <UART_SetConfig+0x2c0>
 800b116:	e00f      	b.n	800b138 <UART_SetConfig+0x2d0>
 800b118:	2300      	movs	r3, #0
 800b11a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b11e:	e022      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b120:	2302      	movs	r3, #2
 800b122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b126:	e01e      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b128:	2304      	movs	r3, #4
 800b12a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b12e:	e01a      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b130:	2308      	movs	r3, #8
 800b132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b136:	e016      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b138:	2310      	movs	r3, #16
 800b13a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b13e:	e012      	b.n	800b166 <UART_SetConfig+0x2fe>
 800b140:	cfff69f3 	.word	0xcfff69f3
 800b144:	40008000 	.word	0x40008000
 800b148:	40013800 	.word	0x40013800
 800b14c:	40021000 	.word	0x40021000
 800b150:	40004400 	.word	0x40004400
 800b154:	40004800 	.word	0x40004800
 800b158:	40004c00 	.word	0x40004c00
 800b15c:	40005000 	.word	0x40005000
 800b160:	2310      	movs	r3, #16
 800b162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	4aae      	ldr	r2, [pc, #696]	@ (800b424 <UART_SetConfig+0x5bc>)
 800b16c:	4293      	cmp	r3, r2
 800b16e:	f040 8097 	bne.w	800b2a0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b172:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b176:	2b08      	cmp	r3, #8
 800b178:	d823      	bhi.n	800b1c2 <UART_SetConfig+0x35a>
 800b17a:	a201      	add	r2, pc, #4	@ (adr r2, 800b180 <UART_SetConfig+0x318>)
 800b17c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b180:	0800b1a5 	.word	0x0800b1a5
 800b184:	0800b1c3 	.word	0x0800b1c3
 800b188:	0800b1ad 	.word	0x0800b1ad
 800b18c:	0800b1c3 	.word	0x0800b1c3
 800b190:	0800b1b3 	.word	0x0800b1b3
 800b194:	0800b1c3 	.word	0x0800b1c3
 800b198:	0800b1c3 	.word	0x0800b1c3
 800b19c:	0800b1c3 	.word	0x0800b1c3
 800b1a0:	0800b1bb 	.word	0x0800b1bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b1a4:	f7fd fe28 	bl	8008df8 <HAL_RCC_GetPCLK1Freq>
 800b1a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1aa:	e010      	b.n	800b1ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b1ac:	4b9e      	ldr	r3, [pc, #632]	@ (800b428 <UART_SetConfig+0x5c0>)
 800b1ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b1b0:	e00d      	b.n	800b1ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b1b2:	f7fd fdb3 	bl	8008d1c <HAL_RCC_GetSysClockFreq>
 800b1b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b1b8:	e009      	b.n	800b1ce <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b1ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b1be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b1c0:	e005      	b.n	800b1ce <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b1c6:	2301      	movs	r3, #1
 800b1c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b1cc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	f000 8130 	beq.w	800b436 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1da:	4a94      	ldr	r2, [pc, #592]	@ (800b42c <UART_SetConfig+0x5c4>)
 800b1dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e4:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1e8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	685a      	ldr	r2, [r3, #4]
 800b1ee:	4613      	mov	r3, r2
 800b1f0:	005b      	lsls	r3, r3, #1
 800b1f2:	4413      	add	r3, r2
 800b1f4:	69ba      	ldr	r2, [r7, #24]
 800b1f6:	429a      	cmp	r2, r3
 800b1f8:	d305      	bcc.n	800b206 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	685b      	ldr	r3, [r3, #4]
 800b1fe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b200:	69ba      	ldr	r2, [r7, #24]
 800b202:	429a      	cmp	r2, r3
 800b204:	d903      	bls.n	800b20e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b206:	2301      	movs	r3, #1
 800b208:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b20c:	e113      	b.n	800b436 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b20e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b210:	2200      	movs	r2, #0
 800b212:	60bb      	str	r3, [r7, #8]
 800b214:	60fa      	str	r2, [r7, #12]
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b21a:	4a84      	ldr	r2, [pc, #528]	@ (800b42c <UART_SetConfig+0x5c4>)
 800b21c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b220:	b29b      	uxth	r3, r3
 800b222:	2200      	movs	r2, #0
 800b224:	603b      	str	r3, [r7, #0]
 800b226:	607a      	str	r2, [r7, #4]
 800b228:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b22c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b230:	f7f5 f912 	bl	8000458 <__aeabi_uldivmod>
 800b234:	4602      	mov	r2, r0
 800b236:	460b      	mov	r3, r1
 800b238:	4610      	mov	r0, r2
 800b23a:	4619      	mov	r1, r3
 800b23c:	f04f 0200 	mov.w	r2, #0
 800b240:	f04f 0300 	mov.w	r3, #0
 800b244:	020b      	lsls	r3, r1, #8
 800b246:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b24a:	0202      	lsls	r2, r0, #8
 800b24c:	6979      	ldr	r1, [r7, #20]
 800b24e:	6849      	ldr	r1, [r1, #4]
 800b250:	0849      	lsrs	r1, r1, #1
 800b252:	2000      	movs	r0, #0
 800b254:	460c      	mov	r4, r1
 800b256:	4605      	mov	r5, r0
 800b258:	eb12 0804 	adds.w	r8, r2, r4
 800b25c:	eb43 0905 	adc.w	r9, r3, r5
 800b260:	697b      	ldr	r3, [r7, #20]
 800b262:	685b      	ldr	r3, [r3, #4]
 800b264:	2200      	movs	r2, #0
 800b266:	469a      	mov	sl, r3
 800b268:	4693      	mov	fp, r2
 800b26a:	4652      	mov	r2, sl
 800b26c:	465b      	mov	r3, fp
 800b26e:	4640      	mov	r0, r8
 800b270:	4649      	mov	r1, r9
 800b272:	f7f5 f8f1 	bl	8000458 <__aeabi_uldivmod>
 800b276:	4602      	mov	r2, r0
 800b278:	460b      	mov	r3, r1
 800b27a:	4613      	mov	r3, r2
 800b27c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b27e:	6a3b      	ldr	r3, [r7, #32]
 800b280:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b284:	d308      	bcc.n	800b298 <UART_SetConfig+0x430>
 800b286:	6a3b      	ldr	r3, [r7, #32]
 800b288:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b28c:	d204      	bcs.n	800b298 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	6a3a      	ldr	r2, [r7, #32]
 800b294:	60da      	str	r2, [r3, #12]
 800b296:	e0ce      	b.n	800b436 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b298:	2301      	movs	r3, #1
 800b29a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b29e:	e0ca      	b.n	800b436 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2a0:	697b      	ldr	r3, [r7, #20]
 800b2a2:	69db      	ldr	r3, [r3, #28]
 800b2a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b2a8:	d166      	bne.n	800b378 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b2aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b2ae:	2b08      	cmp	r3, #8
 800b2b0:	d827      	bhi.n	800b302 <UART_SetConfig+0x49a>
 800b2b2:	a201      	add	r2, pc, #4	@ (adr r2, 800b2b8 <UART_SetConfig+0x450>)
 800b2b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2b8:	0800b2dd 	.word	0x0800b2dd
 800b2bc:	0800b2e5 	.word	0x0800b2e5
 800b2c0:	0800b2ed 	.word	0x0800b2ed
 800b2c4:	0800b303 	.word	0x0800b303
 800b2c8:	0800b2f3 	.word	0x0800b2f3
 800b2cc:	0800b303 	.word	0x0800b303
 800b2d0:	0800b303 	.word	0x0800b303
 800b2d4:	0800b303 	.word	0x0800b303
 800b2d8:	0800b2fb 	.word	0x0800b2fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2dc:	f7fd fd8c 	bl	8008df8 <HAL_RCC_GetPCLK1Freq>
 800b2e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b2e2:	e014      	b.n	800b30e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2e4:	f7fd fd9e 	bl	8008e24 <HAL_RCC_GetPCLK2Freq>
 800b2e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b2ea:	e010      	b.n	800b30e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b2ec:	4b4e      	ldr	r3, [pc, #312]	@ (800b428 <UART_SetConfig+0x5c0>)
 800b2ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b2f0:	e00d      	b.n	800b30e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b2f2:	f7fd fd13 	bl	8008d1c <HAL_RCC_GetSysClockFreq>
 800b2f6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b2f8:	e009      	b.n	800b30e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b2fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b2fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b300:	e005      	b.n	800b30e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b302:	2300      	movs	r3, #0
 800b304:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b306:	2301      	movs	r3, #1
 800b308:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b30c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b310:	2b00      	cmp	r3, #0
 800b312:	f000 8090 	beq.w	800b436 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b31a:	4a44      	ldr	r2, [pc, #272]	@ (800b42c <UART_SetConfig+0x5c4>)
 800b31c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b320:	461a      	mov	r2, r3
 800b322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b324:	fbb3 f3f2 	udiv	r3, r3, r2
 800b328:	005a      	lsls	r2, r3, #1
 800b32a:	697b      	ldr	r3, [r7, #20]
 800b32c:	685b      	ldr	r3, [r3, #4]
 800b32e:	085b      	lsrs	r3, r3, #1
 800b330:	441a      	add	r2, r3
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	685b      	ldr	r3, [r3, #4]
 800b336:	fbb2 f3f3 	udiv	r3, r2, r3
 800b33a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b33c:	6a3b      	ldr	r3, [r7, #32]
 800b33e:	2b0f      	cmp	r3, #15
 800b340:	d916      	bls.n	800b370 <UART_SetConfig+0x508>
 800b342:	6a3b      	ldr	r3, [r7, #32]
 800b344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b348:	d212      	bcs.n	800b370 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b34a:	6a3b      	ldr	r3, [r7, #32]
 800b34c:	b29b      	uxth	r3, r3
 800b34e:	f023 030f 	bic.w	r3, r3, #15
 800b352:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b354:	6a3b      	ldr	r3, [r7, #32]
 800b356:	085b      	lsrs	r3, r3, #1
 800b358:	b29b      	uxth	r3, r3
 800b35a:	f003 0307 	and.w	r3, r3, #7
 800b35e:	b29a      	uxth	r2, r3
 800b360:	8bfb      	ldrh	r3, [r7, #30]
 800b362:	4313      	orrs	r3, r2
 800b364:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b366:	697b      	ldr	r3, [r7, #20]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	8bfa      	ldrh	r2, [r7, #30]
 800b36c:	60da      	str	r2, [r3, #12]
 800b36e:	e062      	b.n	800b436 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b370:	2301      	movs	r3, #1
 800b372:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b376:	e05e      	b.n	800b436 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b378:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b37c:	2b08      	cmp	r3, #8
 800b37e:	d828      	bhi.n	800b3d2 <UART_SetConfig+0x56a>
 800b380:	a201      	add	r2, pc, #4	@ (adr r2, 800b388 <UART_SetConfig+0x520>)
 800b382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b386:	bf00      	nop
 800b388:	0800b3ad 	.word	0x0800b3ad
 800b38c:	0800b3b5 	.word	0x0800b3b5
 800b390:	0800b3bd 	.word	0x0800b3bd
 800b394:	0800b3d3 	.word	0x0800b3d3
 800b398:	0800b3c3 	.word	0x0800b3c3
 800b39c:	0800b3d3 	.word	0x0800b3d3
 800b3a0:	0800b3d3 	.word	0x0800b3d3
 800b3a4:	0800b3d3 	.word	0x0800b3d3
 800b3a8:	0800b3cb 	.word	0x0800b3cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b3ac:	f7fd fd24 	bl	8008df8 <HAL_RCC_GetPCLK1Freq>
 800b3b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3b2:	e014      	b.n	800b3de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b3b4:	f7fd fd36 	bl	8008e24 <HAL_RCC_GetPCLK2Freq>
 800b3b8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3ba:	e010      	b.n	800b3de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b3bc:	4b1a      	ldr	r3, [pc, #104]	@ (800b428 <UART_SetConfig+0x5c0>)
 800b3be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b3c0:	e00d      	b.n	800b3de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b3c2:	f7fd fcab 	bl	8008d1c <HAL_RCC_GetSysClockFreq>
 800b3c6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b3c8:	e009      	b.n	800b3de <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b3ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b3d0:	e005      	b.n	800b3de <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b3d6:	2301      	movs	r3, #1
 800b3d8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b3dc:	bf00      	nop
    }

    if (pclk != 0U)
 800b3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d028      	beq.n	800b436 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b3e4:	697b      	ldr	r3, [r7, #20]
 800b3e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3e8:	4a10      	ldr	r2, [pc, #64]	@ (800b42c <UART_SetConfig+0x5c4>)
 800b3ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3f2:	fbb3 f2f2 	udiv	r2, r3, r2
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	085b      	lsrs	r3, r3, #1
 800b3fc:	441a      	add	r2, r3
 800b3fe:	697b      	ldr	r3, [r7, #20]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	fbb2 f3f3 	udiv	r3, r2, r3
 800b406:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b408:	6a3b      	ldr	r3, [r7, #32]
 800b40a:	2b0f      	cmp	r3, #15
 800b40c:	d910      	bls.n	800b430 <UART_SetConfig+0x5c8>
 800b40e:	6a3b      	ldr	r3, [r7, #32]
 800b410:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b414:	d20c      	bcs.n	800b430 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b416:	6a3b      	ldr	r3, [r7, #32]
 800b418:	b29a      	uxth	r2, r3
 800b41a:	697b      	ldr	r3, [r7, #20]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	60da      	str	r2, [r3, #12]
 800b420:	e009      	b.n	800b436 <UART_SetConfig+0x5ce>
 800b422:	bf00      	nop
 800b424:	40008000 	.word	0x40008000
 800b428:	00f42400 	.word	0x00f42400
 800b42c:	0800dffc 	.word	0x0800dffc
      }
      else
      {
        ret = HAL_ERROR;
 800b430:	2301      	movs	r3, #1
 800b432:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b436:	697b      	ldr	r3, [r7, #20]
 800b438:	2201      	movs	r2, #1
 800b43a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b43e:	697b      	ldr	r3, [r7, #20]
 800b440:	2201      	movs	r2, #1
 800b442:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b446:	697b      	ldr	r3, [r7, #20]
 800b448:	2200      	movs	r2, #0
 800b44a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	2200      	movs	r2, #0
 800b450:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b452:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b456:	4618      	mov	r0, r3
 800b458:	3730      	adds	r7, #48	@ 0x30
 800b45a:	46bd      	mov	sp, r7
 800b45c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b460 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b460:	b480      	push	{r7}
 800b462:	b083      	sub	sp, #12
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b46c:	f003 0308 	and.w	r3, r3, #8
 800b470:	2b00      	cmp	r3, #0
 800b472:	d00a      	beq.n	800b48a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	685b      	ldr	r3, [r3, #4]
 800b47a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	430a      	orrs	r2, r1
 800b488:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b48e:	f003 0301 	and.w	r3, r3, #1
 800b492:	2b00      	cmp	r3, #0
 800b494:	d00a      	beq.n	800b4ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	685b      	ldr	r3, [r3, #4]
 800b49c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	430a      	orrs	r2, r1
 800b4aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4b0:	f003 0302 	and.w	r3, r3, #2
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d00a      	beq.n	800b4ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	430a      	orrs	r2, r1
 800b4cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4d2:	f003 0304 	and.w	r3, r3, #4
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d00a      	beq.n	800b4f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	685b      	ldr	r3, [r3, #4]
 800b4e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	430a      	orrs	r2, r1
 800b4ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b4f4:	f003 0310 	and.w	r3, r3, #16
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d00a      	beq.n	800b512 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	689b      	ldr	r3, [r3, #8]
 800b502:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	430a      	orrs	r2, r1
 800b510:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b516:	f003 0320 	and.w	r3, r3, #32
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d00a      	beq.n	800b534 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	689b      	ldr	r3, [r3, #8]
 800b524:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	430a      	orrs	r2, r1
 800b532:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b538:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d01a      	beq.n	800b576 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	430a      	orrs	r2, r1
 800b554:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b55a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b55e:	d10a      	bne.n	800b576 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	685b      	ldr	r3, [r3, #4]
 800b566:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	430a      	orrs	r2, r1
 800b574:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b57a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d00a      	beq.n	800b598 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	685b      	ldr	r3, [r3, #4]
 800b588:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	430a      	orrs	r2, r1
 800b596:	605a      	str	r2, [r3, #4]
  }
}
 800b598:	bf00      	nop
 800b59a:	370c      	adds	r7, #12
 800b59c:	46bd      	mov	sp, r7
 800b59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a2:	4770      	bx	lr

0800b5a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	b098      	sub	sp, #96	@ 0x60
 800b5a8:	af02      	add	r7, sp, #8
 800b5aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b5b4:	f7f7 fdae 	bl	8003114 <HAL_GetTick>
 800b5b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	f003 0308 	and.w	r3, r3, #8
 800b5c4:	2b08      	cmp	r3, #8
 800b5c6:	d12f      	bne.n	800b628 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b5c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b5cc:	9300      	str	r3, [sp, #0]
 800b5ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b5d6:	6878      	ldr	r0, [r7, #4]
 800b5d8:	f000 f88e 	bl	800b6f8 <UART_WaitOnFlagUntilTimeout>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d022      	beq.n	800b628 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5ea:	e853 3f00 	ldrex	r3, [r3]
 800b5ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b5f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b5f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5f6:	653b      	str	r3, [r7, #80]	@ 0x50
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	461a      	mov	r2, r3
 800b5fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b600:	647b      	str	r3, [r7, #68]	@ 0x44
 800b602:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b604:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b606:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b608:	e841 2300 	strex	r3, r2, [r1]
 800b60c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b60e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b610:	2b00      	cmp	r3, #0
 800b612:	d1e6      	bne.n	800b5e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	2220      	movs	r2, #32
 800b618:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b624:	2303      	movs	r3, #3
 800b626:	e063      	b.n	800b6f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	f003 0304 	and.w	r3, r3, #4
 800b632:	2b04      	cmp	r3, #4
 800b634:	d149      	bne.n	800b6ca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b636:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b63a:	9300      	str	r3, [sp, #0]
 800b63c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b63e:	2200      	movs	r2, #0
 800b640:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f000 f857 	bl	800b6f8 <UART_WaitOnFlagUntilTimeout>
 800b64a:	4603      	mov	r3, r0
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d03c      	beq.n	800b6ca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b658:	e853 3f00 	ldrex	r3, [r3]
 800b65c:	623b      	str	r3, [r7, #32]
   return(result);
 800b65e:	6a3b      	ldr	r3, [r7, #32]
 800b660:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b664:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	461a      	mov	r2, r3
 800b66c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b66e:	633b      	str	r3, [r7, #48]	@ 0x30
 800b670:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b672:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b674:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b676:	e841 2300 	strex	r3, r2, [r1]
 800b67a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b67c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d1e6      	bne.n	800b650 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	3308      	adds	r3, #8
 800b688:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b68a:	693b      	ldr	r3, [r7, #16]
 800b68c:	e853 3f00 	ldrex	r3, [r3]
 800b690:	60fb      	str	r3, [r7, #12]
   return(result);
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	f023 0301 	bic.w	r3, r3, #1
 800b698:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	3308      	adds	r3, #8
 800b6a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b6a2:	61fa      	str	r2, [r7, #28]
 800b6a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a6:	69b9      	ldr	r1, [r7, #24]
 800b6a8:	69fa      	ldr	r2, [r7, #28]
 800b6aa:	e841 2300 	strex	r3, r2, [r1]
 800b6ae:	617b      	str	r3, [r7, #20]
   return(result);
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d1e5      	bne.n	800b682 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2220      	movs	r2, #32
 800b6ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b6c6:	2303      	movs	r3, #3
 800b6c8:	e012      	b.n	800b6f0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	2220      	movs	r2, #32
 800b6ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	2220      	movs	r2, #32
 800b6d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b6ee:	2300      	movs	r3, #0
}
 800b6f0:	4618      	mov	r0, r3
 800b6f2:	3758      	adds	r7, #88	@ 0x58
 800b6f4:	46bd      	mov	sp, r7
 800b6f6:	bd80      	pop	{r7, pc}

0800b6f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b084      	sub	sp, #16
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	60f8      	str	r0, [r7, #12]
 800b700:	60b9      	str	r1, [r7, #8]
 800b702:	603b      	str	r3, [r7, #0]
 800b704:	4613      	mov	r3, r2
 800b706:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b708:	e04f      	b.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b70a:	69bb      	ldr	r3, [r7, #24]
 800b70c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b710:	d04b      	beq.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b712:	f7f7 fcff 	bl	8003114 <HAL_GetTick>
 800b716:	4602      	mov	r2, r0
 800b718:	683b      	ldr	r3, [r7, #0]
 800b71a:	1ad3      	subs	r3, r2, r3
 800b71c:	69ba      	ldr	r2, [r7, #24]
 800b71e:	429a      	cmp	r2, r3
 800b720:	d302      	bcc.n	800b728 <UART_WaitOnFlagUntilTimeout+0x30>
 800b722:	69bb      	ldr	r3, [r7, #24]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d101      	bne.n	800b72c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b728:	2303      	movs	r3, #3
 800b72a:	e04e      	b.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	681b      	ldr	r3, [r3, #0]
 800b732:	f003 0304 	and.w	r3, r3, #4
 800b736:	2b00      	cmp	r3, #0
 800b738:	d037      	beq.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	2b80      	cmp	r3, #128	@ 0x80
 800b73e:	d034      	beq.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
 800b740:	68bb      	ldr	r3, [r7, #8]
 800b742:	2b40      	cmp	r3, #64	@ 0x40
 800b744:	d031      	beq.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b746:	68fb      	ldr	r3, [r7, #12]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	69db      	ldr	r3, [r3, #28]
 800b74c:	f003 0308 	and.w	r3, r3, #8
 800b750:	2b08      	cmp	r3, #8
 800b752:	d110      	bne.n	800b776 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	2208      	movs	r2, #8
 800b75a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b75c:	68f8      	ldr	r0, [r7, #12]
 800b75e:	f000 f838 	bl	800b7d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	2208      	movs	r2, #8
 800b766:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b76a:	68fb      	ldr	r3, [r7, #12]
 800b76c:	2200      	movs	r2, #0
 800b76e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b772:	2301      	movs	r3, #1
 800b774:	e029      	b.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	69db      	ldr	r3, [r3, #28]
 800b77c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b780:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b784:	d111      	bne.n	800b7aa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b78e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b790:	68f8      	ldr	r0, [r7, #12]
 800b792:	f000 f81e 	bl	800b7d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2220      	movs	r2, #32
 800b79a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b7a6:	2303      	movs	r3, #3
 800b7a8:	e00f      	b.n	800b7ca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	69da      	ldr	r2, [r3, #28]
 800b7b0:	68bb      	ldr	r3, [r7, #8]
 800b7b2:	4013      	ands	r3, r2
 800b7b4:	68ba      	ldr	r2, [r7, #8]
 800b7b6:	429a      	cmp	r2, r3
 800b7b8:	bf0c      	ite	eq
 800b7ba:	2301      	moveq	r3, #1
 800b7bc:	2300      	movne	r3, #0
 800b7be:	b2db      	uxtb	r3, r3
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	79fb      	ldrb	r3, [r7, #7]
 800b7c4:	429a      	cmp	r2, r3
 800b7c6:	d0a0      	beq.n	800b70a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b7c8:	2300      	movs	r3, #0
}
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	3710      	adds	r7, #16
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	bd80      	pop	{r7, pc}

0800b7d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b7d2:	b480      	push	{r7}
 800b7d4:	b095      	sub	sp, #84	@ 0x54
 800b7d6:	af00      	add	r7, sp, #0
 800b7d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7e2:	e853 3f00 	ldrex	r3, [r3]
 800b7e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b7e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	461a      	mov	r2, r3
 800b7f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7f8:	643b      	str	r3, [r7, #64]	@ 0x40
 800b7fa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b7fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b800:	e841 2300 	strex	r3, r2, [r1]
 800b804:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d1e6      	bne.n	800b7da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	3308      	adds	r3, #8
 800b812:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b814:	6a3b      	ldr	r3, [r7, #32]
 800b816:	e853 3f00 	ldrex	r3, [r3]
 800b81a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b81c:	69fb      	ldr	r3, [r7, #28]
 800b81e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b822:	f023 0301 	bic.w	r3, r3, #1
 800b826:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	3308      	adds	r3, #8
 800b82e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b830:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b832:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b834:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b836:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b838:	e841 2300 	strex	r3, r2, [r1]
 800b83c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b83e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b840:	2b00      	cmp	r3, #0
 800b842:	d1e3      	bne.n	800b80c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b848:	2b01      	cmp	r3, #1
 800b84a:	d118      	bne.n	800b87e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	e853 3f00 	ldrex	r3, [r3]
 800b858:	60bb      	str	r3, [r7, #8]
   return(result);
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	f023 0310 	bic.w	r3, r3, #16
 800b860:	647b      	str	r3, [r7, #68]	@ 0x44
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	461a      	mov	r2, r3
 800b868:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b86a:	61bb      	str	r3, [r7, #24]
 800b86c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b86e:	6979      	ldr	r1, [r7, #20]
 800b870:	69ba      	ldr	r2, [r7, #24]
 800b872:	e841 2300 	strex	r3, r2, [r1]
 800b876:	613b      	str	r3, [r7, #16]
   return(result);
 800b878:	693b      	ldr	r3, [r7, #16]
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d1e6      	bne.n	800b84c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2220      	movs	r2, #32
 800b882:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	2200      	movs	r2, #0
 800b88a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2200      	movs	r2, #0
 800b890:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b892:	bf00      	nop
 800b894:	3754      	adds	r7, #84	@ 0x54
 800b896:	46bd      	mov	sp, r7
 800b898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89c:	4770      	bx	lr

0800b89e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b89e:	b480      	push	{r7}
 800b8a0:	b085      	sub	sp, #20
 800b8a2:	af00      	add	r7, sp, #0
 800b8a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	d101      	bne.n	800b8b4 <HAL_UARTEx_DisableFifoMode+0x16>
 800b8b0:	2302      	movs	r3, #2
 800b8b2:	e027      	b.n	800b904 <HAL_UARTEx_DisableFifoMode+0x66>
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2201      	movs	r2, #1
 800b8b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2224      	movs	r2, #36	@ 0x24
 800b8c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	681a      	ldr	r2, [r3, #0]
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f022 0201 	bic.w	r2, r2, #1
 800b8da:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b8e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	68fa      	ldr	r2, [r7, #12]
 800b8f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	2220      	movs	r2, #32
 800b8f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b902:	2300      	movs	r3, #0
}
 800b904:	4618      	mov	r0, r3
 800b906:	3714      	adds	r7, #20
 800b908:	46bd      	mov	sp, r7
 800b90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90e:	4770      	bx	lr

0800b910 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b084      	sub	sp, #16
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b920:	2b01      	cmp	r3, #1
 800b922:	d101      	bne.n	800b928 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b924:	2302      	movs	r3, #2
 800b926:	e02d      	b.n	800b984 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2201      	movs	r2, #1
 800b92c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	2224      	movs	r2, #36	@ 0x24
 800b934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	681b      	ldr	r3, [r3, #0]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	681a      	ldr	r2, [r3, #0]
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f022 0201 	bic.w	r2, r2, #1
 800b94e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	689b      	ldr	r3, [r3, #8]
 800b956:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	683a      	ldr	r2, [r7, #0]
 800b960:	430a      	orrs	r2, r1
 800b962:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f000 f84f 	bl	800ba08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	68fa      	ldr	r2, [r7, #12]
 800b970:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	2220      	movs	r2, #32
 800b976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2200      	movs	r2, #0
 800b97e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b982:	2300      	movs	r3, #0
}
 800b984:	4618      	mov	r0, r3
 800b986:	3710      	adds	r7, #16
 800b988:	46bd      	mov	sp, r7
 800b98a:	bd80      	pop	{r7, pc}

0800b98c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b084      	sub	sp, #16
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
 800b994:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b99c:	2b01      	cmp	r3, #1
 800b99e:	d101      	bne.n	800b9a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b9a0:	2302      	movs	r3, #2
 800b9a2:	e02d      	b.n	800ba00 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	2201      	movs	r2, #1
 800b9a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2224      	movs	r2, #36	@ 0x24
 800b9b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	681a      	ldr	r2, [r3, #0]
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f022 0201 	bic.w	r2, r2, #1
 800b9ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	689b      	ldr	r3, [r3, #8]
 800b9d2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	683a      	ldr	r2, [r7, #0]
 800b9dc:	430a      	orrs	r2, r1
 800b9de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f000 f811 	bl	800ba08 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	68fa      	ldr	r2, [r7, #12]
 800b9ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	2220      	movs	r2, #32
 800b9f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b9fe:	2300      	movs	r3, #0
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	3710      	adds	r7, #16
 800ba04:	46bd      	mov	sp, r7
 800ba06:	bd80      	pop	{r7, pc}

0800ba08 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ba08:	b480      	push	{r7}
 800ba0a:	b085      	sub	sp, #20
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d108      	bne.n	800ba2a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2201      	movs	r2, #1
 800ba1c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	2201      	movs	r2, #1
 800ba24:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ba28:	e031      	b.n	800ba8e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ba2a:	2308      	movs	r3, #8
 800ba2c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ba2e:	2308      	movs	r3, #8
 800ba30:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	689b      	ldr	r3, [r3, #8]
 800ba38:	0e5b      	lsrs	r3, r3, #25
 800ba3a:	b2db      	uxtb	r3, r3
 800ba3c:	f003 0307 	and.w	r3, r3, #7
 800ba40:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	689b      	ldr	r3, [r3, #8]
 800ba48:	0f5b      	lsrs	r3, r3, #29
 800ba4a:	b2db      	uxtb	r3, r3
 800ba4c:	f003 0307 	and.w	r3, r3, #7
 800ba50:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba52:	7bbb      	ldrb	r3, [r7, #14]
 800ba54:	7b3a      	ldrb	r2, [r7, #12]
 800ba56:	4911      	ldr	r1, [pc, #68]	@ (800ba9c <UARTEx_SetNbDataToProcess+0x94>)
 800ba58:	5c8a      	ldrb	r2, [r1, r2]
 800ba5a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ba5e:	7b3a      	ldrb	r2, [r7, #12]
 800ba60:	490f      	ldr	r1, [pc, #60]	@ (800baa0 <UARTEx_SetNbDataToProcess+0x98>)
 800ba62:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ba64:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba68:	b29a      	uxth	r2, r3
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ba70:	7bfb      	ldrb	r3, [r7, #15]
 800ba72:	7b7a      	ldrb	r2, [r7, #13]
 800ba74:	4909      	ldr	r1, [pc, #36]	@ (800ba9c <UARTEx_SetNbDataToProcess+0x94>)
 800ba76:	5c8a      	ldrb	r2, [r1, r2]
 800ba78:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ba7c:	7b7a      	ldrb	r2, [r7, #13]
 800ba7e:	4908      	ldr	r1, [pc, #32]	@ (800baa0 <UARTEx_SetNbDataToProcess+0x98>)
 800ba80:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ba82:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba86:	b29a      	uxth	r2, r3
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ba8e:	bf00      	nop
 800ba90:	3714      	adds	r7, #20
 800ba92:	46bd      	mov	sp, r7
 800ba94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba98:	4770      	bx	lr
 800ba9a:	bf00      	nop
 800ba9c:	0800e014 	.word	0x0800e014
 800baa0:	0800e01c 	.word	0x0800e01c

0800baa4 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b096      	sub	sp, #88	@ 0x58
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	60f8      	str	r0, [r7, #12]
 800baac:	60b9      	str	r1, [r7, #8]
 800baae:	607a      	str	r2, [r7, #4]
 800bab0:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	3303      	adds	r3, #3
 800bab6:	f023 0303 	bic.w	r3, r3, #3
 800baba:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800babc:	f3ef 8310 	mrs	r3, PRIMASK
 800bac0:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 800bac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 800bac4:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800bac6:	b672      	cpsid	i
#endif
    return(int_posture);
 800bac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 800baca:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800bacc:	4b55      	ldr	r3, [pc, #340]	@ (800bc24 <_tx_byte_allocate+0x180>)
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800bad2:	2300      	movs	r3, #0
 800bad4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bada:	621a      	str	r2, [r3, #32]
 800badc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bade:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae2:	f383 8810 	msr	PRIMASK, r3
}
 800bae6:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800bae8:	6879      	ldr	r1, [r7, #4]
 800baea:	68f8      	ldr	r0, [r7, #12]
 800baec:	f000 f9b2 	bl	800be54 <_tx_byte_pool_search>
 800baf0:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800baf2:	f3ef 8310 	mrs	r3, PRIMASK
 800baf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800baf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800bafa:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800bafc:	b672      	cpsid	i
    return(int_posture);
 800bafe:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800bb00:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800bb02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d002      	beq.n	800bb0e <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb0c:	e006      	b.n	800bb1c <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	6a1b      	ldr	r3, [r3, #32]
 800bb12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bb14:	429a      	cmp	r2, r3
 800bb16:	d101      	bne.n	800bb1c <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800bb18:	2301      	movs	r3, #1
 800bb1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 800bb1c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d0d9      	beq.n	800bad6 <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb26:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800bb28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d008      	beq.n	800bb40 <_tx_byte_allocate+0x9c>
 800bb2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb30:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb32:	6a3b      	ldr	r3, [r7, #32]
 800bb34:	f383 8810 	msr	PRIMASK, r3
}
 800bb38:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb3e:	e06c      	b.n	800bc1a <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d061      	beq.n	800bc0a <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800bb46:	4b38      	ldr	r3, [pc, #224]	@ (800bc28 <_tx_byte_allocate+0x184>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d007      	beq.n	800bb5e <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 800bb4e:	2310      	movs	r3, #16
 800bb50:	653b      	str	r3, [r7, #80]	@ 0x50
 800bb52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb54:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb56:	69fb      	ldr	r3, [r7, #28]
 800bb58:	f383 8810 	msr	PRIMASK, r3
}
 800bb5c:	e05d      	b.n	800bc1a <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 800bb5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb60:	4a32      	ldr	r2, [pc, #200]	@ (800bc2c <_tx_byte_allocate+0x188>)
 800bb62:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800bb64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb66:	68fa      	ldr	r2, [r7, #12]
 800bb68:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800bb6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb6c:	68ba      	ldr	r2, [r7, #8]
 800bb6e:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 800bb70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb72:	687a      	ldr	r2, [r7, #4]
 800bb74:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800bb76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb78:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bb7c:	1c5a      	adds	r2, r3, #1
 800bb7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bb80:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb88:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb8e:	1c5a      	adds	r2, r3, #1
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800bb94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d109      	bne.n	800bbae <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bb9e:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800bba0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bba2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bba4:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800bba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bba8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bbaa:	675a      	str	r2, [r3, #116]	@ 0x74
 800bbac:	e011      	b.n	800bbd2 <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800bbb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbb6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bbb8:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800bbba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bbbe:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800bbc0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbc2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bbc4:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800bbc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbc8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bbca:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800bbcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bbce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bbd0:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800bbd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbd4:	2209      	movs	r2, #9
 800bbd6:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bbd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbda:	2201      	movs	r2, #1
 800bbdc:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800bbde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bbe0:	683a      	ldr	r2, [r7, #0]
 800bbe2:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800bbe4:	4b10      	ldr	r3, [pc, #64]	@ (800bc28 <_tx_byte_allocate+0x184>)
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	3301      	adds	r3, #1
 800bbea:	4a0f      	ldr	r2, [pc, #60]	@ (800bc28 <_tx_byte_allocate+0x184>)
 800bbec:	6013      	str	r3, [r2, #0]
 800bbee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bbf0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bbf2:	69bb      	ldr	r3, [r7, #24]
 800bbf4:	f383 8810 	msr	PRIMASK, r3
}
 800bbf8:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800bbfa:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800bbfc:	f000 ff96 	bl	800cb2c <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800bc00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bc06:	653b      	str	r3, [r7, #80]	@ 0x50
 800bc08:	e007      	b.n	800bc1a <_tx_byte_allocate+0x176>
 800bc0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bc0c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc0e:	697b      	ldr	r3, [r7, #20]
 800bc10:	f383 8810 	msr	PRIMASK, r3
}
 800bc14:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800bc16:	2310      	movs	r3, #16
 800bc18:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 800bc1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	3758      	adds	r7, #88	@ 0x58
 800bc20:	46bd      	mov	sp, r7
 800bc22:	bd80      	pop	{r7, pc}
 800bc24:	20010af0 	.word	0x20010af0
 800bc28:	20010b88 	.word	0x20010b88
 800bc2c:	0800bc31 	.word	0x0800bc31

0800bc30 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b08e      	sub	sp, #56	@ 0x38
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
 800bc38:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bc3a:	f3ef 8310 	mrs	r3, PRIMASK
 800bc3e:	623b      	str	r3, [r7, #32]
    return(posture);
 800bc40:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800bc42:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bc44:	b672      	cpsid	i
    return(int_posture);
 800bc46:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800bc48:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bc4e:	4a33      	ldr	r2, [pc, #204]	@ (800bd1c <_tx_byte_pool_cleanup+0xec>)
 800bc50:	4293      	cmp	r3, r2
 800bc52:	d158      	bne.n	800bd06 <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bc5a:	683a      	ldr	r2, [r7, #0]
 800bc5c:	429a      	cmp	r2, r3
 800bc5e:	d152      	bne.n	800bd06 <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc64:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800bc66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d04c      	beq.n	800bd06 <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 800bc6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc6e:	681b      	ldr	r3, [r3, #0]
 800bc70:	4a2b      	ldr	r2, [pc, #172]	@ (800bd20 <_tx_byte_pool_cleanup+0xf0>)
 800bc72:	4293      	cmp	r3, r2
 800bc74:	d147      	bne.n	800bd06 <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800bc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d043      	beq.n	800bd06 <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	2200      	movs	r2, #0
 800bc82:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800bc84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc88:	1e5a      	subs	r2, r3, #1
 800bc8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8c:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800bc8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc92:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800bc94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d103      	bne.n	800bca2 <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800bc9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	625a      	str	r2, [r3, #36]	@ 0x24
 800bca0:	e013      	b.n	800bcca <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bca6:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bcac:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800bcae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bcb2:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800bcb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bcb8:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 800bcba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcbe:	687a      	ldr	r2, [r7, #4]
 800bcc0:	429a      	cmp	r2, r3
 800bcc2:	d102      	bne.n	800bcca <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800bcc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bcc8:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcce:	2b09      	cmp	r3, #9
 800bcd0:	d119      	bne.n	800bd06 <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	2210      	movs	r2, #16
 800bcd6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800bcda:	4b12      	ldr	r3, [pc, #72]	@ (800bd24 <_tx_byte_pool_cleanup+0xf4>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	3301      	adds	r3, #1
 800bce0:	4a10      	ldr	r2, [pc, #64]	@ (800bd24 <_tx_byte_pool_cleanup+0xf4>)
 800bce2:	6013      	str	r3, [r2, #0]
 800bce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bce6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	f383 8810 	msr	PRIMASK, r3
}
 800bcee:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f000 fe1b 	bl	800c92c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bcf6:	f3ef 8310 	mrs	r3, PRIMASK
 800bcfa:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bcfc:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bcfe:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd00:	b672      	cpsid	i
    return(int_posture);
 800bd02:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800bd04:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd08:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	f383 8810 	msr	PRIMASK, r3
}
 800bd10:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800bd12:	bf00      	nop
 800bd14:	3738      	adds	r7, #56	@ 0x38
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}
 800bd1a:	bf00      	nop
 800bd1c:	0800bc31 	.word	0x0800bc31
 800bd20:	42595445 	.word	0x42595445
 800bd24:	20010b88 	.word	0x20010b88

0800bd28 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b08e      	sub	sp, #56	@ 0x38
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	60f8      	str	r0, [r7, #12]
 800bd30:	60b9      	str	r1, [r7, #8]
 800bd32:	607a      	str	r2, [r7, #4]
 800bd34:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800bd36:	2234      	movs	r2, #52	@ 0x34
 800bd38:	2100      	movs	r1, #0
 800bd3a:	68f8      	ldr	r0, [r7, #12]
 800bd3c:	f002 f84c 	bl	800ddd8 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	f023 0303 	bic.w	r3, r3, #3
 800bd46:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	68ba      	ldr	r2, [r7, #8]
 800bd4c:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	687a      	ldr	r2, [r7, #4]
 800bd52:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	683a      	ldr	r2, [r7, #0]
 800bd58:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	687a      	ldr	r2, [r7, #4]
 800bd5e:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	687a      	ldr	r2, [r7, #4]
 800bd64:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	f1a3 0208 	sub.w	r2, r3, #8
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	2202      	movs	r2, #2
 800bd74:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800bd7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	4413      	add	r3, r2
 800bd80:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800bd82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd84:	3b04      	subs	r3, #4
 800bd86:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800bd8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800bd90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd94:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800bd96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd98:	3b04      	subs	r3, #4
 800bd9a:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800bd9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800bda0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bda2:	687a      	ldr	r2, [r7, #4]
 800bda4:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800bdaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800bdae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdb0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bdb2:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800bdb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdba:	3304      	adds	r3, #4
 800bdbc:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800bdbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800bdc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdc4:	4a1f      	ldr	r2, [pc, #124]	@ (800be44 <_tx_byte_pool_create+0x11c>)
 800bdc6:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bdce:	f3ef 8310 	mrs	r3, PRIMASK
 800bdd2:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bdd4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bdd6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bdd8:	b672      	cpsid	i
    return(int_posture);
 800bdda:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800bddc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	4a19      	ldr	r2, [pc, #100]	@ (800be48 <_tx_byte_pool_create+0x120>)
 800bde2:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800bde4:	4b19      	ldr	r3, [pc, #100]	@ (800be4c <_tx_byte_pool_create+0x124>)
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d109      	bne.n	800be00 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800bdec:	4a18      	ldr	r2, [pc, #96]	@ (800be50 <_tx_byte_pool_create+0x128>)
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	68fa      	ldr	r2, [r7, #12]
 800bdf6:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	68fa      	ldr	r2, [r7, #12]
 800bdfc:	631a      	str	r2, [r3, #48]	@ 0x30
 800bdfe:	e011      	b.n	800be24 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800be00:	4b13      	ldr	r3, [pc, #76]	@ (800be50 <_tx_byte_pool_create+0x128>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800be06:	6a3b      	ldr	r3, [r7, #32]
 800be08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be0a:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800be0c:	6a3b      	ldr	r3, [r7, #32]
 800be0e:	68fa      	ldr	r2, [r7, #12]
 800be10:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800be12:	69fb      	ldr	r3, [r7, #28]
 800be14:	68fa      	ldr	r2, [r7, #12]
 800be16:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	69fa      	ldr	r2, [r7, #28]
 800be1c:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	6a3a      	ldr	r2, [r7, #32]
 800be22:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800be24:	4b09      	ldr	r3, [pc, #36]	@ (800be4c <_tx_byte_pool_create+0x124>)
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	3301      	adds	r3, #1
 800be2a:	4a08      	ldr	r2, [pc, #32]	@ (800be4c <_tx_byte_pool_create+0x124>)
 800be2c:	6013      	str	r3, [r2, #0]
 800be2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be30:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	f383 8810 	msr	PRIMASK, r3
}
 800be38:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800be3a:	2300      	movs	r3, #0
}
 800be3c:	4618      	mov	r0, r3
 800be3e:	3738      	adds	r7, #56	@ 0x38
 800be40:	46bd      	mov	sp, r7
 800be42:	bd80      	pop	{r7, pc}
 800be44:	ffffeeee 	.word	0xffffeeee
 800be48:	42595445 	.word	0x42595445
 800be4c:	20010ae4 	.word	0x20010ae4
 800be50:	20010ae0 	.word	0x20010ae0

0800be54 <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800be54:	b480      	push	{r7}
 800be56:	b097      	sub	sp, #92	@ 0x5c
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
 800be5c:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 800be5e:	2300      	movs	r3, #0
 800be60:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800be62:	f3ef 8310 	mrs	r3, PRIMASK
 800be66:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800be68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800be6a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800be6c:	b672      	cpsid	i
    return(int_posture);
 800be6e:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 800be70:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	689a      	ldr	r2, [r3, #8]
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	68db      	ldr	r3, [r3, #12]
 800be7a:	3b02      	subs	r3, #2
 800be7c:	00db      	lsls	r3, r3, #3
 800be7e:	4413      	add	r3, r2
 800be80:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 800be82:	683a      	ldr	r2, [r7, #0]
 800be84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be86:	429a      	cmp	r2, r3
 800be88:	d308      	bcc.n	800be9c <_tx_byte_pool_search+0x48>
 800be8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800be8c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be8e:	69fb      	ldr	r3, [r7, #28]
 800be90:	f383 8810 	msr	PRIMASK, r3
}
 800be94:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800be96:	2300      	movs	r3, #0
 800be98:	653b      	str	r3, [r7, #80]	@ 0x50
 800be9a:	e0dd      	b.n	800c058 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800be9c:	4b72      	ldr	r3, [pc, #456]	@ (800c068 <_tx_byte_pool_search+0x214>)
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bea6:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	695b      	ldr	r3, [r3, #20]
 800beac:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	68db      	ldr	r3, [r3, #12]
 800beb2:	3301      	adds	r3, #1
 800beb4:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 800beb6:	2300      	movs	r3, #0
 800beb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800beba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bebc:	3304      	adds	r3, #4
 800bebe:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800bec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bec2:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800bec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	4a68      	ldr	r2, [pc, #416]	@ (800c06c <_tx_byte_pool_search+0x218>)
 800beca:	4293      	cmp	r3, r2
 800becc:	d143      	bne.n	800bf56 <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800bece:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d104      	bne.n	800bede <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bed8:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800beda:	2301      	movs	r3, #1
 800bedc:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800bede:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bee0:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 800bee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800bee8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800beea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800beec:	1ad3      	subs	r3, r2, r3
 800beee:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800bef0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bef2:	3b08      	subs	r3, #8
 800bef4:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800bef6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bef8:	683b      	ldr	r3, [r7, #0]
 800befa:	429a      	cmp	r2, r3
 800befc:	d257      	bcs.n	800bfae <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800befe:	2300      	movs	r3, #0
 800bf00:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800bf02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf04:	3304      	adds	r3, #4
 800bf06:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800bf08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf0a:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800bf0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	4a56      	ldr	r2, [pc, #344]	@ (800c06c <_tx_byte_pool_search+0x218>)
 800bf12:	4293      	cmp	r3, r2
 800bf14:	d113      	bne.n	800bf3e <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800bf16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf18:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 800bf1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf1c:	681a      	ldr	r2, [r3, #0]
 800bf1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf20:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	68db      	ldr	r3, [r3, #12]
 800bf26:	1e5a      	subs	r2, r3, #1
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	695b      	ldr	r3, [r3, #20]
 800bf30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf32:	429a      	cmp	r2, r3
 800bf34:	d114      	bne.n	800bf60 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bf3a:	615a      	str	r2, [r3, #20]
 800bf3c:	e010      	b.n	800bf60 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800bf3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf40:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800bf42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 800bf48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d008      	beq.n	800bf60 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 800bf4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf50:	3b01      	subs	r3, #1
 800bf52:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bf54:	e004      	b.n	800bf60 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800bf56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf58:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 800bf5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 800bf60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d002      	beq.n	800bf6c <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800bf66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bf68:	3b01      	subs	r3, #1
 800bf6a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bf6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bf6e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	f383 8810 	msr	PRIMASK, r3
}
 800bf76:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bf78:	f3ef 8310 	mrs	r3, PRIMASK
 800bf7c:	61bb      	str	r3, [r7, #24]
    return(posture);
 800bf7e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800bf80:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf82:	b672      	cpsid	i
    return(int_posture);
 800bf84:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800bf86:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6a1b      	ldr	r3, [r3, #32]
 800bf8c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bf8e:	429a      	cmp	r2, r3
 800bf90:	d009      	beq.n	800bfa6 <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	695b      	ldr	r3, [r3, #20]
 800bf96:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	68db      	ldr	r3, [r3, #12]
 800bf9c:	3301      	adds	r3, #1
 800bf9e:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bfa4:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800bfa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d186      	bne.n	800beba <_tx_byte_pool_search+0x66>
 800bfac:	e000      	b.n	800bfb0 <_tx_byte_pool_search+0x15c>
                    break;
 800bfae:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800bfb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d048      	beq.n	800c048 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800bfb6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	1ad3      	subs	r3, r2, r3
 800bfbc:	2b13      	cmp	r3, #19
 800bfbe:	d91e      	bls.n	800bffe <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800bfc0:	683b      	ldr	r3, [r7, #0]
 800bfc2:	3308      	adds	r3, #8
 800bfc4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800bfc6:	4413      	add	r3, r2
 800bfc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800bfca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfcc:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800bfce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfd0:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800bfd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bfd4:	681a      	ldr	r2, [r3, #0]
 800bfd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd8:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800bfda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bfdc:	3304      	adds	r3, #4
 800bfde:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800bfe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bfe2:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800bfe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfe6:	4a21      	ldr	r2, [pc, #132]	@ (800c06c <_tx_byte_pool_search+0x218>)
 800bfe8:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	68db      	ldr	r3, [r3, #12]
 800bfee:	1c5a      	adds	r2, r3, #1
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800bff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bff6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bff8:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800bffe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c000:	3304      	adds	r3, #4
 800c002:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800c004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c006:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800c008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c00a:	687a      	ldr	r2, [r7, #4]
 800c00c:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	689a      	ldr	r2, [r3, #8]
 800c012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c014:	1ad3      	subs	r3, r2, r3
 800c016:	f1a3 0208 	sub.w	r2, r3, #8
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	695b      	ldr	r3, [r3, #20]
 800c022:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c024:	429a      	cmp	r2, r3
 800c026:	d105      	bne.n	800c034 <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800c028:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c02a:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 800c02c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c02e:	681a      	ldr	r2, [r3, #0]
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	615a      	str	r2, [r3, #20]
 800c034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c036:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f383 8810 	msr	PRIMASK, r3
}
 800c03e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800c040:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c042:	3308      	adds	r3, #8
 800c044:	653b      	str	r3, [r7, #80]	@ 0x50
 800c046:	e007      	b.n	800c058 <_tx_byte_pool_search+0x204>
 800c048:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c04a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	f383 8810 	msr	PRIMASK, r3
}
 800c052:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800c054:	2300      	movs	r3, #0
 800c056:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 800c058:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 800c05a:	4618      	mov	r0, r3
 800c05c:	375c      	adds	r7, #92	@ 0x5c
 800c05e:	46bd      	mov	sp, r7
 800c060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c064:	4770      	bx	lr
 800c066:	bf00      	nop
 800c068:	20010af0 	.word	0x20010af0
 800c06c:	ffffeeee 	.word	0xffffeeee

0800c070 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 800c070:	b580      	push	{r7, lr}
 800c072:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800c074:	f000 fb18 	bl	800c6a8 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 800c078:	f001 f880 	bl	800d17c <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800c07c:	4b12      	ldr	r3, [pc, #72]	@ (800c0c8 <_tx_initialize_high_level+0x58>)
 800c07e:	2200      	movs	r2, #0
 800c080:	601a      	str	r2, [r3, #0]
 800c082:	4b12      	ldr	r3, [pc, #72]	@ (800c0cc <_tx_initialize_high_level+0x5c>)
 800c084:	2200      	movs	r2, #0
 800c086:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 800c088:	4b11      	ldr	r3, [pc, #68]	@ (800c0d0 <_tx_initialize_high_level+0x60>)
 800c08a:	2200      	movs	r2, #0
 800c08c:	601a      	str	r2, [r3, #0]
 800c08e:	4b11      	ldr	r3, [pc, #68]	@ (800c0d4 <_tx_initialize_high_level+0x64>)
 800c090:	2200      	movs	r2, #0
 800c092:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800c094:	4b10      	ldr	r3, [pc, #64]	@ (800c0d8 <_tx_initialize_high_level+0x68>)
 800c096:	2200      	movs	r2, #0
 800c098:	601a      	str	r2, [r3, #0]
 800c09a:	4b10      	ldr	r3, [pc, #64]	@ (800c0dc <_tx_initialize_high_level+0x6c>)
 800c09c:	2200      	movs	r2, #0
 800c09e:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 800c0a0:	4b0f      	ldr	r3, [pc, #60]	@ (800c0e0 <_tx_initialize_high_level+0x70>)
 800c0a2:	2200      	movs	r2, #0
 800c0a4:	601a      	str	r2, [r3, #0]
 800c0a6:	4b0f      	ldr	r3, [pc, #60]	@ (800c0e4 <_tx_initialize_high_level+0x74>)
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 800c0ac:	4b0e      	ldr	r3, [pc, #56]	@ (800c0e8 <_tx_initialize_high_level+0x78>)
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	601a      	str	r2, [r3, #0]
 800c0b2:	4b0e      	ldr	r3, [pc, #56]	@ (800c0ec <_tx_initialize_high_level+0x7c>)
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 800c0b8:	4b0d      	ldr	r3, [pc, #52]	@ (800c0f0 <_tx_initialize_high_level+0x80>)
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	601a      	str	r2, [r3, #0]
 800c0be:	4b0d      	ldr	r3, [pc, #52]	@ (800c0f4 <_tx_initialize_high_level+0x84>)
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	601a      	str	r2, [r3, #0]
#endif
}
 800c0c4:	bf00      	nop
 800c0c6:	bd80      	pop	{r7, pc}
 800c0c8:	20010ab8 	.word	0x20010ab8
 800c0cc:	20010abc 	.word	0x20010abc
 800c0d0:	20010ac0 	.word	0x20010ac0
 800c0d4:	20010ac4 	.word	0x20010ac4
 800c0d8:	20010ac8 	.word	0x20010ac8
 800c0dc:	20010acc 	.word	0x20010acc
 800c0e0:	20010ad8 	.word	0x20010ad8
 800c0e4:	20010adc 	.word	0x20010adc
 800c0e8:	20010ae0 	.word	0x20010ae0
 800c0ec:	20010ae4 	.word	0x20010ae4
 800c0f0:	20010ad0 	.word	0x20010ad0
 800c0f4:	20010ad4 	.word	0x20010ad4

0800c0f8 <_tx_initialize_kernel_enter>:
/*                                            added EPK initialization,   */
/*                                            resulting in version 6.1.11 */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800c0fc:	4b10      	ldr	r3, [pc, #64]	@ (800c140 <_tx_initialize_kernel_enter+0x48>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800c104:	d00c      	beq.n	800c120 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800c106:	4b0e      	ldr	r3, [pc, #56]	@ (800c140 <_tx_initialize_kernel_enter+0x48>)
 800c108:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800c10c:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800c10e:	f7f4 f887 	bl	8000220 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 800c112:	f7ff ffad 	bl	800c070 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 800c116:	4b0b      	ldr	r3, [pc, #44]	@ (800c144 <_tx_initialize_kernel_enter+0x4c>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	3301      	adds	r3, #1
 800c11c:	4a09      	ldr	r2, [pc, #36]	@ (800c144 <_tx_initialize_kernel_enter+0x4c>)
 800c11e:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800c120:	4b07      	ldr	r3, [pc, #28]	@ (800c140 <_tx_initialize_kernel_enter+0x48>)
 800c122:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800c126:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 800c128:	4b07      	ldr	r3, [pc, #28]	@ (800c148 <_tx_initialize_kernel_enter+0x50>)
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	4618      	mov	r0, r3
 800c12e:	f7f4 fb0b 	bl	8000748 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 800c132:	4b03      	ldr	r3, [pc, #12]	@ (800c140 <_tx_initialize_kernel_enter+0x48>)
 800c134:	2200      	movs	r2, #0
 800c136:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 800c138:	f7f4 f8b2 	bl	80002a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800c13c:	bf00      	nop
 800c13e:	bd80      	pop	{r7, pc}
 800c140:	20000054 	.word	0x20000054
 800c144:	20010b88 	.word	0x20010b88
 800c148:	20010ae8 	.word	0x20010ae8

0800c14c <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b08e      	sub	sp, #56	@ 0x38
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
 800c154:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c156:	f3ef 8310 	mrs	r3, PRIMASK
 800c15a:	623b      	str	r3, [r7, #32]
    return(posture);
 800c15c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c15e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c160:	b672      	cpsid	i
    return(int_posture);
 800c162:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 800c164:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800c16a:	4a33      	ldr	r2, [pc, #204]	@ (800c238 <_tx_semaphore_cleanup+0xec>)
 800c16c:	4293      	cmp	r3, r2
 800c16e:	d158      	bne.n	800c222 <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c176:	683a      	ldr	r2, [r7, #0]
 800c178:	429a      	cmp	r2, r3
 800c17a:	d152      	bne.n	800c222 <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c180:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 800c182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c184:	2b00      	cmp	r3, #0
 800c186:	d04c      	beq.n	800c222 <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800c188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	4a2b      	ldr	r2, [pc, #172]	@ (800c23c <_tx_semaphore_cleanup+0xf0>)
 800c18e:	4293      	cmp	r3, r2
 800c190:	d147      	bne.n	800c222 <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800c192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c194:	691b      	ldr	r3, [r3, #16]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d043      	beq.n	800c222 <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	2200      	movs	r2, #0
 800c19e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800c1a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1a2:	691b      	ldr	r3, [r3, #16]
 800c1a4:	1e5a      	subs	r2, r3, #1
 800c1a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1a8:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800c1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1ac:	691b      	ldr	r3, [r3, #16]
 800c1ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800c1b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d103      	bne.n	800c1be <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800c1b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	60da      	str	r2, [r3, #12]
 800c1bc:	e013      	b.n	800c1e6 <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c1c2:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c1c8:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800c1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1ce:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800c1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c1d4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800c1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1d8:	68db      	ldr	r3, [r3, #12]
 800c1da:	687a      	ldr	r2, [r7, #4]
 800c1dc:	429a      	cmp	r2, r3
 800c1de:	d102      	bne.n	800c1e6 <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800c1e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c1e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c1e4:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c1ea:	2b06      	cmp	r3, #6
 800c1ec:	d119      	bne.n	800c222 <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	220d      	movs	r2, #13
 800c1f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800c1f6:	4b12      	ldr	r3, [pc, #72]	@ (800c240 <_tx_semaphore_cleanup+0xf4>)
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	3301      	adds	r3, #1
 800c1fc:	4a10      	ldr	r2, [pc, #64]	@ (800c240 <_tx_semaphore_cleanup+0xf4>)
 800c1fe:	6013      	str	r3, [r2, #0]
 800c200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c202:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	f383 8810 	msr	PRIMASK, r3
}
 800c20a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800c20c:	6878      	ldr	r0, [r7, #4]
 800c20e:	f000 fb8d 	bl	800c92c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c212:	f3ef 8310 	mrs	r3, PRIMASK
 800c216:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c218:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c21a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c21c:	b672      	cpsid	i
    return(int_posture);
 800c21e:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800c220:	637b      	str	r3, [r7, #52]	@ 0x34
 800c222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c224:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	f383 8810 	msr	PRIMASK, r3
}
 800c22c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800c22e:	bf00      	nop
 800c230:	3738      	adds	r7, #56	@ 0x38
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}
 800c236:	bf00      	nop
 800c238:	0800c14d 	.word	0x0800c14d
 800c23c:	53454d41 	.word	0x53454d41
 800c240:	20010b88 	.word	0x20010b88

0800c244 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800c244:	b580      	push	{r7, lr}
 800c246:	b08a      	sub	sp, #40	@ 0x28
 800c248:	af00      	add	r7, sp, #0
 800c24a:	60f8      	str	r0, [r7, #12]
 800c24c:	60b9      	str	r1, [r7, #8]
 800c24e:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 800c250:	221c      	movs	r2, #28
 800c252:	2100      	movs	r1, #0
 800c254:	68f8      	ldr	r0, [r7, #12]
 800c256:	f001 fdbf 	bl	800ddd8 <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	68ba      	ldr	r2, [r7, #8]
 800c25e:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	687a      	ldr	r2, [r7, #4]
 800c264:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c266:	f3ef 8310 	mrs	r3, PRIMASK
 800c26a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c26c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c26e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c270:	b672      	cpsid	i
    return(int_posture);
 800c272:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800c274:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	4a18      	ldr	r2, [pc, #96]	@ (800c2dc <_tx_semaphore_create+0x98>)
 800c27a:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800c27c:	4b18      	ldr	r3, [pc, #96]	@ (800c2e0 <_tx_semaphore_create+0x9c>)
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d109      	bne.n	800c298 <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800c284:	4a17      	ldr	r2, [pc, #92]	@ (800c2e4 <_tx_semaphore_create+0xa0>)
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	68fa      	ldr	r2, [r7, #12]
 800c28e:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	68fa      	ldr	r2, [r7, #12]
 800c294:	619a      	str	r2, [r3, #24]
 800c296:	e011      	b.n	800c2bc <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800c298:	4b12      	ldr	r3, [pc, #72]	@ (800c2e4 <_tx_semaphore_create+0xa0>)
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 800c29e:	6a3b      	ldr	r3, [r7, #32]
 800c2a0:	699b      	ldr	r3, [r3, #24]
 800c2a2:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800c2a4:	6a3b      	ldr	r3, [r7, #32]
 800c2a6:	68fa      	ldr	r2, [r7, #12]
 800c2a8:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800c2aa:	69fb      	ldr	r3, [r7, #28]
 800c2ac:	68fa      	ldr	r2, [r7, #12]
 800c2ae:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	69fa      	ldr	r2, [r7, #28]
 800c2b4:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	6a3a      	ldr	r2, [r7, #32]
 800c2ba:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 800c2bc:	4b08      	ldr	r3, [pc, #32]	@ (800c2e0 <_tx_semaphore_create+0x9c>)
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	3301      	adds	r3, #1
 800c2c2:	4a07      	ldr	r2, [pc, #28]	@ (800c2e0 <_tx_semaphore_create+0x9c>)
 800c2c4:	6013      	str	r3, [r2, #0]
 800c2c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	f383 8810 	msr	PRIMASK, r3
}
 800c2d0:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800c2d2:	2300      	movs	r3, #0
}
 800c2d4:	4618      	mov	r0, r3
 800c2d6:	3728      	adds	r7, #40	@ 0x28
 800c2d8:	46bd      	mov	sp, r7
 800c2da:	bd80      	pop	{r7, pc}
 800c2dc:	53454d41 	.word	0x53454d41
 800c2e0:	20010abc 	.word	0x20010abc
 800c2e4:	20010ab8 	.word	0x20010ab8

0800c2e8 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b08e      	sub	sp, #56	@ 0x38
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
 800c2f0:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c2f6:	f3ef 8310 	mrs	r3, PRIMASK
 800c2fa:	623b      	str	r3, [r7, #32]
    return(posture);
 800c2fc:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c2fe:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c300:	b672      	cpsid	i
    return(int_posture);
 800c302:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 800c304:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	689b      	ldr	r3, [r3, #8]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d00a      	beq.n	800c324 <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	689b      	ldr	r3, [r3, #8]
 800c312:	1e5a      	subs	r2, r3, #1
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	609a      	str	r2, [r3, #8]
 800c318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c31a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c31c:	69bb      	ldr	r3, [r7, #24]
 800c31e:	f383 8810 	msr	PRIMASK, r3
}
 800c322:	e068      	b.n	800c3f6 <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d05d      	beq.n	800c3e6 <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800c32a:	4b35      	ldr	r3, [pc, #212]	@ (800c400 <_tx_semaphore_get+0x118>)
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d008      	beq.n	800c344 <_tx_semaphore_get+0x5c>
 800c332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c334:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	f383 8810 	msr	PRIMASK, r3
}
 800c33c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 800c33e:	230d      	movs	r3, #13
 800c340:	637b      	str	r3, [r7, #52]	@ 0x34
 800c342:	e058      	b.n	800c3f6 <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c344:	4b2f      	ldr	r3, [pc, #188]	@ (800c404 <_tx_semaphore_get+0x11c>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 800c34a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c34c:	4a2e      	ldr	r2, [pc, #184]	@ (800c408 <_tx_semaphore_get+0x120>)
 800c34e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 800c350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c352:	687a      	ldr	r2, [r7, #4]
 800c354:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800c356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c358:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800c35c:	1c5a      	adds	r2, r3, #1
 800c35e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c360:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	691b      	ldr	r3, [r3, #16]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d109      	bne.n	800c380 <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c370:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 800c372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c374:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c376:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800c378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c37a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c37c:	675a      	str	r2, [r3, #116]	@ 0x74
 800c37e:	e011      	b.n	800c3a4 <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	68db      	ldr	r3, [r3, #12]
 800c384:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800c386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c388:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c38a:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800c38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c38e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c390:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800c392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c396:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800c398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c39a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c39c:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800c39e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3a2:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	691b      	ldr	r3, [r3, #16]
 800c3a8:	1c5a      	adds	r2, r3, #1
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 800c3ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3b0:	2206      	movs	r2, #6
 800c3b2:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c3b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800c3ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3bc:	683a      	ldr	r2, [r7, #0]
 800c3be:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800c3c0:	4b0f      	ldr	r3, [pc, #60]	@ (800c400 <_tx_semaphore_get+0x118>)
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	3301      	adds	r3, #1
 800c3c6:	4a0e      	ldr	r2, [pc, #56]	@ (800c400 <_tx_semaphore_get+0x118>)
 800c3c8:	6013      	str	r3, [r2, #0]
 800c3ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3cc:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c3ce:	693b      	ldr	r3, [r7, #16]
 800c3d0:	f383 8810 	msr	PRIMASK, r3
}
 800c3d4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800c3d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c3d8:	f000 fba8 	bl	800cb2c <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800c3dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c3e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c3e4:	e007      	b.n	800c3f6 <_tx_semaphore_get+0x10e>
 800c3e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c3e8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	f383 8810 	msr	PRIMASK, r3
}
 800c3f0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 800c3f2:	230d      	movs	r3, #13
 800c3f4:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800c3f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3738      	adds	r7, #56	@ 0x38
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	bd80      	pop	{r7, pc}
 800c400:	20010b88 	.word	0x20010b88
 800c404:	20010af0 	.word	0x20010af0
 800c408:	0800c14d 	.word	0x0800c14d

0800c40c <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b08c      	sub	sp, #48	@ 0x30
 800c410:	af00      	add	r7, sp, #0
 800c412:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c414:	f3ef 8310 	mrs	r3, PRIMASK
 800c418:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c41a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c41c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c41e:	b672      	cpsid	i
    return(int_posture);
 800c420:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 800c422:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	691b      	ldr	r3, [r3, #16]
 800c428:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800c42a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d10a      	bne.n	800c446 <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	689b      	ldr	r3, [r3, #8]
 800c434:	1c5a      	adds	r2, r3, #1
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	609a      	str	r2, [r3, #8]
 800c43a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c43c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c43e:	693b      	ldr	r3, [r7, #16]
 800c440:	f383 8810 	msr	PRIMASK, r3
}
 800c444:	e033      	b.n	800c4ae <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	68db      	ldr	r3, [r3, #12]
 800c44a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800c44c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c44e:	3b01      	subs	r3, #1
 800c450:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 800c452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c454:	2b00      	cmp	r3, #0
 800c456:	d103      	bne.n	800c460 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2200      	movs	r2, #0
 800c45c:	60da      	str	r2, [r3, #12]
 800c45e:	e00e      	b.n	800c47e <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 800c460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c464:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6a3a      	ldr	r2, [r7, #32]
 800c46a:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800c46c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c46e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c470:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800c472:	6a3b      	ldr	r3, [r7, #32]
 800c474:	69fa      	ldr	r2, [r7, #28]
 800c476:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800c478:	69fb      	ldr	r3, [r7, #28]
 800c47a:	6a3a      	ldr	r2, [r7, #32]
 800c47c:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c482:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800c484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c486:	2200      	movs	r2, #0
 800c488:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800c48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c48c:	2200      	movs	r2, #0
 800c48e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800c492:	4b09      	ldr	r3, [pc, #36]	@ (800c4b8 <_tx_semaphore_put+0xac>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	3301      	adds	r3, #1
 800c498:	4a07      	ldr	r2, [pc, #28]	@ (800c4b8 <_tx_semaphore_put+0xac>)
 800c49a:	6013      	str	r3, [r2, #0]
 800c49c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c49e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f383 8810 	msr	PRIMASK, r3
}
 800c4a6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800c4a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c4aa:	f000 fa3f 	bl	800c92c <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800c4ae:	2300      	movs	r3, #0
}
 800c4b0:	4618      	mov	r0, r3
 800c4b2:	3730      	adds	r7, #48	@ 0x30
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	bd80      	pop	{r7, pc}
 800c4b8:	20010b88 	.word	0x20010b88

0800c4bc <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b092      	sub	sp, #72	@ 0x48
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	60f8      	str	r0, [r7, #12]
 800c4c4:	60b9      	str	r1, [r7, #8]
 800c4c6:	607a      	str	r2, [r7, #4]
 800c4c8:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800c4ca:	2300      	movs	r3, #0
 800c4cc:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800c4ce:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c4d0:	21ef      	movs	r1, #239	@ 0xef
 800c4d2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c4d4:	f001 fc80 	bl	800ddd8 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800c4d8:	22b0      	movs	r2, #176	@ 0xb0
 800c4da:	2100      	movs	r1, #0
 800c4dc:	68f8      	ldr	r0, [r7, #12]
 800c4de:	f001 fc7b 	bl	800ddd8 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	68ba      	ldr	r2, [r7, #8]
 800c4e6:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	687a      	ldr	r2, [r7, #4]
 800c4ec:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	683a      	ldr	r2, [r7, #0]
 800c4f2:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c4f8:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c4fe:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c504:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c50a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c512:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800c518:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	2220      	movs	r2, #32
 800c51e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800c522:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c524:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800c526:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c528:	3b01      	subs	r3, #1
 800c52a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c52c:	4413      	add	r3, r2
 800c52e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800c534:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800c536:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c538:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c53a:	429a      	cmp	r2, r3
 800c53c:	d007      	beq.n	800c54e <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800c53e:	68fb      	ldr	r3, [r7, #12]
 800c540:	2200      	movs	r2, #0
 800c542:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	2200      	movs	r2, #0
 800c548:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800c54c:	e006      	b.n	800c55c <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c552:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c558:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	2203      	movs	r2, #3
 800c560:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	4a48      	ldr	r2, [pc, #288]	@ (800c688 <_tx_thread_create+0x1cc>)
 800c566:	655a      	str	r2, [r3, #84]	@ 0x54
 800c568:	68fa      	ldr	r2, [r7, #12]
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800c56e:	4947      	ldr	r1, [pc, #284]	@ (800c68c <_tx_thread_create+0x1d0>)
 800c570:	68f8      	ldr	r0, [r7, #12]
 800c572:	f7f3 fef5 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c576:	f3ef 8310 	mrs	r3, PRIMASK
 800c57a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c57c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c57e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c580:	b672      	cpsid	i
    return(int_posture);
 800c582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800c584:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	4a41      	ldr	r2, [pc, #260]	@ (800c690 <_tx_thread_create+0x1d4>)
 800c58a:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800c58c:	4b41      	ldr	r3, [pc, #260]	@ (800c694 <_tx_thread_create+0x1d8>)
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	2b00      	cmp	r3, #0
 800c592:	d10b      	bne.n	800c5ac <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800c594:	4a40      	ldr	r2, [pc, #256]	@ (800c698 <_tx_thread_create+0x1dc>)
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	68fa      	ldr	r2, [r7, #12]
 800c59e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	68fa      	ldr	r2, [r7, #12]
 800c5a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800c5aa:	e016      	b.n	800c5da <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800c5ac:	4b3a      	ldr	r3, [pc, #232]	@ (800c698 <_tx_thread_create+0x1dc>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800c5b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5b8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800c5ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5bc:	68fa      	ldr	r2, [r7, #12]
 800c5be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800c5c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5c4:	68fa      	ldr	r2, [r7, #12]
 800c5c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c5ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c5d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800c5da:	4b2e      	ldr	r3, [pc, #184]	@ (800c694 <_tx_thread_create+0x1d8>)
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	3301      	adds	r3, #1
 800c5e0:	4a2c      	ldr	r2, [pc, #176]	@ (800c694 <_tx_thread_create+0x1d8>)
 800c5e2:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800c5e4:	4b2d      	ldr	r3, [pc, #180]	@ (800c69c <_tx_thread_create+0x1e0>)
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	3301      	adds	r3, #1
 800c5ea:	4a2c      	ldr	r2, [pc, #176]	@ (800c69c <_tx_thread_create+0x1e0>)
 800c5ec:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800c5ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5f0:	2b01      	cmp	r3, #1
 800c5f2:	d129      	bne.n	800c648 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c5f4:	f3ef 8305 	mrs	r3, IPSR
 800c5f8:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800c5fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800c5fc:	4b28      	ldr	r3, [pc, #160]	@ (800c6a0 <_tx_thread_create+0x1e4>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	4313      	orrs	r3, r2
 800c602:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c606:	d30d      	bcc.n	800c624 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800c608:	4b26      	ldr	r3, [pc, #152]	@ (800c6a4 <_tx_thread_create+0x1e8>)
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800c60e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c610:	2b00      	cmp	r3, #0
 800c612:	d009      	beq.n	800c628 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800c614:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c618:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800c61a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c61c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c61e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c620:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c622:	e001      	b.n	800c628 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800c624:	2300      	movs	r3, #0
 800c626:	647b      	str	r3, [r7, #68]	@ 0x44
 800c628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c62a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c62c:	6a3b      	ldr	r3, [r7, #32]
 800c62e:	f383 8810 	msr	PRIMASK, r3
}
 800c632:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800c634:	68f8      	ldr	r0, [r7, #12]
 800c636:	f000 f979 	bl	800c92c <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800c63a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d01e      	beq.n	800c67e <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800c640:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c642:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c644:	63da      	str	r2, [r3, #60]	@ 0x3c
 800c646:	e01a      	b.n	800c67e <_tx_thread_create+0x1c2>
 800c648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c64a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c64c:	693b      	ldr	r3, [r7, #16]
 800c64e:	f383 8810 	msr	PRIMASK, r3
}
 800c652:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c654:	f3ef 8310 	mrs	r3, PRIMASK
 800c658:	61bb      	str	r3, [r7, #24]
    return(posture);
 800c65a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800c65c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c65e:	b672      	cpsid	i
    return(int_posture);
 800c660:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800c662:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800c664:	4b0d      	ldr	r3, [pc, #52]	@ (800c69c <_tx_thread_create+0x1e0>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	3b01      	subs	r3, #1
 800c66a:	4a0c      	ldr	r2, [pc, #48]	@ (800c69c <_tx_thread_create+0x1e0>)
 800c66c:	6013      	str	r3, [r2, #0]
 800c66e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c670:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c672:	69fb      	ldr	r3, [r7, #28]
 800c674:	f383 8810 	msr	PRIMASK, r3
}
 800c678:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c67a:	f000 f91d 	bl	800c8b8 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800c67e:	2300      	movs	r3, #0
}
 800c680:	4618      	mov	r0, r3
 800c682:	3748      	adds	r7, #72	@ 0x48
 800c684:	46bd      	mov	sp, r7
 800c686:	bd80      	pop	{r7, pc}
 800c688:	0800ce01 	.word	0x0800ce01
 800c68c:	0800c721 	.word	0x0800c721
 800c690:	54485244 	.word	0x54485244
 800c694:	20010afc 	.word	0x20010afc
 800c698:	20010af8 	.word	0x20010af8
 800c69c:	20010b88 	.word	0x20010b88
 800c6a0:	20000054 	.word	0x20000054
 800c6a4:	20010af4 	.word	0x20010af4

0800c6a8 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800c6ac:	4b12      	ldr	r3, [pc, #72]	@ (800c6f8 <_tx_thread_initialize+0x50>)
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800c6b2:	4b12      	ldr	r3, [pc, #72]	@ (800c6fc <_tx_thread_initialize+0x54>)
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800c6b8:	4b11      	ldr	r3, [pc, #68]	@ (800c700 <_tx_thread_initialize+0x58>)
 800c6ba:	2200      	movs	r2, #0
 800c6bc:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800c6be:	4b11      	ldr	r3, [pc, #68]	@ (800c704 <_tx_thread_initialize+0x5c>)
 800c6c0:	2220      	movs	r2, #32
 800c6c2:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800c6c4:	2280      	movs	r2, #128	@ 0x80
 800c6c6:	2100      	movs	r1, #0
 800c6c8:	480f      	ldr	r0, [pc, #60]	@ (800c708 <_tx_thread_initialize+0x60>)
 800c6ca:	f001 fb85 	bl	800ddd8 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800c6ce:	4b0f      	ldr	r3, [pc, #60]	@ (800c70c <_tx_thread_initialize+0x64>)
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800c6d4:	4b0e      	ldr	r3, [pc, #56]	@ (800c710 <_tx_thread_initialize+0x68>)
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800c6da:	4b0e      	ldr	r3, [pc, #56]	@ (800c714 <_tx_thread_initialize+0x6c>)
 800c6dc:	2200      	movs	r2, #0
 800c6de:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800c6e0:	4b0d      	ldr	r3, [pc, #52]	@ (800c718 <_tx_thread_initialize+0x70>)
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800c6e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c71c <_tx_thread_initialize+0x74>)
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800c6ee:	4a0b      	ldr	r2, [pc, #44]	@ (800c71c <_tx_thread_initialize+0x74>)
 800c6f0:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800c6f2:	bf00      	nop
 800c6f4:	bd80      	pop	{r7, pc}
 800c6f6:	bf00      	nop
 800c6f8:	20010af0 	.word	0x20010af0
 800c6fc:	20010af4 	.word	0x20010af4
 800c700:	20010b00 	.word	0x20010b00
 800c704:	20010b04 	.word	0x20010b04
 800c708:	20010b08 	.word	0x20010b08
 800c70c:	20010af8 	.word	0x20010af8
 800c710:	20010afc 	.word	0x20010afc
 800c714:	20010b88 	.word	0x20010b88
 800c718:	20010b8c 	.word	0x20010b8c
 800c71c:	20010b90 	.word	0x20010b90

0800c720 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b088      	sub	sp, #32
 800c724:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800c726:	4b21      	ldr	r3, [pc, #132]	@ (800c7ac <_tx_thread_shell_entry+0x8c>)
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800c72c:	69fb      	ldr	r3, [r7, #28]
 800c72e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c730:	69fa      	ldr	r2, [r7, #28]
 800c732:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800c734:	4610      	mov	r0, r2
 800c736:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800c738:	4b1d      	ldr	r3, [pc, #116]	@ (800c7b0 <_tx_thread_shell_entry+0x90>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d003      	beq.n	800c748 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800c740:	4b1b      	ldr	r3, [pc, #108]	@ (800c7b0 <_tx_thread_shell_entry+0x90>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	69f8      	ldr	r0, [r7, #28]
 800c746:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c748:	f3ef 8310 	mrs	r3, PRIMASK
 800c74c:	607b      	str	r3, [r7, #4]
    return(posture);
 800c74e:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800c750:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c752:	b672      	cpsid	i
    return(int_posture);
 800c754:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800c756:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800c758:	69fb      	ldr	r3, [r7, #28]
 800c75a:	2201      	movs	r2, #1
 800c75c:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c75e:	69fb      	ldr	r3, [r7, #28]
 800c760:	2201      	movs	r2, #1
 800c762:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800c764:	69fb      	ldr	r3, [r7, #28]
 800c766:	2200      	movs	r2, #0
 800c768:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800c76a:	4b12      	ldr	r3, [pc, #72]	@ (800c7b4 <_tx_thread_shell_entry+0x94>)
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	3301      	adds	r3, #1
 800c770:	4a10      	ldr	r2, [pc, #64]	@ (800c7b4 <_tx_thread_shell_entry+0x94>)
 800c772:	6013      	str	r3, [r2, #0]
 800c774:	69bb      	ldr	r3, [r7, #24]
 800c776:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c778:	68bb      	ldr	r3, [r7, #8]
 800c77a:	f383 8810 	msr	PRIMASK, r3
}
 800c77e:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800c780:	f3ef 8314 	mrs	r3, CONTROL
 800c784:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800c786:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800c788:	617b      	str	r3, [r7, #20]
 800c78a:	697b      	ldr	r3, [r7, #20]
 800c78c:	f023 0304 	bic.w	r3, r3, #4
 800c790:	617b      	str	r3, [r7, #20]
 800c792:	697b      	ldr	r3, [r7, #20]
 800c794:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800c796:	693b      	ldr	r3, [r7, #16]
 800c798:	f383 8814 	msr	CONTROL, r3
}
 800c79c:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800c79e:	69f8      	ldr	r0, [r7, #28]
 800c7a0:	f000 f9c4 	bl	800cb2c <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800c7a4:	bf00      	nop
 800c7a6:	3720      	adds	r7, #32
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd80      	pop	{r7, pc}
 800c7ac:	20010af0 	.word	0x20010af0
 800c7b0:	20010b8c 	.word	0x20010b8c
 800c7b4:	20010b88 	.word	0x20010b88

0800c7b8 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b08e      	sub	sp, #56	@ 0x38
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c7c0:	f3ef 8310 	mrs	r3, PRIMASK
 800c7c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800c7c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800c7c8:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800c7ca:	b672      	cpsid	i
    return(int_posture);
 800c7cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800c7ce:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800c7d0:	4b35      	ldr	r3, [pc, #212]	@ (800c8a8 <_tx_thread_sleep+0xf0>)
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800c7d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d108      	bne.n	800c7ee <_tx_thread_sleep+0x36>
 800c7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7de:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c7e0:	6a3b      	ldr	r3, [r7, #32]
 800c7e2:	f383 8810 	msr	PRIMASK, r3
}
 800c7e6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800c7e8:	2313      	movs	r3, #19
 800c7ea:	637b      	str	r3, [r7, #52]	@ 0x34
 800c7ec:	e056      	b.n	800c89c <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c7ee:	f3ef 8305 	mrs	r3, IPSR
 800c7f2:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800c7f4:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c7f6:	4b2d      	ldr	r3, [pc, #180]	@ (800c8ac <_tx_thread_sleep+0xf4>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	4313      	orrs	r3, r2
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d008      	beq.n	800c812 <_tx_thread_sleep+0x5a>
 800c800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c802:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c804:	69bb      	ldr	r3, [r7, #24]
 800c806:	f383 8810 	msr	PRIMASK, r3
}
 800c80a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800c80c:	2313      	movs	r3, #19
 800c80e:	637b      	str	r3, [r7, #52]	@ 0x34
 800c810:	e044      	b.n	800c89c <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800c812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c814:	4a26      	ldr	r2, [pc, #152]	@ (800c8b0 <_tx_thread_sleep+0xf8>)
 800c816:	4293      	cmp	r3, r2
 800c818:	d108      	bne.n	800c82c <_tx_thread_sleep+0x74>
 800c81a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c81c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c81e:	697b      	ldr	r3, [r7, #20]
 800c820:	f383 8810 	msr	PRIMASK, r3
}
 800c824:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800c826:	2313      	movs	r3, #19
 800c828:	637b      	str	r3, [r7, #52]	@ 0x34
 800c82a:	e037      	b.n	800c89c <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d108      	bne.n	800c844 <_tx_thread_sleep+0x8c>
 800c832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c834:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c836:	693b      	ldr	r3, [r7, #16]
 800c838:	f383 8810 	msr	PRIMASK, r3
}
 800c83c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800c83e:	2300      	movs	r3, #0
 800c840:	637b      	str	r3, [r7, #52]	@ 0x34
 800c842:	e02b      	b.n	800c89c <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800c844:	4b1b      	ldr	r3, [pc, #108]	@ (800c8b4 <_tx_thread_sleep+0xfc>)
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d008      	beq.n	800c85e <_tx_thread_sleep+0xa6>
 800c84c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c84e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	f383 8810 	msr	PRIMASK, r3
}
 800c856:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800c858:	2313      	movs	r3, #19
 800c85a:	637b      	str	r3, [r7, #52]	@ 0x34
 800c85c:	e01e      	b.n	800c89c <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800c85e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c860:	2204      	movs	r2, #4
 800c862:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c866:	2201      	movs	r2, #1
 800c868:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800c86a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c86c:	2200      	movs	r2, #0
 800c86e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800c872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c874:	687a      	ldr	r2, [r7, #4]
 800c876:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800c878:	4b0e      	ldr	r3, [pc, #56]	@ (800c8b4 <_tx_thread_sleep+0xfc>)
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	3301      	adds	r3, #1
 800c87e:	4a0d      	ldr	r2, [pc, #52]	@ (800c8b4 <_tx_thread_sleep+0xfc>)
 800c880:	6013      	str	r3, [r2, #0]
 800c882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c884:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	f383 8810 	msr	PRIMASK, r3
}
 800c88c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800c88e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c890:	f000 f94c 	bl	800cb2c <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800c894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c896:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c89a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800c89c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800c89e:	4618      	mov	r0, r3
 800c8a0:	3738      	adds	r7, #56	@ 0x38
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}
 800c8a6:	bf00      	nop
 800c8a8:	20010af0 	.word	0x20010af0
 800c8ac:	20000054 	.word	0x20000054
 800c8b0:	20010c38 	.word	0x20010c38
 800c8b4:	20010b88 	.word	0x20010b88

0800c8b8 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800c8b8:	b480      	push	{r7}
 800c8ba:	b089      	sub	sp, #36	@ 0x24
 800c8bc:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800c8be:	4b17      	ldr	r3, [pc, #92]	@ (800c91c <_tx_thread_system_preempt_check+0x64>)
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800c8c4:	69fb      	ldr	r3, [r7, #28]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d121      	bne.n	800c90e <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800c8ca:	4b15      	ldr	r3, [pc, #84]	@ (800c920 <_tx_thread_system_preempt_check+0x68>)
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800c8d0:	4b14      	ldr	r3, [pc, #80]	@ (800c924 <_tx_thread_system_preempt_check+0x6c>)
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800c8d6:	69ba      	ldr	r2, [r7, #24]
 800c8d8:	697b      	ldr	r3, [r7, #20]
 800c8da:	429a      	cmp	r2, r3
 800c8dc:	d017      	beq.n	800c90e <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800c8de:	4b12      	ldr	r3, [pc, #72]	@ (800c928 <_tx_thread_system_preempt_check+0x70>)
 800c8e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8e4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c8e6:	f3ef 8305 	mrs	r3, IPSR
 800c8ea:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c8ec:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	d10c      	bne.n	800c90c <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c8f2:	f3ef 8310 	mrs	r3, PRIMASK
 800c8f6:	60fb      	str	r3, [r7, #12]
    return(posture);
 800c8f8:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800c8fa:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800c8fc:	b662      	cpsie	i
}
 800c8fe:	bf00      	nop
 800c900:	68bb      	ldr	r3, [r7, #8]
 800c902:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f383 8810 	msr	PRIMASK, r3
}
 800c90a:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800c90c:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800c90e:	bf00      	nop
 800c910:	3724      	adds	r7, #36	@ 0x24
 800c912:	46bd      	mov	sp, r7
 800c914:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c918:	4770      	bx	lr
 800c91a:	bf00      	nop
 800c91c:	20010b88 	.word	0x20010b88
 800c920:	20010af0 	.word	0x20010af0
 800c924:	20010af4 	.word	0x20010af4
 800c928:	e000ed04 	.word	0xe000ed04

0800c92c <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800c92c:	b580      	push	{r7, lr}
 800c92e:	b096      	sub	sp, #88	@ 0x58
 800c930:	af00      	add	r7, sp, #0
 800c932:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c934:	f3ef 8310 	mrs	r3, PRIMASK
 800c938:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800c93a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800c93c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800c93e:	b672      	cpsid	i
    return(int_posture);
 800c940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800c942:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d005      	beq.n	800c958 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	334c      	adds	r3, #76	@ 0x4c
 800c950:	4618      	mov	r0, r3
 800c952:	f000 fcf1 	bl	800d338 <_tx_timer_system_deactivate>
 800c956:	e002      	b.n	800c95e <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	2200      	movs	r2, #0
 800c95c:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800c95e:	4b6c      	ldr	r3, [pc, #432]	@ (800cb10 <_tx_thread_system_resume+0x1e4>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	3b01      	subs	r3, #1
 800c964:	4a6a      	ldr	r2, [pc, #424]	@ (800cb10 <_tx_thread_system_resume+0x1e4>)
 800c966:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	f040 8083 	bne.w	800ca78 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c976:	2b00      	cmp	r3, #0
 800c978:	f000 8097 	beq.w	800caaa <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c980:	2b00      	cmp	r3, #0
 800c982:	d172      	bne.n	800ca6a <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	2200      	movs	r2, #0
 800c988:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c98e:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800c990:	4a60      	ldr	r2, [pc, #384]	@ (800cb14 <_tx_thread_system_resume+0x1e8>)
 800c992:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c998:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800c99a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d154      	bne.n	800ca4a <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800c9a0:	495c      	ldr	r1, [pc, #368]	@ (800cb14 <_tx_thread_system_resume+0x1e8>)
 800c9a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9a4:	687a      	ldr	r2, [r7, #4]
 800c9a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	687a      	ldr	r2, [r7, #4]
 800c9ae:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	687a      	ldr	r2, [r7, #4]
 800c9b4:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800c9b6:	2201      	movs	r2, #1
 800c9b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9ba:	fa02 f303 	lsl.w	r3, r2, r3
 800c9be:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800c9c0:	4b55      	ldr	r3, [pc, #340]	@ (800cb18 <_tx_thread_system_resume+0x1ec>)
 800c9c2:	681a      	ldr	r2, [r3, #0]
 800c9c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9c6:	4313      	orrs	r3, r2
 800c9c8:	4a53      	ldr	r2, [pc, #332]	@ (800cb18 <_tx_thread_system_resume+0x1ec>)
 800c9ca:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800c9cc:	4b53      	ldr	r3, [pc, #332]	@ (800cb1c <_tx_thread_system_resume+0x1f0>)
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c9d2:	429a      	cmp	r2, r3
 800c9d4:	d269      	bcs.n	800caaa <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800c9d6:	4a51      	ldr	r2, [pc, #324]	@ (800cb1c <_tx_thread_system_resume+0x1f0>)
 800c9d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9da:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800c9dc:	4b50      	ldr	r3, [pc, #320]	@ (800cb20 <_tx_thread_system_resume+0x1f4>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800c9e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d103      	bne.n	800c9f0 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800c9e8:	4a4d      	ldr	r2, [pc, #308]	@ (800cb20 <_tx_thread_system_resume+0x1f4>)
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	6013      	str	r3, [r2, #0]
 800c9ee:	e05c      	b.n	800caaa <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800c9f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9f4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c9f6:	429a      	cmp	r2, r3
 800c9f8:	d257      	bcs.n	800caaa <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800c9fa:	4a49      	ldr	r2, [pc, #292]	@ (800cb20 <_tx_thread_system_resume+0x1f4>)
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	6013      	str	r3, [r2, #0]
 800ca00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ca02:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca06:	f383 8810 	msr	PRIMASK, r3
}
 800ca0a:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800ca0c:	4b40      	ldr	r3, [pc, #256]	@ (800cb10 <_tx_thread_system_resume+0x1e4>)
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800ca12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d174      	bne.n	800cb02 <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800ca18:	4b42      	ldr	r3, [pc, #264]	@ (800cb24 <_tx_thread_system_resume+0x1f8>)
 800ca1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ca1e:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ca20:	f3ef 8305 	mrs	r3, IPSR
 800ca24:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800ca26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 800ca28:	2b00      	cmp	r3, #0
 800ca2a:	d10c      	bne.n	800ca46 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ca2c:	f3ef 8310 	mrs	r3, PRIMASK
 800ca30:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800ca32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800ca34:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800ca36:	b662      	cpsie	i
}
 800ca38:	bf00      	nop
 800ca3a:	6a3b      	ldr	r3, [r7, #32]
 800ca3c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca3e:	69fb      	ldr	r3, [r7, #28]
 800ca40:	f383 8810 	msr	PRIMASK, r3
}
 800ca44:	bf00      	nop
}
 800ca46:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800ca48:	e05b      	b.n	800cb02 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800ca4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca4e:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800ca50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ca52:	687a      	ldr	r2, [r7, #4]
 800ca54:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800ca56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ca58:	687a      	ldr	r2, [r7, #4]
 800ca5a:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca60:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ca66:	621a      	str	r2, [r3, #32]
 800ca68:	e01f      	b.n	800caaa <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2203      	movs	r2, #3
 800ca74:	631a      	str	r2, [r3, #48]	@ 0x30
 800ca76:	e018      	b.n	800caaa <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca7c:	2b01      	cmp	r3, #1
 800ca7e:	d014      	beq.n	800caaa <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ca84:	2b02      	cmp	r3, #2
 800ca86:	d010      	beq.n	800caaa <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d106      	bne.n	800ca9e <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2200      	movs	r2, #0
 800ca94:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2200      	movs	r2, #0
 800ca9a:	631a      	str	r2, [r3, #48]	@ 0x30
 800ca9c:	e005      	b.n	800caaa <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	2200      	movs	r2, #0
 800caa2:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	2203      	movs	r2, #3
 800caa8:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800caaa:	4b1f      	ldr	r3, [pc, #124]	@ (800cb28 <_tx_thread_system_resume+0x1fc>)
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cab0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cab2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cab4:	69bb      	ldr	r3, [r7, #24]
 800cab6:	f383 8810 	msr	PRIMASK, r3
}
 800caba:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800cabc:	4b18      	ldr	r3, [pc, #96]	@ (800cb20 <_tx_thread_system_resume+0x1f4>)
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cac2:	429a      	cmp	r2, r3
 800cac4:	d020      	beq.n	800cb08 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800cac6:	4b12      	ldr	r3, [pc, #72]	@ (800cb10 <_tx_thread_system_resume+0x1e4>)
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800cacc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d11a      	bne.n	800cb08 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800cad2:	4b14      	ldr	r3, [pc, #80]	@ (800cb24 <_tx_thread_system_resume+0x1f8>)
 800cad4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cad8:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cada:	f3ef 8305 	mrs	r3, IPSR
 800cade:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cae0:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d10f      	bne.n	800cb06 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cae6:	f3ef 8310 	mrs	r3, PRIMASK
 800caea:	613b      	str	r3, [r7, #16]
    return(posture);
 800caec:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800caee:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800caf0:	b662      	cpsie	i
}
 800caf2:	bf00      	nop
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	f383 8810 	msr	PRIMASK, r3
}
 800cafe:	bf00      	nop
}
 800cb00:	e001      	b.n	800cb06 <_tx_thread_system_resume+0x1da>
                                return;
 800cb02:	bf00      	nop
 800cb04:	e000      	b.n	800cb08 <_tx_thread_system_resume+0x1dc>
 800cb06:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800cb08:	3758      	adds	r7, #88	@ 0x58
 800cb0a:	46bd      	mov	sp, r7
 800cb0c:	bd80      	pop	{r7, pc}
 800cb0e:	bf00      	nop
 800cb10:	20010b88 	.word	0x20010b88
 800cb14:	20010b08 	.word	0x20010b08
 800cb18:	20010b00 	.word	0x20010b00
 800cb1c:	20010b04 	.word	0x20010b04
 800cb20:	20010af4 	.word	0x20010af4
 800cb24:	e000ed04 	.word	0xe000ed04
 800cb28:	20010af0 	.word	0x20010af0

0800cb2c <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b09e      	sub	sp, #120	@ 0x78
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800cb34:	4b81      	ldr	r3, [pc, #516]	@ (800cd3c <_tx_thread_system_suspend+0x210>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cb3a:	f3ef 8310 	mrs	r3, PRIMASK
 800cb3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800cb40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800cb42:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800cb44:	b672      	cpsid	i
    return(int_posture);
 800cb46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800cb48:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cb4e:	429a      	cmp	r2, r3
 800cb50:	d112      	bne.n	800cb78 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cb56:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800cb58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d008      	beq.n	800cb70 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800cb5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cb60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cb64:	d004      	beq.n	800cb70 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	334c      	adds	r3, #76	@ 0x4c
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	f000 fb82 	bl	800d274 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	69db      	ldr	r3, [r3, #28]
 800cb74:	4a72      	ldr	r2, [pc, #456]	@ (800cd40 <_tx_thread_system_suspend+0x214>)
 800cb76:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800cb78:	4b72      	ldr	r3, [pc, #456]	@ (800cd44 <_tx_thread_system_suspend+0x218>)
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	3b01      	subs	r3, #1
 800cb7e:	4a71      	ldr	r2, [pc, #452]	@ (800cd44 <_tx_thread_system_suspend+0x218>)
 800cb80:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cb86:	2b01      	cmp	r3, #1
 800cb88:	f040 80a6 	bne.w	800ccd8 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	2200      	movs	r2, #0
 800cb90:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cb96:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	6a1b      	ldr	r3, [r3, #32]
 800cb9c:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800cb9e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	429a      	cmp	r2, r3
 800cba4:	d015      	beq.n	800cbd2 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cbaa:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800cbac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cbae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cbb0:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800cbb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cbb4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cbb6:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800cbb8:	4a63      	ldr	r2, [pc, #396]	@ (800cd48 <_tx_thread_system_suspend+0x21c>)
 800cbba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cbbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cbc0:	687a      	ldr	r2, [r7, #4]
 800cbc2:	429a      	cmp	r2, r3
 800cbc4:	d157      	bne.n	800cc76 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800cbc6:	4960      	ldr	r1, [pc, #384]	@ (800cd48 <_tx_thread_system_suspend+0x21c>)
 800cbc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cbca:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cbcc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800cbd0:	e051      	b.n	800cc76 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800cbd2:	4a5d      	ldr	r2, [pc, #372]	@ (800cd48 <_tx_thread_system_suspend+0x21c>)
 800cbd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cbd6:	2100      	movs	r1, #0
 800cbd8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800cbdc:	2201      	movs	r2, #1
 800cbde:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cbe0:	fa02 f303 	lsl.w	r3, r2, r3
 800cbe4:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800cbe6:	4b59      	ldr	r3, [pc, #356]	@ (800cd4c <_tx_thread_system_suspend+0x220>)
 800cbe8:	681a      	ldr	r2, [r3, #0]
 800cbea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cbec:	43db      	mvns	r3, r3
 800cbee:	4013      	ands	r3, r2
 800cbf0:	4a56      	ldr	r2, [pc, #344]	@ (800cd4c <_tx_thread_system_suspend+0x220>)
 800cbf2:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800cbf8:	4b54      	ldr	r3, [pc, #336]	@ (800cd4c <_tx_thread_system_suspend+0x220>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800cbfe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d12b      	bne.n	800cc5c <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800cc04:	4b52      	ldr	r3, [pc, #328]	@ (800cd50 <_tx_thread_system_suspend+0x224>)
 800cc06:	2220      	movs	r2, #32
 800cc08:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800cc0a:	4b52      	ldr	r3, [pc, #328]	@ (800cd54 <_tx_thread_system_suspend+0x228>)
 800cc0c:	2200      	movs	r2, #0
 800cc0e:	601a      	str	r2, [r3, #0]
 800cc10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc12:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cc16:	f383 8810 	msr	PRIMASK, r3
}
 800cc1a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800cc1c:	4b49      	ldr	r3, [pc, #292]	@ (800cd44 <_tx_thread_system_suspend+0x218>)
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800cc22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	f040 8081 	bne.w	800cd2c <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800cc2a:	4b4b      	ldr	r3, [pc, #300]	@ (800cd58 <_tx_thread_system_suspend+0x22c>)
 800cc2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cc30:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cc32:	f3ef 8305 	mrs	r3, IPSR
 800cc36:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800cc38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d10c      	bne.n	800cc58 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cc3e:	f3ef 8310 	mrs	r3, PRIMASK
 800cc42:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800cc44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800cc46:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800cc48:	b662      	cpsie	i
}
 800cc4a:	bf00      	nop
 800cc4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc4e:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc52:	f383 8810 	msr	PRIMASK, r3
}
 800cc56:	bf00      	nop
}
 800cc58:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800cc5a:	e067      	b.n	800cd2c <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800cc5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc5e:	fa93 f3a3 	rbit	r3, r3
 800cc62:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cc64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc66:	fab3 f383 	clz	r3, r3
 800cc6a:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800cc6c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cc6e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc70:	4413      	add	r3, r2
 800cc72:	4a37      	ldr	r2, [pc, #220]	@ (800cd50 <_tx_thread_system_suspend+0x224>)
 800cc74:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800cc76:	4b37      	ldr	r3, [pc, #220]	@ (800cd54 <_tx_thread_system_suspend+0x228>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	687a      	ldr	r2, [r7, #4]
 800cc7c:	429a      	cmp	r2, r3
 800cc7e:	d12b      	bne.n	800ccd8 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800cc80:	4b33      	ldr	r3, [pc, #204]	@ (800cd50 <_tx_thread_system_suspend+0x224>)
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	4a30      	ldr	r2, [pc, #192]	@ (800cd48 <_tx_thread_system_suspend+0x21c>)
 800cc86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc8a:	4a32      	ldr	r2, [pc, #200]	@ (800cd54 <_tx_thread_system_suspend+0x228>)
 800cc8c:	6013      	str	r3, [r2, #0]
 800cc8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cc90:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc94:	f383 8810 	msr	PRIMASK, r3
}
 800cc98:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800cc9a:	4b2a      	ldr	r3, [pc, #168]	@ (800cd44 <_tx_thread_system_suspend+0x218>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800cca0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d144      	bne.n	800cd30 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800cca6:	4b2c      	ldr	r3, [pc, #176]	@ (800cd58 <_tx_thread_system_suspend+0x22c>)
 800cca8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccac:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ccae:	f3ef 8305 	mrs	r3, IPSR
 800ccb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800ccb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d10c      	bne.n	800ccd4 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ccba:	f3ef 8310 	mrs	r3, PRIMASK
 800ccbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800ccc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800ccc2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800ccc4:	b662      	cpsie	i
}
 800ccc6:	bf00      	nop
 800ccc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccca:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cccc:	6a3b      	ldr	r3, [r7, #32]
 800ccce:	f383 8810 	msr	PRIMASK, r3
}
 800ccd2:	bf00      	nop
}
 800ccd4:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800ccd6:	e02b      	b.n	800cd30 <_tx_thread_system_suspend+0x204>
 800ccd8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ccda:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ccdc:	69fb      	ldr	r3, [r7, #28]
 800ccde:	f383 8810 	msr	PRIMASK, r3
}
 800cce2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800cce4:	4b1b      	ldr	r3, [pc, #108]	@ (800cd54 <_tx_thread_system_suspend+0x228>)
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ccea:	429a      	cmp	r2, r3
 800ccec:	d022      	beq.n	800cd34 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800ccee:	4b15      	ldr	r3, [pc, #84]	@ (800cd44 <_tx_thread_system_suspend+0x218>)
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800ccf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d11c      	bne.n	800cd34 <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800ccfa:	4b17      	ldr	r3, [pc, #92]	@ (800cd58 <_tx_thread_system_suspend+0x22c>)
 800ccfc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd00:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cd02:	f3ef 8305 	mrs	r3, IPSR
 800cd06:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800cd08:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d10c      	bne.n	800cd28 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cd0e:	f3ef 8310 	mrs	r3, PRIMASK
 800cd12:	617b      	str	r3, [r7, #20]
    return(posture);
 800cd14:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800cd16:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800cd18:	b662      	cpsie	i
}
 800cd1a:	bf00      	nop
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	f383 8810 	msr	PRIMASK, r3
}
 800cd26:	bf00      	nop
}
 800cd28:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800cd2a:	e003      	b.n	800cd34 <_tx_thread_system_suspend+0x208>
                return;
 800cd2c:	bf00      	nop
 800cd2e:	e002      	b.n	800cd36 <_tx_thread_system_suspend+0x20a>
            return;
 800cd30:	bf00      	nop
 800cd32:	e000      	b.n	800cd36 <_tx_thread_system_suspend+0x20a>
    return;
 800cd34:	bf00      	nop
}
 800cd36:	3778      	adds	r7, #120	@ 0x78
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}
 800cd3c:	20010af0 	.word	0x20010af0
 800cd40:	200110f4 	.word	0x200110f4
 800cd44:	20010b88 	.word	0x20010b88
 800cd48:	20010b08 	.word	0x20010b08
 800cd4c:	20010b00 	.word	0x20010b00
 800cd50:	20010b04 	.word	0x20010b04
 800cd54:	20010af4 	.word	0x20010af4
 800cd58:	e000ed04 	.word	0xe000ed04

0800cd5c <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800cd5c:	b480      	push	{r7}
 800cd5e:	b087      	sub	sp, #28
 800cd60:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800cd62:	4b21      	ldr	r3, [pc, #132]	@ (800cde8 <_tx_thread_time_slice+0x8c>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cd68:	f3ef 8310 	mrs	r3, PRIMASK
 800cd6c:	60fb      	str	r3, [r7, #12]
    return(posture);
 800cd6e:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800cd70:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cd72:	b672      	cpsid	i
    return(int_posture);
 800cd74:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800cd76:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800cd78:	4b1c      	ldr	r3, [pc, #112]	@ (800cdec <_tx_thread_time_slice+0x90>)
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d024      	beq.n	800cdce <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800cd84:	697b      	ldr	r3, [r7, #20]
 800cd86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d120      	bne.n	800cdce <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800cd8c:	697b      	ldr	r3, [r7, #20]
 800cd8e:	69da      	ldr	r2, [r3, #28]
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800cd94:	697b      	ldr	r3, [r7, #20]
 800cd96:	699b      	ldr	r3, [r3, #24]
 800cd98:	4a15      	ldr	r2, [pc, #84]	@ (800cdf0 <_tx_thread_time_slice+0x94>)
 800cd9a:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800cd9c:	697b      	ldr	r3, [r7, #20]
 800cd9e:	6a1b      	ldr	r3, [r3, #32]
 800cda0:	697a      	ldr	r2, [r7, #20]
 800cda2:	429a      	cmp	r2, r3
 800cda4:	d013      	beq.n	800cdce <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800cda6:	697b      	ldr	r3, [r7, #20]
 800cda8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdaa:	697b      	ldr	r3, [r7, #20]
 800cdac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdae:	429a      	cmp	r2, r3
 800cdb0:	d10d      	bne.n	800cdce <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800cdb2:	697b      	ldr	r3, [r7, #20]
 800cdb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cdb6:	697a      	ldr	r2, [r7, #20]
 800cdb8:	6a12      	ldr	r2, [r2, #32]
 800cdba:	490e      	ldr	r1, [pc, #56]	@ (800cdf4 <_tx_thread_time_slice+0x98>)
 800cdbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800cdc0:	4b0d      	ldr	r3, [pc, #52]	@ (800cdf8 <_tx_thread_time_slice+0x9c>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	4a0b      	ldr	r2, [pc, #44]	@ (800cdf4 <_tx_thread_time_slice+0x98>)
 800cdc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cdca:	4a0c      	ldr	r2, [pc, #48]	@ (800cdfc <_tx_thread_time_slice+0xa0>)
 800cdcc:	6013      	str	r3, [r2, #0]
 800cdce:	693b      	ldr	r3, [r7, #16]
 800cdd0:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	f383 8810 	msr	PRIMASK, r3
}
 800cdd8:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800cdda:	bf00      	nop
 800cddc:	371c      	adds	r7, #28
 800cdde:	46bd      	mov	sp, r7
 800cde0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde4:	4770      	bx	lr
 800cde6:	bf00      	nop
 800cde8:	20010af0 	.word	0x20010af0
 800cdec:	20010b98 	.word	0x20010b98
 800cdf0:	200110f4 	.word	0x200110f4
 800cdf4:	20010b08 	.word	0x20010b08
 800cdf8:	20010b04 	.word	0x20010b04
 800cdfc:	20010af4 	.word	0x20010af4

0800ce00 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b08a      	sub	sp, #40	@ 0x28
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ce0c:	f3ef 8310 	mrs	r3, PRIMASK
 800ce10:	617b      	str	r3, [r7, #20]
    return(posture);
 800ce12:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ce14:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ce16:	b672      	cpsid	i
    return(int_posture);
 800ce18:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800ce1a:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800ce1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce20:	2b04      	cmp	r3, #4
 800ce22:	d10e      	bne.n	800ce42 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800ce24:	4b13      	ldr	r3, [pc, #76]	@ (800ce74 <_tx_thread_timeout+0x74>)
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	3301      	adds	r3, #1
 800ce2a:	4a12      	ldr	r2, [pc, #72]	@ (800ce74 <_tx_thread_timeout+0x74>)
 800ce2c:	6013      	str	r3, [r2, #0]
 800ce2e:	6a3b      	ldr	r3, [r7, #32]
 800ce30:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	f383 8810 	msr	PRIMASK, r3
}
 800ce38:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800ce3a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ce3c:	f7ff fd76 	bl	800c92c <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800ce40:	e013      	b.n	800ce6a <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800ce42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ce46:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800ce48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce4a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ce4e:	61bb      	str	r3, [r7, #24]
 800ce50:	6a3b      	ldr	r3, [r7, #32]
 800ce52:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	f383 8810 	msr	PRIMASK, r3
}
 800ce5a:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800ce5c:	69fb      	ldr	r3, [r7, #28]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d003      	beq.n	800ce6a <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800ce62:	69fb      	ldr	r3, [r7, #28]
 800ce64:	69b9      	ldr	r1, [r7, #24]
 800ce66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ce68:	4798      	blx	r3
}
 800ce6a:	bf00      	nop
 800ce6c:	3728      	adds	r7, #40	@ 0x28
 800ce6e:	46bd      	mov	sp, r7
 800ce70:	bd80      	pop	{r7, pc}
 800ce72:	bf00      	nop
 800ce74:	20010b88 	.word	0x20010b88

0800ce78 <_tx_timer_activate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_activate(TX_TIMER *timer_ptr)
{
 800ce78:	b580      	push	{r7, lr}
 800ce7a:	b088      	sub	sp, #32
 800ce7c:	af00      	add	r7, sp, #0
 800ce7e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ce80:	f3ef 8310 	mrs	r3, PRIMASK
 800ce84:	617b      	str	r3, [r7, #20]
    return(posture);
 800ce86:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ce88:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ce8a:	b672      	cpsid	i
    return(int_posture);
 800ce8c:	693b      	ldr	r3, [r7, #16]

UINT        status;


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800ce8e:	61bb      	str	r3, [r7, #24]
    /* Log this kernel call.  */
    TX_EL_TIMER_ACTIVATE_INSERT
#endif

    /* Check for an already active timer.  */
    if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head != TX_NULL)
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	6a1b      	ldr	r3, [r3, #32]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d002      	beq.n	800ce9e <_tx_timer_activate+0x26>
    {

        /* Timer is already active, return an error.  */
        status =  TX_ACTIVATE_ERROR;
 800ce98:	2317      	movs	r3, #23
 800ce9a:	61fb      	str	r3, [r7, #28]
 800ce9c:	e00d      	b.n	800ceba <_tx_timer_activate+0x42>
    }

    /* Check for a timer with a zero expiration.  */
    else if (timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks == ((ULONG) 0))
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	689b      	ldr	r3, [r3, #8]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d102      	bne.n	800ceac <_tx_timer_activate+0x34>
    {

        /* Timer is being activated with a zero expiration.  */
        status =  TX_ACTIVATE_ERROR;
 800cea6:	2317      	movs	r3, #23
 800cea8:	61fb      	str	r3, [r7, #28]
 800ceaa:	e006      	b.n	800ceba <_tx_timer_activate+0x42>
        /* Increment the number of activations on this timer.  */
        timer_ptr -> tx_timer_performance_activate_count++;
#endif

        /* Call actual activation function.  */
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	3308      	adds	r3, #8
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	f000 f9df 	bl	800d274 <_tx_timer_system_activate>

        /* Return a successful status.  */
        status =  TX_SUCCESS;
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	61fb      	str	r3, [r7, #28]
 800ceba:	69bb      	ldr	r3, [r7, #24]
 800cebc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	f383 8810 	msr	PRIMASK, r3
}
 800cec4:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 800cec6:	69fb      	ldr	r3, [r7, #28]
}
 800cec8:	4618      	mov	r0, r3
 800ceca:	3720      	adds	r7, #32
 800cecc:	46bd      	mov	sp, r7
 800cece:	bd80      	pop	{r7, pc}

0800ced0 <_tx_timer_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks)
{
 800ced0:	b480      	push	{r7}
 800ced2:	b089      	sub	sp, #36	@ 0x24
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	60f8      	str	r0, [r7, #12]
 800ced8:	60b9      	str	r1, [r7, #8]
 800ceda:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cedc:	f3ef 8310 	mrs	r3, PRIMASK
 800cee0:	61bb      	str	r3, [r7, #24]
    return(posture);
 800cee2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800cee4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cee6:	b672      	cpsid	i
    return(int_posture);
 800cee8:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800ceea:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_TIMER_CHANGE_INSERT

    /* Determine if the timer is active.  */
    if (timer_ptr -> tx_timer_internal.tx_timer_internal_list_head == TX_NULL)
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	6a1b      	ldr	r3, [r3, #32]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d105      	bne.n	800cf00 <_tx_timer_change+0x30>
    {

        /* Setup the new expiration fields.  */
        timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	68ba      	ldr	r2, [r7, #8]
 800cef8:	609a      	str	r2, [r3, #8]
        timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	687a      	ldr	r2, [r7, #4]
 800cefe:	60da      	str	r2, [r3, #12]
 800cf00:	69fb      	ldr	r3, [r7, #28]
 800cf02:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cf04:	693b      	ldr	r3, [r7, #16]
 800cf06:	f383 8810 	msr	PRIMASK, r3
}
 800cf0a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800cf0c:	2300      	movs	r3, #0
}
 800cf0e:	4618      	mov	r0, r3
 800cf10:	3724      	adds	r7, #36	@ 0x24
 800cf12:	46bd      	mov	sp, r7
 800cf14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf18:	4770      	bx	lr
	...

0800cf1c <_tx_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr,
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate)
{
 800cf1c:	b580      	push	{r7, lr}
 800cf1e:	b08a      	sub	sp, #40	@ 0x28
 800cf20:	af00      	add	r7, sp, #0
 800cf22:	60f8      	str	r0, [r7, #12]
 800cf24:	60b9      	str	r1, [r7, #8]
 800cf26:	607a      	str	r2, [r7, #4]
 800cf28:	603b      	str	r3, [r7, #0]
TX_TIMER        *next_timer;
TX_TIMER        *previous_timer;


    /* Initialize timer control block to all zeros.  */
    TX_MEMSET(timer_ptr, 0, (sizeof(TX_TIMER)));
 800cf2a:	222c      	movs	r2, #44	@ 0x2c
 800cf2c:	2100      	movs	r1, #0
 800cf2e:	68f8      	ldr	r0, [r7, #12]
 800cf30:	f000 ff52 	bl	800ddd8 <memset>

    /* Setup the basic timer fields.  */
    timer_ptr -> tx_timer_name =                                            name_ptr;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	68ba      	ldr	r2, [r7, #8]
 800cf38:	605a      	str	r2, [r3, #4]
    timer_ptr -> tx_timer_internal.tx_timer_internal_remaining_ticks =      initial_ticks;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf3e:	609a      	str	r2, [r3, #8]
    timer_ptr -> tx_timer_internal.tx_timer_internal_re_initialize_ticks =  reschedule_ticks;
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf44:	60da      	str	r2, [r3, #12]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_function =     expiration_function;
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	687a      	ldr	r2, [r7, #4]
 800cf4a:	611a      	str	r2, [r3, #16]
    timer_ptr -> tx_timer_internal.tx_timer_internal_timeout_param =        expiration_input;
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	683a      	ldr	r2, [r7, #0]
 800cf50:	615a      	str	r2, [r3, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cf52:	f3ef 8310 	mrs	r3, PRIMASK
 800cf56:	61bb      	str	r3, [r7, #24]
    return(posture);
 800cf58:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800cf5a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cf5c:	b672      	cpsid	i
    return(int_posture);
 800cf5e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800cf60:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the timer ID to make it valid.  */
    timer_ptr -> tx_timer_id =  TX_TIMER_ID;
 800cf62:	68fb      	ldr	r3, [r7, #12]
 800cf64:	4a1c      	ldr	r2, [pc, #112]	@ (800cfd8 <_tx_timer_create+0xbc>)
 800cf66:	601a      	str	r2, [r3, #0]

    /* Place the timer on the list of created application timers.  First,
       check for an empty list.  */
    if (_tx_timer_created_count == TX_EMPTY)
 800cf68:	4b1c      	ldr	r3, [pc, #112]	@ (800cfdc <_tx_timer_create+0xc0>)
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d109      	bne.n	800cf84 <_tx_timer_create+0x68>
    {

        /* The created timer list is empty.  Add timer to empty list.  */
        _tx_timer_created_ptr =                   timer_ptr;
 800cf70:	4a1b      	ldr	r2, [pc, #108]	@ (800cfe0 <_tx_timer_create+0xc4>)
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	6013      	str	r3, [r2, #0]
        timer_ptr -> tx_timer_created_next =      timer_ptr;
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	68fa      	ldr	r2, [r7, #12]
 800cf7a:	625a      	str	r2, [r3, #36]	@ 0x24
        timer_ptr -> tx_timer_created_previous =  timer_ptr;
 800cf7c:	68fb      	ldr	r3, [r7, #12]
 800cf7e:	68fa      	ldr	r2, [r7, #12]
 800cf80:	629a      	str	r2, [r3, #40]	@ 0x28
 800cf82:	e011      	b.n	800cfa8 <_tx_timer_create+0x8c>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_timer =  _tx_timer_created_ptr;
 800cf84:	4b16      	ldr	r3, [pc, #88]	@ (800cfe0 <_tx_timer_create+0xc4>)
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	623b      	str	r3, [r7, #32]
        previous_timer =  next_timer -> tx_timer_created_previous;
 800cf8a:	6a3b      	ldr	r3, [r7, #32]
 800cf8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf8e:	61fb      	str	r3, [r7, #28]

        /* Place the new timer in the list.  */
        next_timer -> tx_timer_created_previous =  timer_ptr;
 800cf90:	6a3b      	ldr	r3, [r7, #32]
 800cf92:	68fa      	ldr	r2, [r7, #12]
 800cf94:	629a      	str	r2, [r3, #40]	@ 0x28
        previous_timer -> tx_timer_created_next =    timer_ptr;
 800cf96:	69fb      	ldr	r3, [r7, #28]
 800cf98:	68fa      	ldr	r2, [r7, #12]
 800cf9a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Setup this timer's created links.  */
        timer_ptr -> tx_timer_created_previous =  previous_timer;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	69fa      	ldr	r2, [r7, #28]
 800cfa0:	629a      	str	r2, [r3, #40]	@ 0x28
        timer_ptr -> tx_timer_created_next =      next_timer;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	6a3a      	ldr	r2, [r7, #32]
 800cfa6:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Increment the number of created timers.  */
    _tx_timer_created_count++;
 800cfa8:	4b0c      	ldr	r3, [pc, #48]	@ (800cfdc <_tx_timer_create+0xc0>)
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	3301      	adds	r3, #1
 800cfae:	4a0b      	ldr	r2, [pc, #44]	@ (800cfdc <_tx_timer_create+0xc0>)
 800cfb0:	6013      	str	r3, [r2, #0]

    /* Log this kernel call.  */
    TX_EL_TIMER_CREATE_INSERT

    /* Determine if this timer needs to be activated.  */
    if (auto_activate == TX_AUTO_ACTIVATE)
 800cfb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfb4:	2b01      	cmp	r3, #1
 800cfb6:	d104      	bne.n	800cfc2 <_tx_timer_create+0xa6>
        /* Increment the number of activations on this timer.  */
        timer_ptr -> tx_timer_performance_activate_count++;
#endif

        /* Call actual activation function.  */
        _tx_timer_system_activate(&(timer_ptr -> tx_timer_internal));
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	3308      	adds	r3, #8
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	f000 f959 	bl	800d274 <_tx_timer_system_activate>
 800cfc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfc4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cfc6:	693b      	ldr	r3, [r7, #16]
 800cfc8:	f383 8810 	msr	PRIMASK, r3
}
 800cfcc:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800cfce:	2300      	movs	r3, #0
}
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	3728      	adds	r7, #40	@ 0x28
 800cfd4:	46bd      	mov	sp, r7
 800cfd6:	bd80      	pop	{r7, pc}
 800cfd8:	4154494d 	.word	0x4154494d
 800cfdc:	20010c30 	.word	0x20010c30
 800cfe0:	20010c2c 	.word	0x20010c2c

0800cfe4 <_tx_timer_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_timer_deactivate(TX_TIMER *timer_ptr)
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	b08d      	sub	sp, #52	@ 0x34
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
ULONG               ticks_left;
UINT                active_timer_list;


    /* Setup internal timer pointer.  */
    internal_ptr =  &(timer_ptr -> tx_timer_internal);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	3308      	adds	r3, #8
 800cff0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cff2:	f3ef 8310 	mrs	r3, PRIMASK
 800cff6:	613b      	str	r3, [r7, #16]
    return(posture);
 800cff8:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800cffa:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cffc:	b672      	cpsid	i
    return(int_posture);
 800cffe:	68fb      	ldr	r3, [r7, #12]

    /* Disable interrupts while the remaining time before expiration is
       calculated.  */
    TX_DISABLE
 800d000:	623b      	str	r3, [r7, #32]

    /* Log this kernel call.  */
    TX_EL_TIMER_DEACTIVATE_INSERT

    /* Pickup the list head.  */
    list_head =  internal_ptr -> tx_timer_internal_list_head;
 800d002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d004:	699b      	ldr	r3, [r3, #24]
 800d006:	61fb      	str	r3, [r7, #28]

    /* Is the timer active?  */
    if (list_head != TX_NULL)
 800d008:	69fb      	ldr	r3, [r7, #28]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d07f      	beq.n	800d10e <_tx_timer_deactivate+0x12a>
    {

        /* Default the active timer list flag to false.  */
        active_timer_list =  TX_FALSE;
 800d00e:	2300      	movs	r3, #0
 800d010:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine if the head pointer is within the timer expiration list.  */
        if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_start))
 800d012:	4b45      	ldr	r3, [pc, #276]	@ (800d128 <_tx_timer_deactivate+0x144>)
 800d014:	681b      	ldr	r3, [r3, #0]
 800d016:	69fa      	ldr	r2, [r7, #28]
 800d018:	429a      	cmp	r2, r3
 800d01a:	d306      	bcc.n	800d02a <_tx_timer_deactivate+0x46>
        {

            /* Now check to make sure the list head is before the end of the list.  */
            if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) < TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800d01c:	4b43      	ldr	r3, [pc, #268]	@ (800d12c <_tx_timer_deactivate+0x148>)
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	69fa      	ldr	r2, [r7, #28]
 800d022:	429a      	cmp	r2, r3
 800d024:	d201      	bcs.n	800d02a <_tx_timer_deactivate+0x46>
            {

                /* Set the active timer list flag to true.  */
                active_timer_list =  TX_TRUE;
 800d026:	2301      	movs	r3, #1
 800d028:	62bb      	str	r3, [r7, #40]	@ 0x28
            }
        }

        /* Determine if the timer is on active timer list.  */
        if (active_timer_list == TX_TRUE)
 800d02a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d02c:	2b01      	cmp	r3, #1
 800d02e:	d12e      	bne.n	800d08e <_tx_timer_deactivate+0xaa>

            /* Calculate the amount of time that has elapsed since the timer
               was activated.  */

            /* Is this timer's entry after the current timer pointer?  */
            if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(list_head) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_current_ptr))
 800d030:	4b3f      	ldr	r3, [pc, #252]	@ (800d130 <_tx_timer_deactivate+0x14c>)
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	69fa      	ldr	r2, [r7, #28]
 800d036:	429a      	cmp	r2, r3
 800d038:	d307      	bcc.n	800d04a <_tx_timer_deactivate+0x66>
            {

                /* Calculate ticks left to expiration - just the difference between this
                   timer's entry and the current timer pointer.  */
                ticks_left =  (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_current_ptr)) + ((ULONG) 1);
 800d03a:	4b3d      	ldr	r3, [pc, #244]	@ (800d130 <_tx_timer_deactivate+0x14c>)
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	69fa      	ldr	r2, [r7, #28]
 800d040:	1ad3      	subs	r3, r2, r3
 800d042:	109b      	asrs	r3, r3, #2
 800d044:	3301      	adds	r3, #1
 800d046:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d048:	e010      	b.n	800d06c <_tx_timer_deactivate+0x88>
            }
            else
            {

                /* Calculate the ticks left with a wrapped list condition.  */
                ticks_left =  (ULONG) (TX_TIMER_POINTER_DIF(list_head,_tx_timer_list_start));
 800d04a:	4b37      	ldr	r3, [pc, #220]	@ (800d128 <_tx_timer_deactivate+0x144>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	69fa      	ldr	r2, [r7, #28]
 800d050:	1ad3      	subs	r3, r2, r3
 800d052:	109b      	asrs	r3, r3, #2
 800d054:	62fb      	str	r3, [r7, #44]	@ 0x2c

                ticks_left =  ticks_left + (ULONG) ((TX_TIMER_POINTER_DIF(_tx_timer_list_end, _tx_timer_current_ptr)) + ((ULONG) 1));
 800d056:	4b35      	ldr	r3, [pc, #212]	@ (800d12c <_tx_timer_deactivate+0x148>)
 800d058:	681a      	ldr	r2, [r3, #0]
 800d05a:	4b35      	ldr	r3, [pc, #212]	@ (800d130 <_tx_timer_deactivate+0x14c>)
 800d05c:	681b      	ldr	r3, [r3, #0]
 800d05e:	1ad3      	subs	r3, r2, r3
 800d060:	109b      	asrs	r3, r3, #2
 800d062:	461a      	mov	r2, r3
 800d064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d066:	4413      	add	r3, r2
 800d068:	3301      	adds	r3, #1
 800d06a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            /* Adjust the remaining ticks accordingly.  */
            if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800d06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	2b20      	cmp	r3, #32
 800d072:	d908      	bls.n	800d086 <_tx_timer_deactivate+0xa2>
            {

                /* Subtract off the last full pass through the timer list and add the
                   time left.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =
                        (internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES) + ticks_left;
 800d074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d076:	681a      	ldr	r2, [r3, #0]
 800d078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d07a:	4413      	add	r3, r2
 800d07c:	f1a3 0220 	sub.w	r2, r3, #32
                internal_ptr -> tx_timer_internal_remaining_ticks =
 800d080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d082:	601a      	str	r2, [r3, #0]
 800d084:	e01c      	b.n	800d0c0 <_tx_timer_deactivate+0xdc>
            }
            else
            {

                /* Just put the ticks left into the timer's remaining ticks.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =  ticks_left;
 800d086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d088:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d08a:	601a      	str	r2, [r3, #0]
 800d08c:	e018      	b.n	800d0c0 <_tx_timer_deactivate+0xdc>
        }
        else
        {

            /* Determine if this is timer has just expired.  */
            if (_tx_timer_expired_timer_ptr != internal_ptr)
 800d08e:	4b29      	ldr	r3, [pc, #164]	@ (800d134 <_tx_timer_deactivate+0x150>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d094:	429a      	cmp	r2, r3
 800d096:	d00f      	beq.n	800d0b8 <_tx_timer_deactivate+0xd4>
            {

                /* No, it hasn't expired. Now check for remaining time greater than the list
                   size.  */
                if (internal_ptr -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800d098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	2b20      	cmp	r3, #32
 800d09e:	d906      	bls.n	800d0ae <_tx_timer_deactivate+0xca>
                {

                    /* Adjust the remaining ticks.  */
                    internal_ptr -> tx_timer_internal_remaining_ticks =
                                            internal_ptr -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800d0a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	f1a3 0220 	sub.w	r2, r3, #32
                    internal_ptr -> tx_timer_internal_remaining_ticks =
 800d0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0aa:	601a      	str	r2, [r3, #0]
 800d0ac:	e008      	b.n	800d0c0 <_tx_timer_deactivate+0xdc>
                }
                else
                {

                    /* Set the remaining time to the reactivation time.  */
                    internal_ptr -> tx_timer_internal_remaining_ticks =  internal_ptr -> tx_timer_internal_re_initialize_ticks;
 800d0ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0b0:	685a      	ldr	r2, [r3, #4]
 800d0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0b4:	601a      	str	r2, [r3, #0]
 800d0b6:	e003      	b.n	800d0c0 <_tx_timer_deactivate+0xdc>
            }
            else
            {

                /* Set the remaining time to the reactivation time.  */
                internal_ptr -> tx_timer_internal_remaining_ticks =  internal_ptr -> tx_timer_internal_re_initialize_ticks;
 800d0b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0ba:	685a      	ldr	r2, [r3, #4]
 800d0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0be:	601a      	str	r2, [r3, #0]
            }
        }

        /* Pickup the next timer.  */
        next_timer =  internal_ptr -> tx_timer_internal_active_next;
 800d0c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0c2:	691b      	ldr	r3, [r3, #16]
 800d0c4:	61bb      	str	r3, [r7, #24]

        /* See if this is the only timer in the list.  */
        if (internal_ptr == next_timer)
 800d0c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0c8:	69bb      	ldr	r3, [r7, #24]
 800d0ca:	429a      	cmp	r2, r3
 800d0cc:	d108      	bne.n	800d0e0 <_tx_timer_deactivate+0xfc>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == internal_ptr)
 800d0ce:	69fb      	ldr	r3, [r7, #28]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0d4:	429a      	cmp	r2, r3
 800d0d6:	d117      	bne.n	800d108 <_tx_timer_deactivate+0x124>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800d0d8:	69fb      	ldr	r3, [r7, #28]
 800d0da:	2200      	movs	r2, #0
 800d0dc:	601a      	str	r2, [r3, #0]
 800d0de:	e013      	b.n	800d108 <_tx_timer_deactivate+0x124>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   internal_ptr -> tx_timer_internal_active_previous;
 800d0e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0e2:	695b      	ldr	r3, [r3, #20]
 800d0e4:	617b      	str	r3, [r7, #20]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800d0e6:	69bb      	ldr	r3, [r7, #24]
 800d0e8:	697a      	ldr	r2, [r7, #20]
 800d0ea:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	69ba      	ldr	r2, [r7, #24]
 800d0f0:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == internal_ptr)
 800d0f2:	69fb      	ldr	r3, [r7, #28]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d0f8:	429a      	cmp	r2, r3
 800d0fa:	d105      	bne.n	800d108 <_tx_timer_deactivate+0x124>
            {

                /* Update the next timer in the list with the list head
                   pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800d0fc:	69bb      	ldr	r3, [r7, #24]
 800d0fe:	69fa      	ldr	r2, [r7, #28]
 800d100:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800d102:	69fb      	ldr	r3, [r7, #28]
 800d104:	69ba      	ldr	r2, [r7, #24]
 800d106:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        internal_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800d108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d10a:	2200      	movs	r2, #0
 800d10c:	619a      	str	r2, [r3, #24]
 800d10e:	6a3b      	ldr	r3, [r7, #32]
 800d110:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d112:	68bb      	ldr	r3, [r7, #8]
 800d114:	f383 8810 	msr	PRIMASK, r3
}
 800d118:	bf00      	nop

    /* Restore interrupts to previous posture.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800d11a:	2300      	movs	r3, #0
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	3734      	adds	r7, #52	@ 0x34
 800d120:	46bd      	mov	sp, r7
 800d122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d126:	4770      	bx	lr
 800d128:	20010c1c 	.word	0x20010c1c
 800d12c:	20010c20 	.word	0x20010c20
 800d130:	20010c24 	.word	0x20010c24
 800d134:	20010c34 	.word	0x20010c34

0800d138 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800d138:	b580      	push	{r7, lr}
 800d13a:	b084      	sub	sp, #16
 800d13c:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d13e:	f3ef 8310 	mrs	r3, PRIMASK
 800d142:	607b      	str	r3, [r7, #4]
    return(posture);
 800d144:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800d146:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d148:	b672      	cpsid	i
    return(int_posture);
 800d14a:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800d14c:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800d14e:	4b09      	ldr	r3, [pc, #36]	@ (800d174 <_tx_timer_expiration_process+0x3c>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	3301      	adds	r3, #1
 800d154:	4a07      	ldr	r2, [pc, #28]	@ (800d174 <_tx_timer_expiration_process+0x3c>)
 800d156:	6013      	str	r3, [r2, #0]
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d15c:	68bb      	ldr	r3, [r7, #8]
 800d15e:	f383 8810 	msr	PRIMASK, r3
}
 800d162:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800d164:	4804      	ldr	r0, [pc, #16]	@ (800d178 <_tx_timer_expiration_process+0x40>)
 800d166:	f7ff fbe1 	bl	800c92c <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800d16a:	bf00      	nop
 800d16c:	3710      	adds	r7, #16
 800d16e:	46bd      	mov	sp, r7
 800d170:	bd80      	pop	{r7, pc}
 800d172:	bf00      	nop
 800d174:	20010b88 	.word	0x20010b88
 800d178:	20010c38 	.word	0x20010c38

0800d17c <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800d17c:	b590      	push	{r4, r7, lr}
 800d17e:	b089      	sub	sp, #36	@ 0x24
 800d180:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800d182:	4b28      	ldr	r3, [pc, #160]	@ (800d224 <_tx_timer_initialize+0xa8>)
 800d184:	2200      	movs	r2, #0
 800d186:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800d188:	4b27      	ldr	r3, [pc, #156]	@ (800d228 <_tx_timer_initialize+0xac>)
 800d18a:	2200      	movs	r2, #0
 800d18c:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800d18e:	4b27      	ldr	r3, [pc, #156]	@ (800d22c <_tx_timer_initialize+0xb0>)
 800d190:	2200      	movs	r2, #0
 800d192:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800d194:	4b26      	ldr	r3, [pc, #152]	@ (800d230 <_tx_timer_initialize+0xb4>)
 800d196:	2200      	movs	r2, #0
 800d198:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800d19a:	4b26      	ldr	r3, [pc, #152]	@ (800d234 <_tx_timer_initialize+0xb8>)
 800d19c:	2200      	movs	r2, #0
 800d19e:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800d1a0:	2280      	movs	r2, #128	@ 0x80
 800d1a2:	2100      	movs	r1, #0
 800d1a4:	4824      	ldr	r0, [pc, #144]	@ (800d238 <_tx_timer_initialize+0xbc>)
 800d1a6:	f000 fe17 	bl	800ddd8 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800d1aa:	4b24      	ldr	r3, [pc, #144]	@ (800d23c <_tx_timer_initialize+0xc0>)
 800d1ac:	4a22      	ldr	r2, [pc, #136]	@ (800d238 <_tx_timer_initialize+0xbc>)
 800d1ae:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800d1b0:	4b23      	ldr	r3, [pc, #140]	@ (800d240 <_tx_timer_initialize+0xc4>)
 800d1b2:	4a21      	ldr	r2, [pc, #132]	@ (800d238 <_tx_timer_initialize+0xbc>)
 800d1b4:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800d1b6:	4b23      	ldr	r3, [pc, #140]	@ (800d244 <_tx_timer_initialize+0xc8>)
 800d1b8:	4a23      	ldr	r2, [pc, #140]	@ (800d248 <_tx_timer_initialize+0xcc>)
 800d1ba:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800d1bc:	4b21      	ldr	r3, [pc, #132]	@ (800d244 <_tx_timer_initialize+0xc8>)
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	3304      	adds	r3, #4
 800d1c2:	4a20      	ldr	r2, [pc, #128]	@ (800d244 <_tx_timer_initialize+0xc8>)
 800d1c4:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800d1c6:	4b21      	ldr	r3, [pc, #132]	@ (800d24c <_tx_timer_initialize+0xd0>)
 800d1c8:	4a21      	ldr	r2, [pc, #132]	@ (800d250 <_tx_timer_initialize+0xd4>)
 800d1ca:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800d1cc:	4b21      	ldr	r3, [pc, #132]	@ (800d254 <_tx_timer_initialize+0xd8>)
 800d1ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d1d2:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800d1d4:	4b20      	ldr	r3, [pc, #128]	@ (800d258 <_tx_timer_initialize+0xdc>)
 800d1d6:	2200      	movs	r2, #0
 800d1d8:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800d1da:	4b1c      	ldr	r3, [pc, #112]	@ (800d24c <_tx_timer_initialize+0xd0>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	4a1d      	ldr	r2, [pc, #116]	@ (800d254 <_tx_timer_initialize+0xd8>)
 800d1e0:	6812      	ldr	r2, [r2, #0]
 800d1e2:	491d      	ldr	r1, [pc, #116]	@ (800d258 <_tx_timer_initialize+0xdc>)
 800d1e4:	6809      	ldr	r1, [r1, #0]
 800d1e6:	481c      	ldr	r0, [pc, #112]	@ (800d258 <_tx_timer_initialize+0xdc>)
 800d1e8:	6800      	ldr	r0, [r0, #0]
 800d1ea:	2400      	movs	r4, #0
 800d1ec:	9405      	str	r4, [sp, #20]
 800d1ee:	2400      	movs	r4, #0
 800d1f0:	9404      	str	r4, [sp, #16]
 800d1f2:	9003      	str	r0, [sp, #12]
 800d1f4:	9102      	str	r1, [sp, #8]
 800d1f6:	9201      	str	r2, [sp, #4]
 800d1f8:	9300      	str	r3, [sp, #0]
 800d1fa:	4b18      	ldr	r3, [pc, #96]	@ (800d25c <_tx_timer_initialize+0xe0>)
 800d1fc:	4a18      	ldr	r2, [pc, #96]	@ (800d260 <_tx_timer_initialize+0xe4>)
 800d1fe:	4919      	ldr	r1, [pc, #100]	@ (800d264 <_tx_timer_initialize+0xe8>)
 800d200:	4819      	ldr	r0, [pc, #100]	@ (800d268 <_tx_timer_initialize+0xec>)
 800d202:	f7ff f95b 	bl	800c4bc <_tx_thread_create>
 800d206:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d1e5      	bne.n	800d1da <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800d20e:	4b17      	ldr	r3, [pc, #92]	@ (800d26c <_tx_timer_initialize+0xf0>)
 800d210:	2200      	movs	r2, #0
 800d212:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800d214:	4b16      	ldr	r3, [pc, #88]	@ (800d270 <_tx_timer_initialize+0xf4>)
 800d216:	2200      	movs	r2, #0
 800d218:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800d21a:	bf00      	nop
 800d21c:	370c      	adds	r7, #12
 800d21e:	46bd      	mov	sp, r7
 800d220:	bd90      	pop	{r4, r7, pc}
 800d222:	bf00      	nop
 800d224:	20010b94 	.word	0x20010b94
 800d228:	200110f4 	.word	0x200110f4
 800d22c:	20010b98 	.word	0x20010b98
 800d230:	20010c28 	.word	0x20010c28
 800d234:	20010c34 	.word	0x20010c34
 800d238:	20010b9c 	.word	0x20010b9c
 800d23c:	20010c1c 	.word	0x20010c1c
 800d240:	20010c24 	.word	0x20010c24
 800d244:	20010c20 	.word	0x20010c20
 800d248:	20010c18 	.word	0x20010c18
 800d24c:	20010ce8 	.word	0x20010ce8
 800d250:	20010cf4 	.word	0x20010cf4
 800d254:	20010cec 	.word	0x20010cec
 800d258:	20010cf0 	.word	0x20010cf0
 800d25c:	4154494d 	.word	0x4154494d
 800d260:	0800d3a9 	.word	0x0800d3a9
 800d264:	0800dfb8 	.word	0x0800dfb8
 800d268:	20010c38 	.word	0x20010c38
 800d26c:	20010c2c 	.word	0x20010c2c
 800d270:	20010c30 	.word	0x20010c30

0800d274 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800d274:	b480      	push	{r7}
 800d276:	b089      	sub	sp, #36	@ 0x24
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800d282:	697b      	ldr	r3, [r7, #20]
 800d284:	2b00      	cmp	r3, #0
 800d286:	d04a      	beq.n	800d31e <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800d288:	697b      	ldr	r3, [r7, #20]
 800d28a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d28e:	d046      	beq.n	800d31e <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	699b      	ldr	r3, [r3, #24]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d142      	bne.n	800d31e <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	2b20      	cmp	r3, #32
 800d29c:	d902      	bls.n	800d2a4 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800d29e:	231f      	movs	r3, #31
 800d2a0:	61bb      	str	r3, [r7, #24]
 800d2a2:	e002      	b.n	800d2aa <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800d2a4:	697b      	ldr	r3, [r7, #20]
 800d2a6:	3b01      	subs	r3, #1
 800d2a8:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800d2aa:	4b20      	ldr	r3, [pc, #128]	@ (800d32c <_tx_timer_system_activate+0xb8>)
 800d2ac:	681a      	ldr	r2, [r3, #0]
 800d2ae:	69bb      	ldr	r3, [r7, #24]
 800d2b0:	009b      	lsls	r3, r3, #2
 800d2b2:	4413      	add	r3, r2
 800d2b4:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800d2b6:	4b1e      	ldr	r3, [pc, #120]	@ (800d330 <_tx_timer_system_activate+0xbc>)
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	69fa      	ldr	r2, [r7, #28]
 800d2bc:	429a      	cmp	r2, r3
 800d2be:	d30b      	bcc.n	800d2d8 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800d2c0:	4b1b      	ldr	r3, [pc, #108]	@ (800d330 <_tx_timer_system_activate+0xbc>)
 800d2c2:	681b      	ldr	r3, [r3, #0]
 800d2c4:	69fa      	ldr	r2, [r7, #28]
 800d2c6:	1ad3      	subs	r3, r2, r3
 800d2c8:	109b      	asrs	r3, r3, #2
 800d2ca:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800d2cc:	4b19      	ldr	r3, [pc, #100]	@ (800d334 <_tx_timer_system_activate+0xc0>)
 800d2ce:	681a      	ldr	r2, [r3, #0]
 800d2d0:	693b      	ldr	r3, [r7, #16]
 800d2d2:	009b      	lsls	r3, r3, #2
 800d2d4:	4413      	add	r3, r2
 800d2d6:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800d2d8:	69fb      	ldr	r3, [r7, #28]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d109      	bne.n	800d2f4 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	687a      	ldr	r2, [r7, #4]
 800d2e4:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	687a      	ldr	r2, [r7, #4]
 800d2ea:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800d2ec:	69fb      	ldr	r3, [r7, #28]
 800d2ee:	687a      	ldr	r2, [r7, #4]
 800d2f0:	601a      	str	r2, [r3, #0]
 800d2f2:	e011      	b.n	800d318 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800d2f4:	69fb      	ldr	r3, [r7, #28]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	695b      	ldr	r3, [r3, #20]
 800d2fe:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800d300:	68bb      	ldr	r3, [r7, #8]
 800d302:	687a      	ldr	r2, [r7, #4]
 800d304:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	687a      	ldr	r2, [r7, #4]
 800d30a:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	68fa      	ldr	r2, [r7, #12]
 800d310:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	68ba      	ldr	r2, [r7, #8]
 800d316:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	69fa      	ldr	r2, [r7, #28]
 800d31c:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800d31e:	bf00      	nop
 800d320:	3724      	adds	r7, #36	@ 0x24
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr
 800d32a:	bf00      	nop
 800d32c:	20010c24 	.word	0x20010c24
 800d330:	20010c20 	.word	0x20010c20
 800d334:	20010c1c 	.word	0x20010c1c

0800d338 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800d338:	b480      	push	{r7}
 800d33a:	b087      	sub	sp, #28
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	699b      	ldr	r3, [r3, #24]
 800d344:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800d346:	697b      	ldr	r3, [r7, #20]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d026      	beq.n	800d39a <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	691b      	ldr	r3, [r3, #16]
 800d350:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800d352:	687a      	ldr	r2, [r7, #4]
 800d354:	693b      	ldr	r3, [r7, #16]
 800d356:	429a      	cmp	r2, r3
 800d358:	d108      	bne.n	800d36c <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800d35a:	697b      	ldr	r3, [r7, #20]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	687a      	ldr	r2, [r7, #4]
 800d360:	429a      	cmp	r2, r3
 800d362:	d117      	bne.n	800d394 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	2200      	movs	r2, #0
 800d368:	601a      	str	r2, [r3, #0]
 800d36a:	e013      	b.n	800d394 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	695b      	ldr	r3, [r3, #20]
 800d370:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800d372:	693b      	ldr	r3, [r7, #16]
 800d374:	68fa      	ldr	r2, [r7, #12]
 800d376:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	693a      	ldr	r2, [r7, #16]
 800d37c:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	687a      	ldr	r2, [r7, #4]
 800d384:	429a      	cmp	r2, r3
 800d386:	d105      	bne.n	800d394 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800d388:	693b      	ldr	r3, [r7, #16]
 800d38a:	697a      	ldr	r2, [r7, #20]
 800d38c:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800d38e:	697b      	ldr	r3, [r7, #20]
 800d390:	693a      	ldr	r2, [r7, #16]
 800d392:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2200      	movs	r2, #0
 800d398:	619a      	str	r2, [r3, #24]
    }
}
 800d39a:	bf00      	nop
 800d39c:	371c      	adds	r7, #28
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a4:	4770      	bx	lr
	...

0800d3a8 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b098      	sub	sp, #96	@ 0x60
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	4a73      	ldr	r2, [pc, #460]	@ (800d584 <_tx_timer_thread_entry+0x1dc>)
 800d3b8:	4293      	cmp	r3, r2
 800d3ba:	f040 80de 	bne.w	800d57a <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d3be:	f3ef 8310 	mrs	r3, PRIMASK
 800d3c2:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800d3c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800d3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800d3c8:	b672      	cpsid	i
    return(int_posture);
 800d3ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800d3cc:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800d3ce:	4b6e      	ldr	r3, [pc, #440]	@ (800d588 <_tx_timer_thread_entry+0x1e0>)
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	681b      	ldr	r3, [r3, #0]
 800d3d4:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	2b00      	cmp	r3, #0
 800d3da:	d003      	beq.n	800d3e4 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800d3dc:	68fb      	ldr	r3, [r7, #12]
 800d3de:	f107 020c 	add.w	r2, r7, #12
 800d3e2:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800d3e4:	4b68      	ldr	r3, [pc, #416]	@ (800d588 <_tx_timer_thread_entry+0x1e0>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	2200      	movs	r2, #0
 800d3ea:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800d3ec:	4b66      	ldr	r3, [pc, #408]	@ (800d588 <_tx_timer_thread_entry+0x1e0>)
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	3304      	adds	r3, #4
 800d3f2:	4a65      	ldr	r2, [pc, #404]	@ (800d588 <_tx_timer_thread_entry+0x1e0>)
 800d3f4:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800d3f6:	4b64      	ldr	r3, [pc, #400]	@ (800d588 <_tx_timer_thread_entry+0x1e0>)
 800d3f8:	681a      	ldr	r2, [r3, #0]
 800d3fa:	4b64      	ldr	r3, [pc, #400]	@ (800d58c <_tx_timer_thread_entry+0x1e4>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	429a      	cmp	r2, r3
 800d400:	d103      	bne.n	800d40a <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800d402:	4b63      	ldr	r3, [pc, #396]	@ (800d590 <_tx_timer_thread_entry+0x1e8>)
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	4a60      	ldr	r2, [pc, #384]	@ (800d588 <_tx_timer_thread_entry+0x1e0>)
 800d408:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800d40a:	4b62      	ldr	r3, [pc, #392]	@ (800d594 <_tx_timer_thread_entry+0x1ec>)
 800d40c:	2200      	movs	r2, #0
 800d40e:	601a      	str	r2, [r3, #0]
 800d410:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d412:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d416:	f383 8810 	msr	PRIMASK, r3
}
 800d41a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d41c:	f3ef 8310 	mrs	r3, PRIMASK
 800d420:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800d422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800d424:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800d426:	b672      	cpsid	i
    return(int_posture);
 800d428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800d42a:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800d42c:	e07f      	b.n	800d52e <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	691b      	ldr	r3, [r3, #16]
 800d436:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800d438:	2300      	movs	r3, #0
 800d43a:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800d43c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d43e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d440:	429a      	cmp	r2, r3
 800d442:	d102      	bne.n	800d44a <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800d444:	2300      	movs	r3, #0
 800d446:	60fb      	str	r3, [r7, #12]
 800d448:	e00e      	b.n	800d468 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800d44a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d44c:	695b      	ldr	r3, [r3, #20]
 800d44e:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800d450:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d452:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d454:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800d456:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d458:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d45a:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800d45c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d45e:	f107 020c 	add.w	r2, r7, #12
 800d462:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800d464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d466:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800d468:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d46a:	681b      	ldr	r3, [r3, #0]
 800d46c:	2b20      	cmp	r3, #32
 800d46e:	d911      	bls.n	800d494 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800d470:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800d478:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d47a:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800d47c:	2300      	movs	r3, #0
 800d47e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800d480:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d482:	f107 0208 	add.w	r2, r7, #8
 800d486:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800d488:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d48a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d48c:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800d48e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d490:	60bb      	str	r3, [r7, #8]
 800d492:	e01a      	b.n	800d4ca <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800d494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d496:	689b      	ldr	r3, [r3, #8]
 800d498:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800d49a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d49c:	68db      	ldr	r3, [r3, #12]
 800d49e:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800d4a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4a2:	685a      	ldr	r2, [r3, #4]
 800d4a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4a6:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800d4a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d009      	beq.n	800d4c4 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800d4b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4b2:	f107 0208 	add.w	r2, r7, #8
 800d4b6:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800d4b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d4bc:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800d4be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4c0:	60bb      	str	r3, [r7, #8]
 800d4c2:	e002      	b.n	800d4ca <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800d4c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800d4ca:	4a33      	ldr	r2, [pc, #204]	@ (800d598 <_tx_timer_thread_entry+0x1f0>)
 800d4cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4ce:	6013      	str	r3, [r2, #0]
 800d4d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d4d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d4d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4d6:	f383 8810 	msr	PRIMASK, r3
}
 800d4da:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800d4dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d002      	beq.n	800d4e8 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800d4e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d4e4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d4e6:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d4e8:	f3ef 8310 	mrs	r3, PRIMASK
 800d4ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800d4ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800d4f0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800d4f2:	b672      	cpsid	i
    return(int_posture);
 800d4f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800d4f6:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800d4f8:	4b27      	ldr	r3, [pc, #156]	@ (800d598 <_tx_timer_thread_entry+0x1f0>)
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800d4fe:	68bb      	ldr	r3, [r7, #8]
 800d500:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d502:	429a      	cmp	r2, r3
 800d504:	d105      	bne.n	800d512 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800d506:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d508:	2200      	movs	r2, #0
 800d50a:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800d50c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800d50e:	f7ff feb1 	bl	800d274 <_tx_timer_system_activate>
 800d512:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d514:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d516:	69bb      	ldr	r3, [r7, #24]
 800d518:	f383 8810 	msr	PRIMASK, r3
}
 800d51c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d51e:	f3ef 8310 	mrs	r3, PRIMASK
 800d522:	623b      	str	r3, [r7, #32]
    return(posture);
 800d524:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800d526:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d528:	b672      	cpsid	i
    return(int_posture);
 800d52a:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800d52c:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	2b00      	cmp	r3, #0
 800d532:	f47f af7c 	bne.w	800d42e <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800d536:	4b17      	ldr	r3, [pc, #92]	@ (800d594 <_tx_timer_thread_entry+0x1ec>)
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d116      	bne.n	800d56c <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800d53e:	4b17      	ldr	r3, [pc, #92]	@ (800d59c <_tx_timer_thread_entry+0x1f4>)
 800d540:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800d542:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d544:	2203      	movs	r2, #3
 800d546:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800d548:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d54a:	2201      	movs	r2, #1
 800d54c:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800d54e:	4b14      	ldr	r3, [pc, #80]	@ (800d5a0 <_tx_timer_thread_entry+0x1f8>)
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	3301      	adds	r3, #1
 800d554:	4a12      	ldr	r2, [pc, #72]	@ (800d5a0 <_tx_timer_thread_entry+0x1f8>)
 800d556:	6013      	str	r3, [r2, #0]
 800d558:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d55a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d55c:	697b      	ldr	r3, [r7, #20]
 800d55e:	f383 8810 	msr	PRIMASK, r3
}
 800d562:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800d564:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d566:	f7ff fae1 	bl	800cb2c <_tx_thread_system_suspend>
 800d56a:	e728      	b.n	800d3be <_tx_timer_thread_entry+0x16>
 800d56c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d56e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d570:	693b      	ldr	r3, [r7, #16]
 800d572:	f383 8810 	msr	PRIMASK, r3
}
 800d576:	bf00      	nop
            TX_DISABLE
 800d578:	e721      	b.n	800d3be <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800d57a:	bf00      	nop
 800d57c:	3760      	adds	r7, #96	@ 0x60
 800d57e:	46bd      	mov	sp, r7
 800d580:	bd80      	pop	{r7, pc}
 800d582:	bf00      	nop
 800d584:	4154494d 	.word	0x4154494d
 800d588:	20010c24 	.word	0x20010c24
 800d58c:	20010c20 	.word	0x20010c20
 800d590:	20010c1c 	.word	0x20010c1c
 800d594:	20010c28 	.word	0x20010c28
 800d598:	20010c34 	.word	0x20010c34
 800d59c:	20010c38 	.word	0x20010c38
 800d5a0:	20010b88 	.word	0x20010b88

0800d5a4 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b08a      	sub	sp, #40	@ 0x28
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	60f8      	str	r0, [r7, #12]
 800d5ac:	60b9      	str	r1, [r7, #8]
 800d5ae:	607a      	str	r2, [r7, #4]
 800d5b0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d102      	bne.n	800d5c2 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800d5bc:	2302      	movs	r3, #2
 800d5be:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5c0:	e029      	b.n	800d616 <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	4a2d      	ldr	r2, [pc, #180]	@ (800d67c <_txe_byte_allocate+0xd8>)
 800d5c8:	4293      	cmp	r3, r2
 800d5ca:	d002      	beq.n	800d5d2 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800d5cc:	2302      	movs	r3, #2
 800d5ce:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5d0:	e021      	b.n	800d616 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800d5d2:	68bb      	ldr	r3, [r7, #8]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d102      	bne.n	800d5de <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800d5d8:	2303      	movs	r3, #3
 800d5da:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5dc:	e01b      	b.n	800d616 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d102      	bne.n	800d5ea <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800d5e4:	2305      	movs	r3, #5
 800d5e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5e8:	e015      	b.n	800d616 <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	69db      	ldr	r3, [r3, #28]
 800d5ee:	687a      	ldr	r2, [r7, #4]
 800d5f0:	429a      	cmp	r2, r3
 800d5f2:	d902      	bls.n	800d5fa <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800d5f4:	2305      	movs	r3, #5
 800d5f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5f8:	e00d      	b.n	800d616 <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800d5fa:	683b      	ldr	r3, [r7, #0]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d00a      	beq.n	800d616 <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d600:	f3ef 8305 	mrs	r3, IPSR
 800d604:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800d606:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d608:	4b1d      	ldr	r3, [pc, #116]	@ (800d680 <_txe_byte_allocate+0xdc>)
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	4313      	orrs	r3, r2
 800d60e:	2b00      	cmp	r3, #0
 800d610:	d001      	beq.n	800d616 <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800d612:	2304      	movs	r3, #4
 800d614:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800d616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d108      	bne.n	800d62e <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800d61c:	4b19      	ldr	r3, [pc, #100]	@ (800d684 <_txe_byte_allocate+0xe0>)
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800d622:	6a3b      	ldr	r3, [r7, #32]
 800d624:	4a18      	ldr	r2, [pc, #96]	@ (800d688 <_txe_byte_allocate+0xe4>)
 800d626:	4293      	cmp	r3, r2
 800d628:	d101      	bne.n	800d62e <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800d62a:	2313      	movs	r3, #19
 800d62c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800d62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d630:	2b00      	cmp	r3, #0
 800d632:	d114      	bne.n	800d65e <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d634:	f3ef 8305 	mrs	r3, IPSR
 800d638:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800d63a:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d63c:	4b10      	ldr	r3, [pc, #64]	@ (800d680 <_txe_byte_allocate+0xdc>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	4313      	orrs	r3, r2
 800d642:	2b00      	cmp	r3, #0
 800d644:	d00b      	beq.n	800d65e <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d646:	f3ef 8305 	mrs	r3, IPSR
 800d64a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800d64c:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800d64e:	4b0c      	ldr	r3, [pc, #48]	@ (800d680 <_txe_byte_allocate+0xdc>)
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	4313      	orrs	r3, r2
 800d654:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800d658:	d201      	bcs.n	800d65e <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800d65a:	2313      	movs	r3, #19
 800d65c:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800d65e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d660:	2b00      	cmp	r3, #0
 800d662:	d106      	bne.n	800d672 <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	687a      	ldr	r2, [r7, #4]
 800d668:	68b9      	ldr	r1, [r7, #8]
 800d66a:	68f8      	ldr	r0, [r7, #12]
 800d66c:	f7fe fa1a 	bl	800baa4 <_tx_byte_allocate>
 800d670:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800d672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d674:	4618      	mov	r0, r3
 800d676:	3728      	adds	r7, #40	@ 0x28
 800d678:	46bd      	mov	sp, r7
 800d67a:	bd80      	pop	{r7, pc}
 800d67c:	42595445 	.word	0x42595445
 800d680:	20000054 	.word	0x20000054
 800d684:	20010af0 	.word	0x20010af0
 800d688:	20010c38 	.word	0x20010c38

0800d68c <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b092      	sub	sp, #72	@ 0x48
 800d690:	af00      	add	r7, sp, #0
 800d692:	60f8      	str	r0, [r7, #12]
 800d694:	60b9      	str	r1, [r7, #8]
 800d696:	607a      	str	r2, [r7, #4]
 800d698:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800d69a:	2300      	movs	r3, #0
 800d69c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d102      	bne.n	800d6aa <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800d6a4:	2302      	movs	r3, #2
 800d6a6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d6a8:	e075      	b.n	800d796 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800d6aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6ac:	2b34      	cmp	r3, #52	@ 0x34
 800d6ae:	d002      	beq.n	800d6b6 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800d6b0:	2302      	movs	r3, #2
 800d6b2:	647b      	str	r3, [r7, #68]	@ 0x44
 800d6b4:	e06f      	b.n	800d796 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d6b6:	f3ef 8310 	mrs	r3, PRIMASK
 800d6ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800d6bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800d6be:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800d6c0:	b672      	cpsid	i
    return(int_posture);
 800d6c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800d6c4:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800d6c6:	4b3b      	ldr	r3, [pc, #236]	@ (800d7b4 <_txe_byte_pool_create+0x128>)
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	3301      	adds	r3, #1
 800d6cc:	4a39      	ldr	r2, [pc, #228]	@ (800d7b4 <_txe_byte_pool_create+0x128>)
 800d6ce:	6013      	str	r3, [r2, #0]
 800d6d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d6d2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d6d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6d6:	f383 8810 	msr	PRIMASK, r3
}
 800d6da:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800d6dc:	4b36      	ldr	r3, [pc, #216]	@ (800d7b8 <_txe_byte_pool_create+0x12c>)
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	643b      	str	r3, [r7, #64]	@ 0x40
 800d6e6:	e009      	b.n	800d6fc <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800d6e8:	68fa      	ldr	r2, [r7, #12]
 800d6ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d00b      	beq.n	800d708 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800d6f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d6f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800d6f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d6f8:	3301      	adds	r3, #1
 800d6fa:	643b      	str	r3, [r7, #64]	@ 0x40
 800d6fc:	4b2f      	ldr	r3, [pc, #188]	@ (800d7bc <_txe_byte_pool_create+0x130>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d702:	429a      	cmp	r2, r3
 800d704:	d3f0      	bcc.n	800d6e8 <_txe_byte_pool_create+0x5c>
 800d706:	e000      	b.n	800d70a <_txe_byte_pool_create+0x7e>
                break;
 800d708:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d70a:	f3ef 8310 	mrs	r3, PRIMASK
 800d70e:	623b      	str	r3, [r7, #32]
    return(posture);
 800d710:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800d712:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d714:	b672      	cpsid	i
    return(int_posture);
 800d716:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800d718:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800d71a:	4b26      	ldr	r3, [pc, #152]	@ (800d7b4 <_txe_byte_pool_create+0x128>)
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	3b01      	subs	r3, #1
 800d720:	4a24      	ldr	r2, [pc, #144]	@ (800d7b4 <_txe_byte_pool_create+0x128>)
 800d722:	6013      	str	r3, [r2, #0]
 800d724:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d726:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d72a:	f383 8810 	msr	PRIMASK, r3
}
 800d72e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800d730:	f7ff f8c2 	bl	800c8b8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800d734:	68fa      	ldr	r2, [r7, #12]
 800d736:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d738:	429a      	cmp	r2, r3
 800d73a:	d102      	bne.n	800d742 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800d73c:	2302      	movs	r3, #2
 800d73e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d740:	e029      	b.n	800d796 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d102      	bne.n	800d74e <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800d748:	2303      	movs	r3, #3
 800d74a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d74c:	e023      	b.n	800d796 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800d74e:	683b      	ldr	r3, [r7, #0]
 800d750:	2b63      	cmp	r3, #99	@ 0x63
 800d752:	d802      	bhi.n	800d75a <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800d754:	2305      	movs	r3, #5
 800d756:	647b      	str	r3, [r7, #68]	@ 0x44
 800d758:	e01d      	b.n	800d796 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800d75a:	4b19      	ldr	r3, [pc, #100]	@ (800d7c0 <_txe_byte_pool_create+0x134>)
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800d760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d762:	4a18      	ldr	r2, [pc, #96]	@ (800d7c4 <_txe_byte_pool_create+0x138>)
 800d764:	4293      	cmp	r3, r2
 800d766:	d101      	bne.n	800d76c <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800d768:	2313      	movs	r3, #19
 800d76a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d76c:	f3ef 8305 	mrs	r3, IPSR
 800d770:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800d772:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d774:	4b14      	ldr	r3, [pc, #80]	@ (800d7c8 <_txe_byte_pool_create+0x13c>)
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	4313      	orrs	r3, r2
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d00b      	beq.n	800d796 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d77e:	f3ef 8305 	mrs	r3, IPSR
 800d782:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800d784:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800d786:	4b10      	ldr	r3, [pc, #64]	@ (800d7c8 <_txe_byte_pool_create+0x13c>)
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	4313      	orrs	r3, r2
 800d78c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800d790:	d201      	bcs.n	800d796 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800d792:	2313      	movs	r3, #19
 800d794:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800d796:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d106      	bne.n	800d7aa <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800d79c:	683b      	ldr	r3, [r7, #0]
 800d79e:	687a      	ldr	r2, [r7, #4]
 800d7a0:	68b9      	ldr	r1, [r7, #8]
 800d7a2:	68f8      	ldr	r0, [r7, #12]
 800d7a4:	f7fe fac0 	bl	800bd28 <_tx_byte_pool_create>
 800d7a8:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800d7aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	3748      	adds	r7, #72	@ 0x48
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}
 800d7b4:	20010b88 	.word	0x20010b88
 800d7b8:	20010ae0 	.word	0x20010ae0
 800d7bc:	20010ae4 	.word	0x20010ae4
 800d7c0:	20010af0 	.word	0x20010af0
 800d7c4:	20010c38 	.word	0x20010c38
 800d7c8:	20000054 	.word	0x20000054

0800d7cc <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b092      	sub	sp, #72	@ 0x48
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	60f8      	str	r0, [r7, #12]
 800d7d4:	60b9      	str	r1, [r7, #8]
 800d7d6:	607a      	str	r2, [r7, #4]
 800d7d8:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800d7da:	2300      	movs	r3, #0
 800d7dc:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800d7de:	68fb      	ldr	r3, [r7, #12]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d102      	bne.n	800d7ea <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800d7e4:	230c      	movs	r3, #12
 800d7e6:	647b      	str	r3, [r7, #68]	@ 0x44
 800d7e8:	e054      	b.n	800d894 <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 800d7ea:	683b      	ldr	r3, [r7, #0]
 800d7ec:	2b1c      	cmp	r3, #28
 800d7ee:	d002      	beq.n	800d7f6 <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800d7f0:	230c      	movs	r3, #12
 800d7f2:	647b      	str	r3, [r7, #68]	@ 0x44
 800d7f4:	e04e      	b.n	800d894 <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d7f6:	f3ef 8310 	mrs	r3, PRIMASK
 800d7fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800d7fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800d7fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800d800:	b672      	cpsid	i
    return(int_posture);
 800d802:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800d804:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800d806:	4b36      	ldr	r3, [pc, #216]	@ (800d8e0 <_txe_semaphore_create+0x114>)
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	3301      	adds	r3, #1
 800d80c:	4a34      	ldr	r2, [pc, #208]	@ (800d8e0 <_txe_semaphore_create+0x114>)
 800d80e:	6013      	str	r3, [r2, #0]
 800d810:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d812:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d816:	f383 8810 	msr	PRIMASK, r3
}
 800d81a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 800d81c:	4b31      	ldr	r3, [pc, #196]	@ (800d8e4 <_txe_semaphore_create+0x118>)
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800d822:	2300      	movs	r3, #0
 800d824:	643b      	str	r3, [r7, #64]	@ 0x40
 800d826:	e009      	b.n	800d83c <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 800d828:	68fa      	ldr	r2, [r7, #12]
 800d82a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d82c:	429a      	cmp	r2, r3
 800d82e:	d00b      	beq.n	800d848 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800d830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d832:	695b      	ldr	r3, [r3, #20]
 800d834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800d836:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d838:	3301      	adds	r3, #1
 800d83a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d83c:	4b2a      	ldr	r3, [pc, #168]	@ (800d8e8 <_txe_semaphore_create+0x11c>)
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d842:	429a      	cmp	r2, r3
 800d844:	d3f0      	bcc.n	800d828 <_txe_semaphore_create+0x5c>
 800d846:	e000      	b.n	800d84a <_txe_semaphore_create+0x7e>
                break;
 800d848:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d84a:	f3ef 8310 	mrs	r3, PRIMASK
 800d84e:	623b      	str	r3, [r7, #32]
    return(posture);
 800d850:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800d852:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800d854:	b672      	cpsid	i
    return(int_posture);
 800d856:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800d858:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800d85a:	4b21      	ldr	r3, [pc, #132]	@ (800d8e0 <_txe_semaphore_create+0x114>)
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	3b01      	subs	r3, #1
 800d860:	4a1f      	ldr	r2, [pc, #124]	@ (800d8e0 <_txe_semaphore_create+0x114>)
 800d862:	6013      	str	r3, [r2, #0]
 800d864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d866:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800d868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d86a:	f383 8810 	msr	PRIMASK, r3
}
 800d86e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800d870:	f7ff f822 	bl	800c8b8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 800d874:	68fa      	ldr	r2, [r7, #12]
 800d876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d878:	429a      	cmp	r2, r3
 800d87a:	d102      	bne.n	800d882 <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 800d87c:	230c      	movs	r3, #12
 800d87e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d880:	e008      	b.n	800d894 <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800d882:	4b1a      	ldr	r3, [pc, #104]	@ (800d8ec <_txe_semaphore_create+0x120>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800d888:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d88a:	4a19      	ldr	r2, [pc, #100]	@ (800d8f0 <_txe_semaphore_create+0x124>)
 800d88c:	4293      	cmp	r3, r2
 800d88e:	d101      	bne.n	800d894 <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800d890:	2313      	movs	r3, #19
 800d892:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800d894:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d896:	2b00      	cmp	r3, #0
 800d898:	d114      	bne.n	800d8c4 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d89a:	f3ef 8305 	mrs	r3, IPSR
 800d89e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800d8a0:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d8a2:	4b14      	ldr	r3, [pc, #80]	@ (800d8f4 <_txe_semaphore_create+0x128>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	4313      	orrs	r3, r2
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d00b      	beq.n	800d8c4 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d8ac:	f3ef 8305 	mrs	r3, IPSR
 800d8b0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800d8b2:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800d8b4:	4b0f      	ldr	r3, [pc, #60]	@ (800d8f4 <_txe_semaphore_create+0x128>)
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	4313      	orrs	r3, r2
 800d8ba:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800d8be:	d201      	bcs.n	800d8c4 <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800d8c0:	2313      	movs	r3, #19
 800d8c2:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800d8c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d105      	bne.n	800d8d6 <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800d8ca:	687a      	ldr	r2, [r7, #4]
 800d8cc:	68b9      	ldr	r1, [r7, #8]
 800d8ce:	68f8      	ldr	r0, [r7, #12]
 800d8d0:	f7fe fcb8 	bl	800c244 <_tx_semaphore_create>
 800d8d4:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800d8d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800d8d8:	4618      	mov	r0, r3
 800d8da:	3748      	adds	r7, #72	@ 0x48
 800d8dc:	46bd      	mov	sp, r7
 800d8de:	bd80      	pop	{r7, pc}
 800d8e0:	20010b88 	.word	0x20010b88
 800d8e4:	20010ab8 	.word	0x20010ab8
 800d8e8:	20010abc 	.word	0x20010abc
 800d8ec:	20010af0 	.word	0x20010af0
 800d8f0:	20010c38 	.word	0x20010c38
 800d8f4:	20000054 	.word	0x20000054

0800d8f8 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b086      	sub	sp, #24
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	6078      	str	r0, [r7, #4]
 800d900:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800d902:	2300      	movs	r3, #0
 800d904:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d102      	bne.n	800d912 <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800d90c:	230c      	movs	r3, #12
 800d90e:	617b      	str	r3, [r7, #20]
 800d910:	e01f      	b.n	800d952 <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	681b      	ldr	r3, [r3, #0]
 800d916:	4a15      	ldr	r2, [pc, #84]	@ (800d96c <_txe_semaphore_get+0x74>)
 800d918:	4293      	cmp	r3, r2
 800d91a:	d002      	beq.n	800d922 <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800d91c:	230c      	movs	r3, #12
 800d91e:	617b      	str	r3, [r7, #20]
 800d920:	e017      	b.n	800d952 <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d014      	beq.n	800d952 <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d928:	f3ef 8305 	mrs	r3, IPSR
 800d92c:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800d92e:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d930:	4b0f      	ldr	r3, [pc, #60]	@ (800d970 <_txe_semaphore_get+0x78>)
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	4313      	orrs	r3, r2
 800d936:	2b00      	cmp	r3, #0
 800d938:	d002      	beq.n	800d940 <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800d93a:	2304      	movs	r3, #4
 800d93c:	617b      	str	r3, [r7, #20]
 800d93e:	e008      	b.n	800d952 <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800d940:	4b0c      	ldr	r3, [pc, #48]	@ (800d974 <_txe_semaphore_get+0x7c>)
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800d946:	693b      	ldr	r3, [r7, #16]
 800d948:	4a0b      	ldr	r2, [pc, #44]	@ (800d978 <_txe_semaphore_get+0x80>)
 800d94a:	4293      	cmp	r3, r2
 800d94c:	d101      	bne.n	800d952 <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800d94e:	2304      	movs	r3, #4
 800d950:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800d952:	697b      	ldr	r3, [r7, #20]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d104      	bne.n	800d962 <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 800d958:	6839      	ldr	r1, [r7, #0]
 800d95a:	6878      	ldr	r0, [r7, #4]
 800d95c:	f7fe fcc4 	bl	800c2e8 <_tx_semaphore_get>
 800d960:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800d962:	697b      	ldr	r3, [r7, #20]
}
 800d964:	4618      	mov	r0, r3
 800d966:	3718      	adds	r7, #24
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}
 800d96c:	53454d41 	.word	0x53454d41
 800d970:	20000054 	.word	0x20000054
 800d974:	20010af0 	.word	0x20010af0
 800d978:	20010c38 	.word	0x20010c38

0800d97c <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800d97c:	b580      	push	{r7, lr}
 800d97e:	b084      	sub	sp, #16
 800d980:	af00      	add	r7, sp, #0
 800d982:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d102      	bne.n	800d990 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800d98a:	230c      	movs	r3, #12
 800d98c:	60fb      	str	r3, [r7, #12]
 800d98e:	e00b      	b.n	800d9a8 <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	4a07      	ldr	r2, [pc, #28]	@ (800d9b4 <_txe_semaphore_put+0x38>)
 800d996:	4293      	cmp	r3, r2
 800d998:	d002      	beq.n	800d9a0 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800d99a:	230c      	movs	r3, #12
 800d99c:	60fb      	str	r3, [r7, #12]
 800d99e:	e003      	b.n	800d9a8 <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800d9a0:	6878      	ldr	r0, [r7, #4]
 800d9a2:	f7fe fd33 	bl	800c40c <_tx_semaphore_put>
 800d9a6:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800d9a8:	68fb      	ldr	r3, [r7, #12]
}
 800d9aa:	4618      	mov	r0, r3
 800d9ac:	3710      	adds	r7, #16
 800d9ae:	46bd      	mov	sp, r7
 800d9b0:	bd80      	pop	{r7, pc}
 800d9b2:	bf00      	nop
 800d9b4:	53454d41 	.word	0x53454d41

0800d9b8 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b09a      	sub	sp, #104	@ 0x68
 800d9bc:	af06      	add	r7, sp, #24
 800d9be:	60f8      	str	r0, [r7, #12]
 800d9c0:	60b9      	str	r1, [r7, #8]
 800d9c2:	607a      	str	r2, [r7, #4]
 800d9c4:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d102      	bne.n	800d9d6 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d9d0:	230e      	movs	r3, #14
 800d9d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d9d4:	e0bb      	b.n	800db4e <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800d9d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d9d8:	2bb0      	cmp	r3, #176	@ 0xb0
 800d9da:	d002      	beq.n	800d9e2 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d9dc:	230e      	movs	r3, #14
 800d9de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d9e0:	e0b5      	b.n	800db4e <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800d9e2:	f3ef 8310 	mrs	r3, PRIMASK
 800d9e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800d9e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800d9ea:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800d9ec:	b672      	cpsid	i
    return(int_posture);
 800d9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800d9f0:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800d9f2:	4b64      	ldr	r3, [pc, #400]	@ (800db84 <_txe_thread_create+0x1cc>)
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	3301      	adds	r3, #1
 800d9f8:	4a62      	ldr	r2, [pc, #392]	@ (800db84 <_txe_thread_create+0x1cc>)
 800d9fa:	6013      	str	r3, [r2, #0]
 800d9fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d9fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800da00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da02:	f383 8810 	msr	PRIMASK, r3
}
 800da06:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800da08:	2300      	movs	r3, #0
 800da0a:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800da0c:	4b5e      	ldr	r3, [pc, #376]	@ (800db88 <_txe_thread_create+0x1d0>)
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800da12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800da14:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800da16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800da18:	3b01      	subs	r3, #1
 800da1a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800da1c:	4413      	add	r3, r2
 800da1e:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800da20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800da22:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800da24:	2300      	movs	r3, #0
 800da26:	647b      	str	r3, [r7, #68]	@ 0x44
 800da28:	e02b      	b.n	800da82 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800da2a:	68fa      	ldr	r2, [r7, #12]
 800da2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da2e:	429a      	cmp	r2, r3
 800da30:	d101      	bne.n	800da36 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800da32:	2301      	movs	r3, #1
 800da34:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800da36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800da38:	2b01      	cmp	r3, #1
 800da3a:	d028      	beq.n	800da8e <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800da3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da3e:	68db      	ldr	r3, [r3, #12]
 800da40:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da42:	429a      	cmp	r2, r3
 800da44:	d308      	bcc.n	800da58 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800da46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da48:	691b      	ldr	r3, [r3, #16]
 800da4a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800da4c:	429a      	cmp	r2, r3
 800da4e:	d203      	bcs.n	800da58 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800da50:	2300      	movs	r3, #0
 800da52:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800da54:	2301      	movs	r3, #1
 800da56:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800da58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da5a:	68db      	ldr	r3, [r3, #12]
 800da5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800da5e:	429a      	cmp	r2, r3
 800da60:	d308      	bcc.n	800da74 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800da62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da64:	691b      	ldr	r3, [r3, #16]
 800da66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800da68:	429a      	cmp	r2, r3
 800da6a:	d203      	bcs.n	800da74 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800da6c:	2300      	movs	r3, #0
 800da6e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800da70:	2301      	movs	r3, #1
 800da72:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800da74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800da7a:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800da7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800da7e:	3301      	adds	r3, #1
 800da80:	647b      	str	r3, [r7, #68]	@ 0x44
 800da82:	4b42      	ldr	r3, [pc, #264]	@ (800db8c <_txe_thread_create+0x1d4>)
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800da88:	429a      	cmp	r2, r3
 800da8a:	d3ce      	bcc.n	800da2a <_txe_thread_create+0x72>
 800da8c:	e000      	b.n	800da90 <_txe_thread_create+0xd8>
                break;
 800da8e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800da90:	f3ef 8310 	mrs	r3, PRIMASK
 800da94:	61fb      	str	r3, [r7, #28]
    return(posture);
 800da96:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800da98:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800da9a:	b672      	cpsid	i
    return(int_posture);
 800da9c:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800da9e:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800daa0:	4b38      	ldr	r3, [pc, #224]	@ (800db84 <_txe_thread_create+0x1cc>)
 800daa2:	681b      	ldr	r3, [r3, #0]
 800daa4:	3b01      	subs	r3, #1
 800daa6:	4a37      	ldr	r2, [pc, #220]	@ (800db84 <_txe_thread_create+0x1cc>)
 800daa8:	6013      	str	r3, [r2, #0]
 800daaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800daac:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800daae:	6a3b      	ldr	r3, [r7, #32]
 800dab0:	f383 8810 	msr	PRIMASK, r3
}
 800dab4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800dab6:	f7fe feff 	bl	800c8b8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800daba:	68fa      	ldr	r2, [r7, #12]
 800dabc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dabe:	429a      	cmp	r2, r3
 800dac0:	d102      	bne.n	800dac8 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800dac2:	230e      	movs	r3, #14
 800dac4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dac6:	e042      	b.n	800db4e <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800dac8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d102      	bne.n	800dad4 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800dace:	2303      	movs	r3, #3
 800dad0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dad2:	e03c      	b.n	800db4e <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d102      	bne.n	800dae0 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800dada:	2303      	movs	r3, #3
 800dadc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dade:	e036      	b.n	800db4e <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800dae0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dae2:	2bc7      	cmp	r3, #199	@ 0xc7
 800dae4:	d802      	bhi.n	800daec <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800dae6:	2305      	movs	r3, #5
 800dae8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800daea:	e030      	b.n	800db4e <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800daec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800daee:	2b1f      	cmp	r3, #31
 800daf0:	d902      	bls.n	800daf8 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800daf2:	230f      	movs	r3, #15
 800daf4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800daf6:	e02a      	b.n	800db4e <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800daf8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800dafa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dafc:	429a      	cmp	r2, r3
 800dafe:	d902      	bls.n	800db06 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800db00:	2318      	movs	r3, #24
 800db02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db04:	e023      	b.n	800db4e <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800db06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db08:	2b01      	cmp	r3, #1
 800db0a:	d902      	bls.n	800db12 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800db0c:	2310      	movs	r3, #16
 800db0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db10:	e01d      	b.n	800db4e <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800db12:	4b1f      	ldr	r3, [pc, #124]	@ (800db90 <_txe_thread_create+0x1d8>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800db18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db1a:	4a1e      	ldr	r2, [pc, #120]	@ (800db94 <_txe_thread_create+0x1dc>)
 800db1c:	4293      	cmp	r3, r2
 800db1e:	d101      	bne.n	800db24 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800db20:	2313      	movs	r3, #19
 800db22:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800db24:	f3ef 8305 	mrs	r3, IPSR
 800db28:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800db2a:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800db2c:	4b1a      	ldr	r3, [pc, #104]	@ (800db98 <_txe_thread_create+0x1e0>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	4313      	orrs	r3, r2
 800db32:	2b00      	cmp	r3, #0
 800db34:	d00b      	beq.n	800db4e <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800db36:	f3ef 8305 	mrs	r3, IPSR
 800db3a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800db3c:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800db3e:	4b16      	ldr	r3, [pc, #88]	@ (800db98 <_txe_thread_create+0x1e0>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	4313      	orrs	r3, r2
 800db44:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800db48:	d201      	bcs.n	800db4e <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800db4a:	2313      	movs	r3, #19
 800db4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800db4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db50:	2b00      	cmp	r3, #0
 800db52:	d112      	bne.n	800db7a <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800db54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db56:	9305      	str	r3, [sp, #20]
 800db58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800db5a:	9304      	str	r3, [sp, #16]
 800db5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800db5e:	9303      	str	r3, [sp, #12]
 800db60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db62:	9302      	str	r3, [sp, #8]
 800db64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db66:	9301      	str	r3, [sp, #4]
 800db68:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800db6a:	9300      	str	r3, [sp, #0]
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	687a      	ldr	r2, [r7, #4]
 800db70:	68b9      	ldr	r1, [r7, #8]
 800db72:	68f8      	ldr	r0, [r7, #12]
 800db74:	f7fe fca2 	bl	800c4bc <_tx_thread_create>
 800db78:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800db7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800db7c:	4618      	mov	r0, r3
 800db7e:	3750      	adds	r7, #80	@ 0x50
 800db80:	46bd      	mov	sp, r7
 800db82:	bd80      	pop	{r7, pc}
 800db84:	20010b88 	.word	0x20010b88
 800db88:	20010af8 	.word	0x20010af8
 800db8c:	20010afc 	.word	0x20010afc
 800db90:	20010af0 	.word	0x20010af0
 800db94:	20010c38 	.word	0x20010c38
 800db98:	20000054 	.word	0x20000054

0800db9c <_txe_timer_activate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_activate(TX_TIMER *timer_ptr)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b084      	sub	sp, #16
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d102      	bne.n	800dbb0 <_txe_timer_activate+0x14>
    {
        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800dbaa:	2315      	movs	r3, #21
 800dbac:	60fb      	str	r3, [r7, #12]
 800dbae:	e00b      	b.n	800dbc8 <_txe_timer_activate+0x2c>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	4a07      	ldr	r2, [pc, #28]	@ (800dbd4 <_txe_timer_activate+0x38>)
 800dbb6:	4293      	cmp	r3, r2
 800dbb8:	d002      	beq.n	800dbc0 <_txe_timer_activate+0x24>
    {
        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800dbba:	2315      	movs	r3, #21
 800dbbc:	60fb      	str	r3, [r7, #12]
 800dbbe:	e003      	b.n	800dbc8 <_txe_timer_activate+0x2c>
    }
    else
    {

        /* Call actual application timer activate function.  */
        status =  _tx_timer_activate(timer_ptr);
 800dbc0:	6878      	ldr	r0, [r7, #4]
 800dbc2:	f7ff f959 	bl	800ce78 <_tx_timer_activate>
 800dbc6:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800dbc8:	68fb      	ldr	r3, [r7, #12]
}
 800dbca:	4618      	mov	r0, r3
 800dbcc:	3710      	adds	r7, #16
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd80      	pop	{r7, pc}
 800dbd2:	bf00      	nop
 800dbd4:	4154494d 	.word	0x4154494d

0800dbd8 <_txe_timer_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_change(TX_TIMER *timer_ptr, ULONG initial_ticks, ULONG reschedule_ticks)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b086      	sub	sp, #24
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	60f8      	str	r0, [r7, #12]
 800dbe0:	60b9      	str	r1, [r7, #8]
 800dbe2:	607a      	str	r2, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d102      	bne.n	800dbf0 <_txe_timer_change+0x18>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800dbea:	2315      	movs	r3, #21
 800dbec:	617b      	str	r3, [r7, #20]
 800dbee:	e020      	b.n	800dc32 <_txe_timer_change+0x5a>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	4a11      	ldr	r2, [pc, #68]	@ (800dc3c <_txe_timer_change+0x64>)
 800dbf6:	4293      	cmp	r3, r2
 800dbf8:	d002      	beq.n	800dc00 <_txe_timer_change+0x28>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800dbfa:	2315      	movs	r3, #21
 800dbfc:	617b      	str	r3, [r7, #20]
 800dbfe:	e018      	b.n	800dc32 <_txe_timer_change+0x5a>
    }

    /* Check for an illegal initial tick value.  */
    else if (initial_ticks == ((ULONG) 0))
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d102      	bne.n	800dc0c <_txe_timer_change+0x34>
    {

        /* Invalid initial tick value, return appropriate error code.  */
        status =  TX_TICK_ERROR;
 800dc06:	2316      	movs	r3, #22
 800dc08:	617b      	str	r3, [r7, #20]
 800dc0a:	e012      	b.n	800dc32 <_txe_timer_change+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800dc0c:	f3ef 8305 	mrs	r3, IPSR
 800dc10:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800dc12:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800dc14:	4b0a      	ldr	r3, [pc, #40]	@ (800dc40 <_txe_timer_change+0x68>)
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	4313      	orrs	r3, r2
 800dc1a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800dc1e:	d302      	bcc.n	800dc26 <_txe_timer_change+0x4e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800dc20:	2313      	movs	r3, #19
 800dc22:	617b      	str	r3, [r7, #20]
 800dc24:	e005      	b.n	800dc32 <_txe_timer_change+0x5a>
    }
    else
    {

        /* Call actual application timer function.  */
        status =  _tx_timer_change(timer_ptr, initial_ticks, reschedule_ticks);
 800dc26:	687a      	ldr	r2, [r7, #4]
 800dc28:	68b9      	ldr	r1, [r7, #8]
 800dc2a:	68f8      	ldr	r0, [r7, #12]
 800dc2c:	f7ff f950 	bl	800ced0 <_tx_timer_change>
 800dc30:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800dc32:	697b      	ldr	r3, [r7, #20]
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3718      	adds	r7, #24
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}
 800dc3c:	4154494d 	.word	0x4154494d
 800dc40:	20000054 	.word	0x20000054

0800dc44 <_txe_timer_create>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_create(TX_TIMER *timer_ptr, CHAR *name_ptr,
            VOID (*expiration_function)(ULONG id), ULONG expiration_input,
            ULONG initial_ticks, ULONG reschedule_ticks, UINT auto_activate, UINT timer_control_block_size)
{
 800dc44:	b580      	push	{r7, lr}
 800dc46:	b096      	sub	sp, #88	@ 0x58
 800dc48:	af04      	add	r7, sp, #16
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	60b9      	str	r1, [r7, #8]
 800dc4e:	607a      	str	r2, [r7, #4]
 800dc50:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800dc52:	2300      	movs	r3, #0
 800dc54:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for a NULL timer pointer.  */
    if (timer_ptr == TX_NULL)
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d102      	bne.n	800dc62 <_txe_timer_create+0x1e>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800dc5c:	2315      	movs	r3, #21
 800dc5e:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc60:	e059      	b.n	800dd16 <_txe_timer_create+0xd2>
    }

    /* Now check for invalid control block size.  */
    else if (timer_control_block_size != (sizeof(TX_TIMER)))
 800dc62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc64:	2b2c      	cmp	r3, #44	@ 0x2c
 800dc66:	d002      	beq.n	800dc6e <_txe_timer_create+0x2a>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800dc68:	2315      	movs	r3, #21
 800dc6a:	647b      	str	r3, [r7, #68]	@ 0x44
 800dc6c:	e053      	b.n	800dd16 <_txe_timer_create+0xd2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dc6e:	f3ef 8310 	mrs	r3, PRIMASK
 800dc72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800dc74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800dc76:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800dc78:	b672      	cpsid	i
    return(int_posture);
 800dc7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800dc7c:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800dc7e:	4b41      	ldr	r3, [pc, #260]	@ (800dd84 <_txe_timer_create+0x140>)
 800dc80:	681b      	ldr	r3, [r3, #0]
 800dc82:	3301      	adds	r3, #1
 800dc84:	4a3f      	ldr	r2, [pc, #252]	@ (800dd84 <_txe_timer_create+0x140>)
 800dc86:	6013      	str	r3, [r2, #0]
 800dc88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dc8a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc8e:	f383 8810 	msr	PRIMASK, r3
}
 800dc92:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_timer =  _tx_timer_created_ptr;
 800dc94:	4b3c      	ldr	r3, [pc, #240]	@ (800dd88 <_txe_timer_create+0x144>)
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_timer_created_count; i++)
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	643b      	str	r3, [r7, #64]	@ 0x40
 800dc9e:	e009      	b.n	800dcb4 <_txe_timer_create+0x70>
        {

            /* Determine if this timer matches the current timer in the list.  */
            if (timer_ptr == next_timer)
 800dca0:	68fa      	ldr	r2, [r7, #12]
 800dca2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dca4:	429a      	cmp	r2, r3
 800dca6:	d00b      	beq.n	800dcc0 <_txe_timer_create+0x7c>
            }
            else
            {

                /* Move to next timer.  */
                next_timer =  next_timer -> tx_timer_created_next;
 800dca8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_timer_created_count; i++)
 800dcae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcb0:	3301      	adds	r3, #1
 800dcb2:	643b      	str	r3, [r7, #64]	@ 0x40
 800dcb4:	4b35      	ldr	r3, [pc, #212]	@ (800dd8c <_txe_timer_create+0x148>)
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dcba:	429a      	cmp	r2, r3
 800dcbc:	d3f0      	bcc.n	800dca0 <_txe_timer_create+0x5c>
 800dcbe:	e000      	b.n	800dcc2 <_txe_timer_create+0x7e>
                break;
 800dcc0:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800dcc2:	f3ef 8310 	mrs	r3, PRIMASK
 800dcc6:	623b      	str	r3, [r7, #32]
    return(posture);
 800dcc8:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800dcca:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800dccc:	b672      	cpsid	i
    return(int_posture);
 800dcce:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800dcd0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800dcd2:	4b2c      	ldr	r3, [pc, #176]	@ (800dd84 <_txe_timer_create+0x140>)
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	3b01      	subs	r3, #1
 800dcd8:	4a2a      	ldr	r2, [pc, #168]	@ (800dd84 <_txe_timer_create+0x140>)
 800dcda:	6013      	str	r3, [r2, #0]
 800dcdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcde:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800dce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce2:	f383 8810 	msr	PRIMASK, r3
}
 800dce6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800dce8:	f7fe fde6 	bl	800c8b8 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate timer.  */
        if (timer_ptr == next_timer)
 800dcec:	68fa      	ldr	r2, [r7, #12]
 800dcee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dcf0:	429a      	cmp	r2, r3
 800dcf2:	d102      	bne.n	800dcfa <_txe_timer_create+0xb6>
        {

            /* Timer is already created, return appropriate error code.  */
            status =  TX_TIMER_ERROR;
 800dcf4:	2315      	movs	r3, #21
 800dcf6:	647b      	str	r3, [r7, #68]	@ 0x44
 800dcf8:	e00d      	b.n	800dd16 <_txe_timer_create+0xd2>
        }

        /* Check for an illegal initial tick value.  */
        else if (initial_ticks == ((ULONG) 0))
 800dcfa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d102      	bne.n	800dd06 <_txe_timer_create+0xc2>
        {

            /* Invalid initial tick value, return appropriate error code.  */
            status =  TX_TICK_ERROR;
 800dd00:	2316      	movs	r3, #22
 800dd02:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd04:	e007      	b.n	800dd16 <_txe_timer_create+0xd2>
        }
        else
        {

            /* Check for an illegal activation.  */
            if (auto_activate != TX_AUTO_ACTIVATE)
 800dd06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd08:	2b01      	cmp	r3, #1
 800dd0a:	d004      	beq.n	800dd16 <_txe_timer_create+0xd2>
            {

                /* And activation is not the other value.  */
                if (auto_activate != TX_NO_ACTIVATE)
 800dd0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d001      	beq.n	800dd16 <_txe_timer_create+0xd2>
                {

                    /* Invalid activation selected, return appropriate error code.  */
                    status =  TX_ACTIVATE_ERROR;
 800dd12:	2317      	movs	r3, #23
 800dd14:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800dd16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d11d      	bne.n	800dd58 <_txe_timer_create+0x114>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800dd1c:	4b1c      	ldr	r3, [pc, #112]	@ (800dd90 <_txe_timer_create+0x14c>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800dd22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dd24:	4a1b      	ldr	r2, [pc, #108]	@ (800dd94 <_txe_timer_create+0x150>)
 800dd26:	4293      	cmp	r3, r2
 800dd28:	d101      	bne.n	800dd2e <_txe_timer_create+0xea>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800dd2a:	2313      	movs	r3, #19
 800dd2c:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800dd2e:	f3ef 8305 	mrs	r3, IPSR
 800dd32:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800dd34:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800dd36:	4b18      	ldr	r3, [pc, #96]	@ (800dd98 <_txe_timer_create+0x154>)
 800dd38:	681b      	ldr	r3, [r3, #0]
 800dd3a:	4313      	orrs	r3, r2
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d00b      	beq.n	800dd58 <_txe_timer_create+0x114>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800dd40:	f3ef 8305 	mrs	r3, IPSR
 800dd44:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800dd46:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800dd48:	4b13      	ldr	r3, [pc, #76]	@ (800dd98 <_txe_timer_create+0x154>)
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	4313      	orrs	r3, r2
 800dd4e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800dd52:	d201      	bcs.n	800dd58 <_txe_timer_create+0x114>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800dd54:	2313      	movs	r3, #19
 800dd56:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }


    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800dd58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d10c      	bne.n	800dd78 <_txe_timer_create+0x134>
    {

        /* Call actual application timer create function.  */
        status =  _tx_timer_create(timer_ptr, name_ptr, expiration_function, expiration_input,
 800dd5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd60:	9302      	str	r3, [sp, #8]
 800dd62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dd64:	9301      	str	r3, [sp, #4]
 800dd66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd68:	9300      	str	r3, [sp, #0]
 800dd6a:	683b      	ldr	r3, [r7, #0]
 800dd6c:	687a      	ldr	r2, [r7, #4]
 800dd6e:	68b9      	ldr	r1, [r7, #8]
 800dd70:	68f8      	ldr	r0, [r7, #12]
 800dd72:	f7ff f8d3 	bl	800cf1c <_tx_timer_create>
 800dd76:	6478      	str	r0, [r7, #68]	@ 0x44
                                                    initial_ticks, reschedule_ticks, auto_activate);
    }

    /* Return completion status.  */
    return(status);
 800dd78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	3748      	adds	r7, #72	@ 0x48
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}
 800dd82:	bf00      	nop
 800dd84:	20010b88 	.word	0x20010b88
 800dd88:	20010c2c 	.word	0x20010c2c
 800dd8c:	20010c30 	.word	0x20010c30
 800dd90:	20010af0 	.word	0x20010af0
 800dd94:	20010c38 	.word	0x20010c38
 800dd98:	20000054 	.word	0x20000054

0800dd9c <_txe_timer_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_timer_deactivate(TX_TIMER *timer_ptr)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	b084      	sub	sp, #16
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid timer pointer.  */
    if (timer_ptr == TX_NULL)
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d102      	bne.n	800ddb0 <_txe_timer_deactivate+0x14>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800ddaa:	2315      	movs	r3, #21
 800ddac:	60fb      	str	r3, [r7, #12]
 800ddae:	e00b      	b.n	800ddc8 <_txe_timer_deactivate+0x2c>
    }

    /* Now check for invalid timer ID.  */
    else if (timer_ptr -> tx_timer_id != TX_TIMER_ID)
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	4a07      	ldr	r2, [pc, #28]	@ (800ddd4 <_txe_timer_deactivate+0x38>)
 800ddb6:	4293      	cmp	r3, r2
 800ddb8:	d002      	beq.n	800ddc0 <_txe_timer_deactivate+0x24>
    {

        /* Timer pointer is invalid, return appropriate error code.  */
        status =  TX_TIMER_ERROR;
 800ddba:	2315      	movs	r3, #21
 800ddbc:	60fb      	str	r3, [r7, #12]
 800ddbe:	e003      	b.n	800ddc8 <_txe_timer_deactivate+0x2c>
    }
    else
    {

        /* Call actual application timer deactivate function.  */
        status =  _tx_timer_deactivate(timer_ptr);
 800ddc0:	6878      	ldr	r0, [r7, #4]
 800ddc2:	f7ff f90f 	bl	800cfe4 <_tx_timer_deactivate>
 800ddc6:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800ddc8:	68fb      	ldr	r3, [r7, #12]
}
 800ddca:	4618      	mov	r0, r3
 800ddcc:	3710      	adds	r7, #16
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	bd80      	pop	{r7, pc}
 800ddd2:	bf00      	nop
 800ddd4:	4154494d 	.word	0x4154494d

0800ddd8 <memset>:
 800ddd8:	4402      	add	r2, r0
 800ddda:	4603      	mov	r3, r0
 800dddc:	4293      	cmp	r3, r2
 800ddde:	d100      	bne.n	800dde2 <memset+0xa>
 800dde0:	4770      	bx	lr
 800dde2:	f803 1b01 	strb.w	r1, [r3], #1
 800dde6:	e7f9      	b.n	800dddc <memset+0x4>

0800dde8 <__libc_init_array>:
 800dde8:	b570      	push	{r4, r5, r6, lr}
 800ddea:	4d0d      	ldr	r5, [pc, #52]	@ (800de20 <__libc_init_array+0x38>)
 800ddec:	4c0d      	ldr	r4, [pc, #52]	@ (800de24 <__libc_init_array+0x3c>)
 800ddee:	1b64      	subs	r4, r4, r5
 800ddf0:	10a4      	asrs	r4, r4, #2
 800ddf2:	2600      	movs	r6, #0
 800ddf4:	42a6      	cmp	r6, r4
 800ddf6:	d109      	bne.n	800de0c <__libc_init_array+0x24>
 800ddf8:	4d0b      	ldr	r5, [pc, #44]	@ (800de28 <__libc_init_array+0x40>)
 800ddfa:	4c0c      	ldr	r4, [pc, #48]	@ (800de2c <__libc_init_array+0x44>)
 800ddfc:	f000 f818 	bl	800de30 <_init>
 800de00:	1b64      	subs	r4, r4, r5
 800de02:	10a4      	asrs	r4, r4, #2
 800de04:	2600      	movs	r6, #0
 800de06:	42a6      	cmp	r6, r4
 800de08:	d105      	bne.n	800de16 <__libc_init_array+0x2e>
 800de0a:	bd70      	pop	{r4, r5, r6, pc}
 800de0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800de10:	4798      	blx	r3
 800de12:	3601      	adds	r6, #1
 800de14:	e7ee      	b.n	800ddf4 <__libc_init_array+0xc>
 800de16:	f855 3b04 	ldr.w	r3, [r5], #4
 800de1a:	4798      	blx	r3
 800de1c:	3601      	adds	r6, #1
 800de1e:	e7f2      	b.n	800de06 <__libc_init_array+0x1e>
 800de20:	0800e02c 	.word	0x0800e02c
 800de24:	0800e02c 	.word	0x0800e02c
 800de28:	0800e02c 	.word	0x0800e02c
 800de2c:	0800e030 	.word	0x0800e030

0800de30 <_init>:
 800de30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de32:	bf00      	nop
 800de34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de36:	bc08      	pop	{r3}
 800de38:	469e      	mov	lr, r3
 800de3a:	4770      	bx	lr

0800de3c <_fini>:
 800de3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de3e:	bf00      	nop
 800de40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de42:	bc08      	pop	{r3}
 800de44:	469e      	mov	lr, r3
 800de46:	4770      	bx	lr
