// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sat Nov  9 22:09:25 2024
// Host        : Believe running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/Users/tanay/Documents/FPGA/POSIT/POSIT_HLS/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_stub.v
// Design      : bd_0_hls_inst_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a12ticsg325-1L
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "decoder,Vivado 2022.2" *)
module bd_0_hls_inst_0(ap_clk, ap_rst, ap_return, num1, num2)
/* synthesis syn_black_box black_box_pad_pin="ap_clk,ap_rst,ap_return[31:0],num1[31:0],num2[31:0]" */;
  input ap_clk;
  input ap_rst;
  output [31:0]ap_return;
  input [31:0]num1;
  input [31:0]num2;
endmodule
