@W: MT530 :"c:\users\suhail\downloads\upduino-lh154q01-display-master\upduino-lh154q01-display-master\fpga\source\upduino_top.v":126:2:126:7|Found inferred clock upduino_top|int_osc_inferred_clock which controls 15 sequential elements including reset_delay_cnt[12:0]. This clock has no specified timing constraint which may adversely impact design performance. 
