{"vcs1":{"timestamp_begin":1747902642.494328432, "rt":9.05, "ut":9.25, "st":0.56}}
{"vcselab":{"timestamp_begin":1747902651.623486107, "rt":0.39, "ut":0.27, "st":0.12}}
{"link":{"timestamp_begin":1747902652.087466366, "rt":0.41, "ut":0.20, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747902641.859710554}
{"VCS_COMP_START_TIME": 1747902641.859710554}
{"VCS_COMP_END_TIME": 1747902652.648272181}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488660}}
{"vcselab": {"peak_mem": 183888}}
