Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Apr 23 00:36:48 2025
| Host         : DESKTOP-L1Ul0lBY running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file data_init_control_sets_placed.rpt
| Design       : data_init
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    79 |
|    Minimum number of control sets                        |    79 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    79 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              74 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1032 |          289 |
| Yes          | No                    | Yes                    |             302 |           92 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal               |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[6]_i_1_n_0           | uart_rx_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[7]_i_1_n_0           | uart_rx_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[2]_i_1_n_0           | uart_rx_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[3]_i_1_n_0           | uart_rx_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[4]_i_1_n_0           | uart_rx_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[1]_i_1_n_0           | uart_rx_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[0]_i_1_n_0           | uart_rx_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_bits[5]_i_1_n_0           | uart_rx_inst/rst_n |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | crc_bit_index[3]_i_1_n_0                  | uart_rx_inst/rst_n |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_tx_inst/c_state_reg[0][0]            | uart_rx_inst/rst_n |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[4]_2[0]  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_3[0]  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_valid_reg_2[2]       | uart_rx_inst/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_valid01_out          | uart_rx_inst/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[5]_6[0]  |                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_8[0]  |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_valid_reg_2[0]       | uart_rx_inst/rst_n |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[5]_4[0]  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[5][0]    |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_2[0]  |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[5]_2[0]  |                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_valid_reg_7[0]       | uart_rx_inst/rst_n |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_valid_reg_2[1]       | uart_rx_inst/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_valid_reg_4[0]       | uart_rx_inst/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rx_data_valid_reg_2[3]       | uart_rx_inst/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[5]_3[0]  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_tx_inst/c_state_reg[0]_1[0]          |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_tx_inst/c_state_reg[0]_0[0]          | uart_rx_inst/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_tx_inst/first                        | uart_rx_inst/rst_n |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_1[0]  |                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_0[0]  |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_tx_inst/rec_bytes_index_reg[5][0]    |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_10[0] |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[6]_1[0]  |                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[5]_1[0]  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[4]_3[0]  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[6]_0[0]  |                    |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_5[0]  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[6][0]    |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | crc_byte_index[7]_i_1_n_0                 | uart_rx_inst/rst_n |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | crc_result[15]_i_1_n_0                    | uart_rx_inst/rst_n |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_7[0]          |                    |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_2[0]          |                    |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_14[0]         |                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3][0]    |                    |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | uart_rx_inst/E[0]                         |                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_1[0]          |                    |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_10[0]         |                    |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_0[0]          |                    |               14 |             24 |         1.71 |
|  clk_IBUF_BUFG | uart_rx_inst/enable_0[0]                  |                    |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_3[0]          |                    |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_6[0]          |                    |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_8[0]          |                    |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_4[0]          |                    |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[4][0]    |                    |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_5[0]          |                    |               13 |             24 |         1.85 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[4]_0[0]  |                    |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[2][0]    |                    |                4 |             24 |         6.00 |
|  clk_IBUF_BUFG | uart_tx_inst/E[0]                         |                    |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[4]_1[0]  |                    |               11 |             24 |         2.18 |
|  clk_IBUF_BUFG | uart_rx_inst/first_reg[7]                 | uart_rx_inst/rst_n |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG | uart_rx_inst/r_dbus_we                    | uart_rx_inst/rst_n |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[2]_0[0]  |                    |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_11[0]         |                    |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_13[0]         |                    |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[7]_1[0]  |                    |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_9[0]          |                    |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[7]_3[0]  |                    |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_9[0]  |                    |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_7[0]  |                    |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_15[0]         |                    |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[3]_6[0]  |                    |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[7]_0[0]  |                    |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | uart_rx_inst/c_state_reg[7]_12[0]         |                    |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | uart_rx_inst/rec_bytes_index_reg[7]_2[0]  |                    |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | uart_rx_inst/enable[0]                    |                    |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_inst/number_reg[0][0]             | uart_rx_inst/rst_n |               17 |             62 |         3.65 |
|  clk_IBUF_BUFG | uart_rx_inst/data[23]_i_3_0[0]            | uart_rx_inst/rst_n |               19 |             62 |         3.26 |
|  clk_IBUF_BUFG |                                           | uart_rx_inst/rst_n |               32 |             74 |         2.31 |
+----------------+-------------------------------------------+--------------------+------------------+----------------+--------------+


