

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_norm_i3_l_j3'
================================================================
* Date:           Sat Sep  2 22:11:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.428 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      152|      152|  1.520 us|  1.520 us|  152|  152|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_norm_i3_l_j3  |      150|      150|         8|          1|          1|   144|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     175|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     175|    191|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln71_1_fu_102_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln71_fu_114_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln72_fu_178_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln73_fu_172_p2       |         +|   0|  0|   8|           8|           8|
    |sub_ln73_fu_162_p2       |         -|   0|  0|   8|           8|           8|
    |icmp_ln71_fu_96_p2       |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln72_fu_120_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln71_1_fu_134_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln71_fu_126_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  87|          47|          38|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i3_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten85_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j3_load                |   9|          2|    4|          8|
    |i3_fu_48                                |   9|          2|    4|          8|
    |indvar_flatten85_fu_52                  |   9|          2|    8|         16|
    |j3_fu_44                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln73_reg_228                  |   8|   0|    8|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i3_fu_48                          |   4|   0|    4|          0|
    |indvar_flatten85_fu_52            |   8|   0|    8|          0|
    |j3_fu_44                          |   4|   0|    4|          0|
    |v34_reg_239                       |  32|   0|   32|          0|
    |v35_reg_244                       |  32|   0|   32|          0|
    |v78_addr_2_reg_233                |   8|   0|    8|          0|
    |v78_addr_2_reg_233                |  64|  32|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 175|  32|  119|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|grp_fu_315_p_din0   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|grp_fu_315_p_din1   |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|grp_fu_315_p_dout0  |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|grp_fu_315_p_ce     |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_norm_i3_l_j3|  return value|
|v78_address0        |  out|    8|   ap_memory|                                     v78|         array|
|v78_ce0             |  out|    1|   ap_memory|                                     v78|         array|
|v78_we0             |  out|    1|   ap_memory|                                     v78|         array|
|v78_d0              |  out|   32|   ap_memory|                                     v78|         array|
|v78_address1        |  out|    8|   ap_memory|                                     v78|         array|
|v78_ce1             |  out|    1|   ap_memory|                                     v78|         array|
|v78_q1              |   in|   32|   ap_memory|                                     v78|         array|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

