

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_array_ap_fixed_2u_config2_s'
================================================================
* Date:           Thu Feb 17 20:09:03 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.898 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      104|      104| 0.520 us | 0.520 us |  104|  104|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                            Instance                            |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_1430  |shift_line_buffer_array_ap_fixed_1u_config2_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      102|      102|         4|          1|          1|   100|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|     14|        0|      810|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|      -|      129|       64|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      288|     -|
|Register             |        0|      -|      708|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     14|      837|     1194|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |                            Instance                            |                     Module                    | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_1430  |shift_line_buffer_array_ap_fixed_1u_config2_s  |        0|      0|  129|  64|    0|
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+
    |Total                                                           |                                               |        0|      0|  129|  64|    0|
    +----------------------------------------------------------------+-----------------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_958_fu_322_p2          |     *    |      1|  0|   5|          16|          10|
    |mul_ln1118_959_fu_319_p2          |     *    |      1|  0|   5|          16|           6|
    |mul_ln1118_960_fu_317_p2          |     *    |      1|  0|   5|          16|          10|
    |mul_ln1118_961_fu_311_p2          |     *    |      1|  0|   5|          16|           9|
    |mul_ln1118_962_fu_306_p2          |     *    |      1|  0|   5|          16|           7|
    |mul_ln1118_963_fu_310_p2          |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_964_fu_307_p2          |     *    |      1|  0|   5|          16|          10|
    |mul_ln1118_965_fu_320_p2          |     *    |      1|  0|   5|          16|           9|
    |mul_ln1118_966_fu_314_p2          |     *    |      1|  0|   5|          16|           7|
    |mul_ln1118_967_fu_308_p2          |     *    |      1|  0|   5|          16|           9|
    |mul_ln1118_968_fu_312_p2          |     *    |      1|  0|   5|          16|           9|
    |mul_ln1118_969_fu_305_p2          |     *    |      1|  0|   5|          16|          10|
    |mul_ln1118_970_fu_321_p2          |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_fu_313_p2              |     *    |      1|  0|   5|          16|           9|
    |acc_1_V_fu_2177_p2                |     +    |      0|  0|  18|          16|          16|
    |add_ln1118_72_fu_1933_p2          |     +    |      0|  0|  23|          23|          23|
    |add_ln1118_fu_1706_p2             |     +    |      0|  0|  22|          22|          22|
    |add_ln301_fu_2261_p2              |     +    |      0|  0|  32|          32|           1|
    |add_ln303_fu_2273_p2              |     +    |      0|  0|  32|          32|           1|
    |add_ln306_fu_2195_p2              |     +    |      0|  0|  32|          32|           1|
    |add_ln308_fu_2207_p2              |     +    |      0|  0|  32|          32|           1|
    |add_ln703_1286_fu_2057_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1287_fu_2063_p2         |     +    |      0|  0|  18|          16|          16|
    |add_ln703_1288_fu_2069_p2         |     +    |      0|  0|  18|          16|          16|
    |add_ln703_1289_fu_2075_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1290_fu_2081_p2         |     +    |      0|  0|  14|          14|          10|
    |add_ln703_1291_fu_2091_p2         |     +    |      0|  0|  15|          15|          15|
    |add_ln703_1292_fu_2101_p2         |     +    |      0|  0|  18|          16|          16|
    |add_ln703_1294_fu_2113_p2         |     +    |      0|  0|  16|          16|          16|
    |add_ln703_1295_fu_2119_p2         |     +    |      0|  0|  18|          16|          16|
    |add_ln703_1296_fu_2125_p2         |     +    |      0|  0|  18|          16|          16|
    |add_ln703_1297_fu_2131_p2         |     +    |      0|  0|  18|          16|          16|
    |add_ln703_1298_fu_2137_p2         |     +    |      0|  0|  14|          14|          14|
    |add_ln703_1299_fu_2147_p2         |     +    |      0|  0|  13|          13|          12|
    |add_ln703_1300_fu_2157_p2         |     +    |      0|  0|  14|          14|          14|
    |add_ln703_1301_fu_2167_p2         |     +    |      0|  0|  15|          15|          15|
    |add_ln703_fu_2051_p2              |     +    |      0|  0|  16|          16|          16|
    |add_ln78_fu_1518_p2               |     +    |      0|  0|   7|           7|           1|
    |res_out_0_V_fu_2107_p2            |     +    |      0|  0|  18|          16|          16|
    |sub_ln1118_279_fu_2003_p2         |     -    |      0|  0|  26|          26|          26|
    |sub_ln1118_fu_1809_p2             |     -    |      0|  0|  24|          24|          24|
    |and_ln272_1_fu_1658_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln272_2_fu_1664_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln272_fu_1652_p2              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_249                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op209         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln272_1_fu_1614_p2           |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln272_2_fu_1630_p2           |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln272_3_fu_1646_p2           |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln272_fu_1608_p2             |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln293_fu_2186_p2             |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln297_fu_2252_p2             |   icmp   |      0|  0|  20|          32|           4|
    |icmp_ln78_fu_1512_p2              |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln303_fu_2279_p3           |  select  |      0|  0|  32|           1|           2|
    |select_ln308_fu_2213_p3           |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     14|  0| 810|         942|         529|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  21|          4|    1|          4|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                         |   9|          2|    1|          2|
    |ap_phi_mux_kernel_data_V_1_loc_1_phi_fu_248_p4  |   9|          2|   16|         32|
    |ap_phi_mux_kernel_data_V_2_loc_1_phi_fu_258_p4  |   9|          2|   16|         32|
    |ap_phi_mux_kernel_data_V_4_loc_1_phi_fu_268_p4  |   9|          2|   16|         32|
    |ap_phi_mux_kernel_data_V_5_loc_1_phi_fu_278_p4  |   9|          2|   16|         32|
    |ap_phi_mux_kernel_data_V_7_loc_1_phi_fu_288_p4  |   9|          2|   16|         32|
    |ap_phi_mux_kernel_data_V_8_loc_1_phi_fu_298_p4  |   9|          2|   16|         32|
    |data_V_data_V_blk_n                             |   9|          2|    1|          2|
    |indvar_flatten_reg_234                          |   9|          2|    7|         14|
    |kernel_data_V_1_loc_1_reg_245                   |   9|          2|   16|         32|
    |kernel_data_V_2_loc_1_reg_255                   |   9|          2|   16|         32|
    |kernel_data_V_4_loc_1_reg_265                   |   9|          2|   16|         32|
    |kernel_data_V_5_loc_1_reg_275                   |   9|          2|   16|         32|
    |kernel_data_V_7_loc_1_reg_285                   |   9|          2|   16|         32|
    |kernel_data_V_8_loc_1_reg_295                   |   9|          2|   16|         32|
    |pX                                              |   9|          2|   32|         64|
    |pX_loc_1_fu_202                                 |  15|          3|   32|         96|
    |pY                                              |   9|          2|   32|         64|
    |pY_loc_1_fu_210                                 |  15|          3|   32|         96|
    |real_start                                      |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                            |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                            |   9|          2|    1|          2|
    |sX                                              |   9|          2|   32|         64|
    |sX_loc_1_fu_206                                 |  15|          3|   32|         96|
    |sY_loc_1_fu_214                                 |  15|          3|   32|         96|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 288|         62|  431|        992|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_1_V_reg_2480                                                             |  16|   0|   16|          0|
    |and_ln272_2_reg_2471                                                         |   1|   0|    1|          0|
    |ap_CS_fsm                                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                      |   1|   0|    1|          0|
    |call_ret_shift_line_buffer_array_ap_fixed_1u_config2_s_fu_1430_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln293_reg_2485                                                          |   1|   0|    1|          0|
    |icmp_ln78_reg_2399                                                           |   1|   0|    1|          0|
    |indvar_flatten_reg_234                                                       |   7|   0|    7|          0|
    |kernel_data_V_0_ret_reg_2422                                                 |  16|   0|   16|          0|
    |kernel_data_V_1                                                              |  16|   0|   16|          0|
    |kernel_data_V_1_loc_1_reg_245                                                |  16|   0|   16|          0|
    |kernel_data_V_1_ret_reg_2429                                                 |  16|   0|   16|          0|
    |kernel_data_V_2                                                              |  16|   0|   16|          0|
    |kernel_data_V_2_loc_1_reg_255                                                |  16|   0|   16|          0|
    |kernel_data_V_2_ret_reg_2436                                                 |  16|   0|   16|          0|
    |kernel_data_V_3_ret_reg_2415                                                 |  16|   0|   16|          0|
    |kernel_data_V_4                                                              |  16|   0|   16|          0|
    |kernel_data_V_4_loc_1_reg_265                                                |  16|   0|   16|          0|
    |kernel_data_V_4_ret_reg_2442                                                 |  16|   0|   16|          0|
    |kernel_data_V_5                                                              |  16|   0|   16|          0|
    |kernel_data_V_5_loc_1_reg_275                                                |  16|   0|   16|          0|
    |kernel_data_V_5_ret_reg_2449                                                 |  16|   0|   16|          0|
    |kernel_data_V_6_ret_reg_2408                                                 |  16|   0|   16|          0|
    |kernel_data_V_7                                                              |  16|   0|   16|          0|
    |kernel_data_V_7_loc_1_reg_285                                                |  16|   0|   16|          0|
    |kernel_data_V_7_ret_reg_2456                                                 |  16|   0|   16|          0|
    |kernel_data_V_8                                                              |  16|   0|   16|          0|
    |kernel_data_V_8_loc_1_reg_295                                                |  16|   0|   16|          0|
    |kernel_data_V_8_ret_reg_2464                                                 |  16|   0|   16|          0|
    |pX                                                                           |  32|   0|   32|          0|
    |pX_loc_1_fu_202                                                              |  32|   0|   32|          0|
    |pY                                                                           |  32|   0|   32|          0|
    |pY_loc_1_fu_210                                                              |  32|   0|   32|          0|
    |res_out_0_V_reg_2475                                                         |  16|   0|   16|          0|
    |sX                                                                           |  32|   0|   32|          0|
    |sX_loc_1_fu_206                                                              |  32|   0|   32|          0|
    |sY                                                                           |  32|   0|   32|          0|
    |sY_loc_1_fu_214                                                              |  32|   0|   32|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    |icmp_ln78_reg_2399                                                           |  64|  32|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 708|  32|  645|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array,array<ap_fixed,2u>,config2> | return value |
|data_V_data_V_dout     |  in |   16|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_empty_n  |  in |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|data_V_data_V_read     | out |    1|   ap_fifo  |                 data_V_data_V                |    pointer   |
|res_V_data_0_V_din     | out |   16|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din     | out |   16|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                res_V_data_1_V                |    pointer   |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+

