$date
	Tue Sep 23 21:18:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_sub_tb $end
$var wire 1 ! diff_st $end
$var wire 1 " diff_df $end
$var wire 1 # diff_bh $end
$var wire 1 $ borrow_st $end
$var wire 1 % borrow_df $end
$var wire 1 & borrow_bh $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module bh $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var reg 1 & borrow $end
$var reg 1 # diff $end
$upscope $end
$scope module df $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 % borrow $end
$var wire 1 " diff $end
$upscope $end
$scope module st $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 $ borrow $end
$var wire 1 ! diff $end
$var wire 1 ) nota $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1&
1#
1"
1%
1!
1$
1(
b1 *
#20000
0)
0&
0%
0$
1'
0(
b10 *
#30000
0#
0"
0!
1(
b11 *
#40000
b100 *
