{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1459287196183 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_Nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_Nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1459287196260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459287196294 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459287196294 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7918 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1459287196340 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7918 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1459287196340 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7882 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1459287196341 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] port" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7884 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1459287196341 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 151 -1 0 } } { "" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7882 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1459287196341 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1459287196713 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1459287196721 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1459287197173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1459287197173 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1459287197173 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1459287197173 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459287197198 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459287197198 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459287197198 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1459287197198 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1459287197206 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1459287198054 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1459287198307 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1459287198307 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1459287198307 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 " "The input ports of the PLL DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 and the PLL sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 ARESET " "PLL DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|pll7 and PLL sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7882 10611 11489 0 0 ""} { 0 { 0 ""} 0 7918 10611 11489 0 0 ""}  }  } } { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 78 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1459287198818 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7882 10611 11489 0 0 ""} { 0 { 0 ""} 0 7918 10611 11489 0 0 ""}  }  } } { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 78 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1459287198818 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 270 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7918 10611 11489 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1459287199047 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "184 " "TimeQuest Timing Analyzer is analyzing 184 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1459287200733 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2j1 " "Entity dcfifo_v2j1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\|dffe9a*  " "set_false_path -from *write_delay_cycle* -to *dffpipe_rs_dgwp\|dffpipe_ed9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1459287200767 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1459287200767 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459287201108 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459287201151 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc " "Reading SDC File: 'DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459287201164 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1459287201215 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1459287201229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} " "create_generated_clock -source \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\} \{DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1459287201229 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{lol\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{lol\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1459287201229 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1459287201229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1459287201230 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|write_delay_cycle\[0\] DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Register DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|gsensor_fifo:gsensor_fifo_rx\|dcfifo:dcfifo_component\|dcfifo_v2j1:auto_generated\|write_delay_cycle\[0\] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459287201284 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459287201284 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|TERASIC_SPI_3WIRE:gsensor_spi|SPI_3WIRE:SPI_3WIRE_inst|spi_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Node: DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|lt24_coin_vx0_reg\[1\] DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Latch DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|lt24_coin_vx0_reg\[1\] is being clocked by DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1459287201285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1459287201285 "|DE0_Nano|DE0_LT24_SOPC:DE0_LT24_SOPC_inst|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1459287201519 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1459287201527 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459287201528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459287201528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459287201528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459287201528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\] " "  20.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459287201528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\] " " 100.000 DE0_LT24_SOPC_inst\|alt_pll\|sd1\|pll7\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459287201528 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 lol\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 lol\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1459287201528 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1459287201528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 2862 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[65\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[65\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 9410 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_toggle_flopped" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 9406 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v" 135 -1 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\|dreg\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 9361 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo\|mem_used\[1\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lt24_interface_irq_0_avs_s0_agent_rsp_fifo\|mem_used\[1\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 10517 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[40\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 9413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[39\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 9414 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[38\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[38\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 9415 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[66\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[66\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 9409 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\|out_data_buffer\[41\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 9412 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202953 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1459287202953 ""}  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 27543 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202953 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7882 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4) " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_ALT_PLL:alt_pll\|DE0_LT24_SOPC_ALT_PLL_altpll_ggu2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7882 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7918 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 25579 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|SPI_SCLK~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|SPI_SCLK~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12401 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|spi_clk~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12562 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 2862 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\]~0  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|avs_s0_readdata_reg\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 19194 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~10  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 15596 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~4  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 15525 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~8  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 15594 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~9  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 15595 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 25825 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 25664 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "pzdyqx.vhd" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 25686 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~6  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202954 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 15527 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~7  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202955 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 15593 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~2  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202955 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 96 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13969 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node KEY\[1\]~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|col " "Destination node LT24_buffer:lt24_buf\|col" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 585 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 1400 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|bufferFlag " "Destination node LT24_buffer:lt24_buf\|bufferFlag" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 1345 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|screenState\[7\]~22 " "Destination node LT24_buffer:lt24_buf\|screenState\[7\]~22" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 222 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12722 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|screenState\[7\]~23 " "Destination node LT24_buffer:lt24_buf\|screenState\[7\]~23" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 222 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 12723 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|lt24_finish_reg~0 " "Destination node LT24_buffer:lt24_buf\|lt24_finish_reg~0" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 421 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13277 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|always4~3 " "Destination node LT24_buffer:lt24_buf\|always4~3" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13283 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|always8~4 " "Destination node LT24_buffer:lt24_buf\|always8~4" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13787 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|X1C~20 " "Destination node LT24_buffer:lt24_buf\|X1C~20" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 308 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13839 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|X1C~22 " "Destination node LT24_buffer:lt24_buf\|X1C~22" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 308 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13843 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LT24_buffer:lt24_buf\|X1C~24 " "Destination node LT24_buffer:lt24_buf\|X1C~24" {  } { { "LT24_buffer.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/LT24_buffer.v" 308 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13847 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1459287202955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1459287202955 ""}  } { { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 27544 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|DE0_LT24_SOPC_CPU_nios2_oci:the_DE0_LT24_SOPC_CPU_nios2_oci\|DE0_LT24_SOPC_CPU_nios2_oci_debug:the_DE0_LT24_SOPC_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 4643 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1459287202955 ""}  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 11404 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_CPU:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 11404 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|active_rnw~3 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|active_rnw~3" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13294 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|active_cs_n~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|active_cs_n~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 210 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13331 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13344 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[0\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[0\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 3483 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[2\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[2\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 3481 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[1\] " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|DE0_LT24_SOPC_SDRAM_Controler:sdram_controler\|i_refs\[1\]" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM_Controler.v" 354 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 3482 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1459287202955 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 7968 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003\|r_sync_rst  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|irq_flag~1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|LT24_interface_irq:lt24_interface_irq_0\|irq_flag~1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/LT24_interface_irq.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13287 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003\|WideOr0~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller_003\|WideOr0~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13385 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|bit_index\[0\]~1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|bit_index\[0\]~1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13390 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|byte_cnt\[5\]~9 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|byte_cnt\[5\]~9" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 13398 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|rw_reg_byte_num\[0\]~1 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|rw_reg_byte_num\[0\]~1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 15119 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|FIFO_WRITEDATA\[7\]~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|FIFO_WRITEDATA\[7\]~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 16225 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|tx_byte\[7\]~10 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|tx_byte\[7\]~10" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 221 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 16947 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|s_readdata\[0\]~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|s_readdata\[0\]~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/TERASIC_SPI_3WIRE.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 18714 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|counter:counter_0\|counter\[11\]~34 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|counter:counter_0\|counter\[11\]~34" {  } { { "DE0_LT24_SOPC/synthesis/submodules/counter.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/counter.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 19190 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|rx_byte\[3\]~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|TERASIC_SPI_3WIRE:gsensor_spi\|SPI_3WIRE:SPI_3WIRE_inst\|rx_byte\[3\]~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/SPI_3WIRE.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 19785 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1459287202955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1459287202955 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 1412 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202955 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1459287202955 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node DE0_LT24_SOPC:DE0_LT24_SOPC_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 15501 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1459287202955 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1459287202955 ""}  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 1435 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1459287202955 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1459287205756 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1459287205784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1459287205786 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459287205821 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1459287205900 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1459287205901 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1459287205901 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459287205901 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1459287205955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1459287209484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1459287209511 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1459287209511 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1459287209511 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1459287209511 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1459287209511 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1459287209511 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1459287209511 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"sdram_pll:lol\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/db/sdram_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/opt/altera_lite/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sdram_pll.v" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/sdram_pll.v" 91 0 0 } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 270 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1459287209801 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459287210693 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1459287210724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1459287214092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459287220264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1459287220403 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1459287253583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:33 " "Fitter placement operations ending: elapsed time is 00:00:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459287253583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1459287256553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1459287268133 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1459287268133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1459287282526 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1459287282526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459287282528 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.95 " "Total time spent on timing analysis during the Fitter is 17.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1459287283013 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459287283240 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459287285593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459287285675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459287287548 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459287291321 ""}
{ "Info" "IFIOMGR_CONFIGURATION_VOLTAGE_IS_AUTOMATICALLY_ENFORCED" "Cyclone IV E Active Serial " "Configuration voltage level is automatically enforced for the device family 'Cyclone IV E' with the configuration scheme 'Active Serial'" {  } {  } 0 169197 "Configuration voltage level is automatically enforced for the device family '%1!s!' with the configuration scheme '%2!s!'" 0 0 "Fitter" 0 -1 1459287292549 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1459287292549 ""}
{ "Info" "IFIOMGR_IO_BANK_VCCIO_SET_FOR_CONFIGURATION" "3.3V 1 " "Configuration voltage level of 3.3V is enforced on the I/O bank 1. The VCCIO of the I/O bank 1 is set to 3.3V." {  } {  } 0 169213 "Configuration voltage level of %1!s! is enforced on the I/O bank %2!s!. The VCCIO of the I/O bank %2!s! is set to %1!s!." 0 0 "Fitter" 0 -1 1459287292549 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1459287292700 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 938 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1459287292843 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 Cyclone IV E " "47 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL M1 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 828 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL T8 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 829 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL B9 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 830 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL M15 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at M15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 831 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_SDAT 3.3-V LVTTL A9 " "Pin ADC_SDAT uses I/O standard 3.3-V LVTTL at A9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { ADC_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SDAT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 948 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[0\] 3.3-V LVTTL E15 " "Pin GPIO_2_IN\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 875 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[1\] 3.3-V LVTTL E16 " "Pin GPIO_2_IN\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 876 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2_IN\[2\] 3.3-V LVTTL M16 " "Pin GPIO_2_IN\[2\] uses I/O standard 3.3-V LVTTL at M16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2_IN[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2_IN\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 877 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[0\] 3.3-V LVTTL A8 " "Pin GPIO_0_IN\[0\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 912 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_0_IN\[1\] 3.3-V LVTTL B8 " "Pin GPIO_0_IN\[1\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_0_IN[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_IN\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 913 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[6\] 3.3-V LVTTL D15 " "Pin GPIO_2\[6\] uses I/O standard 3.3-V LVTTL at D15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 869 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[8\] 3.3-V LVTTL F15 " "Pin GPIO_2\[8\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 870 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[9\] 3.3-V LVTTL F16 " "Pin GPIO_2\[9\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 871 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[10\] 3.3-V LVTTL F14 " "Pin GPIO_2\[10\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 872 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[11\] 3.3-V LVTTL G16 " "Pin GPIO_2\[11\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 873 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[12\] 3.3-V LVTTL G15 " "Pin GPIO_2\[12\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 874 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL G2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 847 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G1 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 848 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 849 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 850 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 851 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 852 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 853 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 854 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL T4 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 855 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL T2 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 856 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 857 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 858 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL R5 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 859 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 860 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 861 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 862 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL F1 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 944 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[0\] 3.3-V LVTTL A14 " "Pin GPIO_2\[0\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 865 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[1\] 3.3-V LVTTL B16 " "Pin GPIO_2\[1\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 816 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[2\] 3.3-V LVTTL C14 " "Pin GPIO_2\[2\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 866 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[3\] 3.3-V LVTTL C16 " "Pin GPIO_2\[3\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 867 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[4\] 3.3-V LVTTL C15 " "Pin GPIO_2\[4\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 868 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[5\] 3.3-V LVTTL D16 " "Pin GPIO_2\[5\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 815 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_2\[7\] 3.3-V LVTTL D14 " "Pin GPIO_2\[7\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[7] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[7\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 817 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 930 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 827 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_PENIRQ_N 3.3-V LVTTL T9 " "Pin LT24_ADC_PENIRQ_N uses I/O standard 3.3-V LVTTL at T9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LT24_ADC_PENIRQ_N } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_PENIRQ_N" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 135 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 954 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_BUSY 3.3-V LVTTL R9 " "Pin LT24_ADC_BUSY uses I/O standard 3.3-V LVTTL at R9" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LT24_ADC_BUSY } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_BUSY" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 133 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 949 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LT24_ADC_DOUT 3.3-V LVTTL F13 " "Pin LT24_ADC_DOUT uses I/O standard 3.3-V LVTTL at F13" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LT24_ADC_DOUT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_ADC_DOUT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 134 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 953 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 826 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_INT 3.3-V LVTTL M2 " "Pin G_SENSOR_INT uses I/O standard 3.3-V LVTTL at M2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { G_SENSOR_INT } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 111 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 942 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292843 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1459287292843 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPCS_DATA0 3.3-V LVTTL H2 " "Pin EPCS_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { EPCS_DATA0 } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA0" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 938 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1459287292846 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1459287292846 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "11 " "Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[6\] a permanently disabled " "Pin GPIO_2\[6\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[6] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[6\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 869 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[8\] a permanently disabled " "Pin GPIO_2\[8\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[8] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[8\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 870 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[9\] a permanently disabled " "Pin GPIO_2\[9\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[9] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[9\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 871 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[10\] a permanently disabled " "Pin GPIO_2\[10\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[10] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[10\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 872 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[11\] a permanently disabled " "Pin GPIO_2\[11\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[11] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[11\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 873 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[12\] a permanently disabled " "Pin GPIO_2\[12\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[12] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[12\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 874 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[0\] a permanently disabled " "Pin GPIO_2\[0\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[0] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[0\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 865 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[2\] a permanently disabled " "Pin GPIO_2\[2\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[2] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[2\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 866 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[3\] a permanently disabled " "Pin GPIO_2\[3\] has a permanently disabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[3] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[3\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 867 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[4\] a permanently enabled " "Pin GPIO_2\[4\] has a permanently enabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[4] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[4\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 868 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_2\[5\] a permanently enabled " "Pin GPIO_2\[5\] has a permanently enabled output enable" {  } { { "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { GPIO_2[5] } } } { "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_2\[5\]" } } } } { "DE0_Nano.sv" "" { Text "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.sv" 122 0 0 } } { "temporary_test_loc" "" { Generic "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/" { { 0 { 0 ""} 0 815 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1459287292846 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1459287292846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.fit.smsg " "Generated suppressed messages file /home/obronchain/git_projects/ELEC2103/Electronic/DE0_LT24/DE0_Nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1459287293937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1578 " "Peak virtual memory: 1578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459287296799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 23:34:56 2016 " "Processing ended: Tue Mar 29 23:34:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459287296799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459287296799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459287296799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1459287296799 ""}
