verilog work "adder_1b.vf"
verilog work "adder_1b_tb.tfw"
verilog work "C:/Xilinx/10.1/ISE/verilog/src/glbl.v"
