FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"JX1_SE_0";
2"VBAT";
3"PWR_EN";
4"JTAG_TDO";
5"JTAG_TCK";
6"GPIO5";
7"CNTRL_RDY";
8"SCALER<5>";
9"CNTRL_REG_CHK";
10"READ_CNTRL_REG_BIT";
11"SCALER<6>";
12"SCALER<4>";
13"TUBII_RT_OUT";
14"LE<1>";
15"VCC\G";
16"LE<0>";
17"GENERIC_DELAY_IN";
18"TELLIE_PULSE";
19"SMELLIE_DELAY";
20"CLK";
21"DATA";
22"MTCA_MIMIC_DATA_RDY";
23"MTCA_MIMIC_TRIG2";
24"SYNC";
25"SYNC24";
26"SMELLIE_PRE_DELAY";
27"TELLIE_PRE_DELAY";
28"LE<2>";
29"VCC\G";
30"EXT_TRIG<10>";
31"EXT_TRIG<9>";
32"EXT_TRIG<8>";
33"EXT_TRIG<11>";
34"EXT_TRIG<14>";
35"EXT_TRIG<13>";
36"V3P3\G";
37"EXT_TRIG<12>";
38"EXT_TRIG<15>";
39"JX1_GUIDE_PIN2";
40"JTAG_TMS";
41"JTAG_TDI";
42"CARRIER_SRST#";
43"FPGA_DONE";
44"JX1_SE_1";
45"GT";
46"MTCA_MIMIC_TRIG1";
47"SPKR";
48"SMELLIE_PULSE";
49"TELLIE_DELAY";
50"V3P3\G";
51"JX1_GUIDE_PIN1";
52"BCKP_CLK_IN_USE";
53"INIT#";
54"GPIO4";
55"GENERIC_PULSE";
56"CLOCKS_DATA_RDY";
57"GPIO3";
58"VCCIO_EN_O";
59"GPIO1";
60"VCC\G";
61"EXT_TRIG<4>";
62"EXT_TRIG<7>";
63"RESET_CLK";
64"EXT_TRIG<0>";
65"CLK100_IN";
66"EXT_TRIG<1>";
67"JX2_GUIDE_PIN1";
68"JX2_GUIDE_PIN2";
69"EXT_TRIG<2>";
70"EXT_TRIG<3>";
71"EXT_TRIG<5>";
72"EXT_TRIG<6>";
73"I2C_SDA";
74"JX2_SE_0";
75"CAEN_DATA_RDY";
76"GENERIC_DELAY_OUT";
77"PWR_GOOD";
78"GPIO0";
79"I2C_SCL";
80"GPIO2";
81"VCC\G";
82"V3P3\G";
83"V3P3\G";
84"GND\G";
85"VCC\G";
86"JX2_SE_1";
87"GND\G";
88"MZ_HAPPY";
89"UN$1$LEDL$I102$A";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"51;
"100"
$PN"100"0;
"96"
$PN"96"84;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"84;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"50;
"76"
$PN"76"0;
"78"
$PN"78"50;
"74"
$PN"74"0;
"72"
$PN"72"84;
"70"
$PN"70"0;
"66"
$PN"66"84;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"15;
"58"
$PN"58"15;
"56"
$PN"56"0;
"52"
$PN"52"84;
"50"
$PN"50"49;
"54"
$PN"54"19;
"48"
$PN"48"48;
"46"
$PN"46"84;
"42"
$PN"42"47;
"40"
$PN"40"84;
"44"
$PN"44"18;
"38"
$PN"38"20;
"36"
$PN"36"21;
"34"
$PN"34"84;
"32"
$PN"32"22;
"30"
$PN"30"46;
"28"
$PN"28"84;
"26"
$PN"26"23;
"24"
$PN"24"45;
"22"
$PN"22"84;
"20"
$PN"20"24;
"18"
$PN"18"25;
"16"
$PN"16"84;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"44;
"8"
$PN"8"43;
"6"
$PN"6"42;
"4"
$PN"4"41;
"2"
$PN"2"40;
"101"
$PN"101"39;
"99"
$PN"99"0;
"95"
$PN"95"84;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"84;
"87"
$PN"87"0;
"83"
$PN"83"38;
"81"
$PN"81"37;
"79"
$PN"79"36;
"75"
$PN"75"35;
"77"
$PN"77"84;
"73"
$PN"73"34;
"71"
$PN"71"84;
"69"
$PN"69"33;
"65"
$PN"65"84;
"67"
$PN"67"32;
"63"
$PN"63"31;
"61"
$PN"61"30;
"59"
$PN"59"29;
"57"
$PN"57"29;
"55"
$PN"55"28;
"51"
$PN"51"84;
"49"
$PN"49"16;
"53"
$PN"53"14;
"47"
$PN"47"0;
"45"
$PN"45"84;
"41"
$PN"41"0;
"39"
$PN"39"84;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"84;
"31"
$PN"31"17;
"29"
$PN"29"0;
"27"
$PN"27"84;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"84;
"19"
$PN"19"27;
"15"
$PN"15"84;
"17"
$PN"17"26;
"13"
$PN"13"0;
"9"
$PN"9"1;
"11"
$PN"11"0;
"5"
$PN"5"3;
"7"
$PN"7"2;
"3"
$PN"3"4;
"1"
$PN"1"5;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(700,3175)","2","standard","I100";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(700,2975)","2","standard","I101";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"LED_L"
"1","(525,3475)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"
$PN"2"89;
"B\NAC"
$PN"1"87;
%"RSMD0805"
"1","(750,3475)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"89;
"B<0>"
$PN"2"88;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"47;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"49;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"67;
"100"
$PN"100"0;
"96"
$PN"96"87;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"87;
"88"
$PN"88"0;
"84"
$PN"84"66;
"82"
$PN"82"69;
"80"
$PN"80"83;
"76"
$PN"76"70;
"78"
$PN"78"83;
"74"
$PN"74"64;
"72"
$PN"72"87;
"70"
$PN"70"71;
"66"
$PN"66"87;
"68"
$PN"68"72;
"64"
$PN"64"62;
"62"
$PN"62"61;
"60"
$PN"60"60;
"58"
$PN"58"60;
"56"
$PN"56"0;
"52"
$PN"52"87;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"87;
"42"
$PN"42"0;
"40"
$PN"40"87;
"44"
$PN"44"0;
"38"
$PN"38"7;
"36"
$PN"36"10;
"34"
$PN"34"87;
"32"
$PN"32"9;
"30"
$PN"30"8;
"28"
$PN"28"87;
"26"
$PN"26"11;
"24"
$PN"24"12;
"22"
$PN"22"87;
"20"
$PN"20"13;
"18"
$PN"18"88;
"16"
$PN"16"87;
"14"
$PN"14"86;
"12"
$PN"12"85;
"10"
$PN"10"58;
"8"
$PN"8"6;
"6"
$PN"6"57;
"4"
$PN"4"59;
"2"
$PN"2"73;
"101"
$PN"101"68;
"99"
$PN"99"0;
"95"
$PN"95"87;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"87;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"82;
"75"
$PN"75"0;
"77"
$PN"77"87;
"73"
$PN"73"0;
"71"
$PN"71"87;
"69"
$PN"69"0;
"65"
$PN"65"87;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"81;
"57"
$PN"57"81;
"55"
$PN"55"0;
"51"
$PN"51"87;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"63;
"45"
$PN"45"87;
"41"
$PN"41"65;
"39"
$PN"39"87;
"43"
$PN"43"52;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"87;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"87;
"25"
$PN"25"56;
"23"
$PN"23"76;
"21"
$PN"21"87;
"19"
$PN"19"55;
"15"
$PN"15"87;
"17"
$PN"17"75;
"13"
$PN"13"74;
"9"
$PN"9"53;
"11"
$PN"11"77;
"5"
$PN"5"80;
"7"
$PN"7"54;
"3"
$PN"3"78;
"1"
$PN"1"79;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"27;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"30;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"61;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"62;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"72;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"71;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"64;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"70;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"69;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"66;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"65;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"52;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"75;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"55;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"56;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"28;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"14;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"16;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"63;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"12;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"11;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"10;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"INPORT"
"1","(-2800,3250)","0","standard","I91";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(-2800,3400)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"24;
%"INPORT"
"1","(-2800,3450)","0","standard","I93";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"25;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"INPORT"
"1","(-2800,3150)","0","standard","I95";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"46;
%"INPORT"
"1","(-2800,3300)","0","standard","I96";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"48;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"18;
%"INPORT"
"1","(700,3125)","0","standard","I99";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
END.
