{
  "main": {
    "id": "40abe1960c7b6879",
    "type": "split",
    "children": [
      {
        "id": "d811b3101dce9ad2",
        "type": "split",
        "children": [
          {
            "id": "42a0c4f9e95dd8b9",
            "type": "tabs",
            "dimension": 73.95833333333333,
            "children": [
              {
                "id": "09378e4d7139078c",
                "type": "leaf",
                "state": {
                  "type": "mk-space",
                  "state": {
                    "path": "FPGA-Verilog/Basic Verilog topics"
                  }
                }
              }
            ]
          },
          {
            "id": "6b35c51582879427",
            "type": "tabs",
            "dimension": 26.041666666666664,
            "children": [
              {
                "id": "19e399da0e5d9c0c",
                "type": "leaf",
                "state": {
                  "type": "git-view",
                  "state": {}
                }
              }
            ]
          }
        ],
        "direction": "horizontal"
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "29723c802c07c8b1",
    "type": "split",
    "children": [
      {
        "id": "f372fa0be789290b",
        "type": "tabs",
        "dimension": 59.446092977250245,
        "children": [
          {
            "id": "9f1e38fcebc82a6a",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "2b189070fedb83ff",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "Boiling",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "e86fe9949aa19163",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "b25f0bb089d7b5c6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "fae6badba466dc2a",
            "type": "leaf",
            "state": {
              "type": "mk-file-view",
              "state": {}
            }
          },
          {
            "id": "23e7bdf8fac7fc72",
            "type": "leaf",
            "state": {
              "type": "mk-path-view",
              "state": {}
            }
          }
        ],
        "currentTab": 5
      },
      {
        "id": "2ef7a3f21d3be403",
        "type": "tabs",
        "dimension": 40.553907022749755,
        "children": [
          {
            "id": "21a132be76e67910",
            "type": "leaf",
            "state": {
              "type": "graph",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 352
  },
  "right": {
    "id": "38fad986ac2c2ce1",
    "type": "split",
    "children": [
      {
        "id": "28b894664d52b4e4",
        "type": "tabs",
        "children": [
          {
            "id": "2844acc0af2b4e6a",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "FPGA-Verilog/Basic Verilog topics/Basic Verilog topics.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "35a4d56ed1d34e54",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "7d66170a81a9ca7c",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "FPGA-Verilog/Basic Verilog topics/Basic Verilog topics.md"
              }
            }
          },
          {
            "id": "3062c2ec42c8b10a",
            "type": "leaf",
            "state": {
              "type": "advanced-tables-toolbar",
              "state": {}
            }
          },
          {
            "id": "8928af42b277224d",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "FPGA-Verilog/Basic Verilog topics/Basic Verilog topics.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "816fdd8083048943",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency",
                "showSearch": false,
                "searchQuery": ""
              }
            }
          }
        ],
        "currentTab": 3
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "graph:Open graph view": false,
      "switcher:Open quick switcher": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "table-editor-obsidian:Advanced Tables Toolbar": false,
      "obsidian-excalidraw-plugin:Create new drawing": false,
      "obsidian-textgenerator-plugin:Generate Text!": false,
      "obsidian-textgenerator-plugin:Text Generator: Templates Packages Manager": false
    }
  },
  "active": "b3bd0f343df8ba2f",
  "lastOpenFiles": [
    "FPGA-Verilog/Basic Verilog topics/Basic Verilog topics.md",
    "FPGA-Verilog/Basic Verilog topics/Useful Modeling Techniques/Useful Modeling Techniques.md",
    "FPGA-Verilog/Basic Verilog topics/Useful Modeling Techniques",
    "FPGA-Verilog/Basic Verilog topics/Behavioral Modeling/Behavioral Modeling.md",
    "FPGA-Verilog/Basic Verilog topics/Tasks and Functions/Tasks and Functions.md",
    "FPGA-Verilog/Basic Verilog topics/Tasks and Functions",
    "FPGA-Verilog/Basic Verilog topics/Dataflow Modeling/Dataflow Modeling.md",
    "FPGA-Verilog/Basic Verilog topics/Behavioral Modeling",
    "FPGA-Verilog/Basic Verilog topics/Gate-Level Modeling/Gate-Level Modeling.md",
    "FPGA-Verilog/Basic Verilog topics/Dataflow Modeling",
    "FPGA-Verilog/Basic Verilog topics/Modules and Ports/Modules and Ports.md",
    "FPGA-Verilog/Basic Verilog topics/Gate-Level Modeling",
    "FPGA-Verilog/Basic Verilog topics/Basic Concepts/Basic Concepts.md",
    "FPGA-Verilog/Basic Verilog topics/Modules and Ports",
    "FPGA-Verilog/Basic Verilog topics/Hierarchical Modeling Concepts/Hierarchical Modeling Concepts.md",
    "FPGA-Verilog/Basic Verilog topics/Basic Concepts",
    "FPGA-Verilog/Basic Verilog topics/Overview of Digital Design with Verilog HDL/Overview of Digital Design with Verilog HDL.md",
    "FPGA-Verilog/Basic Verilog topics/Hierarchical Modeling Concepts",
    "Pasted image 20240122110301.png",
    "FPGA-Verilog/Basic Verilog topics/Overview of Digital Design with Verilog HDL",
    "FPGA-Verilog/FPGA-Verilog.md",
    "Electronics and Devices/Electronics and Devices.md",
    "Electronics and Devices/BJT Amplifiers/Amplification/Amplification.md",
    "Probability and Statistics for Engineering/Final/B.md",
    "Spaces/Home",
    "FPGA-Verilog/SystemVerilog Simulation and Synthesis/RTL and gate-level modeling/Gate-level models.md",
    "FPGA-Verilog/SystemVerilog Simulation and Synthesis/RTL and gate-level modeling/Abstraction.md",
    "FPGA-Verilog/SystemVerilog Simulation and Synthesis/RTL and gate-level modeling/RTL and gate-level modelingRTL.md",
    "FPGA-Verilog/SystemVerilog Simulation and Synthesis/SystemVerilog Simulation and Synthesis.md",
    "Data Structure and Algorithm/Assignment 2/Assignment 1.md",
    "Probability and Statistics for Engineering/Final/A.md",
    "21ES/Họp chủ nhiệm/Đợt 2, năm 3.md",
    "21ES/Họp chủ nhiệm/Kỳ 1, năm 3.md",
    "Computer programming 1/Midterm - solution.md",
    "Data Structure and Algorithm/Assignment 4/Problem 1.md",
    "Electronics and Devices/Solid-State diodes and Diode circuits/Diode circuit analysis/Diode circuits analysis.md",
    "Electronics and Devices/Bipolar junction transistors/The operating regions of the bipolar transistor/The operating regions of the bipolar transistor.md",
    "Index.canvas",
    "Pasted image 20230904153025.png",
    "Probability and Statistics for Engineering/Learning/Lesson 1/Measures of Variability/Pasted image 20230904153037.png",
    "Probability and Statistics for Engineering/Learning/Lesson 1/Measures of Variability/Pasted image 20230904132200.png",
    "Probability and Statistics for Engineering/Learning/Lesson 1/Measures of Variability/Pasted image 20230904133111.png",
    "Probability and Statistics for Engineering/Learning/Lesson 1/Measures of Variability/Pasted image 20230904123414.png",
    "Probability and Statistics for Engineering/Learning/Lesson 1/Measures of Locations/Pasted image 20230903230447.png",
    "Probability and Statistics for Engineering/Learning/Lesson 1/Measures of Locations/Pasted image 20230903233117.png",
    "Probability and Statistics for Engineering/Learning/Lesson 1/Pictorial and Tabular Methods in Descriptive Statistics/Histograms/Pasted image 20230903224206.png",
    "Probability and Statistics for Engineering/Learning/Lesson 1/Pictorial and Tabular Methods in Descriptive Statistics/Histograms/Pasted image 20230903222833.png",
    "Probability and Statistics for Engineering/Lesson 1/Populations, Samples and Processes/Untitled.canvas",
    "LoRa/Untitled.canvas",
    "Untitled.canvas",
    "Electronics and Devices/Untitled.canvas"
  ]
}