#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Dec 13 11:30:33 2025
# Process ID         : 1943
# Current directory  : /mnt/d/IC_Design/Work/09_SystemVerilog_for_verify/sim
# Command line       : xsim -log xvlog_example1_1.log -mode tcl -source {xsim.dir/work.example1_1/xsim_script.tcl}
# Log file           : /mnt/d/IC_Design/Work/09_SystemVerilog_for_verify/sim/xvlog_example1_1.log
# Journal file       : /mnt/d/IC_Design/Work/09_SystemVerilog_for_verify/sim/xsim.jou
# Running On         : DESKTOP-CG3N6VN
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency      : 2496.008 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16598 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20893 MB
# Available Virtual  : 20406 MB
#-----------------------------------------------------------
source xsim.dir/work.example1_1/xsim_script.tcl
# xsim {work.example1_1} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
Success
$finish called at time : 135 ns : File "/mnt/d/IC_Design/Work/09_SystemVerilog_for_verify/tests/chap1/example1_1.v" Line 64
exit
INFO: [Common 17-206] Exiting xsim at Sat Dec 13 11:30:40 2025...
