{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 18 00:14:05 2017 " "Info: Processing started: Wed Jan 18 00:14:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_CentroidInitialize -c Kmeans_CentroidInitialize --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Kmeans_CentroidInitialize -c Kmeans_CentroidInitialize --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 14 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "s_addrRam\[14\] count_Centroid\[2\] clk 6.776 ns register " "Info: tsu for register \"s_addrRam\[14\]\" (data pin = \"count_Centroid\[2\]\", clock pin = \"clk\") is 6.776 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.133 ns + Longest pin register " "Info: + Longest pin to register delay is 10.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns count_Centroid\[2\] 1 PIN PIN_M29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_M29; Fanout = 4; PIN Node = 'count_Centroid\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_Centroid[2] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.903 ns) + CELL(0.621 ns) 8.469 ns s_addrRam\[2\]~20 2 COMB LCCOMB_X94_Y40_N4 2 " "Info: 2: + IC(6.903 ns) + CELL(0.621 ns) = 8.469 ns; Loc. = LCCOMB_X94_Y40_N4; Fanout = 2; COMB Node = 's_addrRam\[2\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.524 ns" { count_Centroid[2] s_addrRam[2]~20 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.555 ns s_addrRam\[3\]~22 3 COMB LCCOMB_X94_Y40_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 8.555 ns; Loc. = LCCOMB_X94_Y40_N6; Fanout = 2; COMB Node = 's_addrRam\[3\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[2]~20 s_addrRam[3]~22 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.641 ns s_addrRam\[4\]~24 4 COMB LCCOMB_X94_Y40_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 8.641 ns; Loc. = LCCOMB_X94_Y40_N8; Fanout = 2; COMB Node = 's_addrRam\[4\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[3]~22 s_addrRam[4]~24 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.727 ns s_addrRam\[5\]~26 5 COMB LCCOMB_X94_Y40_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 8.727 ns; Loc. = LCCOMB_X94_Y40_N10; Fanout = 2; COMB Node = 's_addrRam\[5\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[4]~24 s_addrRam[5]~26 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.813 ns s_addrRam\[6\]~28 6 COMB LCCOMB_X94_Y40_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 8.813 ns; Loc. = LCCOMB_X94_Y40_N12; Fanout = 2; COMB Node = 's_addrRam\[6\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[5]~26 s_addrRam[6]~28 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 9.003 ns s_addrRam\[7\]~30 7 COMB LCCOMB_X94_Y40_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.190 ns) = 9.003 ns; Loc. = LCCOMB_X94_Y40_N14; Fanout = 2; COMB Node = 's_addrRam\[7\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { s_addrRam[6]~28 s_addrRam[7]~30 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.089 ns s_addrRam\[8\]~32 8 COMB LCCOMB_X94_Y40_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 9.089 ns; Loc. = LCCOMB_X94_Y40_N16; Fanout = 2; COMB Node = 's_addrRam\[8\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[7]~30 s_addrRam[8]~32 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.175 ns s_addrRam\[9\]~34 9 COMB LCCOMB_X94_Y40_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.175 ns; Loc. = LCCOMB_X94_Y40_N18; Fanout = 2; COMB Node = 's_addrRam\[9\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[8]~32 s_addrRam[9]~34 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.261 ns s_addrRam\[10\]~36 10 COMB LCCOMB_X94_Y40_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 9.261 ns; Loc. = LCCOMB_X94_Y40_N20; Fanout = 2; COMB Node = 's_addrRam\[10\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[9]~34 s_addrRam[10]~36 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.347 ns s_addrRam\[11\]~38 11 COMB LCCOMB_X94_Y40_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.347 ns; Loc. = LCCOMB_X94_Y40_N22; Fanout = 2; COMB Node = 's_addrRam\[11\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[10]~36 s_addrRam[11]~38 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.433 ns s_addrRam\[12\]~40 12 COMB LCCOMB_X94_Y40_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.433 ns; Loc. = LCCOMB_X94_Y40_N24; Fanout = 2; COMB Node = 's_addrRam\[12\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[11]~38 s_addrRam[12]~40 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 9.519 ns s_addrRam\[13\]~42 13 COMB LCCOMB_X94_Y40_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 9.519 ns; Loc. = LCCOMB_X94_Y40_N26; Fanout = 1; COMB Node = 's_addrRam\[13\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { s_addrRam[12]~40 s_addrRam[13]~42 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.025 ns s_addrRam\[14\]~43 14 COMB LCCOMB_X94_Y40_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 10.025 ns; Loc. = LCCOMB_X94_Y40_N28; Fanout = 1; COMB Node = 's_addrRam\[14\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { s_addrRam[13]~42 s_addrRam[14]~43 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 10.133 ns s_addrRam\[14\] 15 REG LCFF_X94_Y40_N29 1 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 10.133 ns; Loc. = LCFF_X94_Y40_N29; Fanout = 1; REG Node = 's_addrRam\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { s_addrRam[14]~43 s_addrRam[14] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 31.88 % ) " "Info: Total cell delay = 3.230 ns ( 31.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.903 ns ( 68.12 % ) " "Info: Total interconnect delay = 6.903 ns ( 68.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.133 ns" { count_Centroid[2] s_addrRam[2]~20 s_addrRam[3]~22 s_addrRam[4]~24 s_addrRam[5]~26 s_addrRam[6]~28 s_addrRam[7]~30 s_addrRam[8]~32 s_addrRam[9]~34 s_addrRam[10]~36 s_addrRam[11]~38 s_addrRam[12]~40 s_addrRam[13]~42 s_addrRam[14]~43 s_addrRam[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.133 ns" { count_Centroid[2] {} count_Centroid[2]~combout {} s_addrRam[2]~20 {} s_addrRam[3]~22 {} s_addrRam[4]~24 {} s_addrRam[5]~26 {} s_addrRam[6]~28 {} s_addrRam[7]~30 {} s_addrRam[8]~32 {} s_addrRam[9]~34 {} s_addrRam[10]~36 {} s_addrRam[11]~38 {} s_addrRam[12]~40 {} s_addrRam[13]~42 {} s_addrRam[14]~43 {} s_addrRam[14] {} } { 0.000ns 0.000ns 6.903ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.945ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.317 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.666 ns) 3.317 ns s_addrRam\[14\] 3 REG LCFF_X94_Y40_N29 1 " "Info: 3: + IC(1.416 ns) + CELL(0.666 ns) = 3.317 ns; Loc. = LCFF_X94_Y40_N29; Fanout = 1; REG Node = 's_addrRam\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { clk~clkctrl s_addrRam[14] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.24 % ) " "Info: Total cell delay = 1.766 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.551 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.551 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk clk~clkctrl s_addrRam[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} clk~clkctrl {} s_addrRam[14] {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.133 ns" { count_Centroid[2] s_addrRam[2]~20 s_addrRam[3]~22 s_addrRam[4]~24 s_addrRam[5]~26 s_addrRam[6]~28 s_addrRam[7]~30 s_addrRam[8]~32 s_addrRam[9]~34 s_addrRam[10]~36 s_addrRam[11]~38 s_addrRam[12]~40 s_addrRam[13]~42 s_addrRam[14]~43 s_addrRam[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.133 ns" { count_Centroid[2] {} count_Centroid[2]~combout {} s_addrRam[2]~20 {} s_addrRam[3]~22 {} s_addrRam[4]~24 {} s_addrRam[5]~26 {} s_addrRam[6]~28 {} s_addrRam[7]~30 {} s_addrRam[8]~32 {} s_addrRam[9]~34 {} s_addrRam[10]~36 {} s_addrRam[11]~38 {} s_addrRam[12]~40 {} s_addrRam[13]~42 {} s_addrRam[14]~43 {} s_addrRam[14] {} } { 0.000ns 0.000ns 6.903ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.945ns 0.621ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk clk~clkctrl s_addrRam[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} clk~clkctrl {} s_addrRam[14] {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk addr_Ram\[9\] s_addrRam\[9\] 8.074 ns register " "Info: tco from clock \"clk\" to destination pin \"addr_Ram\[9\]\" through register \"s_addrRam\[9\]\" is 8.074 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.317 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.666 ns) 3.317 ns s_addrRam\[9\] 3 REG LCFF_X94_Y40_N19 1 " "Info: 3: + IC(1.416 ns) + CELL(0.666 ns) = 3.317 ns; Loc. = LCFF_X94_Y40_N19; Fanout = 1; REG Node = 's_addrRam\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { clk~clkctrl s_addrRam[9] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.24 % ) " "Info: Total cell delay = 1.766 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.551 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.551 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk clk~clkctrl s_addrRam[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} clk~clkctrl {} s_addrRam[9] {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.453 ns + Longest register pin " "Info: + Longest register to pin delay is 4.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns s_addrRam\[9\] 1 REG LCFF_X94_Y40_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y40_N19; Fanout = 1; REG Node = 's_addrRam\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_addrRam[9] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(3.066 ns) 4.453 ns addr_Ram\[9\] 2 PIN PIN_G30 0 " "Info: 2: + IC(1.387 ns) + CELL(3.066 ns) = 4.453 ns; Loc. = PIN_G30; Fanout = 0; PIN Node = 'addr_Ram\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { s_addrRam[9] addr_Ram[9] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.066 ns ( 68.85 % ) " "Info: Total cell delay = 3.066 ns ( 68.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.387 ns ( 31.15 % ) " "Info: Total interconnect delay = 1.387 ns ( 31.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { s_addrRam[9] addr_Ram[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { s_addrRam[9] {} addr_Ram[9] {} } { 0.000ns 1.387ns } { 0.000ns 3.066ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk clk~clkctrl s_addrRam[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} clk~clkctrl {} s_addrRam[9] {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { s_addrRam[9] addr_Ram[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { s_addrRam[9] {} addr_Ram[9] {} } { 0.000ns 1.387ns } { 0.000ns 3.066ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "dado\[50\] o_dado\[50\] 10.556 ns Longest " "Info: Longest tpd from source pin \"dado\[50\]\" to destination pin \"o_dado\[50\]\" is 10.556 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns dado\[50\] 1 PIN PIN_AJ20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_AJ20; Fanout = 1; PIN Node = 'dado\[50\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dado[50] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.366 ns) + CELL(3.246 ns) 10.556 ns o_dado\[50\] 2 PIN PIN_AK20 0 " "Info: 2: + IC(6.366 ns) + CELL(3.246 ns) = 10.556 ns; Loc. = PIN_AK20; Fanout = 0; PIN Node = 'o_dado\[50\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.612 ns" { dado[50] o_dado[50] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.190 ns ( 39.69 % ) " "Info: Total cell delay = 4.190 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.366 ns ( 60.31 % ) " "Info: Total interconnect delay = 6.366 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.556 ns" { dado[50] o_dado[50] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.556 ns" { dado[50] {} dado[50]~combout {} o_dado[50] {} } { 0.000ns 0.000ns 6.366ns } { 0.000ns 0.944ns 3.246ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "s_addrRam\[11\] reg5\[11\] clk -3.294 ns register " "Info: th for register \"s_addrRam\[11\]\" (data pin = \"reg5\[11\]\", clock pin = \"clk\") is -3.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.317 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.416 ns) + CELL(0.666 ns) 3.317 ns s_addrRam\[11\] 3 REG LCFF_X94_Y40_N23 1 " "Info: 3: + IC(1.416 ns) + CELL(0.666 ns) = 3.317 ns; Loc. = LCFF_X94_Y40_N23; Fanout = 1; REG Node = 's_addrRam\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.082 ns" { clk~clkctrl s_addrRam[11] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.24 % ) " "Info: Total cell delay = 1.766 ns ( 53.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.551 ns ( 46.76 % ) " "Info: Total interconnect delay = 1.551 ns ( 46.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk clk~clkctrl s_addrRam[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} clk~clkctrl {} s_addrRam[11] {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.917 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns reg5\[11\] 1 PIN PIN_L22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_L22; Fanout = 2; PIN Node = 'reg5\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg5[11] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.271 ns) + CELL(0.623 ns) 6.809 ns s_addrRam\[11\]~37 2 COMB LCCOMB_X94_Y40_N22 1 " "Info: 2: + IC(5.271 ns) + CELL(0.623 ns) = 6.809 ns; Loc. = LCCOMB_X94_Y40_N22; Fanout = 1; COMB Node = 's_addrRam\[11\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.894 ns" { reg5[11] s_addrRam[11]~37 } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.917 ns s_addrRam\[11\] 3 REG LCFF_X94_Y40_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.917 ns; Loc. = LCFF_X94_Y40_N23; Fanout = 1; REG Node = 's_addrRam\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { s_addrRam[11]~37 s_addrRam[11] } "NODE_NAME" } } { "Kmeans_CentroidInitialize.vhd" "" { Text "C:/Users/Lucas/Documents/PUC/Iniciação Científica/KMeans/Kmeans_Processador/Kmeans_CentroidInitialize/Kmeans_CentroidInitialize.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.646 ns ( 23.80 % ) " "Info: Total cell delay = 1.646 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.271 ns ( 76.20 % ) " "Info: Total interconnect delay = 5.271 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.917 ns" { reg5[11] s_addrRam[11]~37 s_addrRam[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.917 ns" { reg5[11] {} reg5[11]~combout {} s_addrRam[11]~37 {} s_addrRam[11] {} } { 0.000ns 0.000ns 5.271ns 0.000ns } { 0.000ns 0.915ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.317 ns" { clk clk~clkctrl s_addrRam[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.317 ns" { clk {} clk~combout {} clk~clkctrl {} s_addrRam[11] {} } { 0.000ns 0.000ns 0.135ns 1.416ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.917 ns" { reg5[11] s_addrRam[11]~37 s_addrRam[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.917 ns" { reg5[11] {} reg5[11]~combout {} s_addrRam[11]~37 {} s_addrRam[11] {} } { 0.000ns 0.000ns 5.271ns 0.000ns } { 0.000ns 0.915ns 0.623ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 18 00:14:06 2017 " "Info: Processing ended: Wed Jan 18 00:14:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
