<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p60" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_60{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_60{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_60{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_60{left:189px;bottom:998px;letter-spacing:-0.13px;}
#t5_60{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t6_60{left:689px;bottom:998px;letter-spacing:-0.11px;}
#t7_60{left:689px;bottom:981px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8_60{left:189px;bottom:956px;letter-spacing:-0.14px;}
#t9_60{left:424px;bottom:956px;letter-spacing:-0.12px;}
#ta_60{left:78px;bottom:932px;letter-spacing:-0.19px;}
#tb_60{left:136px;bottom:932px;letter-spacing:-0.17px;}
#tc_60{left:189px;bottom:932px;letter-spacing:-0.14px;}
#td_60{left:424px;bottom:932px;letter-spacing:-0.12px;}
#te_60{left:689px;bottom:932px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_60{left:689px;bottom:915px;letter-spacing:-0.13px;}
#tg_60{left:189px;bottom:891px;}
#th_60{left:424px;bottom:891px;letter-spacing:-0.11px;}
#ti_60{left:689px;bottom:891px;letter-spacing:-0.11px;}
#tj_60{left:689px;bottom:874px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_60{left:189px;bottom:849px;}
#tl_60{left:424px;bottom:849px;letter-spacing:-0.11px;}
#tm_60{left:189px;bottom:825px;}
#tn_60{left:424px;bottom:825px;letter-spacing:-0.11px;}
#to_60{left:189px;bottom:800px;}
#tp_60{left:424px;bottom:800px;letter-spacing:-0.13px;}
#tq_60{left:189px;bottom:776px;}
#tr_60{left:424px;bottom:776px;letter-spacing:-0.1px;}
#ts_60{left:189px;bottom:752px;}
#tt_60{left:424px;bottom:752px;letter-spacing:-0.13px;}
#tu_60{left:189px;bottom:727px;}
#tv_60{left:424px;bottom:727px;letter-spacing:-0.13px;}
#tw_60{left:689px;bottom:727px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_60{left:689px;bottom:710px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ty_60{left:189px;bottom:686px;}
#tz_60{left:424px;bottom:686px;letter-spacing:-0.14px;}
#t10_60{left:689px;bottom:686px;letter-spacing:-0.11px;}
#t11_60{left:689px;bottom:669px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_60{left:189px;bottom:645px;letter-spacing:-0.12px;}
#t13_60{left:424px;bottom:645px;letter-spacing:-0.12px;}
#t14_60{left:189px;bottom:620px;letter-spacing:-0.16px;}
#t15_60{left:424px;bottom:620px;letter-spacing:-0.12px;}
#t16_60{left:689px;bottom:620px;letter-spacing:-0.11px;}
#t17_60{left:689px;bottom:603px;letter-spacing:-0.12px;}
#t18_60{left:189px;bottom:579px;letter-spacing:-0.14px;}
#t19_60{left:424px;bottom:579px;letter-spacing:-0.12px;}
#t1a_60{left:78px;bottom:554px;letter-spacing:-0.19px;}
#t1b_60{left:136px;bottom:554px;letter-spacing:-0.16px;}
#t1c_60{left:189px;bottom:554px;letter-spacing:-0.14px;}
#t1d_60{left:424px;bottom:554px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_60{left:689px;bottom:554px;letter-spacing:-0.11px;}
#t1f_60{left:689px;bottom:538px;letter-spacing:-0.13px;}
#t1g_60{left:189px;bottom:513px;letter-spacing:-0.14px;}
#t1h_60{left:424px;bottom:513px;letter-spacing:-0.12px;}
#t1i_60{left:189px;bottom:489px;letter-spacing:-0.14px;}
#t1j_60{left:424px;bottom:489px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1k_60{left:78px;bottom:464px;letter-spacing:-0.19px;}
#t1l_60{left:136px;bottom:464px;letter-spacing:-0.16px;}
#t1m_60{left:189px;bottom:464px;letter-spacing:-0.14px;}
#t1n_60{left:424px;bottom:464px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_60{left:689px;bottom:464px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_60{left:689px;bottom:448px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_60{left:189px;bottom:423px;letter-spacing:-0.13px;}
#t1r_60{left:424px;bottom:423px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1s_60{left:189px;bottom:399px;letter-spacing:-0.15px;}
#t1t_60{left:424px;bottom:399px;letter-spacing:-0.12px;}
#t1u_60{left:78px;bottom:374px;letter-spacing:-0.19px;}
#t1v_60{left:136px;bottom:374px;letter-spacing:-0.16px;}
#t1w_60{left:189px;bottom:374px;letter-spacing:-0.13px;}
#t1x_60{left:424px;bottom:374px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_60{left:689px;bottom:374px;letter-spacing:-0.12px;}
#t1z_60{left:689px;bottom:357px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_60{left:189px;bottom:333px;letter-spacing:-0.13px;}
#t21_60{left:424px;bottom:333px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t22_60{left:189px;bottom:309px;letter-spacing:-0.15px;}
#t23_60{left:424px;bottom:309px;letter-spacing:-0.12px;}
#t24_60{left:78px;bottom:284px;letter-spacing:-0.19px;}
#t25_60{left:136px;bottom:284px;letter-spacing:-0.16px;}
#t26_60{left:189px;bottom:284px;letter-spacing:-0.14px;}
#t27_60{left:424px;bottom:284px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t28_60{left:689px;bottom:284px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t29_60{left:689px;bottom:267px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_60{left:189px;bottom:243px;letter-spacing:-0.13px;}
#t2b_60{left:424px;bottom:243px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2c_60{left:189px;bottom:218px;letter-spacing:-0.15px;}
#t2d_60{left:424px;bottom:218px;letter-spacing:-0.12px;}
#t2e_60{left:78px;bottom:194px;letter-spacing:-0.19px;}
#t2f_60{left:136px;bottom:194px;letter-spacing:-0.16px;}
#t2g_60{left:189px;bottom:194px;letter-spacing:-0.13px;}
#t2h_60{left:424px;bottom:194px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_60{left:689px;bottom:194px;letter-spacing:-0.12px;}
#t2j_60{left:689px;bottom:177px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2k_60{left:189px;bottom:153px;letter-spacing:-0.13px;}
#t2l_60{left:424px;bottom:153px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2m_60{left:189px;bottom:128px;letter-spacing:-0.15px;}
#t2n_60{left:424px;bottom:128px;letter-spacing:-0.12px;}
#t2o_60{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t2p_60{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2q_60{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t2r_60{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t2s_60{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t2t_60{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2u_60{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2v_60{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t2w_60{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t2x_60{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_60{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_60{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_60{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_60{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_60{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts60" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg60Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg60" style="-webkit-user-select: none;"><object width="935" height="1210" data="60/60.svg" type="image/svg+xml" id="pdf60" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_60" class="t s1_60">2-44 </span><span id="t2_60" class="t s1_60">Vol. 4 </span>
<span id="t3_60" class="t s2_60">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_60" class="t s3_60">56 </span><span id="t5_60" class="t s3_60">InjectPsbPmiOnEnable </span><span id="t6_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="t7_60" class="t s3_60">ECX=1):EBX[6] = 1) </span>
<span id="t8_60" class="t s3_60">63:57 </span><span id="t9_60" class="t s3_60">Reserved, must be zero. </span>
<span id="ta_60" class="t s3_60">571H </span><span id="tb_60" class="t s3_60">1393 </span><span id="tc_60" class="t s3_60">IA32_RTIT_STATUS </span><span id="td_60" class="t s3_60">Tracing Status Register (R/W) </span><span id="te_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="tf_60" class="t s3_60">ECX=0):EBX[25] = 1) </span>
<span id="tg_60" class="t s3_60">0 </span><span id="th_60" class="t s3_60">FilterEn (writes ignored) </span><span id="ti_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="tj_60" class="t s3_60">ECX=0):EBX[2] = 1) </span>
<span id="tk_60" class="t s3_60">1 </span><span id="tl_60" class="t s3_60">ContexEn (writes ignored) </span>
<span id="tm_60" class="t s3_60">2 </span><span id="tn_60" class="t s3_60">TriggerEn (writes ignored) </span>
<span id="to_60" class="t s3_60">3 </span><span id="tp_60" class="t s3_60">Reserved </span>
<span id="tq_60" class="t s3_60">4 </span><span id="tr_60" class="t s3_60">Error </span>
<span id="ts_60" class="t s3_60">5 </span><span id="tt_60" class="t s3_60">Stopped </span>
<span id="tu_60" class="t s3_60">6 </span><span id="tv_60" class="t s3_60">PendPSB </span><span id="tw_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="tx_60" class="t s3_60">ECX=0):EBX[6] = 1) </span>
<span id="ty_60" class="t s3_60">7 </span><span id="tz_60" class="t s3_60">PendToPAPMI </span><span id="t10_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="t11_60" class="t s3_60">ECX=0):EBX[6] = 1) </span>
<span id="t12_60" class="t s3_60">31:8 </span><span id="t13_60" class="t s3_60">Reserved, must be zero. </span>
<span id="t14_60" class="t s3_60">48:32 </span><span id="t15_60" class="t s3_60">PacketByteCnt </span><span id="t16_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="t17_60" class="t s3_60">ECX=0):EBX[1] &gt; 3) </span>
<span id="t18_60" class="t s3_60">63:49 </span><span id="t19_60" class="t s3_60">Reserved </span>
<span id="t1a_60" class="t s3_60">572H </span><span id="t1b_60" class="t s3_60">1394 </span><span id="t1c_60" class="t s3_60">IA32_RTIT_CR3_MATCH </span><span id="t1d_60" class="t s3_60">Trace Filter CR3 Match Register (R/W) </span><span id="t1e_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="t1f_60" class="t s3_60">ECX=0):EBX[25] = 1) </span>
<span id="t1g_60" class="t s3_60">4:0 </span><span id="t1h_60" class="t s3_60">Reserved </span>
<span id="t1i_60" class="t s3_60">63:5 </span><span id="t1j_60" class="t s3_60">CR3[63:5] value to match. </span>
<span id="t1k_60" class="t s3_60">580H </span><span id="t1l_60" class="t s3_60">1408 </span><span id="t1m_60" class="t s3_60">IA32_RTIT_ADDR0_A </span><span id="t1n_60" class="t s3_60">Region 0 Start Address (R/W) </span><span id="t1o_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="t1p_60" class="t s3_60">ECX=1):EAX[2:0] &gt; 0) </span>
<span id="t1q_60" class="t s3_60">47:0 </span><span id="t1r_60" class="t s3_60">Virtual Address </span>
<span id="t1s_60" class="t s3_60">63:48 </span><span id="t1t_60" class="t s3_60">SignExt_VA </span>
<span id="t1u_60" class="t s3_60">581H </span><span id="t1v_60" class="t s3_60">1409 </span><span id="t1w_60" class="t s3_60">IA32_RTIT_ADDR0_B </span><span id="t1x_60" class="t s3_60">Region 0 End Address (R/W) </span><span id="t1y_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="t1z_60" class="t s3_60">ECX=1):EAX[2:0] &gt; 0) </span>
<span id="t20_60" class="t s3_60">47:0 </span><span id="t21_60" class="t s3_60">Virtual Address </span>
<span id="t22_60" class="t s3_60">63:48 </span><span id="t23_60" class="t s3_60">SignExt_VA </span>
<span id="t24_60" class="t s3_60">582H </span><span id="t25_60" class="t s3_60">1410 </span><span id="t26_60" class="t s3_60">IA32_RTIT_ADDR1_A </span><span id="t27_60" class="t s3_60">Region 1 Start Address (R/W) </span><span id="t28_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="t29_60" class="t s3_60">ECX=1):EAX[2:0] &gt; 1) </span>
<span id="t2a_60" class="t s3_60">47:0 </span><span id="t2b_60" class="t s3_60">Virtual Address </span>
<span id="t2c_60" class="t s3_60">63:48 </span><span id="t2d_60" class="t s3_60">SignExt_VA </span>
<span id="t2e_60" class="t s3_60">583H </span><span id="t2f_60" class="t s3_60">1411 </span><span id="t2g_60" class="t s3_60">IA32_RTIT_ADDR1_B </span><span id="t2h_60" class="t s3_60">Region 1 End Address (R/W) </span><span id="t2i_60" class="t s3_60">If (CPUID.(EAX=07H, </span>
<span id="t2j_60" class="t s3_60">ECX=1):EAX[2:0] &gt; 1) </span>
<span id="t2k_60" class="t s3_60">47:0 </span><span id="t2l_60" class="t s3_60">Virtual Address </span>
<span id="t2m_60" class="t s3_60">63:48 </span><span id="t2n_60" class="t s3_60">SignExt_VA </span>
<span id="t2o_60" class="t s4_60">Table 2-2. </span><span id="t2p_60" class="t s4_60">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2q_60" class="t s5_60">Register </span>
<span id="t2r_60" class="t s5_60">Address </span>
<span id="t2s_60" class="t s5_60">Architectural MSR Name / Bit Fields </span>
<span id="t2t_60" class="t s5_60">(Former MSR Name) </span><span id="t2u_60" class="t s5_60">MSR/Bit Description </span><span id="t2v_60" class="t s5_60">Comment </span>
<span id="t2w_60" class="t s5_60">Hex </span><span id="t2x_60" class="t s5_60">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
