

================================================================
== Vivado HLS Report for 'dateport_update_C5'
================================================================
* Date:           Tue May 09 23:13:44 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117362|  117362|  117362|  117362|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1               |  117120|  117120|       244|          -|          -|   480|    no    |
        | + L_update_C5_label7  |      29|      29|         6|          1|          1|    25|    yes   |
        | + Loop 1.2            |     210|     210|        42|          -|          -|     5|    no    |
        |  ++ Loop 1.2.1        |      40|      40|         8|          -|          -|     5|    no    |
        |- Loop 2               |     240|     240|         8|          -|          -|    30|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    265|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        0|      -|      64|     13|
|Multiplexer      |        -|      -|       -|    156|
|Register         |        -|      -|     368|      7|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     780|   1152|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U93  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U94   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      5|  348|  711|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-------+------------------------+---------+----+----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+----+----+------+-----+------+-------------+
    |tmp_U  |dateport_update_C1_tmp  |        0|  64|  13|    25|   32|     1|          800|
    +-------+------------------------+---------+----+----+------+-----+------+-------------+
    |Total  |                        |        0|  64|  13|    25|   32|     1|          800|
    +-------+------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |C5_dmapData_addr2_fu_482_p2     |     +    |      0|  0|  10|          10|          10|
    |C5_dmapData_addr3_fu_503_p2     |     +    |      0|  0|  32|          32|          32|
    |C5_dmapData_addr4_fu_531_p2     |     +    |      0|  0|  32|          32|          32|
    |C5_dmapData_addr5_fu_542_p2     |     +    |      0|  0|  32|          32|          32|
    |C5_dmapData_addr6_fu_591_p2     |     +    |      0|  0|  32|          32|          32|
    |S4_y_addr1_fu_396_p2            |     +    |      0|  0|   8|           8|           8|
    |S4_y_addr2_fu_420_p2            |     +    |      0|  0|   4|          32|          32|
    |S4_y_addr3_fu_426_p2            |     +    |      0|  0|   4|          32|          32|
    |S4_y_addr9_fu_341_p2            |     +    |      0|  0|   8|           8|           8|
    |i_19_fu_627_p2                  |     +    |      0|  0|   5|           5|           1|
    |i_4_fu_305_p2                   |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next8_fu_285_p2  |     +    |      0|  0|   9|           9|           1|
    |indvar_flatten_next_fu_353_p2   |     +    |      0|  0|   5|           5|           1|
    |j_16_fu_570_p2                  |     +    |      0|  0|   5|           5|           1|
    |k_5_fu_515_p2                   |     +    |      0|  0|   3|           3|           1|
    |k_s_fu_373_p2                   |     +    |      0|  0|   3|           3|           1|
    |m_7_fu_387_p2                   |     +    |      0|  0|   3|           3|           1|
    |m_8_fu_581_p2                   |     +    |      0|  0|   3|           3|           1|
    |p_addr10_fu_611_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr11_fu_454_p2              |     +    |      0|  0|   4|           6|           6|
    |p_addr12_fu_460_p2              |     +    |      0|  0|   4|           6|           6|
    |p_addr_fu_564_p2                |     +    |      0|  0|   6|           6|           6|
    |tmp_101_fu_521_p2               |     -    |      0|  0|   4|           4|           3|
    |tmp_102_fu_601_p2               |     -    |      0|  0|   4|           4|           3|
    |i_mid2_fu_311_p3                |  Select  |      0|  0|   5|           1|           5|
    |j_mid2_fu_297_p3                |  Select  |      0|  0|   5|           1|           1|
    |k_mid2_fu_379_p3                |  Select  |      0|  0|   3|           1|           3|
    |m_mid2_fu_365_p3                |  Select  |      0|  0|   3|           1|           1|
    |exitcond16_fu_291_p2            |   icmp   |      0|  0|   3|           5|           6|
    |exitcond17_fu_359_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond1_fu_575_p2             |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_509_p2             |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_flatten9_fu_279_p2     |   icmp   |      0|  0|   3|           9|           7|
    |exitcond_flatten_fu_347_p2      |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_fu_621_p2              |   icmp   |      0|  0|   2|           5|           3|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 265|         328|         296|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |C5_d_address0            |   5|          3|    5|         15|
    |C5_dbias_address0        |   5|          3|    5|         15|
    |C5_dmapData_address0     |  14|          3|   14|         42|
    |ap_NS_fsm                |  18|         23|    1|         23|
    |ap_reg_ppiten_pp0_it5    |   1|          2|    1|          2|
    |grp_fu_257_p0            |  32|          3|   32|         96|
    |grp_fu_257_p1            |  32|          3|   32|         96|
    |i_1_reg_246              |   5|          2|    5|         10|
    |i_reg_169                |   5|          2|    5|         10|
    |indvar_flatten7_reg_158  |   9|          2|    9|         18|
    |indvar_flatten_reg_191   |   5|          2|    5|         10|
    |j_reg_180                |   5|          2|    5|         10|
    |k_1_reg_224              |   3|          2|    3|          6|
    |k_phi_fu_206_p4          |   3|          2|    3|          6|
    |k_reg_202                |   3|          2|    3|          6|
    |m_1_reg_235              |   3|          2|    3|          6|
    |m_reg_213                |   3|          2|    3|          6|
    |tmp_address0             |   5|          3|    5|         15|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 156|         63|  139|        392|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |C5_dbias_addr_reg_778         |   5|   0|    5|          0|
    |C5_dbias_load_reg_788         |  32|   0|   32|          0|
    |C5_dmapData_addr3_reg_714     |  32|   0|   32|          0|
    |C5_dmapData_addr5_reg_727     |  32|   0|   32|          0|
    |C5_dmapData_addr_reg_750      |  14|   0|   14|          0|
    |C5_dmapData_load_reg_760      |  32|   0|   32|          0|
    |S4_y_addr9_reg_671            |   8|   0|    8|          0|
    |ap_CS_fsm                     |  22|   0|   22|          0|
    |ap_reg_ppiten_pp0_it0         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5         |   1|   0|    1|          0|
    |empty_69_reg_765              |  32|   0|   32|          0|
    |exitcond_flatten_reg_676      |   1|   0|    1|          0|
    |i_19_reg_773                  |   5|   0|    5|          0|
    |i_1_reg_246                   |   5|   0|    5|          0|
    |i_mid2_reg_655                |   5|   0|    5|          0|
    |i_reg_169                     |   5|   0|    5|          0|
    |indvar_flatten7_reg_158       |   9|   0|    9|          0|
    |indvar_flatten_next8_reg_642  |   9|   0|    9|          0|
    |indvar_flatten_reg_191        |   5|   0|    5|          0|
    |j_mid2_reg_647                |   5|   0|    5|          0|
    |j_reg_180                     |   5|   0|    5|          0|
    |k_1_reg_224                   |   3|   0|    3|          0|
    |k_5_reg_722                   |   3|   0|    3|          0|
    |k_mid2_reg_691                |   3|   0|    3|          0|
    |k_reg_202                     |   3|   0|    3|          0|
    |m_1_reg_235                   |   3|   0|    3|          0|
    |m_8_reg_745                   |   3|   0|    3|          0|
    |m_mid2_reg_685                |   3|   0|    3|          0|
    |m_reg_213                     |   3|   0|    3|          0|
    |p_addr_reg_732                |   6|   0|    6|          0|
    |reg_267                       |  32|   0|   32|          0|
    |reg_273                       |  32|   0|   32|          0|
    |tmp_154_trn_cast1_reg_666     |   5|   0|   10|          5|
    |exitcond_flatten_reg_676      |   0|   1|    1|          0|
    |k_mid2_reg_691                |   0|   3|    3|          0|
    |m_mid2_reg_685                |   0|   3|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 368|   7|  380|          5|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_done               | out |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|S4_y_address0         | out |    9|  ap_memory |        S4_y        |     array    |
|S4_y_ce0              | out |    1|  ap_memory |        S4_y        |     array    |
|S4_y_q0               |  in |   32|  ap_memory |        S4_y        |     array    |
|C5_dmapData_address0  | out |   14|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_ce0       | out |    1|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_we0       | out |    1|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_d0        | out |   32|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_q0        |  in |   32|  ap_memory |     C5_dmapData    |     array    |
|C5_d_address0         | out |    5|  ap_memory |        C5_d        |     array    |
|C5_d_ce0              | out |    1|  ap_memory |        C5_d        |     array    |
|C5_d_q0               |  in |   32|  ap_memory |        C5_d        |     array    |
|C5_dbias_address0     | out |    5|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_ce0          | out |    1|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_we0          | out |    1|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_d0           | out |   32|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_q0           |  in |   32|  ap_memory |      C5_dbias      |     array    |
+----------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten9)
	20  / (exitcond_flatten9)
3 --> 
	4  / true
4 --> 
	10  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	4  / true
10 --> 
	11  / true
11 --> 
	12  / (!exitcond2)
	2  / (exitcond2)
12 --> 
	11  / (exitcond1)
	13  / (!exitcond1)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	12  / true
20 --> 
	21  / (!exitcond)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	20  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: tmp [1/1] 2.39ns
:0  %tmp = alloca [25 x float], align 4

ST_1: stg_29 [1/1] 1.57ns
:1  br label %.preheader11


 <State 2>: 5.67ns
ST_2: indvar_flatten7 [1/1] 0.00ns
.preheader11:0  %indvar_flatten7 = phi i9 [ 0, %0 ], [ %indvar_flatten_next8, %2 ]

ST_2: i [1/1] 0.00ns
.preheader11:1  %i = phi i5 [ 0, %0 ], [ %i_mid2, %2 ]

ST_2: j [1/1] 0.00ns
.preheader11:2  %j = phi i5 [ 0, %0 ], [ %j_16, %2 ]

ST_2: exitcond_flatten9 [1/1] 2.03ns
.preheader11:3  %exitcond_flatten9 = icmp eq i9 %indvar_flatten7, -32

ST_2: indvar_flatten_next8 [1/1] 1.84ns
.preheader11:4  %indvar_flatten_next8 = add i9 %indvar_flatten7, 1

ST_2: stg_35 [1/1] 1.57ns
.preheader11:5  br i1 %exitcond_flatten9, label %.preheader, label %.preheader11.preheader

ST_2: exitcond16 [1/1] 1.91ns
.preheader11.preheader:1  %exitcond16 = icmp eq i5 %j, -16

ST_2: j_mid2 [1/1] 1.37ns
.preheader11.preheader:2  %j_mid2 = select i1 %exitcond16, i5 0, i5 %j

ST_2: i_4 [1/1] 1.72ns
.preheader11.preheader:3  %i_4 = add i5 %i, 1

ST_2: i_mid2 [1/1] 1.37ns
.preheader11.preheader:4  %i_mid2 = select i1 %exitcond16, i5 %i_4, i5 %i

ST_2: tmp_s [1/1] 0.00ns
.preheader11.preheader:5  %tmp_s = zext i5 %i_mid2 to i64

ST_2: C5_d_addr [1/1] 0.00ns
.preheader11.preheader:6  %C5_d_addr = getelementptr [30 x float]* @C5_d, i64 0, i64 %tmp_s

ST_2: C5_d_load_2 [2/2] 2.39ns
.preheader11.preheader:7  %C5_d_load_2 = load float* %C5_d_addr, align 4


 <State 3>: 2.39ns
ST_3: empty_70 [1/1] 0.00ns
.preheader11.preheader:0  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480) nounwind

ST_3: C5_d_load_2 [1/2] 2.39ns
.preheader11.preheader:7  %C5_d_load_2 = load float* %C5_d_addr, align 4

ST_3: tmp_154_trn_cast1 [1/1] 0.00ns
.preheader11.preheader:8  %tmp_154_trn_cast1 = zext i5 %j_mid2 to i10

ST_3: tmp_154_trn_cast [1/1] 0.00ns
.preheader11.preheader:9  %tmp_154_trn_cast = zext i5 %j_mid2 to i8

ST_3: tmp_189 [1/1] 0.00ns
.preheader11.preheader:10  %tmp_189 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_mid2, i2 0)

ST_3: p_shl_cast [1/1] 0.00ns
.preheader11.preheader:11  %p_shl_cast = zext i7 %tmp_189 to i8

ST_3: S4_y_addr9 [1/1] 1.72ns
.preheader11.preheader:12  %S4_y_addr9 = add i8 %tmp_154_trn_cast, %p_shl_cast

ST_3: stg_50 [1/1] 1.57ns
.preheader11.preheader:13  br label %.preheader9


 <State 4>: 3.79ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader9:0  %indvar_flatten = phi i5 [ 0, %.preheader11.preheader ], [ %indvar_flatten_next, %.preheader10 ]

ST_4: k [1/1] 0.00ns
.preheader9:1  %k = phi i3 [ 0, %.preheader11.preheader ], [ %k_mid2, %.preheader10 ]

ST_4: m [1/1] 0.00ns
.preheader9:2  %m = phi i3 [ 0, %.preheader11.preheader ], [ %m_7, %.preheader10 ]

ST_4: exitcond_flatten [1/1] 1.91ns
.preheader9:3  %exitcond_flatten = icmp eq i5 %indvar_flatten, -7

ST_4: indvar_flatten_next [1/1] 1.72ns
.preheader9:4  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_4: stg_56 [1/1] 0.00ns
.preheader9:5  br i1 %exitcond_flatten, label %.preheader8.preheader, label %.preheader10

ST_4: exitcond17 [1/1] 1.62ns
.preheader10:2  %exitcond17 = icmp eq i3 %m, -3

ST_4: m_mid2 [1/1] 1.37ns
.preheader10:3  %m_mid2 = select i1 %exitcond17, i3 0, i3 %m

ST_4: k_s [1/1] 0.80ns
.preheader10:4  %k_s = add i3 %k, 1

ST_4: k_mid2 [1/1] 1.37ns
.preheader10:5  %k_mid2 = select i1 %exitcond17, i3 %k_s, i3 %k

ST_4: m_7 [1/1] 0.80ns
.preheader10:31  %m_7 = add i3 %m_mid2, 1


 <State 5>: 7.17ns
ST_5: tmp_155_trn_cast [1/1] 0.00ns
.preheader10:10  %tmp_155_trn_cast = zext i3 %k_mid2 to i8

ST_5: S4_y_addr1 [1/1] 1.72ns
.preheader10:11  %S4_y_addr1 = add i8 %S4_y_addr9, %tmp_155_trn_cast

ST_5: S4_y_addr10_cast [1/1] 0.00ns
.preheader10:12  %S4_y_addr10_cast = zext i8 %S4_y_addr1 to i32

ST_5: tmp_159_trn [1/1] 0.00ns
.preheader10:13  %tmp_159_trn = zext i3 %m_mid2 to i32

ST_5: tmp_133 [1/1] 0.00ns
.preheader10:15  %tmp_133 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %S4_y_addr1, i2 0)

ST_5: p_shl28 [1/1] 0.00ns
.preheader10:16  %p_shl28 = zext i10 %tmp_133 to i32

ST_5: S4_y_addr2 [1/1] 1.37ns
.preheader10:17  %S4_y_addr2 = add i32 %S4_y_addr10_cast, %p_shl28

ST_5: S4_y_addr3 [1/1] 1.37ns
.preheader10:18  %S4_y_addr3 = add i32 %S4_y_addr2, %tmp_159_trn

ST_5: tmp_191 [1/1] 0.00ns
.preheader10:19  %tmp_191 = zext i32 %S4_y_addr3 to i64

ST_5: S4_y_addr [1/1] 0.00ns
.preheader10:20  %S4_y_addr = getelementptr [400 x float]* @S4_y, i64 0, i64 %tmp_191

ST_5: S4_y_load [2/2] 2.71ns
.preheader10:21  %S4_y_load = load float* %S4_y_addr, align 4


 <State 6>: 8.41ns
ST_6: S4_y_load [1/2] 2.71ns
.preheader10:21  %S4_y_load = load float* %S4_y_addr, align 4

ST_6: tmp_100 [4/4] 5.70ns
.preheader10:22  %tmp_100 = fmul float %S4_y_load, %C5_d_load_2


 <State 7>: 5.70ns
ST_7: tmp_100 [3/4] 5.70ns
.preheader10:22  %tmp_100 = fmul float %S4_y_load, %C5_d_load_2


 <State 8>: 5.70ns
ST_8: tmp_100 [2/4] 5.70ns
.preheader10:22  %tmp_100 = fmul float %S4_y_load, %C5_d_load_2


 <State 9>: 8.09ns
ST_9: stg_77 [1/1] 0.00ns
.preheader10:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_update_C5_label7_str)

ST_9: empty [1/1] 0.00ns
.preheader10:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind

ST_9: stg_79 [1/1] 0.00ns
.preheader10:6  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str15) nounwind

ST_9: tmp_33 [1/1] 0.00ns
.preheader10:7  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str15) nounwind

ST_9: stg_81 [1/1] 0.00ns
.preheader10:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: tmp_155_trn_cast1 [1/1] 0.00ns
.preheader10:9  %tmp_155_trn_cast1 = zext i3 %k_mid2 to i6

ST_9: tmp_159_trn_cast [1/1] 0.00ns
.preheader10:14  %tmp_159_trn_cast = zext i3 %m_mid2 to i6

ST_9: tmp_100 [1/4] 5.70ns
.preheader10:22  %tmp_100 = fmul float %S4_y_load, %C5_d_load_2

ST_9: tmp_192 [1/1] 0.00ns
.preheader10:23  %tmp_192 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_mid2, i2 0)

ST_9: p_shl27_cast [1/1] 0.00ns
.preheader10:24  %p_shl27_cast = zext i5 %tmp_192 to i6

ST_9: p_addr11 [1/1] 1.31ns
.preheader10:25  %p_addr11 = add i6 %tmp_155_trn_cast1, %p_shl27_cast

ST_9: p_addr12 [1/1] 1.31ns
.preheader10:26  %p_addr12 = add i6 %p_addr11, %tmp_159_trn_cast

ST_9: tmp_193 [1/1] 0.00ns
.preheader10:27  %tmp_193 = zext i6 %p_addr12 to i64

ST_9: tmp_addr [1/1] 0.00ns
.preheader10:28  %tmp_addr = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_193

ST_9: stg_91 [1/1] 2.39ns
.preheader10:29  store float %tmp_100, float* %tmp_addr, align 4

ST_9: empty_66 [1/1] 0.00ns
.preheader10:30  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str15, i32 %tmp_33) nounwind

ST_9: stg_93 [1/1] 0.00ns
.preheader10:32  br label %.preheader9


 <State 10>: 3.68ns
ST_10: tmp_190 [1/1] 0.00ns
.preheader8.preheader:0  %tmp_190 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_mid2, i4 0)

ST_10: C5_dmapData_addr1_cast [1/1] 0.00ns
.preheader8.preheader:1  %C5_dmapData_addr1_cast = zext i9 %tmp_190 to i10

ST_10: C5_dmapData_addr2 [1/1] 1.84ns
.preheader8.preheader:2  %C5_dmapData_addr2 = add i10 %tmp_154_trn_cast1, %C5_dmapData_addr1_cast

ST_10: C5_dmapData_addr2_cast [1/1] 0.00ns
.preheader8.preheader:3  %C5_dmapData_addr2_cast = zext i10 %C5_dmapData_addr2 to i32

ST_10: tmp_132 [1/1] 0.00ns
.preheader8.preheader:4  %tmp_132 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C5_dmapData_addr2, i2 0)

ST_10: p_shl26 [1/1] 0.00ns
.preheader8.preheader:5  %p_shl26 = zext i12 %tmp_132 to i32

ST_10: C5_dmapData_addr3 [1/1] 1.84ns
.preheader8.preheader:6  %C5_dmapData_addr3 = add i32 %p_shl26, %C5_dmapData_addr2_cast

ST_10: stg_101 [1/1] 1.57ns
.preheader8.preheader:7  br label %.preheader8


 <State 11>: 3.92ns
ST_11: k_1 [1/1] 0.00ns
.preheader8:0  %k_1 = phi i3 [ 0, %.preheader8.preheader ], [ %k_5, %.preheader7 ]

ST_11: exitcond2 [1/1] 1.62ns
.preheader8:1  %exitcond2 = icmp eq i3 %k_1, -3

ST_11: empty_67 [1/1] 0.00ns
.preheader8:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_11: k_5 [1/1] 0.80ns
.preheader8:3  %k_5 = add i3 %k_1, 1

ST_11: stg_106 [1/1] 0.00ns
.preheader8:4  br i1 %exitcond2, label %2, label %.preheader7.preheader

ST_11: tmp_101 [1/1] 0.80ns
.preheader7.preheader:0  %tmp_101 = sub i3 -4, %k_1

ST_11: tmp_156_trn [1/1] 0.00ns
.preheader7.preheader:1  %tmp_156_trn = zext i3 %k_1 to i32

ST_11: C5_dmapData_addr4 [1/1] 1.96ns
.preheader7.preheader:2  %C5_dmapData_addr4 = add i32 %tmp_156_trn, %C5_dmapData_addr3

ST_11: tmp_134 [1/1] 0.00ns
.preheader7.preheader:3  %tmp_134 = shl i32 %C5_dmapData_addr4, 2

ST_11: C5_dmapData_addr5 [1/1] 1.96ns
.preheader7.preheader:4  %C5_dmapData_addr5 = add i32 %tmp_134, %C5_dmapData_addr4

ST_11: tmp_158_trn_cast [1/1] 0.00ns
.preheader7.preheader:5  %tmp_158_trn_cast = zext i3 %tmp_101 to i6

ST_11: tmp_194 [1/1] 0.00ns
.preheader7.preheader:6  %tmp_194 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_101, i2 0)

ST_11: p_shl29_cast [1/1] 0.00ns
.preheader7.preheader:7  %p_shl29_cast = zext i5 %tmp_194 to i6

ST_11: p_addr [1/1] 1.72ns
.preheader7.preheader:8  %p_addr = add i6 %p_shl29_cast, %tmp_158_trn_cast

ST_11: stg_116 [1/1] 1.57ns
.preheader7.preheader:9  br label %.preheader7

ST_11: j_16 [1/1] 1.72ns
:0  %j_16 = add i5 %j_mid2, 1

ST_11: stg_118 [1/1] 0.00ns
:1  br label %.preheader11


 <State 12>: 4.91ns
ST_12: m_1 [1/1] 0.00ns
.preheader7:0  %m_1 = phi i3 [ %m_8, %1 ], [ 0, %.preheader7.preheader ]

ST_12: exitcond1 [1/1] 1.62ns
.preheader7:1  %exitcond1 = icmp eq i3 %m_1, -3

ST_12: empty_68 [1/1] 0.00ns
.preheader7:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_12: m_8 [1/1] 0.80ns
.preheader7:3  %m_8 = add i3 %m_1, 1

ST_12: stg_123 [1/1] 0.00ns
.preheader7:4  br i1 %exitcond1, label %.preheader8, label %1

ST_12: tmp_161_trn [1/1] 0.00ns
:0  %tmp_161_trn = zext i3 %m_1 to i32

ST_12: C5_dmapData_addr6 [1/1] 2.08ns
:1  %C5_dmapData_addr6 = add i32 %tmp_161_trn, %C5_dmapData_addr5

ST_12: tmp_195 [1/1] 0.00ns
:2  %tmp_195 = zext i32 %C5_dmapData_addr6 to i64

ST_12: C5_dmapData_addr [1/1] 0.00ns
:3  %C5_dmapData_addr = getelementptr [12000 x float]* @C5_dmapData, i64 0, i64 %tmp_195

ST_12: C5_dmapData_load [2/2] 2.71ns
:4  %C5_dmapData_load = load float* %C5_dmapData_addr, align 4

ST_12: tmp_102 [1/1] 0.80ns
:5  %tmp_102 = sub i3 -4, %m_1

ST_12: tmp_163_trn_cast [1/1] 0.00ns
:6  %tmp_163_trn_cast = zext i3 %tmp_102 to i6

ST_12: p_addr10 [1/1] 1.72ns
:7  %p_addr10 = add i6 %tmp_163_trn_cast, %p_addr

ST_12: tmp_196 [1/1] 0.00ns
:8  %tmp_196 = zext i6 %p_addr10 to i64

ST_12: tmp_addr_3 [1/1] 0.00ns
:9  %tmp_addr_3 = getelementptr [25 x float]* %tmp, i64 0, i64 %tmp_196

ST_12: empty_69 [2/2] 2.39ns
:10  %empty_69 = load float* %tmp_addr_3, align 4


 <State 13>: 2.71ns
ST_13: C5_dmapData_load [1/2] 2.71ns
:4  %C5_dmapData_load = load float* %C5_dmapData_addr, align 4

ST_13: empty_69 [1/2] 2.39ns
:10  %empty_69 = load float* %tmp_addr_3, align 4


 <State 14>: 7.26ns
ST_14: tmp_103 [5/5] 7.26ns
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69


 <State 15>: 7.26ns
ST_15: tmp_103 [4/5] 7.26ns
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69


 <State 16>: 7.26ns
ST_16: tmp_103 [3/5] 7.26ns
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69


 <State 17>: 7.26ns
ST_17: tmp_103 [2/5] 7.26ns
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69


 <State 18>: 7.26ns
ST_18: tmp_103 [1/5] 7.26ns
:11  %tmp_103 = fadd float %C5_dmapData_load, %empty_69


 <State 19>: 2.71ns
ST_19: stg_142 [1/1] 2.71ns
:12  store float %tmp_103, float* %C5_dmapData_addr, align 4

ST_19: stg_143 [1/1] 0.00ns
:13  br label %.preheader7


 <State 20>: 2.39ns
ST_20: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i5 [ %i_19, %3 ], [ 0, %.preheader11 ]

ST_20: exitcond [1/1] 1.91ns
.preheader:1  %exitcond = icmp eq i5 %i_1, -2

ST_20: empty_71 [1/1] 0.00ns
.preheader:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

ST_20: i_19 [1/1] 1.72ns
.preheader:3  %i_19 = add i5 %i_1, 1

ST_20: stg_148 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %4, label %3

ST_20: tmp_98 [1/1] 0.00ns
:0  %tmp_98 = zext i5 %i_1 to i64

ST_20: C5_dbias_addr [1/1] 0.00ns
:1  %C5_dbias_addr = getelementptr [30 x float]* @C5_dbias, i64 0, i64 %tmp_98

ST_20: C5_dbias_load [2/2] 2.39ns
:2  %C5_dbias_load = load float* %C5_dbias_addr, align 4

ST_20: C5_d_addr_2 [1/1] 0.00ns
:3  %C5_d_addr_2 = getelementptr [30 x float]* @C5_d, i64 0, i64 %tmp_98

ST_20: C5_d_load [2/2] 2.39ns
:4  %C5_d_load = load float* %C5_d_addr_2, align 4

ST_20: stg_154 [1/1] 0.00ns
:0  ret void


 <State 21>: 2.39ns
ST_21: C5_dbias_load [1/2] 2.39ns
:2  %C5_dbias_load = load float* %C5_dbias_addr, align 4

ST_21: C5_d_load [1/2] 2.39ns
:4  %C5_d_load = load float* %C5_d_addr_2, align 4


 <State 22>: 7.26ns
ST_22: tmp_99 [5/5] 7.26ns
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load


 <State 23>: 7.26ns
ST_23: tmp_99 [4/5] 7.26ns
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load


 <State 24>: 7.26ns
ST_24: tmp_99 [3/5] 7.26ns
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load


 <State 25>: 7.26ns
ST_25: tmp_99 [2/5] 7.26ns
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load


 <State 26>: 7.26ns
ST_26: tmp_99 [1/5] 7.26ns
:5  %tmp_99 = fadd float %C5_dbias_load, %C5_d_load


 <State 27>: 2.39ns
ST_27: stg_162 [1/1] 2.39ns
:6  store float %tmp_99, float* %C5_dbias_addr, align 4

ST_27: stg_163 [1/1] 0.00ns
:7  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ S4_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x9257790; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C5_dmapData]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x9257700; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C5_d]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x9257670; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C5_dbias]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x92575e0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                    (alloca           ) [ 0011111111111111111100000000]
stg_29                 (br               ) [ 0111111111111111111100000000]
indvar_flatten7        (phi              ) [ 0010000000000000000000000000]
i                      (phi              ) [ 0010000000000000000000000000]
j                      (phi              ) [ 0010000000000000000000000000]
exitcond_flatten9      (icmp             ) [ 0011111111111111111100000000]
indvar_flatten_next8   (add              ) [ 0111111111111111111100000000]
stg_35                 (br               ) [ 0011111111111111111111111111]
exitcond16             (icmp             ) [ 0000000000000000000000000000]
j_mid2                 (select           ) [ 0001111111111111111100000000]
i_4                    (add              ) [ 0000000000000000000000000000]
i_mid2                 (select           ) [ 0111111111111111111100000000]
tmp_s                  (zext             ) [ 0000000000000000000000000000]
C5_d_addr              (getelementptr    ) [ 0001000000000000000000000000]
empty_70               (speclooptripcount) [ 0000000000000000000000000000]
C5_d_load_2            (load             ) [ 0000111111000000000000000000]
tmp_154_trn_cast1      (zext             ) [ 0000111111100000000000000000]
tmp_154_trn_cast       (zext             ) [ 0000000000000000000000000000]
tmp_189                (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl_cast             (zext             ) [ 0000000000000000000000000000]
S4_y_addr9             (add              ) [ 0000111111000000000000000000]
stg_50                 (br               ) [ 0011111111111111111100000000]
indvar_flatten         (phi              ) [ 0000100000000000000000000000]
k                      (phi              ) [ 0000100000000000000000000000]
m                      (phi              ) [ 0000100000000000000000000000]
exitcond_flatten       (icmp             ) [ 0011111111111111111100000000]
indvar_flatten_next    (add              ) [ 0011111111111111111100000000]
stg_56                 (br               ) [ 0000000000000000000000000000]
exitcond17             (icmp             ) [ 0000000000000000000000000000]
m_mid2                 (select           ) [ 0000111111000000000000000000]
k_s                    (add              ) [ 0000000000000000000000000000]
k_mid2                 (select           ) [ 0011111111111111111100000000]
m_7                    (add              ) [ 0011111111111111111100000000]
tmp_155_trn_cast       (zext             ) [ 0000000000000000000000000000]
S4_y_addr1             (add              ) [ 0000000000000000000000000000]
S4_y_addr10_cast       (zext             ) [ 0000000000000000000000000000]
tmp_159_trn            (zext             ) [ 0000000000000000000000000000]
tmp_133                (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl28                (zext             ) [ 0000000000000000000000000000]
S4_y_addr2             (add              ) [ 0000000000000000000000000000]
S4_y_addr3             (add              ) [ 0000000000000000000000000000]
tmp_191                (zext             ) [ 0000000000000000000000000000]
S4_y_addr              (getelementptr    ) [ 0000101000000000000000000000]
S4_y_load              (load             ) [ 0000100111000000000000000000]
stg_77                 (specloopname     ) [ 0000000000000000000000000000]
empty                  (speclooptripcount) [ 0000000000000000000000000000]
stg_79                 (specloopname     ) [ 0000000000000000000000000000]
tmp_33                 (specregionbegin  ) [ 0000000000000000000000000000]
stg_81                 (specpipeline     ) [ 0000000000000000000000000000]
tmp_155_trn_cast1      (zext             ) [ 0000000000000000000000000000]
tmp_159_trn_cast       (zext             ) [ 0000000000000000000000000000]
tmp_100                (fmul             ) [ 0000000000000000000000000000]
tmp_192                (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl27_cast           (zext             ) [ 0000000000000000000000000000]
p_addr11               (add              ) [ 0000000000000000000000000000]
p_addr12               (add              ) [ 0000000000000000000000000000]
tmp_193                (zext             ) [ 0000000000000000000000000000]
tmp_addr               (getelementptr    ) [ 0000000000000000000000000000]
stg_91                 (store            ) [ 0000000000000000000000000000]
empty_66               (specregionend    ) [ 0000000000000000000000000000]
stg_93                 (br               ) [ 0011111111111111111100000000]
tmp_190                (bitconcatenate   ) [ 0000000000000000000000000000]
C5_dmapData_addr1_cast (zext             ) [ 0000000000000000000000000000]
C5_dmapData_addr2      (add              ) [ 0000000000000000000000000000]
C5_dmapData_addr2_cast (zext             ) [ 0000000000000000000000000000]
tmp_132                (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl26                (zext             ) [ 0000000000000000000000000000]
C5_dmapData_addr3      (add              ) [ 0000000000011111111100000000]
stg_101                (br               ) [ 0011111111111111111100000000]
k_1                    (phi              ) [ 0000000000010000000000000000]
exitcond2              (icmp             ) [ 0011111111111111111100000000]
empty_67               (speclooptripcount) [ 0000000000000000000000000000]
k_5                    (add              ) [ 0011111111111111111100000000]
stg_106                (br               ) [ 0000000000000000000000000000]
tmp_101                (sub              ) [ 0000000000000000000000000000]
tmp_156_trn            (zext             ) [ 0000000000000000000000000000]
C5_dmapData_addr4      (add              ) [ 0000000000000000000000000000]
tmp_134                (shl              ) [ 0000000000000000000000000000]
C5_dmapData_addr5      (add              ) [ 0000000000001111111100000000]
tmp_158_trn_cast       (zext             ) [ 0000000000000000000000000000]
tmp_194                (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl29_cast           (zext             ) [ 0000000000000000000000000000]
p_addr                 (add              ) [ 0000000000001111111100000000]
stg_116                (br               ) [ 0011111111111111111100000000]
j_16                   (add              ) [ 0111111111111111111100000000]
stg_118                (br               ) [ 0111111111111111111100000000]
m_1                    (phi              ) [ 0000000000001000000000000000]
exitcond1              (icmp             ) [ 0011111111111111111100000000]
empty_68               (speclooptripcount) [ 0000000000000000000000000000]
m_8                    (add              ) [ 0011111111111111111100000000]
stg_123                (br               ) [ 0011111111111111111100000000]
tmp_161_trn            (zext             ) [ 0000000000000000000000000000]
C5_dmapData_addr6      (add              ) [ 0000000000000000000000000000]
tmp_195                (zext             ) [ 0000000000000000000000000000]
C5_dmapData_addr       (getelementptr    ) [ 0000000000000111111100000000]
tmp_102                (sub              ) [ 0000000000000000000000000000]
tmp_163_trn_cast       (zext             ) [ 0000000000000000000000000000]
p_addr10               (add              ) [ 0000000000000000000000000000]
tmp_196                (zext             ) [ 0000000000000000000000000000]
tmp_addr_3             (getelementptr    ) [ 0000000000000100000000000000]
C5_dmapData_load       (load             ) [ 0000000000000011111000000000]
empty_69               (load             ) [ 0000000000000011111000000000]
tmp_103                (fadd             ) [ 0000000000000000000100000000]
stg_142                (store            ) [ 0000000000000000000000000000]
stg_143                (br               ) [ 0011111111111111111100000000]
i_1                    (phi              ) [ 0000000000000000000010000000]
exitcond               (icmp             ) [ 0000000000000000000011111111]
empty_71               (speclooptripcount) [ 0000000000000000000000000000]
i_19                   (add              ) [ 0010000000000000000011111111]
stg_148                (br               ) [ 0000000000000000000000000000]
tmp_98                 (zext             ) [ 0000000000000000000000000000]
C5_dbias_addr          (getelementptr    ) [ 0000000000000000000001111111]
C5_d_addr_2            (getelementptr    ) [ 0000000000000000000001000000]
stg_154                (ret              ) [ 0000000000000000000000000000]
C5_dbias_load          (load             ) [ 0000000000000000000000111110]
C5_d_load              (load             ) [ 0000000000000000000000111110]
tmp_99                 (fadd             ) [ 0000000000000000000000000001]
stg_162                (store            ) [ 0000000000000000000000000000]
stg_163                (br               ) [ 0010000000000000000011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="S4_y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S4_y"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C5_dmapData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C5_dmapData"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C5_d">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C5_d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C5_dbias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C5_dbias"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_update_C5_label7_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="C5_d_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_d_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C5_d_load_2/2 C5_d_load/20 "/>
</bind>
</comp>

<comp id="96" class="1004" name="S4_y_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S4_y_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S4_y_load/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_91/9 empty_69/12 "/>
</bind>
</comp>

<comp id="119" class="1004" name="C5_dmapData_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="18" slack="0"/>
<pin id="123" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_dmapData_addr/12 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C5_dmapData_load/12 stg_142/19 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_addr_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr_3/12 "/>
</bind>
</comp>

<comp id="138" class="1004" name="C5_dbias_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_dbias_addr/20 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C5_dbias_load/20 stg_162/27 "/>
</bind>
</comp>

<comp id="150" class="1004" name="C5_d_addr_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="5" slack="0"/>
<pin id="154" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_d_addr_2/20 "/>
</bind>
</comp>

<comp id="158" class="1005" name="indvar_flatten7_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="1"/>
<pin id="160" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten7_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="j_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="1"/>
<pin id="182" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="5" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="indvar_flatten_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="1"/>
<pin id="193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvar_flatten_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="202" class="1005" name="k_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="1"/>
<pin id="204" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="3" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="213" class="1005" name="m_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="1"/>
<pin id="215" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="m_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="k_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="1"/>
<pin id="226" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="k_1_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/11 "/>
</bind>
</comp>

<comp id="235" class="1005" name="m_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="1"/>
<pin id="237" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_1 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="m_1_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="3" slack="0"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="1" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_1/12 "/>
</bind>
</comp>

<comp id="246" class="1005" name="i_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_1_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="5" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="1" slack="1"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/20 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="32" slack="1"/>
<pin id="260" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_103/14 tmp_99/22 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="3"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_100/6 "/>
</bind>
</comp>

<comp id="267" class="1005" name="reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="1"/>
<pin id="269" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_d_load_2 C5_d_load "/>
</bind>
</comp>

<comp id="273" class="1005" name="reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 tmp_99 "/>
</bind>
</comp>

<comp id="279" class="1004" name="exitcond_flatten9_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="9" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten9/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvar_flatten_next8_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next8/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="exitcond16_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond16/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="j_mid2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_4_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_mid2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="5" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_154_trn_cast1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="1"/>
<pin id="326" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_154_trn_cast1/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_154_trn_cast_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="1"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_154_trn_cast/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_189_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="5" slack="1"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_189/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="p_shl_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="S4_y_addr9_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="7" slack="0"/>
<pin id="344" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_y_addr9/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond_flatten_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="indvar_flatten_next_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="exitcond17_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond17/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="m_mid2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="3" slack="0"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid2/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="k_s_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_s/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="k_mid2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="0" index="2" bw="3" slack="0"/>
<pin id="383" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="m_7_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_7/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_155_trn_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="1"/>
<pin id="395" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_155_trn_cast/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="S4_y_addr1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="2"/>
<pin id="398" dir="0" index="1" bw="3" slack="0"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_y_addr1/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="S4_y_addr10_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="S4_y_addr10_cast/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_159_trn_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_159_trn/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_133_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="8" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_133/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="p_shl28_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl28/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="S4_y_addr2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_y_addr2/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="S4_y_addr3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="3" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_y_addr3/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_191_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_191/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_155_trn_cast1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="5"/>
<pin id="439" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_155_trn_cast1/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_159_trn_cast_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="5"/>
<pin id="442" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_159_trn_cast/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_192_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="5"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_192/9 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_shl27_cast_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="0"/>
<pin id="452" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl27_cast/9 "/>
</bind>
</comp>

<comp id="454" class="1004" name="p_addr11_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr11/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_addr12_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="0" index="1" bw="3" slack="0"/>
<pin id="463" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr12/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_193_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_193/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_190_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="9" slack="0"/>
<pin id="473" dir="0" index="1" bw="5" slack="3"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_190/10 "/>
</bind>
</comp>

<comp id="478" class="1004" name="C5_dmapData_addr1_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="0"/>
<pin id="480" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="C5_dmapData_addr1_cast/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="C5_dmapData_addr2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="2"/>
<pin id="484" dir="0" index="1" bw="9" slack="0"/>
<pin id="485" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_dmapData_addr2/10 "/>
</bind>
</comp>

<comp id="487" class="1004" name="C5_dmapData_addr2_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="C5_dmapData_addr2_cast/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_132_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="12" slack="0"/>
<pin id="493" dir="0" index="1" bw="10" slack="0"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_132/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_shl26_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="12" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl26/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="C5_dmapData_addr3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="12" slack="0"/>
<pin id="505" dir="0" index="1" bw="10" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_dmapData_addr3/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="exitcond2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="0"/>
<pin id="511" dir="0" index="1" bw="3" slack="0"/>
<pin id="512" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/11 "/>
</bind>
</comp>

<comp id="515" class="1004" name="k_5_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_5/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_101_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="3" slack="0"/>
<pin id="524" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_101/11 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_156_trn_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_156_trn/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="C5_dmapData_addr4_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="3" slack="0"/>
<pin id="533" dir="0" index="1" bw="13" slack="1"/>
<pin id="534" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_dmapData_addr4/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_134_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="14" slack="0"/>
<pin id="538" dir="0" index="1" bw="3" slack="0"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_134/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="C5_dmapData_addr5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="14" slack="0"/>
<pin id="545" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_dmapData_addr5/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_158_trn_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_158_trn_cast/11 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_194_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="5" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_194/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_shl29_cast_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl29_cast/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_addr_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="j_16_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="4"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_16/11 "/>
</bind>
</comp>

<comp id="575" class="1004" name="exitcond1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="0"/>
<pin id="578" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/12 "/>
</bind>
</comp>

<comp id="581" class="1004" name="m_8_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_8/12 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_161_trn_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161_trn/12 "/>
</bind>
</comp>

<comp id="591" class="1004" name="C5_dmapData_addr6_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="3" slack="0"/>
<pin id="593" dir="0" index="1" bw="17" slack="1"/>
<pin id="594" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_dmapData_addr6/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_195_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="18" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_195/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_102_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="3" slack="0"/>
<pin id="603" dir="0" index="1" bw="3" slack="0"/>
<pin id="604" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_102/12 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_163_trn_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="0"/>
<pin id="609" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_163_trn_cast/12 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_addr10_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="0"/>
<pin id="613" dir="0" index="1" bw="6" slack="1"/>
<pin id="614" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr10/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_196_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_196/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="exitcond_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="0" index="1" bw="5" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/20 "/>
</bind>
</comp>

<comp id="627" class="1004" name="i_19_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_19/20 "/>
</bind>
</comp>

<comp id="633" class="1004" name="tmp_98_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98/20 "/>
</bind>
</comp>

<comp id="642" class="1005" name="indvar_flatten_next8_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="0"/>
<pin id="644" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next8 "/>
</bind>
</comp>

<comp id="647" class="1005" name="j_mid2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="1"/>
<pin id="649" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="i_mid2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="0"/>
<pin id="657" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="C5_d_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="1"/>
<pin id="663" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="C5_d_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_154_trn_cast1_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="2"/>
<pin id="668" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="tmp_154_trn_cast1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="S4_y_addr9_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="2"/>
<pin id="673" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="S4_y_addr9 "/>
</bind>
</comp>

<comp id="676" class="1005" name="exitcond_flatten_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="680" class="1005" name="indvar_flatten_next_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="5" slack="0"/>
<pin id="682" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="685" class="1005" name="m_mid2_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="3" slack="1"/>
<pin id="687" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_mid2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="k_mid2_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="699" class="1005" name="m_7_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m_7 "/>
</bind>
</comp>

<comp id="704" class="1005" name="S4_y_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="9" slack="1"/>
<pin id="706" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="S4_y_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="S4_y_load_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="S4_y_load "/>
</bind>
</comp>

<comp id="714" class="1005" name="C5_dmapData_addr3_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_dmapData_addr3 "/>
</bind>
</comp>

<comp id="722" class="1005" name="k_5_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="3" slack="0"/>
<pin id="724" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_5 "/>
</bind>
</comp>

<comp id="727" class="1005" name="C5_dmapData_addr5_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_dmapData_addr5 "/>
</bind>
</comp>

<comp id="732" class="1005" name="p_addr_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="1"/>
<pin id="734" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_addr "/>
</bind>
</comp>

<comp id="737" class="1005" name="j_16_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="1"/>
<pin id="739" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_16 "/>
</bind>
</comp>

<comp id="745" class="1005" name="m_8_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="0"/>
<pin id="747" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="m_8 "/>
</bind>
</comp>

<comp id="750" class="1005" name="C5_dmapData_addr_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="14" slack="1"/>
<pin id="752" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C5_dmapData_addr "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_addr_3_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="5" slack="1"/>
<pin id="757" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr_3 "/>
</bind>
</comp>

<comp id="760" class="1005" name="C5_dmapData_load_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_dmapData_load "/>
</bind>
</comp>

<comp id="765" class="1005" name="empty_69_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_69 "/>
</bind>
</comp>

<comp id="773" class="1005" name="i_19_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_19 "/>
</bind>
</comp>

<comp id="778" class="1005" name="C5_dbias_addr_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="1"/>
<pin id="780" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="C5_dbias_addr "/>
</bind>
</comp>

<comp id="783" class="1005" name="C5_d_addr_2_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="5" slack="1"/>
<pin id="785" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="C5_d_addr_2 "/>
</bind>
</comp>

<comp id="788" class="1005" name="C5_dbias_load_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_dbias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="108" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="150" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="32" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="12" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="265"><net_src comp="261" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="266"><net_src comp="103" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="91" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="276"><net_src comp="257" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="283"><net_src comp="162" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="14" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="162" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="16" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="184" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="184" pin="4"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="173" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="20" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="291" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="173" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="330" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="327" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="195" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="195" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="20" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="217" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="36" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="217" pin="4"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="206" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="38" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="359" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="206" pin="4"/><net_sink comp="379" pin=2"/></net>

<net id="391"><net_src comp="365" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="396" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="30" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="401" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="405" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="426" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="453"><net_src comp="443" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="437" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="440" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="476"><net_src comp="64" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="66" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="482" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="68" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="482" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="491" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="487" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="228" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="228" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="38" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="228" pin="4"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="228" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="74" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="531" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="521" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="60" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="521" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="30" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="563"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="548" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="20" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="239" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="36" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="239" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="38" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="239" pin="4"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="605"><net_src comp="72" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="239" pin="4"/><net_sink comp="601" pin=1"/></net>

<net id="610"><net_src comp="601" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="625"><net_src comp="250" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="76" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="250" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="20" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="250" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="645"><net_src comp="285" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="650"><net_src comp="297" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="654"><net_src comp="647" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="658"><net_src comp="311" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="664"><net_src comp="84" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="669"><net_src comp="324" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="674"><net_src comp="341" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="679"><net_src comp="347" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="353" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="688"><net_src comp="365" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="694"><net_src comp="379" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="698"><net_src comp="691" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="702"><net_src comp="387" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="707"><net_src comp="96" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="712"><net_src comp="103" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="717"><net_src comp="503" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="725"><net_src comp="515" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="730"><net_src comp="542" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="735"><net_src comp="564" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="740"><net_src comp="570" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="748"><net_src comp="581" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="753"><net_src comp="119" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="758"><net_src comp="131" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="763"><net_src comp="126" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="768"><net_src comp="114" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="776"><net_src comp="627" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="781"><net_src comp="138" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="786"><net_src comp="150" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="791"><net_src comp="145" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="257" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: S4_y | {}
	Port: C5_dmapData | {}
	Port: C5_d | {}
	Port: C5_dbias | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten9 : 1
		indvar_flatten_next8 : 1
		stg_35 : 2
		exitcond16 : 1
		j_mid2 : 2
		i_4 : 1
		i_mid2 : 2
		tmp_s : 3
		C5_d_addr : 4
		C5_d_load_2 : 5
	State 3
		p_shl_cast : 1
		S4_y_addr9 : 2
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_56 : 2
		exitcond17 : 1
		m_mid2 : 2
		k_s : 1
		k_mid2 : 2
		m_7 : 3
	State 5
		S4_y_addr1 : 1
		S4_y_addr10_cast : 2
		tmp_133 : 2
		p_shl28 : 3
		S4_y_addr2 : 4
		S4_y_addr3 : 5
		tmp_191 : 6
		S4_y_addr : 7
		S4_y_load : 8
	State 6
		tmp_100 : 1
	State 7
	State 8
	State 9
		p_shl27_cast : 1
		p_addr11 : 2
		p_addr12 : 3
		tmp_193 : 4
		tmp_addr : 5
		stg_91 : 6
		empty_66 : 1
	State 10
		C5_dmapData_addr1_cast : 1
		C5_dmapData_addr2 : 2
		C5_dmapData_addr2_cast : 3
		tmp_132 : 3
		p_shl26 : 4
		C5_dmapData_addr3 : 5
	State 11
		exitcond2 : 1
		k_5 : 1
		stg_106 : 2
		tmp_101 : 1
		tmp_156_trn : 1
		C5_dmapData_addr4 : 2
		tmp_134 : 3
		C5_dmapData_addr5 : 3
		tmp_158_trn_cast : 2
		tmp_194 : 2
		p_shl29_cast : 3
		p_addr : 4
	State 12
		exitcond1 : 1
		m_8 : 1
		stg_123 : 2
		tmp_161_trn : 1
		C5_dmapData_addr6 : 2
		tmp_195 : 3
		C5_dmapData_addr : 4
		C5_dmapData_load : 5
		tmp_102 : 1
		tmp_163_trn_cast : 2
		p_addr10 : 3
		tmp_196 : 4
		tmp_addr_3 : 5
		empty_69 : 6
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		exitcond : 1
		i_19 : 1
		stg_148 : 2
		tmp_98 : 1
		C5_dbias_addr : 2
		C5_dbias_load : 3
		C5_d_addr_2 : 2
		C5_d_load : 3
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_257          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_261          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |  indvar_flatten_next8_fu_285  |    0    |    0    |    9    |
|          |           i_4_fu_305          |    0    |    0    |    5    |
|          |       S4_y_addr9_fu_341       |    0    |    0    |    7    |
|          |   indvar_flatten_next_fu_353  |    0    |    0    |    5    |
|          |           k_s_fu_373          |    0    |    0    |    3    |
|          |           m_7_fu_387          |    0    |    0    |    3    |
|          |       S4_y_addr1_fu_396       |    0    |    0    |    8    |
|          |       S4_y_addr2_fu_420       |    0    |    0    |   4.5   |
|          |       S4_y_addr3_fu_426       |    0    |    0    |   4.5   |
|          |        p_addr11_fu_454        |    0    |    0    |   4.5   |
|    add   |        p_addr12_fu_460        |    0    |    0    |   4.5   |
|          |    C5_dmapData_addr2_fu_482   |    0    |    0    |    9    |
|          |    C5_dmapData_addr3_fu_503   |    0    |    0    |    12   |
|          |           k_5_fu_515          |    0    |    0    |    3    |
|          |    C5_dmapData_addr4_fu_531   |    0    |    0    |    13   |
|          |    C5_dmapData_addr5_fu_542   |    0    |    0    |    16   |
|          |         p_addr_fu_564         |    0    |    0    |    5    |
|          |          j_16_fu_570          |    0    |    0    |    5    |
|          |           m_8_fu_581          |    0    |    0    |    3    |
|          |    C5_dmapData_addr6_fu_591   |    0    |    0    |    17   |
|          |        p_addr10_fu_611        |    0    |    0    |    6    |
|          |          i_19_fu_627          |    0    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|          |         j_mid2_fu_297         |    0    |    0    |    5    |
|  select  |         i_mid2_fu_311         |    0    |    0    |    5    |
|          |         m_mid2_fu_365         |    0    |    0    |    3    |
|          |         k_mid2_fu_379         |    0    |    0    |    3    |
|----------|-------------------------------|---------|---------|---------|
|          |    exitcond_flatten9_fu_279   |    0    |    0    |    3    |
|          |       exitcond16_fu_291       |    0    |    0    |    2    |
|          |    exitcond_flatten_fu_347    |    0    |    0    |    2    |
|   icmp   |       exitcond17_fu_359       |    0    |    0    |    2    |
|          |        exitcond2_fu_509       |    0    |    0    |    2    |
|          |        exitcond1_fu_575       |    0    |    0    |    2    |
|          |        exitcond_fu_621        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |         tmp_101_fu_521        |    0    |    0    |    3    |
|          |         tmp_102_fu_601        |    0    |    0    |    3    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_319         |    0    |    0    |    0    |
|          |    tmp_154_trn_cast1_fu_324   |    0    |    0    |    0    |
|          |    tmp_154_trn_cast_fu_327    |    0    |    0    |    0    |
|          |       p_shl_cast_fu_337       |    0    |    0    |    0    |
|          |    tmp_155_trn_cast_fu_393    |    0    |    0    |    0    |
|          |    S4_y_addr10_cast_fu_401    |    0    |    0    |    0    |
|          |       tmp_159_trn_fu_405      |    0    |    0    |    0    |
|          |         p_shl28_fu_416        |    0    |    0    |    0    |
|          |         tmp_191_fu_432        |    0    |    0    |    0    |
|          |    tmp_155_trn_cast1_fu_437   |    0    |    0    |    0    |
|          |    tmp_159_trn_cast_fu_440    |    0    |    0    |    0    |
|   zext   |      p_shl27_cast_fu_450      |    0    |    0    |    0    |
|          |         tmp_193_fu_466        |    0    |    0    |    0    |
|          | C5_dmapData_addr1_cast_fu_478 |    0    |    0    |    0    |
|          | C5_dmapData_addr2_cast_fu_487 |    0    |    0    |    0    |
|          |         p_shl26_fu_499        |    0    |    0    |    0    |
|          |       tmp_156_trn_fu_527      |    0    |    0    |    0    |
|          |    tmp_158_trn_cast_fu_548    |    0    |    0    |    0    |
|          |      p_shl29_cast_fu_560      |    0    |    0    |    0    |
|          |       tmp_161_trn_fu_587      |    0    |    0    |    0    |
|          |         tmp_195_fu_596        |    0    |    0    |    0    |
|          |    tmp_163_trn_cast_fu_607    |    0    |    0    |    0    |
|          |         tmp_196_fu_616        |    0    |    0    |    0    |
|          |         tmp_98_fu_633         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_189_fu_330        |    0    |    0    |    0    |
|          |         tmp_133_fu_408        |    0    |    0    |    0    |
|bitconcatenate|         tmp_192_fu_443        |    0    |    0    |    0    |
|          |         tmp_190_fu_471        |    0    |    0    |    0    |
|          |         tmp_132_fu_491        |    0    |    0    |    0    |
|          |         tmp_194_fu_552        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |         tmp_134_fu_536        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   348   |   900   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| tmp|    0   |   64   |   13   |
+----+--------+--------+--------+
|Total|    0   |   64   |   13   |
+----+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     C5_d_addr_2_reg_783    |    5   |
|      C5_d_addr_reg_661     |    5   |
|    C5_dbias_addr_reg_778   |    5   |
|    C5_dbias_load_reg_788   |   32   |
|  C5_dmapData_addr3_reg_714 |   32   |
|  C5_dmapData_addr5_reg_727 |   32   |
|  C5_dmapData_addr_reg_750  |   14   |
|  C5_dmapData_load_reg_760  |   32   |
|     S4_y_addr9_reg_671     |    8   |
|      S4_y_addr_reg_704     |    9   |
|      S4_y_load_reg_709     |   32   |
|      empty_69_reg_765      |   32   |
|  exitcond_flatten_reg_676  |    1   |
|        i_19_reg_773        |    5   |
|         i_1_reg_246        |    5   |
|       i_mid2_reg_655       |    5   |
|          i_reg_169         |    5   |
|   indvar_flatten7_reg_158  |    9   |
|indvar_flatten_next8_reg_642|    9   |
| indvar_flatten_next_reg_680|    5   |
|   indvar_flatten_reg_191   |    5   |
|        j_16_reg_737        |    5   |
|       j_mid2_reg_647       |    5   |
|          j_reg_180         |    5   |
|         k_1_reg_224        |    3   |
|         k_5_reg_722        |    3   |
|       k_mid2_reg_691       |    3   |
|          k_reg_202         |    3   |
|         m_1_reg_235        |    3   |
|         m_7_reg_699        |    3   |
|         m_8_reg_745        |    3   |
|       m_mid2_reg_685       |    3   |
|          m_reg_213         |    3   |
|       p_addr_reg_732       |    6   |
|           reg_267          |   32   |
|           reg_273          |   32   |
|  tmp_154_trn_cast1_reg_666 |   10   |
|     tmp_addr_3_reg_755     |    5   |
+----------------------------+--------+
|            Total           |   414  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   4  |   5  |   20   ||    5    |
| grp_access_fu_103 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_114 |  p0  |   3  |   5  |   15   ||    5    |
| grp_access_fu_126 |  p0  |   2  |  14  |   28   ||    14   |
| grp_access_fu_145 |  p0  |   2  |   5  |   10   ||    5    |
|     grp_fu_257    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_257    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_261    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   283  ||  12.568 ||   134   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |   900  |
|   Memory  |    0   |    -   |    -   |   64   |   13   |
|Multiplexer|    -   |    -   |   12   |    -   |   134  |
|  Register |    -   |    -   |    -   |   414  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   12   |   826  |  1047  |
+-----------+--------+--------+--------+--------+--------+
