-- generated by newgenasym Tue Mar 29 11:58:45 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity SEQUENCER32 is
    port (    
	\badc_convert*\: OUT    STD_LOGIC;    
	BCAD_EN:   OUT    STD_LOGIC;    
	BCHIP_SEL_EN: OUT    STD_LOGIC;    
	\bchold*\: OUT    STD_LOGIC;    
	BCLK:      IN     STD_LOGIC;    
	BCLKA:     IN     STD_LOGIC;    
	BCONV_DONE: OUT    STD_LOGIC;    
	BCREG_REQ: IN     STD_LOGIC;    
	BCREGSEL:  OUT    STD_LOGIC;    
	BDAVAIL:   INOUT  STD_LOGIC_VECTOR (32 DOWNTO 1);    
	BFECBUSY:  OUT    STD_LOGIC;    
	BLATCH:    OUT    STD_LOGIC_VECTOR (4 DOWNTO 1);    
	\bmemack2*\: IN     STD_LOGIC;    
	\bmemreq2*\: OUT    STD_LOGIC;    
	BN_ENW:    OUT    STD_LOGIC_VECTOR (3 DOWNTO 1);    
	BRD_STROBE: OUT    STD_LOGIC;    
	BSEQ_RESET: IN     STD_LOGIC;    
	BTAG:      OUT    STD_LOGIC_VECTOR (4 DOWNTO 0);    
	BXDT:      INOUT  STD_LOGIC_VECTOR (31 DOWNTO 0);    
	\bxreg_rd*\: IN     STD_LOGIC;    
	BXREG_SEL: IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	\bxreg_wr*\: IN     STD_LOGIC;    
	CCLK:      IN     STD_LOGIC;    
	M2:        OUT    STD_LOGIC;    
	P1:        INOUT  STD_LOGIC;    
	P104:      INOUT  STD_LOGIC;    
	P106:      INOUT  STD_LOGIC;    
	P107:      INOUT  STD_LOGIC;    
	P114:      INOUT  STD_LOGIC;    
	P115:      INOUT  STD_LOGIC;    
	P118:      INOUT  STD_LOGIC;    
	P119:      INOUT  STD_LOGIC;    
	P120:      INOUT  STD_LOGIC;    
	P125:      INOUT  STD_LOGIC;    
	P131:      INOUT  STD_LOGIC;    
	P132:      INOUT  STD_LOGIC;    
	P133:      INOUT  STD_LOGIC;    
	P138:      INOUT  STD_LOGIC;    
	P143:      INOUT  STD_LOGIC;    
	P144:      INOUT  STD_LOGIC;    
	P151:      INOUT  STD_LOGIC;    
	P154:      INOUT  STD_LOGIC;    
	P2:        INOUT  STD_LOGIC;    
	P21:       INOUT  STD_LOGIC;    
	P3:        INOUT  STD_LOGIC;    
	P37:       INOUT  STD_LOGIC;    
	P38:       INOUT  STD_LOGIC;    
	P39:       INOUT  STD_LOGIC;    
	P44:       INOUT  STD_LOGIC;    
	P50:       INOUT  STD_LOGIC;    
	P51:       INOUT  STD_LOGIC;    
	P6:        INOUT  STD_LOGIC;    
	P7:        INOUT  STD_LOGIC;    
	P70:       INOUT  STD_LOGIC;    
	P71:       INOUT  STD_LOGIC;    
	P74:       INOUT  STD_LOGIC;    
	P75:       INOUT  STD_LOGIC;    
	P76:       INOUT  STD_LOGIC;    
	P81:       INOUT  STD_LOGIC;    
	P82:       INOUT  STD_LOGIC;    
	P83:       INOUT  STD_LOGIC;    
	P85:       INOUT  STD_LOGIC;    
	P94:       INOUT  STD_LOGIC;    
	P95:       INOUT  STD_LOGIC;    
	\program*\: IN     STD_LOGIC;    
	\pwrdwn*\: IN     STD_LOGIC;    
	\rdata*\:  OUT    STD_LOGIC;    
	\reset*\:  IN     STD_LOGIC;    
	RTRIG:     IN     STD_LOGIC;    
	SDIN:      IN     STD_LOGIC;    
	SDOUT:     OUT    STD_LOGIC);
end SEQUENCER32;
