package mboom.core.components

import chisel3._

class StageRegIO[+T <: Data](gen: T) extends Bundle {
  /** Inputted data to the stage regster */
  val in = Input(gen)

  /** A bit that flushes the contents of a [[StageReg]] with 0 when high. */
  val flush = Input(Bool())

  /** A bit that writes the contents of @in to a [[StageReg]]. */
  val valid = Input(Bool())

  /** The outputted data from the internal register */
  val data = Output(gen)
}

object StageRegIO {
  def apply[T <: Data](gen: T): StageRegIO[T] = new StageRegIO (gen)
}
// 非阻塞 flush
class StageReg[+T <: Data](val gen: T) extends Module {
  val io = IO(new StageRegIO[T](gen))
  io := DontCare

  val reg = RegInit(0.U.asTypeOf(gen))

  io.data := reg

  when (io.flush) {
    reg := 0.U.asTypeOf(gen)
  } .elsewhen (io.valid) {
    reg := io.in
  }
}