|Top_entity
clock => IF_stage:a.clock
clock => ID_stage:b.clock
clock => OR_stage:c.clock
clock => EX_stage:d.clock
clock => Mem_stage:e.clock
clock => WB_stage:f.clock
reset => IF_stage:a.reset
reset => ID_stage:b.reset
reset => OR_stage:c.reset
reset => EX_stage:d.reset
reset => Mem_stage:e.reset
reset => WB_stage:f.reset


|Top_entity|IF_stage:a
reset => PC:a.reset
reset => IF_interface_reg:d.reset
clock => PC:a.CLK
clock => IF_interface_reg:d.CLK
validate_control => IF_interface_reg:d.ip[0]
PC_en_control => PC:a.EN
IF_en => IF_interface_reg:d.EN
PC_control[0] => Equal0.IN2
PC_control[0] => Equal1.IN2
PC_control[0] => Equal2.IN1
PC_control[0] => Equal3.IN2
PC_control[0] => Equal4.IN1
PC_control[0] => Equal5.IN2
PC_control[0] => Equal6.IN0
PC_control[1] => Equal0.IN1
PC_control[1] => Equal1.IN1
PC_control[1] => Equal2.IN2
PC_control[1] => Equal3.IN1
PC_control[1] => Equal4.IN0
PC_control[1] => Equal5.IN0
PC_control[1] => Equal6.IN2
PC_control[2] => Equal0.IN0
PC_control[2] => Equal1.IN0
PC_control[2] => Equal2.IN0
PC_control[2] => Equal3.IN0
PC_control[2] => Equal4.IN2
PC_control[2] => Equal5.IN1
PC_control[2] => Equal6.IN1
IF_reg_op[0] <= IF_interface_reg:d.op[0]
IF_reg_op[1] <= IF_interface_reg:d.op[1]
IF_reg_op[2] <= IF_interface_reg:d.op[2]
IF_reg_op[3] <= IF_interface_reg:d.op[3]
IF_reg_op[4] <= IF_interface_reg:d.op[4]
IF_reg_op[5] <= IF_interface_reg:d.op[5]
IF_reg_op[6] <= IF_interface_reg:d.op[6]
IF_reg_op[7] <= IF_interface_reg:d.op[7]
IF_reg_op[8] <= IF_interface_reg:d.op[8]
IF_reg_op[9] <= IF_interface_reg:d.op[9]
IF_reg_op[10] <= IF_interface_reg:d.op[10]
IF_reg_op[11] <= IF_interface_reg:d.op[11]
IF_reg_op[12] <= IF_interface_reg:d.op[12]
IF_reg_op[13] <= IF_interface_reg:d.op[13]
IF_reg_op[14] <= IF_interface_reg:d.op[14]
IF_reg_op[15] <= IF_interface_reg:d.op[15]
IF_reg_op[16] <= IF_interface_reg:d.op[16]
IF_reg_op[17] <= IF_interface_reg:d.op[17]
IF_reg_op[18] <= IF_interface_reg:d.op[18]
IF_reg_op[19] <= IF_interface_reg:d.op[19]
IF_reg_op[20] <= IF_interface_reg:d.op[20]
IF_reg_op[21] <= IF_interface_reg:d.op[21]
IF_reg_op[22] <= IF_interface_reg:d.op[22]
IF_reg_op[23] <= IF_interface_reg:d.op[23]
IF_reg_op[24] <= IF_interface_reg:d.op[24]
IF_reg_op[25] <= IF_interface_reg:d.op[25]
IF_reg_op[26] <= IF_interface_reg:d.op[26]
IF_reg_op[27] <= IF_interface_reg:d.op[27]
IF_reg_op[28] <= IF_interface_reg:d.op[28]
IF_reg_op[29] <= IF_interface_reg:d.op[29]
IF_reg_op[30] <= IF_interface_reg:d.op[30]
IF_reg_op[31] <= IF_interface_reg:d.op[31]
IF_reg_op[32] <= IF_interface_reg:d.op[32]
alu3_ex[0] => PC_in.DATAB
alu3_ex[1] => PC_in.DATAB
alu3_ex[2] => PC_in.DATAB
alu3_ex[3] => PC_in.DATAB
alu3_ex[4] => PC_in.DATAB
alu3_ex[5] => PC_in.DATAB
alu3_ex[6] => PC_in.DATAB
alu3_ex[7] => PC_in.DATAB
alu3_ex[8] => PC_in.DATAB
alu3_ex[9] => PC_in.DATAB
alu3_ex[10] => PC_in.DATAB
alu3_ex[11] => PC_in.DATAB
alu3_ex[12] => PC_in.DATAB
alu3_ex[13] => PC_in.DATAB
alu3_ex[14] => PC_in.DATAB
alu3_ex[15] => PC_in.DATAB
alu3_out[0] => PC_in.DATAB
alu3_out[1] => PC_in.DATAB
alu3_out[2] => PC_in.DATAB
alu3_out[3] => PC_in.DATAB
alu3_out[4] => PC_in.DATAB
alu3_out[5] => PC_in.DATAB
alu3_out[6] => PC_in.DATAB
alu3_out[7] => PC_in.DATAB
alu3_out[8] => PC_in.DATAB
alu3_out[9] => PC_in.DATAB
alu3_out[10] => PC_in.DATAB
alu3_out[11] => PC_in.DATAB
alu3_out[12] => PC_in.DATAB
alu3_out[13] => PC_in.DATAB
alu3_out[14] => PC_in.DATAB
alu3_out[15] => PC_in.DATAB
alu2_out[0] => PC_in.DATAB
alu2_out[1] => PC_in.DATAB
alu2_out[2] => PC_in.DATAB
alu2_out[3] => PC_in.DATAB
alu2_out[4] => PC_in.DATAB
alu2_out[5] => PC_in.DATAB
alu2_out[6] => PC_in.DATAB
alu2_out[7] => PC_in.DATAB
alu2_out[8] => PC_in.DATAB
alu2_out[9] => PC_in.DATAB
alu2_out[10] => PC_in.DATAB
alu2_out[11] => PC_in.DATAB
alu2_out[12] => PC_in.DATAB
alu2_out[13] => PC_in.DATAB
alu2_out[14] => PC_in.DATAB
alu2_out[15] => PC_in.DATAB
memd_out[0] => PC_in.DATAB
memd_out[1] => PC_in.DATAB
memd_out[2] => PC_in.DATAB
memd_out[3] => PC_in.DATAB
memd_out[4] => PC_in.DATAB
memd_out[5] => PC_in.DATAB
memd_out[6] => PC_in.DATAB
memd_out[7] => PC_in.DATAB
memd_out[8] => PC_in.DATAB
memd_out[9] => PC_in.DATAB
memd_out[10] => PC_in.DATAB
memd_out[11] => PC_in.DATAB
memd_out[12] => PC_in.DATAB
memd_out[13] => PC_in.DATAB
memd_out[14] => PC_in.DATAB
memd_out[15] => PC_in.DATAB
RF_d2[0] => PC_in.DATAB
RF_d2[1] => PC_in.DATAB
RF_d2[2] => PC_in.DATAB
RF_d2[3] => PC_in.DATAB
RF_d2[4] => PC_in.DATAB
RF_d2[5] => PC_in.DATAB
RF_d2[6] => PC_in.DATAB
RF_d2[7] => PC_in.DATAB
RF_d2[8] => PC_in.DATAB
RF_d2[9] => PC_in.DATAB
RF_d2[10] => PC_in.DATAB
RF_d2[11] => PC_in.DATAB
RF_d2[12] => PC_in.DATAB
RF_d2[13] => PC_in.DATAB
RF_d2[14] => PC_in.DATAB
RF_d2[15] => PC_in.DATAB
memid_08[0] => PC_in.DATAB
memid_08[1] => PC_in.DATAB
memid_08[2] => PC_in.DATAB
memid_08[3] => PC_in.DATAB
memid_08[4] => PC_in.DATAB
memid_08[5] => PC_in.DATAB
memid_08[6] => PC_in.DATAB
memid_08[7] => PC_in.DATAB
memid_08[8] => PC_in.DATAB
memid_08[9] => PC_in.DATAB
memid_08[10] => PC_in.DATAB
memid_08[11] => PC_in.DATAB
memid_08[12] => PC_in.DATAB
memid_08[13] => PC_in.DATAB
memid_08[14] => PC_in.DATAB
memid_08[15] => PC_in.DATAB


|Top_entity|IF_stage:a|PC:a
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|IF_stage:a|memory_instruction:b
address[0] => RAM.RADDR
address[1] => RAM.RADDR1
address[2] => RAM.RADDR2
address[3] => RAM.RADDR3
address[4] => RAM.RADDR4
address[5] => RAM.RADDR5
address[6] => RAM.RADDR6
address[7] => RAM.RADDR7
address[8] => RAM.RADDR8
address[9] => RAM.RADDR9
address[10] => RAM.RADDR10
address[11] => RAM.RADDR11
address[12] => RAM.RADDR12
address[13] => RAM.RADDR13
address[14] => RAM.RADDR14
address[15] => RAM.RADDR15
data_out[0] <= RAM.DATAOUT
data_out[1] <= RAM.DATAOUT1
data_out[2] <= RAM.DATAOUT2
data_out[3] <= RAM.DATAOUT3
data_out[4] <= RAM.DATAOUT4
data_out[5] <= RAM.DATAOUT5
data_out[6] <= RAM.DATAOUT6
data_out[7] <= RAM.DATAOUT7
data_out[8] <= RAM.DATAOUT8
data_out[9] <= RAM.DATAOUT9
data_out[10] <= RAM.DATAOUT10
data_out[11] <= RAM.DATAOUT11
data_out[12] <= RAM.DATAOUT12
data_out[13] <= RAM.DATAOUT13
data_out[14] <= RAM.DATAOUT14
data_out[15] <= RAM.DATAOUT15


|Top_entity|IF_stage:a|ALU_1:c
alu_in[0] => Add0.IN32
alu_in[1] => Add0.IN31
alu_in[2] => Add0.IN30
alu_in[3] => Add0.IN29
alu_in[4] => Add0.IN28
alu_in[5] => Add0.IN27
alu_in[6] => Add0.IN26
alu_in[7] => Add0.IN25
alu_in[8] => Add0.IN24
alu_in[9] => Add0.IN23
alu_in[10] => Add0.IN22
alu_in[11] => Add0.IN21
alu_in[12] => Add0.IN20
alu_in[13] => Add0.IN19
alu_in[14] => Add0.IN18
alu_in[15] => Add0.IN17
alu_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|IF_stage:a|IF_interface_reg:d
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
CLK => op[16]~reg0.CLK
CLK => op[17]~reg0.CLK
CLK => op[18]~reg0.CLK
CLK => op[19]~reg0.CLK
CLK => op[20]~reg0.CLK
CLK => op[21]~reg0.CLK
CLK => op[22]~reg0.CLK
CLK => op[23]~reg0.CLK
CLK => op[24]~reg0.CLK
CLK => op[25]~reg0.CLK
CLK => op[26]~reg0.CLK
CLK => op[27]~reg0.CLK
CLK => op[28]~reg0.CLK
CLK => op[29]~reg0.CLK
CLK => op[30]~reg0.CLK
CLK => op[31]~reg0.CLK
CLK => op[32]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
ip[16] => op.DATAB
ip[17] => op.DATAB
ip[18] => op.DATAB
ip[19] => op.DATAB
ip[20] => op.DATAB
ip[21] => op.DATAB
ip[22] => op.DATAB
ip[23] => op.DATAB
ip[24] => op.DATAB
ip[25] => op.DATAB
ip[26] => op.DATAB
ip[27] => op.DATAB
ip[28] => op.DATAB
ip[29] => op.DATAB
ip[30] => op.DATAB
ip[31] => op.DATAB
ip[32] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[16] <= op[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[17] <= op[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[18] <= op[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[19] <= op[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[20] <= op[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[21] <= op[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[22] <= op[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[23] <= op[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[24] <= op[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[25] <= op[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[26] <= op[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[27] <= op[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[28] <= op[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[29] <= op[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[30] <= op[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[31] <= op[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[32] <= op[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|ID_stage:b
reset => ID_interface_reg:a.reset
clock => ID_interface_reg:a.CLK
nullify_ID_control => dummy_ip8.IN0
nullify_ID_control => dummy_ip19.IN1
nullify_ID_control => dummy_ip18.IN1
nullify_ID_control => dummy_ip10.IN1
nullify_ID_control => dummy_ip9.IN1
PE2_mux_control => PE2_mux_op[7].OUTPUTSELECT
PE2_mux_control => PE2_mux_op[6].OUTPUTSELECT
PE2_mux_control => PE2_mux_op[5].OUTPUTSELECT
PE2_mux_control => PE2_mux_op[4].OUTPUTSELECT
PE2_mux_control => PE2_mux_op[3].OUTPUTSELECT
PE2_mux_control => PE2_mux_op[2].OUTPUTSELECT
PE2_mux_control => PE2_mux_op[1].OUTPUTSELECT
PE2_mux_control => PE2_mux_op[0].OUTPUTSELECT
EN_id_control => ID_interface_reg:a.EN
EN_8bits_control => ID_interface_reg:a.EN_8bits
PE2_ip[0] => PE2_mux_op[0].DATAB
PE2_ip[1] => PE2_mux_op[1].DATAB
PE2_ip[2] => PE2_mux_op[2].DATAB
PE2_ip[3] => PE2_mux_op[3].DATAB
PE2_ip[4] => PE2_mux_op[4].DATAB
PE2_ip[5] => PE2_mux_op[5].DATAB
PE2_ip[6] => PE2_mux_op[6].DATAB
PE2_ip[7] => PE2_mux_op[7].DATAB
IF_reg_op[0] => dummy_ip8.IN1
IF_reg_op[1] => PE2_mux_op[0].DATAA
IF_reg_op[1] => ID_interface_reg:a.ip[20]
IF_reg_op[1] => mem_id_08[7].DATAIN
IF_reg_op[2] => PE2_mux_op[1].DATAA
IF_reg_op[2] => ID_interface_reg:a.ip[21]
IF_reg_op[2] => mem_id_08[8].DATAIN
IF_reg_op[3] => PE2_mux_op[2].DATAA
IF_reg_op[3] => ID_interface_reg:a.ip[22]
IF_reg_op[3] => mem_id_08[9].DATAIN
IF_reg_op[4] => PE2_mux_op[3].DATAA
IF_reg_op[4] => ID_interface_reg:a.ip[23]
IF_reg_op[4] => mem_id_08[10].DATAIN
IF_reg_op[5] => PE2_mux_op[4].DATAA
IF_reg_op[5] => ID_interface_reg:a.ip[24]
IF_reg_op[5] => mem_id_08[11].DATAIN
IF_reg_op[6] => PE2_mux_op[5].DATAA
IF_reg_op[6] => ID_interface_reg:a.ip[25]
IF_reg_op[6] => mem_id_08[12].DATAIN
IF_reg_op[7] => PE2_mux_op[6].DATAA
IF_reg_op[7] => ID_interface_reg:a.ip[26]
IF_reg_op[7] => mem_id_08[13].DATAIN
IF_reg_op[8] => PE2_mux_op[7].DATAA
IF_reg_op[8] => ID_interface_reg:a.ip[27]
IF_reg_op[8] => mem_id_08[14].DATAIN
IF_reg_op[9] => ID_interface_reg:a.ip[28]
IF_reg_op[9] => mem_id_08[15].DATAIN
IF_reg_op[10] => ID_interface_reg:a.ip[29]
IF_reg_op[11] => ID_interface_reg:a.ip[30]
IF_reg_op[12] => ID_interface_reg:a.ip[31]
IF_reg_op[13] => ID_interface_reg:a.ip[32]
IF_reg_op[13] => Equal0.IN3
IF_reg_op[13] => Equal1.IN3
IF_reg_op[13] => Equal2.IN0
IF_reg_op[13] => Equal3.IN3
IF_reg_op[13] => Equal4.IN1
IF_reg_op[13] => Equal5.IN3
IF_reg_op[13] => Equal6.IN1
IF_reg_op[13] => Equal7.IN3
IF_reg_op[13] => Equal8.IN2
IF_reg_op[13] => Equal9.IN3
IF_reg_op[13] => Equal10.IN3
IF_reg_op[13] => Equal11.IN1
IF_reg_op[14] => ID_interface_reg:a.ip[33]
IF_reg_op[14] => Equal0.IN2
IF_reg_op[14] => Equal1.IN0
IF_reg_op[14] => Equal2.IN3
IF_reg_op[14] => Equal3.IN0
IF_reg_op[14] => Equal4.IN0
IF_reg_op[14] => Equal5.IN2
IF_reg_op[14] => Equal6.IN3
IF_reg_op[14] => Equal7.IN1
IF_reg_op[14] => Equal8.IN1
IF_reg_op[14] => Equal9.IN2
IF_reg_op[14] => Equal10.IN2
IF_reg_op[14] => Equal11.IN3
IF_reg_op[15] => ID_interface_reg:a.ip[34]
IF_reg_op[15] => Equal0.IN1
IF_reg_op[15] => Equal1.IN2
IF_reg_op[15] => Equal2.IN2
IF_reg_op[15] => Equal3.IN2
IF_reg_op[15] => Equal4.IN3
IF_reg_op[15] => Equal5.IN0
IF_reg_op[15] => Equal6.IN0
IF_reg_op[15] => Equal7.IN0
IF_reg_op[15] => Equal8.IN0
IF_reg_op[15] => Equal9.IN1
IF_reg_op[15] => Equal10.IN1
IF_reg_op[15] => Equal11.IN2
IF_reg_op[16] => ID_interface_reg:a.ip[35]
IF_reg_op[16] => Equal0.IN0
IF_reg_op[16] => Equal1.IN1
IF_reg_op[16] => Equal2.IN1
IF_reg_op[16] => Equal3.IN1
IF_reg_op[16] => Equal4.IN2
IF_reg_op[16] => Equal5.IN1
IF_reg_op[16] => Equal6.IN2
IF_reg_op[16] => Equal7.IN2
IF_reg_op[16] => Equal8.IN3
IF_reg_op[16] => Equal9.IN0
IF_reg_op[16] => Equal10.IN0
IF_reg_op[16] => Equal11.IN0
IF_reg_op[17] => ID_interface_reg:a.ip[36]
IF_reg_op[18] => ID_interface_reg:a.ip[37]
IF_reg_op[19] => ID_interface_reg:a.ip[38]
IF_reg_op[20] => ID_interface_reg:a.ip[39]
IF_reg_op[21] => ID_interface_reg:a.ip[40]
IF_reg_op[22] => ID_interface_reg:a.ip[41]
IF_reg_op[23] => ID_interface_reg:a.ip[42]
IF_reg_op[24] => ID_interface_reg:a.ip[43]
IF_reg_op[25] => ID_interface_reg:a.ip[44]
IF_reg_op[26] => ID_interface_reg:a.ip[45]
IF_reg_op[27] => ID_interface_reg:a.ip[46]
IF_reg_op[28] => ID_interface_reg:a.ip[47]
IF_reg_op[29] => ID_interface_reg:a.ip[48]
IF_reg_op[30] => ID_interface_reg:a.ip[49]
IF_reg_op[31] => ID_interface_reg:a.ip[50]
IF_reg_op[32] => ID_interface_reg:a.ip[51]
ID_reg_op[0] <= ID_interface_reg:a.op[0]
ID_reg_op[1] <= ID_interface_reg:a.op[1]
ID_reg_op[2] <= ID_interface_reg:a.op[2]
ID_reg_op[3] <= ID_interface_reg:a.op[3]
ID_reg_op[4] <= ID_interface_reg:a.op[4]
ID_reg_op[5] <= ID_interface_reg:a.op[5]
ID_reg_op[6] <= ID_interface_reg:a.op[6]
ID_reg_op[7] <= ID_interface_reg:a.op[7]
ID_reg_op[8] <= ID_interface_reg:a.op[8]
ID_reg_op[9] <= ID_interface_reg:a.op[9]
ID_reg_op[10] <= ID_interface_reg:a.op[10]
ID_reg_op[11] <= ID_interface_reg:a.op[11]
ID_reg_op[12] <= ID_interface_reg:a.op[12]
ID_reg_op[13] <= ID_interface_reg:a.op[13]
ID_reg_op[14] <= ID_interface_reg:a.op[14]
ID_reg_op[15] <= ID_interface_reg:a.op[15]
ID_reg_op[16] <= ID_interface_reg:a.op[16]
ID_reg_op[17] <= ID_interface_reg:a.op[17]
ID_reg_op[18] <= ID_interface_reg:a.op[18]
ID_reg_op[19] <= ID_interface_reg:a.op[19]
ID_reg_op[20] <= ID_interface_reg:a.op[20]
ID_reg_op[21] <= ID_interface_reg:a.op[21]
ID_reg_op[22] <= ID_interface_reg:a.op[22]
ID_reg_op[23] <= ID_interface_reg:a.op[23]
ID_reg_op[24] <= ID_interface_reg:a.op[24]
ID_reg_op[25] <= ID_interface_reg:a.op[25]
ID_reg_op[26] <= ID_interface_reg:a.op[26]
ID_reg_op[27] <= ID_interface_reg:a.op[27]
ID_reg_op[28] <= ID_interface_reg:a.op[28]
ID_reg_op[29] <= ID_interface_reg:a.op[29]
ID_reg_op[30] <= ID_interface_reg:a.op[30]
ID_reg_op[31] <= ID_interface_reg:a.op[31]
ID_reg_op[32] <= ID_interface_reg:a.op[32]
ID_reg_op[33] <= ID_interface_reg:a.op[33]
ID_reg_op[34] <= ID_interface_reg:a.op[34]
ID_reg_op[35] <= ID_interface_reg:a.op[35]
ID_reg_op[36] <= ID_interface_reg:a.op[36]
ID_reg_op[37] <= ID_interface_reg:a.op[37]
ID_reg_op[38] <= ID_interface_reg:a.op[38]
ID_reg_op[39] <= ID_interface_reg:a.op[39]
ID_reg_op[40] <= ID_interface_reg:a.op[40]
ID_reg_op[41] <= ID_interface_reg:a.op[41]
ID_reg_op[42] <= ID_interface_reg:a.op[42]
ID_reg_op[43] <= ID_interface_reg:a.op[43]
ID_reg_op[44] <= ID_interface_reg:a.op[44]
ID_reg_op[45] <= ID_interface_reg:a.op[45]
ID_reg_op[46] <= ID_interface_reg:a.op[46]
ID_reg_op[47] <= ID_interface_reg:a.op[47]
ID_reg_op[48] <= ID_interface_reg:a.op[48]
ID_reg_op[49] <= ID_interface_reg:a.op[49]
ID_reg_op[50] <= ID_interface_reg:a.op[50]
ID_reg_op[51] <= ID_interface_reg:a.op[51]
mem_id_08[0] <= <GND>
mem_id_08[1] <= <GND>
mem_id_08[2] <= <GND>
mem_id_08[3] <= <GND>
mem_id_08[4] <= <GND>
mem_id_08[5] <= <GND>
mem_id_08[6] <= <GND>
mem_id_08[7] <= IF_reg_op[1].DB_MAX_OUTPUT_PORT_TYPE
mem_id_08[8] <= IF_reg_op[2].DB_MAX_OUTPUT_PORT_TYPE
mem_id_08[9] <= IF_reg_op[3].DB_MAX_OUTPUT_PORT_TYPE
mem_id_08[10] <= IF_reg_op[4].DB_MAX_OUTPUT_PORT_TYPE
mem_id_08[11] <= IF_reg_op[5].DB_MAX_OUTPUT_PORT_TYPE
mem_id_08[12] <= IF_reg_op[6].DB_MAX_OUTPUT_PORT_TYPE
mem_id_08[13] <= IF_reg_op[7].DB_MAX_OUTPUT_PORT_TYPE
mem_id_08[14] <= IF_reg_op[8].DB_MAX_OUTPUT_PORT_TYPE
mem_id_08[15] <= IF_reg_op[9].DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|ID_stage:b|ID_interface_reg:a
EN => reg1.IN0
EN => reg1.IN0
EN_8bits => reg1.IN1
EN_8bits => reg1.IN1
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
CLK => op[16]~reg0.CLK
CLK => op[17]~reg0.CLK
CLK => op[18]~reg0.CLK
CLK => op[19]~reg0.CLK
CLK => op[20]~reg0.CLK
CLK => op[21]~reg0.CLK
CLK => op[22]~reg0.CLK
CLK => op[23]~reg0.CLK
CLK => op[24]~reg0.CLK
CLK => op[25]~reg0.CLK
CLK => op[26]~reg0.CLK
CLK => op[27]~reg0.CLK
CLK => op[28]~reg0.CLK
CLK => op[29]~reg0.CLK
CLK => op[30]~reg0.CLK
CLK => op[31]~reg0.CLK
CLK => op[32]~reg0.CLK
CLK => op[33]~reg0.CLK
CLK => op[34]~reg0.CLK
CLK => op[35]~reg0.CLK
CLK => op[36]~reg0.CLK
CLK => op[37]~reg0.CLK
CLK => op[38]~reg0.CLK
CLK => op[39]~reg0.CLK
CLK => op[40]~reg0.CLK
CLK => op[41]~reg0.CLK
CLK => op[42]~reg0.CLK
CLK => op[43]~reg0.CLK
CLK => op[44]~reg0.CLK
CLK => op[45]~reg0.CLK
CLK => op[46]~reg0.CLK
CLK => op[47]~reg0.CLK
CLK => op[48]~reg0.CLK
CLK => op[49]~reg0.CLK
CLK => op[50]~reg0.CLK
CLK => op[51]~reg0.CLK
ip[0] => op.DATAB
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
ip[16] => op.DATAB
ip[17] => op.DATAB
ip[18] => op.DATAB
ip[19] => op.DATAB
ip[20] => op.DATAB
ip[21] => op.DATAB
ip[22] => op.DATAB
ip[23] => op.DATAB
ip[24] => op.DATAB
ip[25] => op.DATAB
ip[26] => op.DATAB
ip[27] => op.DATAB
ip[28] => op.DATAB
ip[29] => op.DATAB
ip[30] => op.DATAB
ip[31] => op.DATAB
ip[32] => op.DATAB
ip[33] => op.DATAB
ip[34] => op.DATAB
ip[35] => op.DATAB
ip[36] => op.DATAB
ip[37] => op.DATAB
ip[38] => op.DATAB
ip[39] => op.DATAB
ip[40] => op.DATAB
ip[41] => op.DATAB
ip[42] => op.DATAB
ip[43] => op.DATAB
ip[44] => op.DATAB
ip[45] => op.DATAB
ip[46] => op.DATAB
ip[47] => op.DATAB
ip[48] => op.DATAB
ip[49] => op.DATAB
ip[50] => op.DATAB
ip[51] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[16] <= op[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[17] <= op[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[18] <= op[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[19] <= op[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[20] <= op[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[21] <= op[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[22] <= op[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[23] <= op[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[24] <= op[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[25] <= op[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[26] <= op[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[27] <= op[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[28] <= op[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[29] <= op[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[30] <= op[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[31] <= op[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[32] <= op[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[33] <= op[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[34] <= op[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[35] <= op[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[36] <= op[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[37] <= op[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[38] <= op[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[39] <= op[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[40] <= op[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[41] <= op[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[42] <= op[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[43] <= op[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[44] <= op[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[45] <= op[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[46] <= op[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[47] <= op[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[48] <= op[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[49] <= op[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[50] <= op[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[51] <= op[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c
ID_reg_op[0] => priority_encoder2:f.ip[0]
ID_reg_op[1] => priority_encoder2:f.ip[1]
ID_reg_op[2] => priority_encoder2:f.ip[2]
ID_reg_op[3] => priority_encoder2:f.ip[3]
ID_reg_op[4] => priority_encoder2:f.ip[4]
ID_reg_op[5] => priority_encoder2:f.ip[5]
ID_reg_op[6] => priority_encoder2:f.ip[6]
ID_reg_op[7] => priority_encoder2:f.ip[7]
ID_reg_op[8] => process_1.IN1
ID_reg_op[9] => dummy_ip9.IN0
ID_reg_op[10] => dummy_ip10.IN0
ID_reg_op[11] => OR_interface_reg:g.ip[11]
ID_reg_op[12] => OR_interface_reg:g.ip[12]
ID_reg_op[13] => OR_interface_reg:g.ip[13]
ID_reg_op[14] => OR_interface_reg:g.ip[14]
ID_reg_op[15] => OR_interface_reg:g.ip[15]
ID_reg_op[16] => OR_interface_reg:g.ip[16]
ID_reg_op[17] => OR_interface_reg:g.ip[17]
ID_reg_op[18] => dummy_ip18.IN0
ID_reg_op[19] => dummy_ip19.IN0
ID_reg_op[20] => PE1_mux_op[0].DATAA
ID_reg_op[20] => SE6:a.ip[0]
ID_reg_op[20] => SE9:b.ip[0]
ID_reg_op[20] => OR_interface_reg:g.ip[68]
ID_reg_op[21] => PE1_mux_op[1].DATAA
ID_reg_op[21] => SE6:a.ip[1]
ID_reg_op[21] => SE9:b.ip[1]
ID_reg_op[21] => OR_interface_reg:g.ip[69]
ID_reg_op[22] => PE1_mux_op[2].DATAA
ID_reg_op[22] => SE6:a.ip[2]
ID_reg_op[22] => SE9:b.ip[2]
ID_reg_op[22] => OR_interface_reg:g.ip[70]
ID_reg_op[23] => PE1_mux_op[3].DATAA
ID_reg_op[23] => SE6:a.ip[3]
ID_reg_op[23] => SE9:b.ip[3]
ID_reg_op[23] => OR_interface_reg:g.ip[71]
ID_reg_op[24] => PE1_mux_op[4].DATAA
ID_reg_op[24] => SE6:a.ip[4]
ID_reg_op[24] => SE9:b.ip[4]
ID_reg_op[24] => OR_interface_reg:g.ip[72]
ID_reg_op[25] => PE1_mux_op[5].DATAA
ID_reg_op[25] => SE6:a.ip[5]
ID_reg_op[25] => SE9:b.ip[5]
ID_reg_op[25] => OR_interface_reg:g.ip[73]
ID_reg_op[26] => RF_a2_sig[0].DATAA
ID_reg_op[26] => PE1_mux_op[6].DATAA
ID_reg_op[26] => SE9:b.ip[6]
ID_reg_op[26] => OR_interface_reg:g.ip[74]
ID_reg_op[26] => Equal20.IN2
ID_reg_op[27] => RF_a2_sig[1].DATAA
ID_reg_op[27] => PE1_mux_op[7].DATAA
ID_reg_op[27] => SE9:b.ip[7]
ID_reg_op[27] => OR_interface_reg:g.ip[75]
ID_reg_op[27] => Equal20.IN1
ID_reg_op[28] => RF_a2_sig[2].DATAA
ID_reg_op[28] => SE9:b.ip[8]
ID_reg_op[28] => OR_interface_reg:g.ip[76]
ID_reg_op[28] => Equal20.IN0
ID_reg_op[29] => RegFile:d.rf_a1[0]
ID_reg_op[29] => OR_interface_reg:g.ip[77]
ID_reg_op[29] => Equal10.IN2
ID_reg_op[30] => RegFile:d.rf_a1[1]
ID_reg_op[30] => OR_interface_reg:g.ip[78]
ID_reg_op[30] => Equal10.IN1
ID_reg_op[31] => RegFile:d.rf_a1[2]
ID_reg_op[31] => OR_interface_reg:g.ip[79]
ID_reg_op[31] => Equal10.IN0
ID_reg_op[32] => OR_interface_reg:g.ip[80]
ID_reg_op[32] => Equal0.IN2
ID_reg_op[32] => Equal1.IN3
ID_reg_op[33] => OR_interface_reg:g.ip[81]
ID_reg_op[33] => Equal0.IN1
ID_reg_op[33] => Equal1.IN2
ID_reg_op[34] => OR_interface_reg:g.ip[82]
ID_reg_op[34] => Equal0.IN0
ID_reg_op[34] => Equal1.IN1
ID_reg_op[35] => OR_interface_reg:g.ip[83]
ID_reg_op[35] => Equal0.IN3
ID_reg_op[35] => Equal1.IN0
ID_reg_op[36] => rf_d1_mux_sig.DATAA
ID_reg_op[36] => rf_d2_mux_sig.DATAA
ID_reg_op[36] => ALU_3:c.alu_b[0]
ID_reg_op[36] => OR_interface_reg:g.ip[84]
ID_reg_op[37] => rf_d1_mux_sig.DATAA
ID_reg_op[37] => rf_d2_mux_sig.DATAA
ID_reg_op[37] => ALU_3:c.alu_b[1]
ID_reg_op[37] => OR_interface_reg:g.ip[85]
ID_reg_op[38] => rf_d1_mux_sig.DATAA
ID_reg_op[38] => rf_d2_mux_sig.DATAA
ID_reg_op[38] => ALU_3:c.alu_b[2]
ID_reg_op[38] => OR_interface_reg:g.ip[86]
ID_reg_op[39] => rf_d1_mux_sig.DATAA
ID_reg_op[39] => rf_d2_mux_sig.DATAA
ID_reg_op[39] => ALU_3:c.alu_b[3]
ID_reg_op[39] => OR_interface_reg:g.ip[87]
ID_reg_op[40] => rf_d1_mux_sig.DATAA
ID_reg_op[40] => rf_d2_mux_sig.DATAA
ID_reg_op[40] => ALU_3:c.alu_b[4]
ID_reg_op[40] => OR_interface_reg:g.ip[88]
ID_reg_op[41] => rf_d1_mux_sig.DATAA
ID_reg_op[41] => rf_d2_mux_sig.DATAA
ID_reg_op[41] => ALU_3:c.alu_b[5]
ID_reg_op[41] => OR_interface_reg:g.ip[89]
ID_reg_op[42] => rf_d1_mux_sig.DATAA
ID_reg_op[42] => rf_d2_mux_sig.DATAA
ID_reg_op[42] => ALU_3:c.alu_b[6]
ID_reg_op[42] => OR_interface_reg:g.ip[90]
ID_reg_op[43] => rf_d1_mux_sig.DATAA
ID_reg_op[43] => rf_d2_mux_sig.DATAA
ID_reg_op[43] => ALU_3:c.alu_b[7]
ID_reg_op[43] => OR_interface_reg:g.ip[91]
ID_reg_op[44] => rf_d1_mux_sig.DATAA
ID_reg_op[44] => rf_d2_mux_sig.DATAA
ID_reg_op[44] => ALU_3:c.alu_b[8]
ID_reg_op[44] => OR_interface_reg:g.ip[92]
ID_reg_op[45] => rf_d1_mux_sig.DATAA
ID_reg_op[45] => rf_d2_mux_sig.DATAA
ID_reg_op[45] => ALU_3:c.alu_b[9]
ID_reg_op[45] => OR_interface_reg:g.ip[93]
ID_reg_op[46] => rf_d1_mux_sig.DATAA
ID_reg_op[46] => rf_d2_mux_sig.DATAA
ID_reg_op[46] => ALU_3:c.alu_b[10]
ID_reg_op[46] => OR_interface_reg:g.ip[94]
ID_reg_op[47] => rf_d1_mux_sig.DATAA
ID_reg_op[47] => rf_d2_mux_sig.DATAA
ID_reg_op[47] => ALU_3:c.alu_b[11]
ID_reg_op[47] => OR_interface_reg:g.ip[95]
ID_reg_op[48] => rf_d1_mux_sig.DATAA
ID_reg_op[48] => rf_d2_mux_sig.DATAA
ID_reg_op[48] => ALU_3:c.alu_b[12]
ID_reg_op[48] => OR_interface_reg:g.ip[96]
ID_reg_op[49] => rf_d1_mux_sig.DATAA
ID_reg_op[49] => rf_d2_mux_sig.DATAA
ID_reg_op[49] => ALU_3:c.alu_b[13]
ID_reg_op[49] => OR_interface_reg:g.ip[97]
ID_reg_op[50] => rf_d1_mux_sig.DATAA
ID_reg_op[50] => rf_d2_mux_sig.DATAA
ID_reg_op[50] => ALU_3:c.alu_b[14]
ID_reg_op[50] => OR_interface_reg:g.ip[98]
ID_reg_op[51] => rf_d1_mux_sig.DATAA
ID_reg_op[51] => rf_d2_mux_sig.DATAA
ID_reg_op[51] => ALU_3:c.alu_b[15]
ID_reg_op[51] => OR_interface_reg:g.ip[99]
PC_ex[0] => R7:e.ip[0]
PC_ex[1] => R7:e.ip[1]
PC_ex[2] => R7:e.ip[2]
PC_ex[3] => R7:e.ip[3]
PC_ex[4] => R7:e.ip[4]
PC_ex[5] => R7:e.ip[5]
PC_ex[6] => R7:e.ip[6]
PC_ex[7] => R7:e.ip[7]
PC_ex[8] => R7:e.ip[8]
PC_ex[9] => R7:e.ip[9]
PC_ex[10] => R7:e.ip[10]
PC_ex[11] => R7:e.ip[11]
PC_ex[12] => R7:e.ip[12]
PC_ex[13] => R7:e.ip[13]
PC_ex[14] => R7:e.ip[14]
PC_ex[15] => R7:e.ip[15]
alu2_out_mem[0] => RF_D3_sig.DATAB
alu2_out_mem[1] => RF_D3_sig.DATAB
alu2_out_mem[2] => RF_D3_sig.DATAB
alu2_out_mem[3] => RF_D3_sig.DATAB
alu2_out_mem[4] => RF_D3_sig.DATAB
alu2_out_mem[5] => RF_D3_sig.DATAB
alu2_out_mem[6] => RF_D3_sig.DATAB
alu2_out_mem[7] => RF_D3_sig.DATAB
alu2_out_mem[8] => RF_D3_sig.DATAB
alu2_out_mem[9] => RF_D3_sig.DATAB
alu2_out_mem[10] => RF_D3_sig.DATAB
alu2_out_mem[11] => RF_D3_sig.DATAB
alu2_out_mem[12] => RF_D3_sig.DATAB
alu2_out_mem[13] => RF_D3_sig.DATAB
alu2_out_mem[14] => RF_D3_sig.DATAB
alu2_out_mem[15] => RF_D3_sig.DATAB
memd_out[0] => RF_D3_sig.DATAB
memd_out[1] => RF_D3_sig.DATAB
memd_out[2] => RF_D3_sig.DATAB
memd_out[3] => RF_D3_sig.DATAB
memd_out[4] => RF_D3_sig.DATAB
memd_out[5] => RF_D3_sig.DATAB
memd_out[6] => RF_D3_sig.DATAB
memd_out[7] => RF_D3_sig.DATAB
memd_out[8] => RF_D3_sig.DATAB
memd_out[9] => RF_D3_sig.DATAB
memd_out[10] => RF_D3_sig.DATAB
memd_out[11] => RF_D3_sig.DATAB
memd_out[12] => RF_D3_sig.DATAB
memd_out[13] => RF_D3_sig.DATAB
memd_out[14] => RF_D3_sig.DATAB
memd_out[15] => RF_D3_sig.DATAB
PC_mem[0] => RF_D3_sig.DATAB
PC_mem[1] => RF_D3_sig.DATAB
PC_mem[2] => RF_D3_sig.DATAB
PC_mem[3] => RF_D3_sig.DATAB
PC_mem[4] => RF_D3_sig.DATAB
PC_mem[5] => RF_D3_sig.DATAB
PC_mem[6] => RF_D3_sig.DATAB
PC_mem[7] => RF_D3_sig.DATAB
PC_mem[8] => RF_D3_sig.DATAB
PC_mem[9] => RF_D3_sig.DATAB
PC_mem[10] => RF_D3_sig.DATAB
PC_mem[11] => RF_D3_sig.DATAB
PC_mem[12] => RF_D3_sig.DATAB
PC_mem[13] => RF_D3_sig.DATAB
PC_mem[14] => RF_D3_sig.DATAB
PC_mem[15] => RF_D3_sig.DATAB
left_shifted[0] => RF_D3_sig.DATAA
left_shifted[0] => RF_D3_sig[0].DATAB
left_shifted[1] => RF_D3_sig.DATAA
left_shifted[1] => RF_D3_sig[1].DATAB
left_shifted[2] => RF_D3_sig.DATAA
left_shifted[2] => RF_D3_sig[2].DATAB
left_shifted[3] => RF_D3_sig.DATAA
left_shifted[3] => RF_D3_sig[3].DATAB
left_shifted[4] => RF_D3_sig.DATAA
left_shifted[4] => RF_D3_sig[4].DATAB
left_shifted[5] => RF_D3_sig.DATAA
left_shifted[5] => RF_D3_sig[5].DATAB
left_shifted[6] => RF_D3_sig.DATAA
left_shifted[6] => RF_D3_sig[6].DATAB
left_shifted[7] => RF_D3_sig.DATAA
left_shifted[7] => RF_D3_sig[7].DATAB
left_shifted[8] => RF_D3_sig.DATAA
left_shifted[8] => RF_D3_sig[8].DATAB
left_shifted[9] => RF_D3_sig.DATAA
left_shifted[9] => RF_D3_sig[9].DATAB
left_shifted[10] => RF_D3_sig.DATAA
left_shifted[10] => RF_D3_sig[10].DATAB
left_shifted[11] => RF_D3_sig.DATAA
left_shifted[11] => RF_D3_sig[11].DATAB
left_shifted[12] => RF_D3_sig.DATAA
left_shifted[12] => RF_D3_sig[12].DATAB
left_shifted[13] => RF_D3_sig.DATAA
left_shifted[13] => RF_D3_sig[13].DATAB
left_shifted[14] => RF_D3_sig.DATAA
left_shifted[14] => RF_D3_sig[14].DATAB
left_shifted[15] => RF_D3_sig.DATAA
left_shifted[15] => RF_D3_sig[15].DATAB
alu2_forward[0] => rf_d1_mux_sig.DATAB
alu2_forward[0] => rf_d2_mux_sig.DATAB
alu2_forward[1] => rf_d1_mux_sig.DATAB
alu2_forward[1] => rf_d2_mux_sig.DATAB
alu2_forward[2] => rf_d1_mux_sig.DATAB
alu2_forward[2] => rf_d2_mux_sig.DATAB
alu2_forward[3] => rf_d1_mux_sig.DATAB
alu2_forward[3] => rf_d2_mux_sig.DATAB
alu2_forward[4] => rf_d1_mux_sig.DATAB
alu2_forward[4] => rf_d2_mux_sig.DATAB
alu2_forward[5] => rf_d1_mux_sig.DATAB
alu2_forward[5] => rf_d2_mux_sig.DATAB
alu2_forward[6] => rf_d1_mux_sig.DATAB
alu2_forward[6] => rf_d2_mux_sig.DATAB
alu2_forward[7] => rf_d1_mux_sig.DATAB
alu2_forward[7] => rf_d2_mux_sig.DATAB
alu2_forward[8] => rf_d1_mux_sig.DATAB
alu2_forward[8] => rf_d2_mux_sig.DATAB
alu2_forward[9] => rf_d1_mux_sig.DATAB
alu2_forward[9] => rf_d2_mux_sig.DATAB
alu2_forward[10] => rf_d1_mux_sig.DATAB
alu2_forward[10] => rf_d2_mux_sig.DATAB
alu2_forward[11] => rf_d1_mux_sig.DATAB
alu2_forward[11] => rf_d2_mux_sig.DATAB
alu2_forward[12] => rf_d1_mux_sig.DATAB
alu2_forward[12] => rf_d2_mux_sig.DATAB
alu2_forward[13] => rf_d1_mux_sig.DATAB
alu2_forward[13] => rf_d2_mux_sig.DATAB
alu2_forward[14] => rf_d1_mux_sig.DATAB
alu2_forward[14] => rf_d2_mux_sig.DATAB
alu2_forward[15] => rf_d1_mux_sig.DATAB
alu2_forward[15] => rf_d2_mux_sig.DATAB
memd_forward[0] => rf_d1_mux_sig.DATAB
memd_forward[0] => rf_d2_mux_sig.DATAB
memd_forward[1] => rf_d1_mux_sig.DATAB
memd_forward[1] => rf_d2_mux_sig.DATAB
memd_forward[2] => rf_d1_mux_sig.DATAB
memd_forward[2] => rf_d2_mux_sig.DATAB
memd_forward[3] => rf_d1_mux_sig.DATAB
memd_forward[3] => rf_d2_mux_sig.DATAB
memd_forward[4] => rf_d1_mux_sig.DATAB
memd_forward[4] => rf_d2_mux_sig.DATAB
memd_forward[5] => rf_d1_mux_sig.DATAB
memd_forward[5] => rf_d2_mux_sig.DATAB
memd_forward[6] => rf_d1_mux_sig.DATAB
memd_forward[6] => rf_d2_mux_sig.DATAB
memd_forward[7] => rf_d1_mux_sig.DATAB
memd_forward[7] => rf_d2_mux_sig.DATAB
memd_forward[8] => rf_d1_mux_sig.DATAB
memd_forward[8] => rf_d2_mux_sig.DATAB
memd_forward[9] => rf_d1_mux_sig.DATAB
memd_forward[9] => rf_d2_mux_sig.DATAB
memd_forward[10] => rf_d1_mux_sig.DATAB
memd_forward[10] => rf_d2_mux_sig.DATAB
memd_forward[11] => rf_d1_mux_sig.DATAB
memd_forward[11] => rf_d2_mux_sig.DATAB
memd_forward[12] => rf_d1_mux_sig.DATAB
memd_forward[12] => rf_d2_mux_sig.DATAB
memd_forward[13] => rf_d1_mux_sig.DATAB
memd_forward[13] => rf_d2_mux_sig.DATAB
memd_forward[14] => rf_d1_mux_sig.DATAB
memd_forward[14] => rf_d2_mux_sig.DATAB
memd_forward[15] => rf_d1_mux_sig.DATAB
memd_forward[15] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[0] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[0] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[1] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[1] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[2] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[2] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[3] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[3] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[4] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[4] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[5] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[5] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[6] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[6] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[7] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[7] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[8] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[8] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[9] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[9] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[10] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[10] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[11] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[11] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[12] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[12] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[13] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[13] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[14] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[14] => rf_d2_mux_sig.DATAB
EX_reg_op_ALU2[15] => rf_d1_mux_sig.DATAB
EX_reg_op_ALU2[15] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[0] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[0] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[1] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[1] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[2] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[2] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[3] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[3] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[4] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[4] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[5] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[5] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[6] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[6] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[7] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[7] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[8] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[8] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[9] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[9] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[10] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[10] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[11] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[11] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[12] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[12] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[13] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[13] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[14] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[14] => rf_d2_mux_sig.DATAB
mem_reg_op_ALU2[15] => rf_d1_mux_sig.DATAB
mem_reg_op_ALU2[15] => rf_d2_mux_sig.DATAB
mem_reg_memd[0] => rf_d1_mux_sig.DATAB
mem_reg_memd[0] => rf_d2_mux_sig.DATAB
mem_reg_memd[1] => rf_d1_mux_sig.DATAB
mem_reg_memd[1] => rf_d2_mux_sig.DATAB
mem_reg_memd[2] => rf_d1_mux_sig.DATAB
mem_reg_memd[2] => rf_d2_mux_sig.DATAB
mem_reg_memd[3] => rf_d1_mux_sig.DATAB
mem_reg_memd[3] => rf_d2_mux_sig.DATAB
mem_reg_memd[4] => rf_d1_mux_sig.DATAB
mem_reg_memd[4] => rf_d2_mux_sig.DATAB
mem_reg_memd[5] => rf_d1_mux_sig.DATAB
mem_reg_memd[5] => rf_d2_mux_sig.DATAB
mem_reg_memd[6] => rf_d1_mux_sig.DATAB
mem_reg_memd[6] => rf_d2_mux_sig.DATAB
mem_reg_memd[7] => rf_d1_mux_sig.DATAB
mem_reg_memd[7] => rf_d2_mux_sig.DATAB
mem_reg_memd[8] => rf_d1_mux_sig.DATAB
mem_reg_memd[8] => rf_d2_mux_sig.DATAB
mem_reg_memd[9] => rf_d1_mux_sig.DATAB
mem_reg_memd[9] => rf_d2_mux_sig.DATAB
mem_reg_memd[10] => rf_d1_mux_sig.DATAB
mem_reg_memd[10] => rf_d2_mux_sig.DATAB
mem_reg_memd[11] => rf_d1_mux_sig.DATAB
mem_reg_memd[11] => rf_d2_mux_sig.DATAB
mem_reg_memd[12] => rf_d1_mux_sig.DATAB
mem_reg_memd[12] => rf_d2_mux_sig.DATAB
mem_reg_memd[13] => rf_d1_mux_sig.DATAB
mem_reg_memd[13] => rf_d2_mux_sig.DATAB
mem_reg_memd[14] => rf_d1_mux_sig.DATAB
mem_reg_memd[14] => rf_d2_mux_sig.DATAB
mem_reg_memd[15] => rf_d1_mux_sig.DATAB
mem_reg_memd[15] => rf_d2_mux_sig.DATAB
instr08_OR[0] => rf_d1_mux_sig.DATAB
instr08_OR[0] => rf_d2_mux_sig.DATAB
instr08_OR[1] => rf_d1_mux_sig.DATAB
instr08_OR[1] => rf_d2_mux_sig.DATAB
instr08_OR[2] => rf_d1_mux_sig.DATAB
instr08_OR[2] => rf_d2_mux_sig.DATAB
instr08_OR[3] => rf_d1_mux_sig.DATAB
instr08_OR[3] => rf_d2_mux_sig.DATAB
instr08_OR[4] => rf_d1_mux_sig.DATAB
instr08_OR[4] => rf_d2_mux_sig.DATAB
instr08_OR[5] => rf_d1_mux_sig.DATAB
instr08_OR[5] => rf_d2_mux_sig.DATAB
instr08_OR[6] => rf_d1_mux_sig.DATAB
instr08_OR[6] => rf_d2_mux_sig.DATAB
instr08_OR[7] => rf_d1_mux_sig.DATAB
instr08_OR[7] => rf_d2_mux_sig.DATAB
instr08_OR[8] => rf_d1_mux_sig.DATAB
instr08_OR[8] => rf_d2_mux_sig.DATAB
instr08_OR[9] => rf_d1_mux_sig.DATAB
instr08_OR[9] => rf_d2_mux_sig.DATAB
instr08_OR[10] => rf_d1_mux_sig.DATAB
instr08_OR[10] => rf_d2_mux_sig.DATAB
instr08_OR[11] => rf_d1_mux_sig.DATAB
instr08_OR[11] => rf_d2_mux_sig.DATAB
instr08_OR[12] => rf_d1_mux_sig.DATAB
instr08_OR[12] => rf_d2_mux_sig.DATAB
instr08_OR[13] => rf_d1_mux_sig.DATAB
instr08_OR[13] => rf_d2_mux_sig.DATAB
instr08_OR[14] => rf_d1_mux_sig.DATAB
instr08_OR[14] => rf_d2_mux_sig.DATAB
instr08_OR[15] => rf_d1_mux_sig.DATAB
instr08_OR[15] => rf_d2_mux_sig.DATAB
instr08_EX[0] => rf_d1_mux_sig.DATAB
instr08_EX[0] => rf_d2_mux_sig.DATAB
instr08_EX[1] => rf_d1_mux_sig.DATAB
instr08_EX[1] => rf_d2_mux_sig.DATAB
instr08_EX[2] => rf_d1_mux_sig.DATAB
instr08_EX[2] => rf_d2_mux_sig.DATAB
instr08_EX[3] => rf_d1_mux_sig.DATAB
instr08_EX[3] => rf_d2_mux_sig.DATAB
instr08_EX[4] => rf_d1_mux_sig.DATAB
instr08_EX[4] => rf_d2_mux_sig.DATAB
instr08_EX[5] => rf_d1_mux_sig.DATAB
instr08_EX[5] => rf_d2_mux_sig.DATAB
instr08_EX[6] => rf_d1_mux_sig.DATAB
instr08_EX[6] => rf_d2_mux_sig.DATAB
instr08_EX[7] => rf_d1_mux_sig.DATAB
instr08_EX[7] => rf_d2_mux_sig.DATAB
instr08_EX[8] => rf_d1_mux_sig.DATAB
instr08_EX[8] => rf_d2_mux_sig.DATAB
instr08_EX[9] => rf_d1_mux_sig.DATAB
instr08_EX[9] => rf_d2_mux_sig.DATAB
instr08_EX[10] => rf_d1_mux_sig.DATAB
instr08_EX[10] => rf_d2_mux_sig.DATAB
instr08_EX[11] => rf_d1_mux_sig.DATAB
instr08_EX[11] => rf_d2_mux_sig.DATAB
instr08_EX[12] => rf_d1_mux_sig.DATAB
instr08_EX[12] => rf_d2_mux_sig.DATAB
instr08_EX[13] => rf_d1_mux_sig.DATAB
instr08_EX[13] => rf_d2_mux_sig.DATAB
instr08_EX[14] => rf_d1_mux_sig.DATAB
instr08_EX[14] => rf_d2_mux_sig.DATAB
instr08_EX[15] => rf_d1_mux_sig.DATAB
instr08_EX[15] => rf_d2_mux_sig.DATAB
instr08_mem[0] => rf_d1_mux_sig.DATAB
instr08_mem[0] => rf_d2_mux_sig.DATAB
instr08_mem[1] => rf_d1_mux_sig.DATAB
instr08_mem[1] => rf_d2_mux_sig.DATAB
instr08_mem[2] => rf_d1_mux_sig.DATAB
instr08_mem[2] => rf_d2_mux_sig.DATAB
instr08_mem[3] => rf_d1_mux_sig.DATAB
instr08_mem[3] => rf_d2_mux_sig.DATAB
instr08_mem[4] => rf_d1_mux_sig.DATAB
instr08_mem[4] => rf_d2_mux_sig.DATAB
instr08_mem[5] => rf_d1_mux_sig.DATAB
instr08_mem[5] => rf_d2_mux_sig.DATAB
instr08_mem[6] => rf_d1_mux_sig.DATAB
instr08_mem[6] => rf_d2_mux_sig.DATAB
instr08_mem[7] => rf_d1_mux_sig.DATAB
instr08_mem[7] => rf_d2_mux_sig.DATAB
instr08_mem[8] => rf_d1_mux_sig.DATAB
instr08_mem[8] => rf_d2_mux_sig.DATAB
instr08_mem[9] => rf_d1_mux_sig.DATAB
instr08_mem[9] => rf_d2_mux_sig.DATAB
instr08_mem[10] => rf_d1_mux_sig.DATAB
instr08_mem[10] => rf_d2_mux_sig.DATAB
instr08_mem[11] => rf_d1_mux_sig.DATAB
instr08_mem[11] => rf_d2_mux_sig.DATAB
instr08_mem[12] => rf_d1_mux_sig.DATAB
instr08_mem[12] => rf_d2_mux_sig.DATAB
instr08_mem[13] => rf_d1_mux_sig.DATAB
instr08_mem[13] => rf_d2_mux_sig.DATAB
instr08_mem[14] => rf_d1_mux_sig.DATAB
instr08_mem[14] => rf_d2_mux_sig.DATAB
instr08_mem[15] => rf_d1_mux_sig.DATAB
instr08_mem[15] => rf_d2_mux_sig.DATAB
memi35_mem[0] => RF_a3_sig.DATAA
memi35_mem[0] => RF_a3_sig[0].DATAB
memi35_mem[1] => RF_a3_sig.DATAA
memi35_mem[1] => RF_a3_sig[1].DATAB
memi35_mem[2] => RF_a3_sig.DATAA
memi35_mem[2] => RF_a3_sig[2].DATAB
memi911_mem[0] => RF_a3_sig.DATAB
memi911_mem[1] => RF_a3_sig.DATAB
memi911_mem[2] => RF_a3_sig.DATAB
PE1_dest[0] => RF_a3_sig.DATAB
PE1_dest[1] => RF_a3_sig.DATAB
PE1_dest[2] => RF_a3_sig.DATAB
nullify_ex => R7:e.EN
clock => RegFile:d.CLK
clock => R7:e.CLK
clock => OR_interface_reg:g.CLK
reset => RegFile:d.reset
reset => R7:e.reset
reset => OR_interface_reg:g.reset
mem_rf_en => RegFile:d.rf_wr
nullify_control_OR => OR_interface_reg:g.ip[8]
nullify_control_OR => dummy_ip19.IN1
nullify_control_OR => dummy_ip18.IN1
nullify_control_OR => dummy_ip10.IN1
nullify_control_OR => dummy_ip9.IN1
PE1_mux_control => PE1_mux_op[7].OUTPUTSELECT
PE1_mux_control => PE1_mux_op[6].OUTPUTSELECT
PE1_mux_control => PE1_mux_op[5].OUTPUTSELECT
PE1_mux_control => PE1_mux_op[4].OUTPUTSELECT
PE1_mux_control => PE1_mux_op[3].OUTPUTSELECT
PE1_mux_control => PE1_mux_op[2].OUTPUTSELECT
PE1_mux_control => PE1_mux_op[1].OUTPUTSELECT
PE1_mux_control => PE1_mux_op[0].OUTPUTSELECT
PE1_ip[0] => PE1_mux_op[0].DATAB
PE1_ip[1] => PE1_mux_op[1].DATAB
PE1_ip[2] => PE1_mux_op[2].DATAB
PE1_ip[3] => PE1_mux_op[3].DATAB
PE1_ip[4] => PE1_mux_op[4].DATAB
PE1_ip[5] => PE1_mux_op[5].DATAB
PE1_ip[6] => PE1_mux_op[6].DATAB
PE1_ip[7] => PE1_mux_op[7].DATAB
OR_reg_op[0] <= OR_interface_reg:g.op[0]
OR_reg_op[1] <= OR_interface_reg:g.op[1]
OR_reg_op[2] <= OR_interface_reg:g.op[2]
OR_reg_op[3] <= OR_interface_reg:g.op[3]
OR_reg_op[4] <= OR_interface_reg:g.op[4]
OR_reg_op[5] <= OR_interface_reg:g.op[5]
OR_reg_op[6] <= OR_interface_reg:g.op[6]
OR_reg_op[7] <= OR_interface_reg:g.op[7]
OR_reg_op[8] <= OR_interface_reg:g.op[8]
OR_reg_op[9] <= OR_interface_reg:g.op[9]
OR_reg_op[10] <= OR_interface_reg:g.op[10]
OR_reg_op[11] <= OR_interface_reg:g.op[11]
OR_reg_op[12] <= OR_interface_reg:g.op[12]
OR_reg_op[13] <= OR_interface_reg:g.op[13]
OR_reg_op[14] <= OR_interface_reg:g.op[14]
OR_reg_op[15] <= OR_interface_reg:g.op[15]
OR_reg_op[16] <= OR_interface_reg:g.op[16]
OR_reg_op[17] <= OR_interface_reg:g.op[17]
OR_reg_op[18] <= OR_interface_reg:g.op[18]
OR_reg_op[19] <= OR_interface_reg:g.op[19]
OR_reg_op[20] <= OR_interface_reg:g.op[20]
OR_reg_op[21] <= OR_interface_reg:g.op[21]
OR_reg_op[22] <= OR_interface_reg:g.op[22]
OR_reg_op[23] <= OR_interface_reg:g.op[23]
OR_reg_op[24] <= OR_interface_reg:g.op[24]
OR_reg_op[25] <= OR_interface_reg:g.op[25]
OR_reg_op[26] <= OR_interface_reg:g.op[26]
OR_reg_op[27] <= OR_interface_reg:g.op[27]
OR_reg_op[28] <= OR_interface_reg:g.op[28]
OR_reg_op[29] <= OR_interface_reg:g.op[29]
OR_reg_op[30] <= OR_interface_reg:g.op[30]
OR_reg_op[31] <= OR_interface_reg:g.op[31]
OR_reg_op[32] <= OR_interface_reg:g.op[32]
OR_reg_op[33] <= OR_interface_reg:g.op[33]
OR_reg_op[34] <= OR_interface_reg:g.op[34]
OR_reg_op[35] <= OR_interface_reg:g.op[35]
OR_reg_op[36] <= OR_interface_reg:g.op[36]
OR_reg_op[37] <= OR_interface_reg:g.op[37]
OR_reg_op[38] <= OR_interface_reg:g.op[38]
OR_reg_op[39] <= OR_interface_reg:g.op[39]
OR_reg_op[40] <= OR_interface_reg:g.op[40]
OR_reg_op[41] <= OR_interface_reg:g.op[41]
OR_reg_op[42] <= OR_interface_reg:g.op[42]
OR_reg_op[43] <= OR_interface_reg:g.op[43]
OR_reg_op[44] <= OR_interface_reg:g.op[44]
OR_reg_op[45] <= OR_interface_reg:g.op[45]
OR_reg_op[46] <= OR_interface_reg:g.op[46]
OR_reg_op[47] <= OR_interface_reg:g.op[47]
OR_reg_op[48] <= OR_interface_reg:g.op[48]
OR_reg_op[49] <= OR_interface_reg:g.op[49]
OR_reg_op[50] <= OR_interface_reg:g.op[50]
OR_reg_op[51] <= OR_interface_reg:g.op[51]
OR_reg_op[52] <= OR_interface_reg:g.op[52]
OR_reg_op[53] <= OR_interface_reg:g.op[53]
OR_reg_op[54] <= OR_interface_reg:g.op[54]
OR_reg_op[55] <= OR_interface_reg:g.op[55]
OR_reg_op[56] <= OR_interface_reg:g.op[56]
OR_reg_op[57] <= OR_interface_reg:g.op[57]
OR_reg_op[58] <= OR_interface_reg:g.op[58]
OR_reg_op[59] <= OR_interface_reg:g.op[59]
OR_reg_op[60] <= OR_interface_reg:g.op[60]
OR_reg_op[61] <= OR_interface_reg:g.op[61]
OR_reg_op[62] <= OR_interface_reg:g.op[62]
OR_reg_op[63] <= OR_interface_reg:g.op[63]
OR_reg_op[64] <= OR_interface_reg:g.op[64]
OR_reg_op[65] <= OR_interface_reg:g.op[65]
OR_reg_op[66] <= OR_interface_reg:g.op[66]
OR_reg_op[67] <= OR_interface_reg:g.op[67]
OR_reg_op[68] <= OR_interface_reg:g.op[68]
OR_reg_op[69] <= OR_interface_reg:g.op[69]
OR_reg_op[70] <= OR_interface_reg:g.op[70]
OR_reg_op[71] <= OR_interface_reg:g.op[71]
OR_reg_op[72] <= OR_interface_reg:g.op[72]
OR_reg_op[73] <= OR_interface_reg:g.op[73]
OR_reg_op[74] <= OR_interface_reg:g.op[74]
OR_reg_op[75] <= OR_interface_reg:g.op[75]
OR_reg_op[76] <= OR_interface_reg:g.op[76]
OR_reg_op[77] <= OR_interface_reg:g.op[77]
OR_reg_op[78] <= OR_interface_reg:g.op[78]
OR_reg_op[79] <= OR_interface_reg:g.op[79]
OR_reg_op[80] <= OR_interface_reg:g.op[80]
OR_reg_op[81] <= OR_interface_reg:g.op[81]
OR_reg_op[82] <= OR_interface_reg:g.op[82]
OR_reg_op[83] <= OR_interface_reg:g.op[83]
OR_reg_op[84] <= OR_interface_reg:g.op[84]
OR_reg_op[85] <= OR_interface_reg:g.op[85]
OR_reg_op[86] <= OR_interface_reg:g.op[86]
OR_reg_op[87] <= OR_interface_reg:g.op[87]
OR_reg_op[88] <= OR_interface_reg:g.op[88]
OR_reg_op[89] <= OR_interface_reg:g.op[89]
OR_reg_op[90] <= OR_interface_reg:g.op[90]
OR_reg_op[91] <= OR_interface_reg:g.op[91]
OR_reg_op[92] <= OR_interface_reg:g.op[92]
OR_reg_op[93] <= OR_interface_reg:g.op[93]
OR_reg_op[94] <= OR_interface_reg:g.op[94]
OR_reg_op[95] <= OR_interface_reg:g.op[95]
OR_reg_op[96] <= OR_interface_reg:g.op[96]
OR_reg_op[97] <= OR_interface_reg:g.op[97]
OR_reg_op[98] <= OR_interface_reg:g.op[98]
OR_reg_op[99] <= OR_interface_reg:g.op[99]
PE2_op[0] <= priority_encoder2:f.update[0]
PE2_op[1] <= priority_encoder2:f.update[1]
PE2_op[2] <= priority_encoder2:f.update[2]
PE2_op[3] <= priority_encoder2:f.update[3]
PE2_op[4] <= priority_encoder2:f.update[4]
PE2_op[5] <= priority_encoder2:f.update[5]
PE2_op[6] <= priority_encoder2:f.update[6]
PE2_op[7] <= priority_encoder2:f.update[7]
RF_a3_control[0] => Equal2.IN1
RF_a3_control[0] => Equal3.IN1
RF_a3_control[0] => Equal4.IN0
RF_a3_control[1] => Equal2.IN0
RF_a3_control[1] => Equal3.IN0
RF_a3_control[1] => Equal4.IN1
RF_d3_control[0] => Equal5.IN1
RF_d3_control[0] => Equal6.IN1
RF_d3_control[0] => Equal7.IN0
RF_d3_control[0] => Equal8.IN1
RF_d3_control[1] => Equal5.IN0
RF_d3_control[1] => Equal6.IN0
RF_d3_control[1] => Equal7.IN1
RF_d3_control[1] => Equal8.IN0
RF_d1_mux_control[0] => Equal9.IN3
RF_d1_mux_control[0] => Equal11.IN3
RF_d1_mux_control[0] => Equal12.IN2
RF_d1_mux_control[0] => Equal13.IN3
RF_d1_mux_control[0] => Equal14.IN2
RF_d1_mux_control[0] => Equal15.IN3
RF_d1_mux_control[0] => Equal16.IN1
RF_d1_mux_control[0] => Equal17.IN3
RF_d1_mux_control[0] => Equal18.IN2
RF_d1_mux_control[1] => Equal9.IN2
RF_d1_mux_control[1] => Equal11.IN2
RF_d1_mux_control[1] => Equal12.IN3
RF_d1_mux_control[1] => Equal13.IN2
RF_d1_mux_control[1] => Equal14.IN1
RF_d1_mux_control[1] => Equal15.IN1
RF_d1_mux_control[1] => Equal16.IN3
RF_d1_mux_control[1] => Equal17.IN2
RF_d1_mux_control[1] => Equal18.IN1
RF_d1_mux_control[2] => Equal9.IN1
RF_d1_mux_control[2] => Equal11.IN1
RF_d1_mux_control[2] => Equal12.IN1
RF_d1_mux_control[2] => Equal13.IN1
RF_d1_mux_control[2] => Equal14.IN3
RF_d1_mux_control[2] => Equal15.IN2
RF_d1_mux_control[2] => Equal16.IN2
RF_d1_mux_control[2] => Equal17.IN1
RF_d1_mux_control[2] => Equal18.IN0
RF_d1_mux_control[3] => Equal9.IN0
RF_d1_mux_control[3] => Equal11.IN0
RF_d1_mux_control[3] => Equal12.IN0
RF_d1_mux_control[3] => Equal13.IN0
RF_d1_mux_control[3] => Equal14.IN0
RF_d1_mux_control[3] => Equal15.IN0
RF_d1_mux_control[3] => Equal16.IN0
RF_d1_mux_control[3] => Equal17.IN0
RF_d1_mux_control[3] => Equal18.IN3
RF_d2_mux_control[0] => Equal19.IN3
RF_d2_mux_control[0] => Equal21.IN3
RF_d2_mux_control[0] => Equal22.IN2
RF_d2_mux_control[0] => Equal23.IN3
RF_d2_mux_control[0] => Equal24.IN2
RF_d2_mux_control[0] => Equal25.IN3
RF_d2_mux_control[0] => Equal26.IN1
RF_d2_mux_control[0] => Equal27.IN3
RF_d2_mux_control[0] => Equal28.IN2
RF_d2_mux_control[1] => Equal19.IN2
RF_d2_mux_control[1] => Equal21.IN2
RF_d2_mux_control[1] => Equal22.IN3
RF_d2_mux_control[1] => Equal23.IN2
RF_d2_mux_control[1] => Equal24.IN1
RF_d2_mux_control[1] => Equal25.IN1
RF_d2_mux_control[1] => Equal26.IN3
RF_d2_mux_control[1] => Equal27.IN2
RF_d2_mux_control[1] => Equal28.IN1
RF_d2_mux_control[2] => Equal19.IN1
RF_d2_mux_control[2] => Equal21.IN1
RF_d2_mux_control[2] => Equal22.IN1
RF_d2_mux_control[2] => Equal23.IN1
RF_d2_mux_control[2] => Equal24.IN3
RF_d2_mux_control[2] => Equal25.IN2
RF_d2_mux_control[2] => Equal26.IN2
RF_d2_mux_control[2] => Equal27.IN1
RF_d2_mux_control[2] => Equal28.IN0
RF_d2_mux_control[3] => Equal19.IN0
RF_d2_mux_control[3] => Equal21.IN0
RF_d2_mux_control[3] => Equal22.IN0
RF_d2_mux_control[3] => Equal23.IN0
RF_d2_mux_control[3] => Equal24.IN0
RF_d2_mux_control[3] => Equal25.IN0
RF_d2_mux_control[3] => Equal26.IN0
RF_d2_mux_control[3] => Equal27.IN0
RF_d2_mux_control[3] => Equal28.IN3
PE2_dest[0] <= priority_encoder2:f.op_addr[0]
PE2_dest[1] <= priority_encoder2:f.op_addr[1]
PE2_dest[2] <= priority_encoder2:f.op_addr[2]
ALU3_op[0] <= ALU_3:c.alu_out[0]
ALU3_op[1] <= ALU_3:c.alu_out[1]
ALU3_op[2] <= ALU_3:c.alu_out[2]
ALU3_op[3] <= ALU_3:c.alu_out[3]
ALU3_op[4] <= ALU_3:c.alu_out[4]
ALU3_op[5] <= ALU_3:c.alu_out[5]
ALU3_op[6] <= ALU_3:c.alu_out[6]
ALU3_op[7] <= ALU_3:c.alu_out[7]
ALU3_op[8] <= ALU_3:c.alu_out[8]
ALU3_op[9] <= ALU_3:c.alu_out[9]
ALU3_op[10] <= ALU_3:c.alu_out[10]
ALU3_op[11] <= ALU_3:c.alu_out[11]
ALU3_op[12] <= ALU_3:c.alu_out[12]
ALU3_op[13] <= ALU_3:c.alu_out[13]
ALU3_op[14] <= ALU_3:c.alu_out[14]
ALU3_op[15] <= ALU_3:c.alu_out[15]
RF_d2_or[0] <= RegFile:d.rf_d2[0]
RF_d2_or[1] <= RegFile:d.rf_d2[1]
RF_d2_or[2] <= RegFile:d.rf_d2[2]
RF_d2_or[3] <= RegFile:d.rf_d2[3]
RF_d2_or[4] <= RegFile:d.rf_d2[4]
RF_d2_or[5] <= RegFile:d.rf_d2[5]
RF_d2_or[6] <= RegFile:d.rf_d2[6]
RF_d2_or[7] <= RegFile:d.rf_d2[7]
RF_d2_or[8] <= RegFile:d.rf_d2[8]
RF_d2_or[9] <= RegFile:d.rf_d2[9]
RF_d2_or[10] <= RegFile:d.rf_d2[10]
RF_d2_or[11] <= RegFile:d.rf_d2[11]
RF_d2_or[12] <= RegFile:d.rf_d2[12]
RF_d2_or[13] <= RegFile:d.rf_d2[13]
RF_d2_or[14] <= RegFile:d.rf_d2[14]
RF_d2_or[15] <= RegFile:d.rf_d2[15]


|Top_entity|OR_stage:c|SE6:a
ip[0] => op[0].DATAIN
ip[1] => op[1].DATAIN
ip[2] => op[2].DATAIN
ip[3] => op[3].DATAIN
ip[4] => op[4].DATAIN
ip[5] => op[6].DATAIN
ip[5] => op[5].DATAIN
ip[5] => op[15].DATAIN
ip[5] => op[14].DATAIN
ip[5] => op[13].DATAIN
ip[5] => op[12].DATAIN
ip[5] => op[11].DATAIN
ip[5] => op[10].DATAIN
ip[5] => op[9].DATAIN
ip[5] => op[8].DATAIN
ip[5] => op[7].DATAIN
op[0] <= ip[0].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= ip[1].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= ip[2].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= ip[3].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= ip[4].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[6] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[7] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[8] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[9] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[10] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[11] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[12] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[13] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[14] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[15] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|SE9:b
ip[0] => op[0].DATAIN
ip[1] => op[1].DATAIN
ip[2] => op[2].DATAIN
ip[3] => op[3].DATAIN
ip[4] => op[4].DATAIN
ip[5] => op[5].DATAIN
ip[6] => op[6].DATAIN
ip[7] => op[7].DATAIN
ip[8] => op[9].DATAIN
ip[8] => op[8].DATAIN
ip[8] => op[15].DATAIN
ip[8] => op[14].DATAIN
ip[8] => op[13].DATAIN
ip[8] => op[12].DATAIN
ip[8] => op[11].DATAIN
ip[8] => op[10].DATAIN
op[0] <= ip[0].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= ip[1].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= ip[2].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= ip[3].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= ip[4].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[6] <= ip[6].DB_MAX_OUTPUT_PORT_TYPE
op[7] <= ip[7].DB_MAX_OUTPUT_PORT_TYPE
op[8] <= ip[8].DB_MAX_OUTPUT_PORT_TYPE
op[9] <= ip[8].DB_MAX_OUTPUT_PORT_TYPE
op[10] <= ip[8].DB_MAX_OUTPUT_PORT_TYPE
op[11] <= ip[8].DB_MAX_OUTPUT_PORT_TYPE
op[12] <= ip[8].DB_MAX_OUTPUT_PORT_TYPE
op[13] <= ip[8].DB_MAX_OUTPUT_PORT_TYPE
op[14] <= ip[8].DB_MAX_OUTPUT_PORT_TYPE
op[15] <= ip[8].DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|ALU_3:c
alu_a[0] => Add0.IN16
alu_a[1] => Add0.IN15
alu_a[2] => Add0.IN14
alu_a[3] => Add0.IN13
alu_a[4] => Add0.IN12
alu_a[5] => Add0.IN11
alu_a[6] => Add0.IN10
alu_a[7] => Add0.IN9
alu_a[8] => Add0.IN8
alu_a[9] => Add0.IN7
alu_a[10] => Add0.IN6
alu_a[11] => Add0.IN5
alu_a[12] => Add0.IN4
alu_a[13] => Add0.IN3
alu_a[14] => Add0.IN2
alu_a[15] => Add0.IN1
alu_b[0] => Add0.IN32
alu_b[1] => Add0.IN31
alu_b[2] => Add0.IN30
alu_b[3] => Add0.IN29
alu_b[4] => Add0.IN28
alu_b[5] => Add0.IN27
alu_b[6] => Add0.IN26
alu_b[7] => Add0.IN25
alu_b[8] => Add0.IN24
alu_b[9] => Add0.IN23
alu_b[10] => Add0.IN22
alu_b[11] => Add0.IN21
alu_b[12] => Add0.IN20
alu_b[13] => Add0.IN19
alu_b[14] => Add0.IN18
alu_b[15] => Add0.IN17
alu_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|RegFile:d
CLK => reg:R:0:Rn.CLK
CLK => reg:R:1:Rn.CLK
CLK => reg:R:2:Rn.CLK
CLK => reg:R:3:Rn.CLK
CLK => reg:R:4:Rn.CLK
CLK => reg:R:5:Rn.CLK
CLK => reg:R:6:Rn.CLK
reset => reg:R:0:Rn.reset
reset => reg:R:1:Rn.reset
reset => reg:R:2:Rn.reset
reset => reg:R:3:Rn.reset
reset => reg:R:4:Rn.reset
reset => reg:R:5:Rn.reset
reset => reg:R:6:Rn.reset
rf_a1[0] => Mux0.IN3
rf_a1[0] => Mux1.IN3
rf_a1[0] => Mux2.IN3
rf_a1[0] => Mux3.IN3
rf_a1[0] => Mux4.IN3
rf_a1[0] => Mux5.IN3
rf_a1[0] => Mux6.IN3
rf_a1[0] => Mux7.IN3
rf_a1[0] => Mux8.IN3
rf_a1[0] => Mux9.IN3
rf_a1[0] => Mux10.IN3
rf_a1[0] => Mux11.IN3
rf_a1[0] => Mux12.IN3
rf_a1[0] => Mux13.IN3
rf_a1[0] => Mux14.IN3
rf_a1[0] => Mux15.IN3
rf_a1[0] => Mux16.IN10
rf_a1[0] => Mux17.IN10
rf_a1[0] => Mux18.IN10
rf_a1[0] => Mux19.IN10
rf_a1[0] => Mux20.IN10
rf_a1[0] => Mux21.IN10
rf_a1[0] => Mux22.IN10
rf_a1[0] => Mux23.IN10
rf_a1[0] => Mux24.IN10
rf_a1[0] => Mux25.IN10
rf_a1[0] => Mux26.IN10
rf_a1[0] => Mux27.IN10
rf_a1[0] => Mux28.IN10
rf_a1[0] => Mux29.IN10
rf_a1[0] => Mux30.IN10
rf_a1[0] => Mux31.IN10
rf_a1[1] => Mux0.IN2
rf_a1[1] => Mux1.IN2
rf_a1[1] => Mux2.IN2
rf_a1[1] => Mux3.IN2
rf_a1[1] => Mux4.IN2
rf_a1[1] => Mux5.IN2
rf_a1[1] => Mux6.IN2
rf_a1[1] => Mux7.IN2
rf_a1[1] => Mux8.IN2
rf_a1[1] => Mux9.IN2
rf_a1[1] => Mux10.IN2
rf_a1[1] => Mux11.IN2
rf_a1[1] => Mux12.IN2
rf_a1[1] => Mux13.IN2
rf_a1[1] => Mux14.IN2
rf_a1[1] => Mux15.IN2
rf_a1[1] => Mux16.IN9
rf_a1[1] => Mux17.IN9
rf_a1[1] => Mux18.IN9
rf_a1[1] => Mux19.IN9
rf_a1[1] => Mux20.IN9
rf_a1[1] => Mux21.IN9
rf_a1[1] => Mux22.IN9
rf_a1[1] => Mux23.IN9
rf_a1[1] => Mux24.IN9
rf_a1[1] => Mux25.IN9
rf_a1[1] => Mux26.IN9
rf_a1[1] => Mux27.IN9
rf_a1[1] => Mux28.IN9
rf_a1[1] => Mux29.IN9
rf_a1[1] => Mux30.IN9
rf_a1[1] => Mux31.IN9
rf_a1[2] => Mux0.IN1
rf_a1[2] => Mux1.IN1
rf_a1[2] => Mux2.IN1
rf_a1[2] => Mux3.IN1
rf_a1[2] => Mux4.IN1
rf_a1[2] => Mux5.IN1
rf_a1[2] => Mux6.IN1
rf_a1[2] => Mux7.IN1
rf_a1[2] => Mux8.IN1
rf_a1[2] => Mux9.IN1
rf_a1[2] => Mux10.IN1
rf_a1[2] => Mux11.IN1
rf_a1[2] => Mux12.IN1
rf_a1[2] => Mux13.IN1
rf_a1[2] => Mux14.IN1
rf_a1[2] => Mux15.IN1
rf_a1[2] => Mux16.IN8
rf_a1[2] => Mux17.IN8
rf_a1[2] => Mux18.IN8
rf_a1[2] => Mux19.IN8
rf_a1[2] => Mux20.IN8
rf_a1[2] => Mux21.IN8
rf_a1[2] => Mux22.IN8
rf_a1[2] => Mux23.IN8
rf_a1[2] => Mux24.IN8
rf_a1[2] => Mux25.IN8
rf_a1[2] => Mux26.IN8
rf_a1[2] => Mux27.IN8
rf_a1[2] => Mux28.IN8
rf_a1[2] => Mux29.IN8
rf_a1[2] => Mux30.IN8
rf_a1[2] => Mux31.IN8
rf_a2[0] => Mux32.IN3
rf_a2[0] => Mux33.IN3
rf_a2[0] => Mux34.IN3
rf_a2[0] => Mux35.IN3
rf_a2[0] => Mux36.IN3
rf_a2[0] => Mux37.IN3
rf_a2[0] => Mux38.IN3
rf_a2[0] => Mux39.IN3
rf_a2[0] => Mux40.IN3
rf_a2[0] => Mux41.IN3
rf_a2[0] => Mux42.IN3
rf_a2[0] => Mux43.IN3
rf_a2[0] => Mux44.IN3
rf_a2[0] => Mux45.IN3
rf_a2[0] => Mux46.IN3
rf_a2[0] => Mux47.IN3
rf_a2[0] => Mux48.IN10
rf_a2[0] => Mux49.IN10
rf_a2[0] => Mux50.IN10
rf_a2[0] => Mux51.IN10
rf_a2[0] => Mux52.IN10
rf_a2[0] => Mux53.IN10
rf_a2[0] => Mux54.IN10
rf_a2[0] => Mux55.IN10
rf_a2[0] => Mux56.IN10
rf_a2[0] => Mux57.IN10
rf_a2[0] => Mux58.IN10
rf_a2[0] => Mux59.IN10
rf_a2[0] => Mux60.IN10
rf_a2[0] => Mux61.IN10
rf_a2[0] => Mux62.IN10
rf_a2[0] => Mux63.IN10
rf_a2[1] => Mux32.IN2
rf_a2[1] => Mux33.IN2
rf_a2[1] => Mux34.IN2
rf_a2[1] => Mux35.IN2
rf_a2[1] => Mux36.IN2
rf_a2[1] => Mux37.IN2
rf_a2[1] => Mux38.IN2
rf_a2[1] => Mux39.IN2
rf_a2[1] => Mux40.IN2
rf_a2[1] => Mux41.IN2
rf_a2[1] => Mux42.IN2
rf_a2[1] => Mux43.IN2
rf_a2[1] => Mux44.IN2
rf_a2[1] => Mux45.IN2
rf_a2[1] => Mux46.IN2
rf_a2[1] => Mux47.IN2
rf_a2[1] => Mux48.IN9
rf_a2[1] => Mux49.IN9
rf_a2[1] => Mux50.IN9
rf_a2[1] => Mux51.IN9
rf_a2[1] => Mux52.IN9
rf_a2[1] => Mux53.IN9
rf_a2[1] => Mux54.IN9
rf_a2[1] => Mux55.IN9
rf_a2[1] => Mux56.IN9
rf_a2[1] => Mux57.IN9
rf_a2[1] => Mux58.IN9
rf_a2[1] => Mux59.IN9
rf_a2[1] => Mux60.IN9
rf_a2[1] => Mux61.IN9
rf_a2[1] => Mux62.IN9
rf_a2[1] => Mux63.IN9
rf_a2[2] => Mux32.IN1
rf_a2[2] => Mux33.IN1
rf_a2[2] => Mux34.IN1
rf_a2[2] => Mux35.IN1
rf_a2[2] => Mux36.IN1
rf_a2[2] => Mux37.IN1
rf_a2[2] => Mux38.IN1
rf_a2[2] => Mux39.IN1
rf_a2[2] => Mux40.IN1
rf_a2[2] => Mux41.IN1
rf_a2[2] => Mux42.IN1
rf_a2[2] => Mux43.IN1
rf_a2[2] => Mux44.IN1
rf_a2[2] => Mux45.IN1
rf_a2[2] => Mux46.IN1
rf_a2[2] => Mux47.IN1
rf_a2[2] => Mux48.IN8
rf_a2[2] => Mux49.IN8
rf_a2[2] => Mux50.IN8
rf_a2[2] => Mux51.IN8
rf_a2[2] => Mux52.IN8
rf_a2[2] => Mux53.IN8
rf_a2[2] => Mux54.IN8
rf_a2[2] => Mux55.IN8
rf_a2[2] => Mux56.IN8
rf_a2[2] => Mux57.IN8
rf_a2[2] => Mux58.IN8
rf_a2[2] => Mux59.IN8
rf_a2[2] => Mux60.IN8
rf_a2[2] => Mux61.IN8
rf_a2[2] => Mux62.IN8
rf_a2[2] => Mux63.IN8
rf_a3[0] => Mux64.IN10
rf_a3[0] => Mux65.IN10
rf_a3[0] => Mux66.IN10
rf_a3[0] => Mux67.IN10
rf_a3[0] => Mux68.IN10
rf_a3[0] => Mux69.IN10
rf_a3[0] => Mux70.IN10
rf_a3[1] => Mux64.IN9
rf_a3[1] => Mux65.IN9
rf_a3[1] => Mux66.IN9
rf_a3[1] => Mux67.IN9
rf_a3[1] => Mux68.IN9
rf_a3[1] => Mux69.IN9
rf_a3[1] => Mux70.IN9
rf_a3[2] => Mux64.IN8
rf_a3[2] => Mux65.IN8
rf_a3[2] => Mux66.IN8
rf_a3[2] => Mux67.IN8
rf_a3[2] => Mux68.IN8
rf_a3[2] => Mux69.IN8
rf_a3[2] => Mux70.IN8
rf_d3[0] => reg:R:0:Rn.ip[0]
rf_d3[0] => reg:R:1:Rn.ip[0]
rf_d3[0] => reg:R:2:Rn.ip[0]
rf_d3[0] => reg:R:3:Rn.ip[0]
rf_d3[0] => reg:R:4:Rn.ip[0]
rf_d3[0] => reg:R:5:Rn.ip[0]
rf_d3[0] => reg:R:6:Rn.ip[0]
rf_d3[1] => reg:R:0:Rn.ip[1]
rf_d3[1] => reg:R:1:Rn.ip[1]
rf_d3[1] => reg:R:2:Rn.ip[1]
rf_d3[1] => reg:R:3:Rn.ip[1]
rf_d3[1] => reg:R:4:Rn.ip[1]
rf_d3[1] => reg:R:5:Rn.ip[1]
rf_d3[1] => reg:R:6:Rn.ip[1]
rf_d3[2] => reg:R:0:Rn.ip[2]
rf_d3[2] => reg:R:1:Rn.ip[2]
rf_d3[2] => reg:R:2:Rn.ip[2]
rf_d3[2] => reg:R:3:Rn.ip[2]
rf_d3[2] => reg:R:4:Rn.ip[2]
rf_d3[2] => reg:R:5:Rn.ip[2]
rf_d3[2] => reg:R:6:Rn.ip[2]
rf_d3[3] => reg:R:0:Rn.ip[3]
rf_d3[3] => reg:R:1:Rn.ip[3]
rf_d3[3] => reg:R:2:Rn.ip[3]
rf_d3[3] => reg:R:3:Rn.ip[3]
rf_d3[3] => reg:R:4:Rn.ip[3]
rf_d3[3] => reg:R:5:Rn.ip[3]
rf_d3[3] => reg:R:6:Rn.ip[3]
rf_d3[4] => reg:R:0:Rn.ip[4]
rf_d3[4] => reg:R:1:Rn.ip[4]
rf_d3[4] => reg:R:2:Rn.ip[4]
rf_d3[4] => reg:R:3:Rn.ip[4]
rf_d3[4] => reg:R:4:Rn.ip[4]
rf_d3[4] => reg:R:5:Rn.ip[4]
rf_d3[4] => reg:R:6:Rn.ip[4]
rf_d3[5] => reg:R:0:Rn.ip[5]
rf_d3[5] => reg:R:1:Rn.ip[5]
rf_d3[5] => reg:R:2:Rn.ip[5]
rf_d3[5] => reg:R:3:Rn.ip[5]
rf_d3[5] => reg:R:4:Rn.ip[5]
rf_d3[5] => reg:R:5:Rn.ip[5]
rf_d3[5] => reg:R:6:Rn.ip[5]
rf_d3[6] => reg:R:0:Rn.ip[6]
rf_d3[6] => reg:R:1:Rn.ip[6]
rf_d3[6] => reg:R:2:Rn.ip[6]
rf_d3[6] => reg:R:3:Rn.ip[6]
rf_d3[6] => reg:R:4:Rn.ip[6]
rf_d3[6] => reg:R:5:Rn.ip[6]
rf_d3[6] => reg:R:6:Rn.ip[6]
rf_d3[7] => reg:R:0:Rn.ip[7]
rf_d3[7] => reg:R:1:Rn.ip[7]
rf_d3[7] => reg:R:2:Rn.ip[7]
rf_d3[7] => reg:R:3:Rn.ip[7]
rf_d3[7] => reg:R:4:Rn.ip[7]
rf_d3[7] => reg:R:5:Rn.ip[7]
rf_d3[7] => reg:R:6:Rn.ip[7]
rf_d3[8] => reg:R:0:Rn.ip[8]
rf_d3[8] => reg:R:1:Rn.ip[8]
rf_d3[8] => reg:R:2:Rn.ip[8]
rf_d3[8] => reg:R:3:Rn.ip[8]
rf_d3[8] => reg:R:4:Rn.ip[8]
rf_d3[8] => reg:R:5:Rn.ip[8]
rf_d3[8] => reg:R:6:Rn.ip[8]
rf_d3[9] => reg:R:0:Rn.ip[9]
rf_d3[9] => reg:R:1:Rn.ip[9]
rf_d3[9] => reg:R:2:Rn.ip[9]
rf_d3[9] => reg:R:3:Rn.ip[9]
rf_d3[9] => reg:R:4:Rn.ip[9]
rf_d3[9] => reg:R:5:Rn.ip[9]
rf_d3[9] => reg:R:6:Rn.ip[9]
rf_d3[10] => reg:R:0:Rn.ip[10]
rf_d3[10] => reg:R:1:Rn.ip[10]
rf_d3[10] => reg:R:2:Rn.ip[10]
rf_d3[10] => reg:R:3:Rn.ip[10]
rf_d3[10] => reg:R:4:Rn.ip[10]
rf_d3[10] => reg:R:5:Rn.ip[10]
rf_d3[10] => reg:R:6:Rn.ip[10]
rf_d3[11] => reg:R:0:Rn.ip[11]
rf_d3[11] => reg:R:1:Rn.ip[11]
rf_d3[11] => reg:R:2:Rn.ip[11]
rf_d3[11] => reg:R:3:Rn.ip[11]
rf_d3[11] => reg:R:4:Rn.ip[11]
rf_d3[11] => reg:R:5:Rn.ip[11]
rf_d3[11] => reg:R:6:Rn.ip[11]
rf_d3[12] => reg:R:0:Rn.ip[12]
rf_d3[12] => reg:R:1:Rn.ip[12]
rf_d3[12] => reg:R:2:Rn.ip[12]
rf_d3[12] => reg:R:3:Rn.ip[12]
rf_d3[12] => reg:R:4:Rn.ip[12]
rf_d3[12] => reg:R:5:Rn.ip[12]
rf_d3[12] => reg:R:6:Rn.ip[12]
rf_d3[13] => reg:R:0:Rn.ip[13]
rf_d3[13] => reg:R:1:Rn.ip[13]
rf_d3[13] => reg:R:2:Rn.ip[13]
rf_d3[13] => reg:R:3:Rn.ip[13]
rf_d3[13] => reg:R:4:Rn.ip[13]
rf_d3[13] => reg:R:5:Rn.ip[13]
rf_d3[13] => reg:R:6:Rn.ip[13]
rf_d3[14] => reg:R:0:Rn.ip[14]
rf_d3[14] => reg:R:1:Rn.ip[14]
rf_d3[14] => reg:R:2:Rn.ip[14]
rf_d3[14] => reg:R:3:Rn.ip[14]
rf_d3[14] => reg:R:4:Rn.ip[14]
rf_d3[14] => reg:R:5:Rn.ip[14]
rf_d3[14] => reg:R:6:Rn.ip[14]
rf_d3[15] => reg:R:0:Rn.ip[15]
rf_d3[15] => reg:R:1:Rn.ip[15]
rf_d3[15] => reg:R:2:Rn.ip[15]
rf_d3[15] => reg:R:3:Rn.ip[15]
rf_d3[15] => reg:R:4:Rn.ip[15]
rf_d3[15] => reg:R:5:Rn.ip[15]
rf_d3[15] => reg:R:6:Rn.ip[15]
rf_d1[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
rf_d1[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rf_d2[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rf_wr => wr_enable_final[0].IN1
rf_wr => wr_enable_final[1].IN1
rf_wr => wr_enable_final[2].IN1
rf_wr => wr_enable_final[3].IN1
rf_wr => wr_enable_final[4].IN1
rf_wr => wr_enable_final[5].IN1
rf_wr => wr_enable_final[6].IN1


|Top_entity|OR_stage:c|RegFile:d|reg:\R:0:Rn
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|RegFile:d|reg:\R:1:Rn
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|RegFile:d|reg:\R:2:Rn
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|RegFile:d|reg:\R:3:Rn
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|RegFile:d|reg:\R:4:Rn
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|RegFile:d|reg:\R:5:Rn
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|RegFile:d|reg:\R:6:Rn
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|R7:e
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|priority_encoder2:f
ip[0] => op_addr.OUTPUTSELECT
ip[0] => op_addr.OUTPUTSELECT
ip[0] => op_addr.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[1] => op_addr.OUTPUTSELECT
ip[1] => op_addr.OUTPUTSELECT
ip[1] => op_addr.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.DATAB
ip[2] => op_addr.OUTPUTSELECT
ip[2] => op_addr.OUTPUTSELECT
ip[2] => op_addr.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.DATAB
ip[2] => update.DATAB
ip[3] => op_addr.OUTPUTSELECT
ip[3] => op_addr.OUTPUTSELECT
ip[3] => op_addr.OUTPUTSELECT
ip[3] => update.OUTPUTSELECT
ip[3] => update.OUTPUTSELECT
ip[3] => update.OUTPUTSELECT
ip[3] => update.OUTPUTSELECT
ip[3] => update.DATAB
ip[3] => update.DATAB
ip[3] => update.DATAB
ip[4] => op_addr.OUTPUTSELECT
ip[4] => op_addr.OUTPUTSELECT
ip[4] => op_addr.OUTPUTSELECT
ip[4] => update.OUTPUTSELECT
ip[4] => update.OUTPUTSELECT
ip[4] => update.OUTPUTSELECT
ip[4] => update.DATAB
ip[4] => update.DATAB
ip[4] => update.DATAB
ip[4] => update.DATAB
ip[5] => op_addr.OUTPUTSELECT
ip[5] => op_addr.OUTPUTSELECT
ip[5] => op_addr.OUTPUTSELECT
ip[5] => update.OUTPUTSELECT
ip[5] => update.OUTPUTSELECT
ip[5] => update.DATAB
ip[5] => update.DATAB
ip[5] => update.DATAB
ip[5] => update.DATAB
ip[5] => update.DATAB
ip[6] => op_addr.OUTPUTSELECT
ip[6] => op_addr.OUTPUTSELECT
ip[6] => update.OUTPUTSELECT
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[7] => op_addr.DATAA
ip[7] => op_addr.DATAA
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
op_addr[0] <= op_addr.DB_MAX_OUTPUT_PORT_TYPE
op_addr[1] <= op_addr.DB_MAX_OUTPUT_PORT_TYPE
op_addr[2] <= op_addr.DB_MAX_OUTPUT_PORT_TYPE
update[0] <= <GND>
update[1] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[2] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[3] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[4] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[5] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[6] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[7] <= update.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|OR_stage:c|OR_interface_reg:g
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
CLK => op[16]~reg0.CLK
CLK => op[17]~reg0.CLK
CLK => op[18]~reg0.CLK
CLK => op[19]~reg0.CLK
CLK => op[20]~reg0.CLK
CLK => op[21]~reg0.CLK
CLK => op[22]~reg0.CLK
CLK => op[23]~reg0.CLK
CLK => op[24]~reg0.CLK
CLK => op[25]~reg0.CLK
CLK => op[26]~reg0.CLK
CLK => op[27]~reg0.CLK
CLK => op[28]~reg0.CLK
CLK => op[29]~reg0.CLK
CLK => op[30]~reg0.CLK
CLK => op[31]~reg0.CLK
CLK => op[32]~reg0.CLK
CLK => op[33]~reg0.CLK
CLK => op[34]~reg0.CLK
CLK => op[35]~reg0.CLK
CLK => op[36]~reg0.CLK
CLK => op[37]~reg0.CLK
CLK => op[38]~reg0.CLK
CLK => op[39]~reg0.CLK
CLK => op[40]~reg0.CLK
CLK => op[41]~reg0.CLK
CLK => op[42]~reg0.CLK
CLK => op[43]~reg0.CLK
CLK => op[44]~reg0.CLK
CLK => op[45]~reg0.CLK
CLK => op[46]~reg0.CLK
CLK => op[47]~reg0.CLK
CLK => op[48]~reg0.CLK
CLK => op[49]~reg0.CLK
CLK => op[50]~reg0.CLK
CLK => op[51]~reg0.CLK
CLK => op[52]~reg0.CLK
CLK => op[53]~reg0.CLK
CLK => op[54]~reg0.CLK
CLK => op[55]~reg0.CLK
CLK => op[56]~reg0.CLK
CLK => op[57]~reg0.CLK
CLK => op[58]~reg0.CLK
CLK => op[59]~reg0.CLK
CLK => op[60]~reg0.CLK
CLK => op[61]~reg0.CLK
CLK => op[62]~reg0.CLK
CLK => op[63]~reg0.CLK
CLK => op[64]~reg0.CLK
CLK => op[65]~reg0.CLK
CLK => op[66]~reg0.CLK
CLK => op[67]~reg0.CLK
CLK => op[68]~reg0.CLK
CLK => op[69]~reg0.CLK
CLK => op[70]~reg0.CLK
CLK => op[71]~reg0.CLK
CLK => op[72]~reg0.CLK
CLK => op[73]~reg0.CLK
CLK => op[74]~reg0.CLK
CLK => op[75]~reg0.CLK
CLK => op[76]~reg0.CLK
CLK => op[77]~reg0.CLK
CLK => op[78]~reg0.CLK
CLK => op[79]~reg0.CLK
CLK => op[80]~reg0.CLK
CLK => op[81]~reg0.CLK
CLK => op[82]~reg0.CLK
CLK => op[83]~reg0.CLK
CLK => op[84]~reg0.CLK
CLK => op[85]~reg0.CLK
CLK => op[86]~reg0.CLK
CLK => op[87]~reg0.CLK
CLK => op[88]~reg0.CLK
CLK => op[89]~reg0.CLK
CLK => op[90]~reg0.CLK
CLK => op[91]~reg0.CLK
CLK => op[92]~reg0.CLK
CLK => op[93]~reg0.CLK
CLK => op[94]~reg0.CLK
CLK => op[95]~reg0.CLK
CLK => op[96]~reg0.CLK
CLK => op[97]~reg0.CLK
CLK => op[98]~reg0.CLK
CLK => op[99]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
ip[16] => op.DATAB
ip[17] => op.DATAB
ip[18] => op.DATAB
ip[19] => op.DATAB
ip[20] => op.DATAB
ip[21] => op.DATAB
ip[22] => op.DATAB
ip[23] => op.DATAB
ip[24] => op.DATAB
ip[25] => op.DATAB
ip[26] => op.DATAB
ip[27] => op.DATAB
ip[28] => op.DATAB
ip[29] => op.DATAB
ip[30] => op.DATAB
ip[31] => op.DATAB
ip[32] => op.DATAB
ip[33] => op.DATAB
ip[34] => op.DATAB
ip[35] => op.DATAB
ip[36] => op.DATAB
ip[37] => op.DATAB
ip[38] => op.DATAB
ip[39] => op.DATAB
ip[40] => op.DATAB
ip[41] => op.DATAB
ip[42] => op.DATAB
ip[43] => op.DATAB
ip[44] => op.DATAB
ip[45] => op.DATAB
ip[46] => op.DATAB
ip[47] => op.DATAB
ip[48] => op.DATAB
ip[49] => op.DATAB
ip[50] => op.DATAB
ip[51] => op.DATAB
ip[52] => op.DATAB
ip[53] => op.DATAB
ip[54] => op.DATAB
ip[55] => op.DATAB
ip[56] => op.DATAB
ip[57] => op.DATAB
ip[58] => op.DATAB
ip[59] => op.DATAB
ip[60] => op.DATAB
ip[61] => op.DATAB
ip[62] => op.DATAB
ip[63] => op.DATAB
ip[64] => op.DATAB
ip[65] => op.DATAB
ip[66] => op.DATAB
ip[67] => op.DATAB
ip[68] => op.DATAB
ip[69] => op.DATAB
ip[70] => op.DATAB
ip[71] => op.DATAB
ip[72] => op.DATAB
ip[73] => op.DATAB
ip[74] => op.DATAB
ip[75] => op.DATAB
ip[76] => op.DATAB
ip[77] => op.DATAB
ip[78] => op.DATAB
ip[79] => op.DATAB
ip[80] => op.DATAB
ip[81] => op.DATAB
ip[82] => op.DATAB
ip[83] => op.DATAB
ip[84] => op.DATAB
ip[85] => op.DATAB
ip[86] => op.DATAB
ip[87] => op.DATAB
ip[88] => op.DATAB
ip[89] => op.DATAB
ip[90] => op.DATAB
ip[91] => op.DATAB
ip[92] => op.DATAB
ip[93] => op.DATAB
ip[94] => op.DATAB
ip[95] => op.DATAB
ip[96] => op.DATAB
ip[97] => op.DATAB
ip[98] => op.DATAB
ip[99] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[16] <= op[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[17] <= op[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[18] <= op[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[19] <= op[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[20] <= op[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[21] <= op[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[22] <= op[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[23] <= op[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[24] <= op[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[25] <= op[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[26] <= op[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[27] <= op[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[28] <= op[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[29] <= op[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[30] <= op[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[31] <= op[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[32] <= op[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[33] <= op[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[34] <= op[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[35] <= op[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[36] <= op[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[37] <= op[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[38] <= op[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[39] <= op[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[40] <= op[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[41] <= op[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[42] <= op[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[43] <= op[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[44] <= op[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[45] <= op[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[46] <= op[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[47] <= op[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[48] <= op[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[49] <= op[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[50] <= op[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[51] <= op[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[52] <= op[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[53] <= op[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[54] <= op[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[55] <= op[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[56] <= op[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[57] <= op[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[58] <= op[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[59] <= op[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[60] <= op[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[61] <= op[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[62] <= op[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[63] <= op[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[64] <= op[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[65] <= op[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[66] <= op[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[67] <= op[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[68] <= op[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[69] <= op[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[70] <= op[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[71] <= op[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[72] <= op[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[73] <= op[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[74] <= op[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[75] <= op[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[76] <= op[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[77] <= op[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[78] <= op[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[79] <= op[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[80] <= op[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[81] <= op[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[82] <= op[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[83] <= op[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[84] <= op[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[85] <= op[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[86] <= op[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[87] <= op[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[88] <= op[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[89] <= op[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[90] <= op[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[91] <= op[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[92] <= op[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[93] <= op[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[94] <= op[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[95] <= op[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[96] <= op[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[97] <= op[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[98] <= op[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[99] <= op[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|EX_stage:d
OR_reg_op[0] => priority_encoder1:b.ip[0]
OR_reg_op[1] => priority_encoder1:b.ip[1]
OR_reg_op[2] => priority_encoder1:b.ip[2]
OR_reg_op[3] => priority_encoder1:b.ip[3]
OR_reg_op[4] => priority_encoder1:b.ip[4]
OR_reg_op[5] => priority_encoder1:b.ip[5]
OR_reg_op[6] => priority_encoder1:b.ip[6]
OR_reg_op[7] => priority_encoder1:b.ip[7]
OR_reg_op[8] => ~NO_FANOUT~
OR_reg_op[9] => ~NO_FANOUT~
OR_reg_op[10] => ~NO_FANOUT~
OR_reg_op[11] => EX_interface_reg:d.ip[56]
OR_reg_op[12] => EX_interface_reg:d.ip[57]
OR_reg_op[13] => EX_interface_reg:d.ip[58]
OR_reg_op[14] => EX_interface_reg:d.ip[59]
OR_reg_op[15] => alu_a_ip[15].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[14].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[13].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[12].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[11].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[10].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[9].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[8].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[7].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[6].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[5].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[4].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[3].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[2].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[1].OUTPUTSELECT
OR_reg_op[15] => alu_a_ip[0].OUTPUTSELECT
OR_reg_op[16] => ALU_2:a.alu_op[0]
OR_reg_op[17] => ALU_2:a.alu_op[1]
OR_reg_op[18] => EX_interface_reg:d.ip[60]
OR_reg_op[19] => ~NO_FANOUT~
OR_reg_op[20] => alu3_ex[0].DATAIN
OR_reg_op[21] => alu3_ex[1].DATAIN
OR_reg_op[22] => alu3_ex[2].DATAIN
OR_reg_op[23] => alu3_ex[3].DATAIN
OR_reg_op[24] => alu3_ex[4].DATAIN
OR_reg_op[25] => alu3_ex[5].DATAIN
OR_reg_op[26] => alu3_ex[6].DATAIN
OR_reg_op[27] => alu3_ex[7].DATAIN
OR_reg_op[28] => alu3_ex[8].DATAIN
OR_reg_op[29] => alu3_ex[9].DATAIN
OR_reg_op[30] => alu3_ex[10].DATAIN
OR_reg_op[31] => alu3_ex[11].DATAIN
OR_reg_op[32] => alu3_ex[12].DATAIN
OR_reg_op[33] => alu3_ex[13].DATAIN
OR_reg_op[34] => alu3_ex[14].DATAIN
OR_reg_op[35] => alu3_ex[15].DATAIN
OR_reg_op[36] => ALU_2:a.alu_b[0]
OR_reg_op[36] => EX_interface_reg:d.ip[6]
OR_reg_op[37] => ALU_2:a.alu_b[1]
OR_reg_op[37] => EX_interface_reg:d.ip[7]
OR_reg_op[38] => ALU_2:a.alu_b[2]
OR_reg_op[38] => EX_interface_reg:d.ip[8]
OR_reg_op[39] => ALU_2:a.alu_b[3]
OR_reg_op[39] => EX_interface_reg:d.ip[9]
OR_reg_op[40] => ALU_2:a.alu_b[4]
OR_reg_op[40] => EX_interface_reg:d.ip[10]
OR_reg_op[41] => ALU_2:a.alu_b[5]
OR_reg_op[41] => EX_interface_reg:d.ip[11]
OR_reg_op[42] => ALU_2:a.alu_b[6]
OR_reg_op[42] => EX_interface_reg:d.ip[12]
OR_reg_op[43] => ALU_2:a.alu_b[7]
OR_reg_op[43] => EX_interface_reg:d.ip[13]
OR_reg_op[44] => ALU_2:a.alu_b[8]
OR_reg_op[44] => EX_interface_reg:d.ip[14]
OR_reg_op[45] => ALU_2:a.alu_b[9]
OR_reg_op[45] => EX_interface_reg:d.ip[15]
OR_reg_op[46] => ALU_2:a.alu_b[10]
OR_reg_op[46] => EX_interface_reg:d.ip[16]
OR_reg_op[47] => ALU_2:a.alu_b[11]
OR_reg_op[47] => EX_interface_reg:d.ip[17]
OR_reg_op[48] => ALU_2:a.alu_b[12]
OR_reg_op[48] => EX_interface_reg:d.ip[18]
OR_reg_op[49] => ALU_2:a.alu_b[13]
OR_reg_op[49] => EX_interface_reg:d.ip[19]
OR_reg_op[50] => ALU_2:a.alu_b[14]
OR_reg_op[50] => EX_interface_reg:d.ip[20]
OR_reg_op[51] => ALU_2:a.alu_b[15]
OR_reg_op[51] => EX_interface_reg:d.ip[21]
OR_reg_op[52] => alu_a_ip[0].DATAB
OR_reg_op[52] => EX_interface_reg:d.ip[22]
OR_reg_op[53] => alu_a_ip[1].DATAB
OR_reg_op[53] => EX_interface_reg:d.ip[23]
OR_reg_op[54] => alu_a_ip[2].DATAB
OR_reg_op[54] => EX_interface_reg:d.ip[24]
OR_reg_op[55] => alu_a_ip[3].DATAB
OR_reg_op[55] => EX_interface_reg:d.ip[25]
OR_reg_op[56] => alu_a_ip[4].DATAB
OR_reg_op[56] => EX_interface_reg:d.ip[26]
OR_reg_op[57] => alu_a_ip[5].DATAB
OR_reg_op[57] => EX_interface_reg:d.ip[27]
OR_reg_op[58] => alu_a_ip[6].DATAB
OR_reg_op[58] => EX_interface_reg:d.ip[28]
OR_reg_op[59] => alu_a_ip[7].DATAB
OR_reg_op[59] => EX_interface_reg:d.ip[29]
OR_reg_op[60] => alu_a_ip[8].DATAB
OR_reg_op[60] => EX_interface_reg:d.ip[30]
OR_reg_op[61] => alu_a_ip[9].DATAB
OR_reg_op[61] => EX_interface_reg:d.ip[31]
OR_reg_op[62] => alu_a_ip[10].DATAB
OR_reg_op[62] => EX_interface_reg:d.ip[32]
OR_reg_op[63] => alu_a_ip[11].DATAB
OR_reg_op[63] => EX_interface_reg:d.ip[33]
OR_reg_op[64] => alu_a_ip[12].DATAB
OR_reg_op[64] => EX_interface_reg:d.ip[34]
OR_reg_op[65] => alu_a_ip[13].DATAB
OR_reg_op[65] => EX_interface_reg:d.ip[35]
OR_reg_op[66] => alu_a_ip[14].DATAB
OR_reg_op[66] => EX_interface_reg:d.ip[36]
OR_reg_op[67] => alu_a_ip[15].DATAB
OR_reg_op[67] => EX_interface_reg:d.ip[37]
OR_reg_op[68] => SE6_ex:c.ip[0]
OR_reg_op[68] => EX_interface_reg:d.ip[62]
OR_reg_op[69] => SE6_ex:c.ip[1]
OR_reg_op[69] => EX_interface_reg:d.ip[63]
OR_reg_op[70] => SE6_ex:c.ip[2]
OR_reg_op[70] => EX_interface_reg:d.ip[64]
OR_reg_op[71] => SE6_ex:c.ip[3]
OR_reg_op[71] => EX_interface_reg:d.ip[65]
OR_reg_op[72] => SE6_ex:c.ip[4]
OR_reg_op[72] => EX_interface_reg:d.ip[66]
OR_reg_op[73] => SE6_ex:c.ip[5]
OR_reg_op[73] => EX_interface_reg:d.ip[67]
OR_reg_op[74] => EX_interface_reg:d.ip[68]
OR_reg_op[75] => EX_interface_reg:d.ip[69]
OR_reg_op[76] => EX_interface_reg:d.ip[70]
OR_reg_op[77] => EX_interface_reg:d.ip[71]
OR_reg_op[78] => EX_interface_reg:d.ip[72]
OR_reg_op[79] => EX_interface_reg:d.ip[73]
OR_reg_op[80] => EX_interface_reg:d.ip[74]
OR_reg_op[81] => EX_interface_reg:d.ip[75]
OR_reg_op[82] => EX_interface_reg:d.ip[76]
OR_reg_op[83] => EX_interface_reg:d.ip[77]
OR_reg_op[84] => EX_interface_reg:d.ip[78]
OR_reg_op[85] => EX_interface_reg:d.ip[79]
OR_reg_op[86] => EX_interface_reg:d.ip[80]
OR_reg_op[87] => EX_interface_reg:d.ip[81]
OR_reg_op[88] => EX_interface_reg:d.ip[82]
OR_reg_op[89] => EX_interface_reg:d.ip[83]
OR_reg_op[90] => EX_interface_reg:d.ip[84]
OR_reg_op[91] => EX_interface_reg:d.ip[85]
OR_reg_op[92] => EX_interface_reg:d.ip[86]
OR_reg_op[93] => EX_interface_reg:d.ip[87]
OR_reg_op[94] => EX_interface_reg:d.ip[88]
OR_reg_op[95] => EX_interface_reg:d.ip[89]
OR_reg_op[96] => EX_interface_reg:d.ip[90]
OR_reg_op[97] => EX_interface_reg:d.ip[91]
OR_reg_op[98] => EX_interface_reg:d.ip[92]
OR_reg_op[99] => EX_interface_reg:d.ip[93]
RF_write_out => dummy_ip61.IN0
flagc_write_out => dummy_ip55.IN0
flagz_write_out => dummy_ip54.IN0
PE1_op[0] <= priority_encoder1:b.update[0]
PE1_op[1] <= priority_encoder1:b.update[1]
PE1_op[2] <= priority_encoder1:b.update[2]
PE1_op[3] <= priority_encoder1:b.update[3]
PE1_op[4] <= priority_encoder1:b.update[4]
PE1_op[5] <= priority_encoder1:b.update[5]
PE1_op[6] <= priority_encoder1:b.update[6]
PE1_op[7] <= priority_encoder1:b.update[7]
nullify_control_ex => EX_interface_reg:d.ip[0]
nullify_control_ex => dummy_ip61.IN1
nullify_control_ex => dummy_ip55.IN1
nullify_control_ex => dummy_ip54.IN1
reset => EX_interface_reg:d.reset
clock => EX_interface_reg:d.CLK
EX_reg_op[0] <= EX_interface_reg:d.op[0]
EX_reg_op[1] <= EX_interface_reg:d.op[1]
EX_reg_op[2] <= EX_interface_reg:d.op[2]
EX_reg_op[3] <= EX_interface_reg:d.op[3]
EX_reg_op[4] <= EX_interface_reg:d.op[4]
EX_reg_op[5] <= EX_interface_reg:d.op[5]
EX_reg_op[6] <= EX_interface_reg:d.op[6]
EX_reg_op[7] <= EX_interface_reg:d.op[7]
EX_reg_op[8] <= EX_interface_reg:d.op[8]
EX_reg_op[9] <= EX_interface_reg:d.op[9]
EX_reg_op[10] <= EX_interface_reg:d.op[10]
EX_reg_op[11] <= EX_interface_reg:d.op[11]
EX_reg_op[12] <= EX_interface_reg:d.op[12]
EX_reg_op[13] <= EX_interface_reg:d.op[13]
EX_reg_op[14] <= EX_interface_reg:d.op[14]
EX_reg_op[15] <= EX_interface_reg:d.op[15]
EX_reg_op[16] <= EX_interface_reg:d.op[16]
EX_reg_op[17] <= EX_interface_reg:d.op[17]
EX_reg_op[18] <= EX_interface_reg:d.op[18]
EX_reg_op[19] <= EX_interface_reg:d.op[19]
EX_reg_op[20] <= EX_interface_reg:d.op[20]
EX_reg_op[21] <= EX_interface_reg:d.op[21]
EX_reg_op[22] <= EX_interface_reg:d.op[22]
EX_reg_op[23] <= EX_interface_reg:d.op[23]
EX_reg_op[24] <= EX_interface_reg:d.op[24]
EX_reg_op[25] <= EX_interface_reg:d.op[25]
EX_reg_op[26] <= EX_interface_reg:d.op[26]
EX_reg_op[27] <= EX_interface_reg:d.op[27]
EX_reg_op[28] <= EX_interface_reg:d.op[28]
EX_reg_op[29] <= EX_interface_reg:d.op[29]
EX_reg_op[30] <= EX_interface_reg:d.op[30]
EX_reg_op[31] <= EX_interface_reg:d.op[31]
EX_reg_op[32] <= EX_interface_reg:d.op[32]
EX_reg_op[33] <= EX_interface_reg:d.op[33]
EX_reg_op[34] <= EX_interface_reg:d.op[34]
EX_reg_op[35] <= EX_interface_reg:d.op[35]
EX_reg_op[36] <= EX_interface_reg:d.op[36]
EX_reg_op[37] <= EX_interface_reg:d.op[37]
EX_reg_op[38] <= EX_interface_reg:d.op[38]
EX_reg_op[39] <= EX_interface_reg:d.op[39]
EX_reg_op[40] <= EX_interface_reg:d.op[40]
EX_reg_op[41] <= EX_interface_reg:d.op[41]
EX_reg_op[42] <= EX_interface_reg:d.op[42]
EX_reg_op[43] <= EX_interface_reg:d.op[43]
EX_reg_op[44] <= EX_interface_reg:d.op[44]
EX_reg_op[45] <= EX_interface_reg:d.op[45]
EX_reg_op[46] <= EX_interface_reg:d.op[46]
EX_reg_op[47] <= EX_interface_reg:d.op[47]
EX_reg_op[48] <= EX_interface_reg:d.op[48]
EX_reg_op[49] <= EX_interface_reg:d.op[49]
EX_reg_op[50] <= EX_interface_reg:d.op[50]
EX_reg_op[51] <= EX_interface_reg:d.op[51]
EX_reg_op[52] <= EX_interface_reg:d.op[52]
EX_reg_op[53] <= EX_interface_reg:d.op[53]
EX_reg_op[54] <= EX_interface_reg:d.op[54]
EX_reg_op[55] <= EX_interface_reg:d.op[55]
EX_reg_op[56] <= EX_interface_reg:d.op[56]
EX_reg_op[57] <= EX_interface_reg:d.op[57]
EX_reg_op[58] <= EX_interface_reg:d.op[58]
EX_reg_op[59] <= EX_interface_reg:d.op[59]
EX_reg_op[60] <= EX_interface_reg:d.op[60]
EX_reg_op[61] <= EX_interface_reg:d.op[61]
EX_reg_op[62] <= EX_interface_reg:d.op[62]
EX_reg_op[63] <= EX_interface_reg:d.op[63]
EX_reg_op[64] <= EX_interface_reg:d.op[64]
EX_reg_op[65] <= EX_interface_reg:d.op[65]
EX_reg_op[66] <= EX_interface_reg:d.op[66]
EX_reg_op[67] <= EX_interface_reg:d.op[67]
EX_reg_op[68] <= EX_interface_reg:d.op[68]
EX_reg_op[69] <= EX_interface_reg:d.op[69]
EX_reg_op[70] <= EX_interface_reg:d.op[70]
EX_reg_op[71] <= EX_interface_reg:d.op[71]
EX_reg_op[72] <= EX_interface_reg:d.op[72]
EX_reg_op[73] <= EX_interface_reg:d.op[73]
EX_reg_op[74] <= EX_interface_reg:d.op[74]
EX_reg_op[75] <= EX_interface_reg:d.op[75]
EX_reg_op[76] <= EX_interface_reg:d.op[76]
EX_reg_op[77] <= EX_interface_reg:d.op[77]
EX_reg_op[78] <= EX_interface_reg:d.op[78]
EX_reg_op[79] <= EX_interface_reg:d.op[79]
EX_reg_op[80] <= EX_interface_reg:d.op[80]
EX_reg_op[81] <= EX_interface_reg:d.op[81]
EX_reg_op[82] <= EX_interface_reg:d.op[82]
EX_reg_op[83] <= EX_interface_reg:d.op[83]
EX_reg_op[84] <= EX_interface_reg:d.op[84]
EX_reg_op[85] <= EX_interface_reg:d.op[85]
EX_reg_op[86] <= EX_interface_reg:d.op[86]
EX_reg_op[87] <= EX_interface_reg:d.op[87]
EX_reg_op[88] <= EX_interface_reg:d.op[88]
EX_reg_op[89] <= EX_interface_reg:d.op[89]
EX_reg_op[90] <= EX_interface_reg:d.op[90]
EX_reg_op[91] <= EX_interface_reg:d.op[91]
EX_reg_op[92] <= EX_interface_reg:d.op[92]
EX_reg_op[93] <= EX_interface_reg:d.op[93]
alu3_ex[0] <= OR_reg_op[20].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[1] <= OR_reg_op[21].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[2] <= OR_reg_op[22].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[3] <= OR_reg_op[23].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[4] <= OR_reg_op[24].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[5] <= OR_reg_op[25].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[6] <= OR_reg_op[26].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[7] <= OR_reg_op[27].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[8] <= OR_reg_op[28].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[9] <= OR_reg_op[29].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[10] <= OR_reg_op[30].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[11] <= OR_reg_op[31].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[12] <= OR_reg_op[32].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[13] <= OR_reg_op[33].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[14] <= OR_reg_op[34].DB_MAX_OUTPUT_PORT_TYPE
alu3_ex[15] <= OR_reg_op[35].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[0] <= ALU_2:a.alu_out[0]
alu2_out[1] <= ALU_2:a.alu_out[1]
alu2_out[2] <= ALU_2:a.alu_out[2]
alu2_out[3] <= ALU_2:a.alu_out[3]
alu2_out[4] <= ALU_2:a.alu_out[4]
alu2_out[5] <= ALU_2:a.alu_out[5]
alu2_out[6] <= ALU_2:a.alu_out[6]
alu2_out[7] <= ALU_2:a.alu_out[7]
alu2_out[8] <= ALU_2:a.alu_out[8]
alu2_out[9] <= ALU_2:a.alu_out[9]
alu2_out[10] <= ALU_2:a.alu_out[10]
alu2_out[11] <= ALU_2:a.alu_out[11]
alu2_out[12] <= ALU_2:a.alu_out[12]
alu2_out[13] <= ALU_2:a.alu_out[13]
alu2_out[14] <= ALU_2:a.alu_out[14]
alu2_out[15] <= ALU_2:a.alu_out[15]
PCtoR7[0] <= EX_interface_reg:d.op[78]
PCtoR7[1] <= EX_interface_reg:d.op[79]
PCtoR7[2] <= EX_interface_reg:d.op[80]
PCtoR7[3] <= EX_interface_reg:d.op[81]
PCtoR7[4] <= EX_interface_reg:d.op[82]
PCtoR7[5] <= EX_interface_reg:d.op[83]
PCtoR7[6] <= EX_interface_reg:d.op[84]
PCtoR7[7] <= EX_interface_reg:d.op[85]
PCtoR7[8] <= EX_interface_reg:d.op[86]
PCtoR7[9] <= EX_interface_reg:d.op[87]
PCtoR7[10] <= EX_interface_reg:d.op[88]
PCtoR7[11] <= EX_interface_reg:d.op[89]
PCtoR7[12] <= EX_interface_reg:d.op[90]
PCtoR7[13] <= EX_interface_reg:d.op[91]
PCtoR7[14] <= EX_interface_reg:d.op[92]
PCtoR7[15] <= EX_interface_reg:d.op[93]
nullify_ex <= EX_interface_reg:d.op[0]
alu2_z <= ALU_2:a.alu_z


|Top_entity|EX_stage:d|ALU_2:a
alu_op[0] => Mux0.IN5
alu_op[0] => Mux1.IN5
alu_op[0] => Mux2.IN5
alu_op[0] => Mux3.IN5
alu_op[0] => Mux4.IN5
alu_op[0] => Mux5.IN5
alu_op[0] => Mux6.IN5
alu_op[0] => Mux7.IN5
alu_op[0] => Mux8.IN5
alu_op[0] => Mux9.IN5
alu_op[0] => Mux10.IN5
alu_op[0] => Mux11.IN5
alu_op[0] => Mux12.IN5
alu_op[0] => Mux13.IN5
alu_op[0] => Mux14.IN5
alu_op[0] => Mux15.IN5
alu_op[0] => Mux16.IN5
alu_op[1] => Mux0.IN4
alu_op[1] => Mux1.IN4
alu_op[1] => Mux2.IN4
alu_op[1] => Mux3.IN4
alu_op[1] => Mux4.IN4
alu_op[1] => Mux5.IN4
alu_op[1] => Mux6.IN4
alu_op[1] => Mux7.IN4
alu_op[1] => Mux8.IN4
alu_op[1] => Mux9.IN4
alu_op[1] => Mux10.IN4
alu_op[1] => Mux11.IN4
alu_op[1] => Mux12.IN4
alu_op[1] => Mux13.IN4
alu_op[1] => Mux14.IN4
alu_op[1] => Mux15.IN4
alu_op[1] => Mux16.IN4
alu_a[0] => Add0.IN16
alu_a[0] => Add1.IN32
alu_a[0] => a_o.IN0
alu_a[0] => Add2.IN32
alu_a[1] => Add0.IN15
alu_a[1] => Add1.IN31
alu_a[1] => a_o.IN0
alu_a[1] => Add2.IN31
alu_a[2] => Add0.IN14
alu_a[2] => Add1.IN30
alu_a[2] => a_o.IN0
alu_a[2] => Add2.IN30
alu_a[3] => Add0.IN13
alu_a[3] => Add1.IN29
alu_a[3] => a_o.IN0
alu_a[3] => Add2.IN29
alu_a[4] => Add0.IN12
alu_a[4] => Add1.IN28
alu_a[4] => a_o.IN0
alu_a[4] => Add2.IN28
alu_a[5] => Add0.IN11
alu_a[5] => Add1.IN27
alu_a[5] => a_o.IN0
alu_a[5] => Add2.IN27
alu_a[6] => Add0.IN10
alu_a[6] => Add1.IN26
alu_a[6] => a_o.IN0
alu_a[6] => Add2.IN26
alu_a[7] => Add0.IN9
alu_a[7] => Add1.IN25
alu_a[7] => a_o.IN0
alu_a[7] => Add2.IN25
alu_a[8] => Add0.IN8
alu_a[8] => Add1.IN24
alu_a[8] => a_o.IN0
alu_a[8] => Add2.IN24
alu_a[9] => Add0.IN7
alu_a[9] => Add1.IN23
alu_a[9] => a_o.IN0
alu_a[9] => Add2.IN23
alu_a[10] => Add0.IN6
alu_a[10] => Add1.IN22
alu_a[10] => a_o.IN0
alu_a[10] => Add2.IN22
alu_a[11] => Add0.IN5
alu_a[11] => Add1.IN21
alu_a[11] => a_o.IN0
alu_a[11] => Add2.IN21
alu_a[12] => Add0.IN4
alu_a[12] => Add1.IN20
alu_a[12] => a_o.IN0
alu_a[12] => Add2.IN20
alu_a[13] => Add0.IN3
alu_a[13] => Add1.IN19
alu_a[13] => a_o.IN0
alu_a[13] => Add2.IN19
alu_a[14] => Add0.IN2
alu_a[14] => Add1.IN18
alu_a[14] => a_o.IN0
alu_a[14] => Add2.IN18
alu_a[15] => Add0.IN1
alu_a[15] => Add1.IN17
alu_a[15] => a_o.IN0
alu_a[15] => Add2.IN17
alu_b[0] => Add0.IN32
alu_b[0] => a_o.IN1
alu_b[0] => Add1.IN16
alu_b[1] => Add0.IN31
alu_b[1] => a_o.IN1
alu_b[1] => Add1.IN15
alu_b[2] => Add0.IN30
alu_b[2] => a_o.IN1
alu_b[2] => Add1.IN14
alu_b[3] => Add0.IN29
alu_b[3] => a_o.IN1
alu_b[3] => Add1.IN13
alu_b[4] => Add0.IN28
alu_b[4] => a_o.IN1
alu_b[4] => Add1.IN12
alu_b[5] => Add0.IN27
alu_b[5] => a_o.IN1
alu_b[5] => Add1.IN11
alu_b[6] => Add0.IN26
alu_b[6] => a_o.IN1
alu_b[6] => Add1.IN10
alu_b[7] => Add0.IN25
alu_b[7] => a_o.IN1
alu_b[7] => Add1.IN9
alu_b[8] => Add0.IN24
alu_b[8] => a_o.IN1
alu_b[8] => Add1.IN8
alu_b[9] => Add0.IN23
alu_b[9] => a_o.IN1
alu_b[9] => Add1.IN7
alu_b[10] => Add0.IN22
alu_b[10] => a_o.IN1
alu_b[10] => Add1.IN6
alu_b[11] => Add0.IN21
alu_b[11] => a_o.IN1
alu_b[11] => Add1.IN5
alu_b[12] => Add0.IN20
alu_b[12] => a_o.IN1
alu_b[12] => Add1.IN4
alu_b[13] => Add0.IN19
alu_b[13] => a_o.IN1
alu_b[13] => Add1.IN3
alu_b[14] => Add0.IN18
alu_b[14] => a_o.IN1
alu_b[14] => Add1.IN2
alu_b[15] => Add0.IN17
alu_b[15] => a_o.IN1
alu_b[15] => Add1.IN1
alu_c <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
alu_z <= alu_z.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|EX_stage:d|priority_encoder1:b
ip[0] => op_addr.OUTPUTSELECT
ip[0] => op_addr.OUTPUTSELECT
ip[0] => op_addr.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[0] => update.OUTPUTSELECT
ip[1] => op_addr.OUTPUTSELECT
ip[1] => op_addr.OUTPUTSELECT
ip[1] => op_addr.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.OUTPUTSELECT
ip[1] => update.DATAB
ip[2] => op_addr.OUTPUTSELECT
ip[2] => op_addr.OUTPUTSELECT
ip[2] => op_addr.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.OUTPUTSELECT
ip[2] => update.DATAB
ip[2] => update.DATAB
ip[3] => op_addr.OUTPUTSELECT
ip[3] => op_addr.OUTPUTSELECT
ip[3] => op_addr.OUTPUTSELECT
ip[3] => update.OUTPUTSELECT
ip[3] => update.OUTPUTSELECT
ip[3] => update.OUTPUTSELECT
ip[3] => update.OUTPUTSELECT
ip[3] => update.DATAB
ip[3] => update.DATAB
ip[3] => update.DATAB
ip[4] => op_addr.OUTPUTSELECT
ip[4] => op_addr.OUTPUTSELECT
ip[4] => op_addr.OUTPUTSELECT
ip[4] => update.OUTPUTSELECT
ip[4] => update.OUTPUTSELECT
ip[4] => update.OUTPUTSELECT
ip[4] => update.DATAB
ip[4] => update.DATAB
ip[4] => update.DATAB
ip[4] => update.DATAB
ip[5] => op_addr.OUTPUTSELECT
ip[5] => op_addr.OUTPUTSELECT
ip[5] => op_addr.OUTPUTSELECT
ip[5] => update.OUTPUTSELECT
ip[5] => update.OUTPUTSELECT
ip[5] => update.DATAB
ip[5] => update.DATAB
ip[5] => update.DATAB
ip[5] => update.DATAB
ip[5] => update.DATAB
ip[6] => op_addr.OUTPUTSELECT
ip[6] => op_addr.OUTPUTSELECT
ip[6] => update.OUTPUTSELECT
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[6] => update.DATAB
ip[7] => op_addr.DATAA
ip[7] => op_addr.DATAA
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
ip[7] => update.DATAB
op_addr[0] <= op_addr.DB_MAX_OUTPUT_PORT_TYPE
op_addr[1] <= op_addr.DB_MAX_OUTPUT_PORT_TYPE
op_addr[2] <= op_addr.DB_MAX_OUTPUT_PORT_TYPE
update[0] <= <GND>
update[1] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[2] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[3] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[4] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[5] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[6] <= update.DB_MAX_OUTPUT_PORT_TYPE
update[7] <= update.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|EX_stage:d|SE6_ex:c
ip[0] => op[0].DATAIN
ip[1] => op[1].DATAIN
ip[2] => op[2].DATAIN
ip[3] => op[3].DATAIN
ip[4] => op[4].DATAIN
ip[5] => op[6].DATAIN
ip[5] => op[5].DATAIN
ip[5] => op[15].DATAIN
ip[5] => op[14].DATAIN
ip[5] => op[13].DATAIN
ip[5] => op[12].DATAIN
ip[5] => op[11].DATAIN
ip[5] => op[10].DATAIN
ip[5] => op[9].DATAIN
ip[5] => op[8].DATAIN
ip[5] => op[7].DATAIN
op[0] <= ip[0].DB_MAX_OUTPUT_PORT_TYPE
op[1] <= ip[1].DB_MAX_OUTPUT_PORT_TYPE
op[2] <= ip[2].DB_MAX_OUTPUT_PORT_TYPE
op[3] <= ip[3].DB_MAX_OUTPUT_PORT_TYPE
op[4] <= ip[4].DB_MAX_OUTPUT_PORT_TYPE
op[5] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[6] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[7] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[8] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[9] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[10] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[11] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[12] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[13] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[14] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE
op[15] <= ip[5].DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|EX_stage:d|EX_interface_reg:d
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
CLK => op[16]~reg0.CLK
CLK => op[17]~reg0.CLK
CLK => op[18]~reg0.CLK
CLK => op[19]~reg0.CLK
CLK => op[20]~reg0.CLK
CLK => op[21]~reg0.CLK
CLK => op[22]~reg0.CLK
CLK => op[23]~reg0.CLK
CLK => op[24]~reg0.CLK
CLK => op[25]~reg0.CLK
CLK => op[26]~reg0.CLK
CLK => op[27]~reg0.CLK
CLK => op[28]~reg0.CLK
CLK => op[29]~reg0.CLK
CLK => op[30]~reg0.CLK
CLK => op[31]~reg0.CLK
CLK => op[32]~reg0.CLK
CLK => op[33]~reg0.CLK
CLK => op[34]~reg0.CLK
CLK => op[35]~reg0.CLK
CLK => op[36]~reg0.CLK
CLK => op[37]~reg0.CLK
CLK => op[38]~reg0.CLK
CLK => op[39]~reg0.CLK
CLK => op[40]~reg0.CLK
CLK => op[41]~reg0.CLK
CLK => op[42]~reg0.CLK
CLK => op[43]~reg0.CLK
CLK => op[44]~reg0.CLK
CLK => op[45]~reg0.CLK
CLK => op[46]~reg0.CLK
CLK => op[47]~reg0.CLK
CLK => op[48]~reg0.CLK
CLK => op[49]~reg0.CLK
CLK => op[50]~reg0.CLK
CLK => op[51]~reg0.CLK
CLK => op[52]~reg0.CLK
CLK => op[53]~reg0.CLK
CLK => op[54]~reg0.CLK
CLK => op[55]~reg0.CLK
CLK => op[56]~reg0.CLK
CLK => op[57]~reg0.CLK
CLK => op[58]~reg0.CLK
CLK => op[59]~reg0.CLK
CLK => op[60]~reg0.CLK
CLK => op[61]~reg0.CLK
CLK => op[62]~reg0.CLK
CLK => op[63]~reg0.CLK
CLK => op[64]~reg0.CLK
CLK => op[65]~reg0.CLK
CLK => op[66]~reg0.CLK
CLK => op[67]~reg0.CLK
CLK => op[68]~reg0.CLK
CLK => op[69]~reg0.CLK
CLK => op[70]~reg0.CLK
CLK => op[71]~reg0.CLK
CLK => op[72]~reg0.CLK
CLK => op[73]~reg0.CLK
CLK => op[74]~reg0.CLK
CLK => op[75]~reg0.CLK
CLK => op[76]~reg0.CLK
CLK => op[77]~reg0.CLK
CLK => op[78]~reg0.CLK
CLK => op[79]~reg0.CLK
CLK => op[80]~reg0.CLK
CLK => op[81]~reg0.CLK
CLK => op[82]~reg0.CLK
CLK => op[83]~reg0.CLK
CLK => op[84]~reg0.CLK
CLK => op[85]~reg0.CLK
CLK => op[86]~reg0.CLK
CLK => op[87]~reg0.CLK
CLK => op[88]~reg0.CLK
CLK => op[89]~reg0.CLK
CLK => op[90]~reg0.CLK
CLK => op[91]~reg0.CLK
CLK => op[92]~reg0.CLK
CLK => op[93]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
ip[16] => op.DATAB
ip[17] => op.DATAB
ip[18] => op.DATAB
ip[19] => op.DATAB
ip[20] => op.DATAB
ip[21] => op.DATAB
ip[22] => op.DATAB
ip[23] => op.DATAB
ip[24] => op.DATAB
ip[25] => op.DATAB
ip[26] => op.DATAB
ip[27] => op.DATAB
ip[28] => op.DATAB
ip[29] => op.DATAB
ip[30] => op.DATAB
ip[31] => op.DATAB
ip[32] => op.DATAB
ip[33] => op.DATAB
ip[34] => op.DATAB
ip[35] => op.DATAB
ip[36] => op.DATAB
ip[37] => op.DATAB
ip[38] => op.DATAB
ip[39] => op.DATAB
ip[40] => op.DATAB
ip[41] => op.DATAB
ip[42] => op.DATAB
ip[43] => op.DATAB
ip[44] => op.DATAB
ip[45] => op.DATAB
ip[46] => op.DATAB
ip[47] => op.DATAB
ip[48] => op.DATAB
ip[49] => op.DATAB
ip[50] => op.DATAB
ip[51] => op.DATAB
ip[52] => op.DATAB
ip[53] => op.DATAB
ip[54] => op.DATAB
ip[55] => op.DATAB
ip[56] => op.DATAB
ip[57] => op.DATAB
ip[58] => op.DATAB
ip[59] => op.DATAB
ip[60] => op.DATAB
ip[61] => op.DATAB
ip[62] => op.DATAB
ip[63] => op.DATAB
ip[64] => op.DATAB
ip[65] => op.DATAB
ip[66] => op.DATAB
ip[67] => op.DATAB
ip[68] => op.DATAB
ip[69] => op.DATAB
ip[70] => op.DATAB
ip[71] => op.DATAB
ip[72] => op.DATAB
ip[73] => op.DATAB
ip[74] => op.DATAB
ip[75] => op.DATAB
ip[76] => op.DATAB
ip[77] => op.DATAB
ip[78] => op.DATAB
ip[79] => op.DATAB
ip[80] => op.DATAB
ip[81] => op.DATAB
ip[82] => op.DATAB
ip[83] => op.DATAB
ip[84] => op.DATAB
ip[85] => op.DATAB
ip[86] => op.DATAB
ip[87] => op.DATAB
ip[88] => op.DATAB
ip[89] => op.DATAB
ip[90] => op.DATAB
ip[91] => op.DATAB
ip[92] => op.DATAB
ip[93] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[16] <= op[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[17] <= op[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[18] <= op[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[19] <= op[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[20] <= op[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[21] <= op[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[22] <= op[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[23] <= op[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[24] <= op[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[25] <= op[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[26] <= op[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[27] <= op[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[28] <= op[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[29] <= op[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[30] <= op[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[31] <= op[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[32] <= op[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[33] <= op[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[34] <= op[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[35] <= op[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[36] <= op[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[37] <= op[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[38] <= op[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[39] <= op[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[40] <= op[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[41] <= op[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[42] <= op[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[43] <= op[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[44] <= op[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[45] <= op[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[46] <= op[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[47] <= op[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[48] <= op[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[49] <= op[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[50] <= op[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[51] <= op[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[52] <= op[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[53] <= op[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[54] <= op[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[55] <= op[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[56] <= op[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[57] <= op[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[58] <= op[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[59] <= op[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[60] <= op[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[61] <= op[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[62] <= op[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[63] <= op[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[64] <= op[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[65] <= op[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[66] <= op[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[67] <= op[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[68] <= op[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[69] <= op[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[70] <= op[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[71] <= op[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[72] <= op[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[73] <= op[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[74] <= op[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[75] <= op[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[76] <= op[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[77] <= op[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[78] <= op[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[79] <= op[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[80] <= op[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[81] <= op[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[82] <= op[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[83] <= op[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[84] <= op[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[85] <= op[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[86] <= op[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[87] <= op[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[88] <= op[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[89] <= op[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[90] <= op[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[91] <= op[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[92] <= op[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[93] <= op[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|Mem_stage:e
reset => mem_interface_reg:b.reset
clock => memory_data:a.clk
clock => mem_interface_reg:b.CLK
nullify_control_mem => mem_interface_reg:b.ip[0]
EX_reg_op[0] => dummy_mem_write.IN0
EX_reg_op[0] => process_1.IN1
EX_reg_op[1] => memd_muxz_output.DATAA
EX_reg_op[2] => mem_interface_reg:b.ip[2]
EX_reg_op[3] => mem_interface_reg:b.ip[3]
EX_reg_op[4] => mem_interface_reg:b.ip[4]
EX_reg_op[5] => mem_interface_reg:b.ip[5]
EX_reg_op[6] => mem_mux_datain_op[0].DATAB
EX_reg_op[7] => mem_mux_datain_op[1].DATAB
EX_reg_op[8] => mem_mux_datain_op[2].DATAB
EX_reg_op[9] => mem_mux_datain_op[3].DATAB
EX_reg_op[10] => mem_mux_datain_op[4].DATAB
EX_reg_op[11] => mem_mux_datain_op[5].DATAB
EX_reg_op[12] => mem_mux_datain_op[6].DATAB
EX_reg_op[13] => mem_mux_datain_op[7].DATAB
EX_reg_op[14] => mem_mux_datain_op[8].DATAB
EX_reg_op[15] => mem_mux_datain_op[9].DATAB
EX_reg_op[16] => mem_mux_datain_op[10].DATAB
EX_reg_op[17] => mem_mux_datain_op[11].DATAB
EX_reg_op[18] => mem_mux_datain_op[12].DATAB
EX_reg_op[19] => mem_mux_datain_op[13].DATAB
EX_reg_op[20] => mem_mux_datain_op[14].DATAB
EX_reg_op[21] => mem_mux_datain_op[15].DATAB
EX_reg_op[22] => mem_mux_datain_op[0].DATAA
EX_reg_op[23] => mem_mux_datain_op[1].DATAA
EX_reg_op[24] => mem_mux_datain_op[2].DATAA
EX_reg_op[25] => mem_mux_datain_op[3].DATAA
EX_reg_op[26] => mem_mux_datain_op[4].DATAA
EX_reg_op[27] => mem_mux_datain_op[5].DATAA
EX_reg_op[28] => mem_mux_datain_op[6].DATAA
EX_reg_op[29] => mem_mux_datain_op[7].DATAA
EX_reg_op[30] => mem_mux_datain_op[8].DATAA
EX_reg_op[31] => mem_mux_datain_op[9].DATAA
EX_reg_op[32] => mem_mux_datain_op[10].DATAA
EX_reg_op[33] => mem_mux_datain_op[11].DATAA
EX_reg_op[34] => mem_mux_datain_op[12].DATAA
EX_reg_op[35] => mem_mux_datain_op[13].DATAA
EX_reg_op[36] => mem_mux_datain_op[14].DATAA
EX_reg_op[37] => mem_mux_datain_op[15].DATAA
EX_reg_op[38] => Add0.IN32
EX_reg_op[38] => mem_muxaddr_op[0].DATAA
EX_reg_op[38] => mem_interface_reg:b.ip[13]
EX_reg_op[39] => Add0.IN31
EX_reg_op[39] => mem_muxaddr_op[1].DATAA
EX_reg_op[39] => mem_interface_reg:b.ip[14]
EX_reg_op[40] => Add0.IN30
EX_reg_op[40] => mem_muxaddr_op[2].DATAA
EX_reg_op[40] => mem_interface_reg:b.ip[15]
EX_reg_op[41] => Add0.IN29
EX_reg_op[41] => mem_muxaddr_op[3].DATAA
EX_reg_op[41] => mem_interface_reg:b.ip[16]
EX_reg_op[42] => Add0.IN28
EX_reg_op[42] => mem_muxaddr_op[4].DATAA
EX_reg_op[42] => mem_interface_reg:b.ip[17]
EX_reg_op[43] => Add0.IN27
EX_reg_op[43] => mem_muxaddr_op[5].DATAA
EX_reg_op[43] => mem_interface_reg:b.ip[18]
EX_reg_op[44] => Add0.IN26
EX_reg_op[44] => mem_muxaddr_op[6].DATAA
EX_reg_op[44] => mem_interface_reg:b.ip[19]
EX_reg_op[45] => Add0.IN25
EX_reg_op[45] => mem_muxaddr_op[7].DATAA
EX_reg_op[45] => mem_interface_reg:b.ip[20]
EX_reg_op[46] => Add0.IN24
EX_reg_op[46] => mem_muxaddr_op[8].DATAA
EX_reg_op[46] => mem_interface_reg:b.ip[21]
EX_reg_op[47] => Add0.IN23
EX_reg_op[47] => mem_muxaddr_op[9].DATAA
EX_reg_op[47] => mem_interface_reg:b.ip[22]
EX_reg_op[48] => Add0.IN22
EX_reg_op[48] => mem_muxaddr_op[10].DATAA
EX_reg_op[48] => mem_interface_reg:b.ip[23]
EX_reg_op[49] => Add0.IN21
EX_reg_op[49] => mem_muxaddr_op[11].DATAA
EX_reg_op[49] => mem_interface_reg:b.ip[24]
EX_reg_op[50] => Add0.IN20
EX_reg_op[50] => mem_muxaddr_op[12].DATAA
EX_reg_op[50] => mem_interface_reg:b.ip[25]
EX_reg_op[51] => Add0.IN19
EX_reg_op[51] => mem_muxaddr_op[13].DATAA
EX_reg_op[51] => mem_interface_reg:b.ip[26]
EX_reg_op[52] => Add0.IN18
EX_reg_op[52] => mem_muxaddr_op[14].DATAA
EX_reg_op[52] => mem_interface_reg:b.ip[27]
EX_reg_op[53] => Add0.IN17
EX_reg_op[53] => mem_muxaddr_op[15].DATAA
EX_reg_op[53] => mem_interface_reg:b.ip[28]
EX_reg_op[54] => mem_interface_reg:b.ip[6]
EX_reg_op[55] => mem_interface_reg:b.ip[7]
EX_reg_op[56] => mem_interface_reg:b.ip[8]
EX_reg_op[57] => mem_interface_reg:b.ip[9]
EX_reg_op[58] => mem_interface_reg:b.ip[10]
EX_reg_op[59] => mem_interface_reg:b.ip[11]
EX_reg_op[60] => dummy_mem_write.IN1
EX_reg_op[61] => mem_interface_reg:b.ip[12]
EX_reg_op[62] => mem_interface_reg:b.ip[45]
EX_reg_op[63] => mem_interface_reg:b.ip[46]
EX_reg_op[64] => mem_interface_reg:b.ip[47]
EX_reg_op[65] => mem_interface_reg:b.ip[48]
EX_reg_op[66] => mem_interface_reg:b.ip[49]
EX_reg_op[67] => mem_interface_reg:b.ip[50]
EX_reg_op[68] => mem_interface_reg:b.ip[51]
EX_reg_op[69] => mem_interface_reg:b.ip[52]
EX_reg_op[70] => mem_interface_reg:b.ip[53]
EX_reg_op[71] => mem_interface_reg:b.ip[54]
EX_reg_op[72] => mem_interface_reg:b.ip[55]
EX_reg_op[73] => mem_interface_reg:b.ip[56]
EX_reg_op[74] => mem_interface_reg:b.ip[57]
EX_reg_op[74] => Equal1.IN2
EX_reg_op[74] => Equal2.IN3
EX_reg_op[74] => Equal3.IN3
EX_reg_op[74] => Equal4.IN1
EX_reg_op[75] => mem_interface_reg:b.ip[58]
EX_reg_op[75] => Equal1.IN1
EX_reg_op[75] => Equal2.IN2
EX_reg_op[75] => Equal3.IN2
EX_reg_op[75] => Equal4.IN3
EX_reg_op[76] => mem_interface_reg:b.ip[59]
EX_reg_op[76] => Equal1.IN3
EX_reg_op[76] => Equal2.IN1
EX_reg_op[76] => Equal3.IN1
EX_reg_op[76] => Equal4.IN2
EX_reg_op[77] => mem_interface_reg:b.ip[60]
EX_reg_op[77] => Equal1.IN0
EX_reg_op[77] => Equal2.IN0
EX_reg_op[77] => Equal3.IN0
EX_reg_op[77] => Equal4.IN0
EX_reg_op[78] => mem_interface_reg:b.ip[61]
EX_reg_op[79] => mem_interface_reg:b.ip[62]
EX_reg_op[80] => mem_interface_reg:b.ip[63]
EX_reg_op[81] => mem_interface_reg:b.ip[64]
EX_reg_op[82] => mem_interface_reg:b.ip[65]
EX_reg_op[83] => mem_interface_reg:b.ip[66]
EX_reg_op[84] => mem_interface_reg:b.ip[67]
EX_reg_op[85] => mem_interface_reg:b.ip[68]
EX_reg_op[86] => mem_interface_reg:b.ip[69]
EX_reg_op[87] => mem_interface_reg:b.ip[70]
EX_reg_op[88] => mem_interface_reg:b.ip[71]
EX_reg_op[89] => mem_interface_reg:b.ip[72]
EX_reg_op[90] => mem_interface_reg:b.ip[73]
EX_reg_op[91] => mem_interface_reg:b.ip[74]
EX_reg_op[92] => mem_interface_reg:b.ip[75]
EX_reg_op[93] => mem_interface_reg:b.ip[76]
memd_out[0] <= memory_data:a.data_out[0]
memd_out[1] <= memory_data:a.data_out[1]
memd_out[2] <= memory_data:a.data_out[2]
memd_out[3] <= memory_data:a.data_out[3]
memd_out[4] <= memory_data:a.data_out[4]
memd_out[5] <= memory_data:a.data_out[5]
memd_out[6] <= memory_data:a.data_out[6]
memd_out[7] <= memory_data:a.data_out[7]
memd_out[8] <= memory_data:a.data_out[8]
memd_out[9] <= memory_data:a.data_out[9]
memd_out[10] <= memory_data:a.data_out[10]
memd_out[11] <= memory_data:a.data_out[11]
memd_out[12] <= memory_data:a.data_out[12]
memd_out[13] <= memory_data:a.data_out[13]
memd_out[14] <= memory_data:a.data_out[14]
memd_out[15] <= memory_data:a.data_out[15]
Mem_reg_op[0] <= mem_interface_reg:b.op[0]
Mem_reg_op[1] <= mem_interface_reg:b.op[1]
Mem_reg_op[2] <= mem_interface_reg:b.op[2]
Mem_reg_op[3] <= mem_interface_reg:b.op[3]
Mem_reg_op[4] <= mem_interface_reg:b.op[4]
Mem_reg_op[5] <= mem_interface_reg:b.op[5]
Mem_reg_op[6] <= mem_interface_reg:b.op[6]
Mem_reg_op[7] <= mem_interface_reg:b.op[7]
Mem_reg_op[8] <= mem_interface_reg:b.op[8]
Mem_reg_op[9] <= mem_interface_reg:b.op[9]
Mem_reg_op[10] <= mem_interface_reg:b.op[10]
Mem_reg_op[11] <= mem_interface_reg:b.op[11]
Mem_reg_op[12] <= mem_interface_reg:b.op[12]
Mem_reg_op[13] <= mem_interface_reg:b.op[13]
Mem_reg_op[14] <= mem_interface_reg:b.op[14]
Mem_reg_op[15] <= mem_interface_reg:b.op[15]
Mem_reg_op[16] <= mem_interface_reg:b.op[16]
Mem_reg_op[17] <= mem_interface_reg:b.op[17]
Mem_reg_op[18] <= mem_interface_reg:b.op[18]
Mem_reg_op[19] <= mem_interface_reg:b.op[19]
Mem_reg_op[20] <= mem_interface_reg:b.op[20]
Mem_reg_op[21] <= mem_interface_reg:b.op[21]
Mem_reg_op[22] <= mem_interface_reg:b.op[22]
Mem_reg_op[23] <= mem_interface_reg:b.op[23]
Mem_reg_op[24] <= mem_interface_reg:b.op[24]
Mem_reg_op[25] <= mem_interface_reg:b.op[25]
Mem_reg_op[26] <= mem_interface_reg:b.op[26]
Mem_reg_op[27] <= mem_interface_reg:b.op[27]
Mem_reg_op[28] <= mem_interface_reg:b.op[28]
Mem_reg_op[29] <= mem_interface_reg:b.op[29]
Mem_reg_op[30] <= mem_interface_reg:b.op[30]
Mem_reg_op[31] <= mem_interface_reg:b.op[31]
Mem_reg_op[32] <= mem_interface_reg:b.op[32]
Mem_reg_op[33] <= mem_interface_reg:b.op[33]
Mem_reg_op[34] <= mem_interface_reg:b.op[34]
Mem_reg_op[35] <= mem_interface_reg:b.op[35]
Mem_reg_op[36] <= mem_interface_reg:b.op[36]
Mem_reg_op[37] <= mem_interface_reg:b.op[37]
Mem_reg_op[38] <= mem_interface_reg:b.op[38]
Mem_reg_op[39] <= mem_interface_reg:b.op[39]
Mem_reg_op[40] <= mem_interface_reg:b.op[40]
Mem_reg_op[41] <= mem_interface_reg:b.op[41]
Mem_reg_op[42] <= mem_interface_reg:b.op[42]
Mem_reg_op[43] <= mem_interface_reg:b.op[43]
Mem_reg_op[44] <= mem_interface_reg:b.op[44]
Mem_reg_op[45] <= mem_interface_reg:b.op[45]
Mem_reg_op[46] <= mem_interface_reg:b.op[46]
Mem_reg_op[47] <= mem_interface_reg:b.op[47]
Mem_reg_op[48] <= mem_interface_reg:b.op[48]
Mem_reg_op[49] <= mem_interface_reg:b.op[49]
Mem_reg_op[50] <= mem_interface_reg:b.op[50]
Mem_reg_op[51] <= mem_interface_reg:b.op[51]
Mem_reg_op[52] <= mem_interface_reg:b.op[52]
Mem_reg_op[53] <= mem_interface_reg:b.op[53]
Mem_reg_op[54] <= mem_interface_reg:b.op[54]
Mem_reg_op[55] <= mem_interface_reg:b.op[55]
Mem_reg_op[56] <= mem_interface_reg:b.op[56]
Mem_reg_op[57] <= mem_interface_reg:b.op[57]
Mem_reg_op[58] <= mem_interface_reg:b.op[58]
Mem_reg_op[59] <= mem_interface_reg:b.op[59]
Mem_reg_op[60] <= mem_interface_reg:b.op[60]
Mem_reg_op[61] <= mem_interface_reg:b.op[61]
Mem_reg_op[62] <= mem_interface_reg:b.op[62]
Mem_reg_op[63] <= mem_interface_reg:b.op[63]
Mem_reg_op[64] <= mem_interface_reg:b.op[64]
Mem_reg_op[65] <= mem_interface_reg:b.op[65]
Mem_reg_op[66] <= mem_interface_reg:b.op[66]
Mem_reg_op[67] <= mem_interface_reg:b.op[67]
Mem_reg_op[68] <= mem_interface_reg:b.op[68]
Mem_reg_op[69] <= mem_interface_reg:b.op[69]
Mem_reg_op[70] <= mem_interface_reg:b.op[70]
Mem_reg_op[71] <= mem_interface_reg:b.op[71]
Mem_reg_op[72] <= mem_interface_reg:b.op[72]
Mem_reg_op[73] <= mem_interface_reg:b.op[73]
Mem_reg_op[74] <= mem_interface_reg:b.op[74]
Mem_reg_op[75] <= mem_interface_reg:b.op[75]
Mem_reg_op[76] <= mem_interface_reg:b.op[76]
load_flag_z <= memd_muxz_output.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|Mem_stage:e|memory_data:a
clk => RAM~32.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => RAM~20.CLK
clk => RAM~21.CLK
clk => RAM~22.CLK
clk => RAM~23.CLK
clk => RAM~24.CLK
clk => RAM~25.CLK
clk => RAM~26.CLK
clk => RAM~27.CLK
clk => RAM~28.CLK
clk => RAM~29.CLK
clk => RAM~30.CLK
clk => RAM~31.CLK
clk => RAM.CLK0
mem_write => RAM~32.DATAIN
mem_write => RAM.WE
address[0] => RAM~15.DATAIN
address[0] => RAM.WADDR
address[0] => RAM.RADDR
address[1] => RAM~14.DATAIN
address[1] => RAM.WADDR1
address[1] => RAM.RADDR1
address[2] => RAM~13.DATAIN
address[2] => RAM.WADDR2
address[2] => RAM.RADDR2
address[3] => RAM~12.DATAIN
address[3] => RAM.WADDR3
address[3] => RAM.RADDR3
address[4] => RAM~11.DATAIN
address[4] => RAM.WADDR4
address[4] => RAM.RADDR4
address[5] => RAM~10.DATAIN
address[5] => RAM.WADDR5
address[5] => RAM.RADDR5
address[6] => RAM~9.DATAIN
address[6] => RAM.WADDR6
address[6] => RAM.RADDR6
address[7] => RAM~8.DATAIN
address[7] => RAM.WADDR7
address[7] => RAM.RADDR7
address[8] => RAM~7.DATAIN
address[8] => RAM.WADDR8
address[8] => RAM.RADDR8
address[9] => RAM~6.DATAIN
address[9] => RAM.WADDR9
address[9] => RAM.RADDR9
address[10] => RAM~5.DATAIN
address[10] => RAM.WADDR10
address[10] => RAM.RADDR10
address[11] => RAM~4.DATAIN
address[11] => RAM.WADDR11
address[11] => RAM.RADDR11
address[12] => RAM~3.DATAIN
address[12] => RAM.WADDR12
address[12] => RAM.RADDR12
address[13] => RAM~2.DATAIN
address[13] => RAM.WADDR13
address[13] => RAM.RADDR13
address[14] => RAM~1.DATAIN
address[14] => RAM.WADDR14
address[14] => RAM.RADDR14
address[15] => RAM~0.DATAIN
address[15] => RAM.WADDR15
address[15] => RAM.RADDR15
data_in[0] => RAM~31.DATAIN
data_in[0] => RAM.DATAIN
data_in[1] => RAM~30.DATAIN
data_in[1] => RAM.DATAIN1
data_in[2] => RAM~29.DATAIN
data_in[2] => RAM.DATAIN2
data_in[3] => RAM~28.DATAIN
data_in[3] => RAM.DATAIN3
data_in[4] => RAM~27.DATAIN
data_in[4] => RAM.DATAIN4
data_in[5] => RAM~26.DATAIN
data_in[5] => RAM.DATAIN5
data_in[6] => RAM~25.DATAIN
data_in[6] => RAM.DATAIN6
data_in[7] => RAM~24.DATAIN
data_in[7] => RAM.DATAIN7
data_in[8] => RAM~23.DATAIN
data_in[8] => RAM.DATAIN8
data_in[9] => RAM~22.DATAIN
data_in[9] => RAM.DATAIN9
data_in[10] => RAM~21.DATAIN
data_in[10] => RAM.DATAIN10
data_in[11] => RAM~20.DATAIN
data_in[11] => RAM.DATAIN11
data_in[12] => RAM~19.DATAIN
data_in[12] => RAM.DATAIN12
data_in[13] => RAM~18.DATAIN
data_in[13] => RAM.DATAIN13
data_in[14] => RAM~17.DATAIN
data_in[14] => RAM.DATAIN14
data_in[15] => RAM~16.DATAIN
data_in[15] => RAM.DATAIN15
data_out[0] <= RAM.DATAOUT
data_out[1] <= RAM.DATAOUT1
data_out[2] <= RAM.DATAOUT2
data_out[3] <= RAM.DATAOUT3
data_out[4] <= RAM.DATAOUT4
data_out[5] <= RAM.DATAOUT5
data_out[6] <= RAM.DATAOUT6
data_out[7] <= RAM.DATAOUT7
data_out[8] <= RAM.DATAOUT8
data_out[9] <= RAM.DATAOUT9
data_out[10] <= RAM.DATAOUT10
data_out[11] <= RAM.DATAOUT11
data_out[12] <= RAM.DATAOUT12
data_out[13] <= RAM.DATAOUT13
data_out[14] <= RAM.DATAOUT14
data_out[15] <= RAM.DATAOUT15


|Top_entity|Mem_stage:e|mem_interface_reg:b
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op[0]~reg0.CLK
CLK => op[1]~reg0.CLK
CLK => op[2]~reg0.CLK
CLK => op[3]~reg0.CLK
CLK => op[4]~reg0.CLK
CLK => op[5]~reg0.CLK
CLK => op[6]~reg0.CLK
CLK => op[7]~reg0.CLK
CLK => op[8]~reg0.CLK
CLK => op[9]~reg0.CLK
CLK => op[10]~reg0.CLK
CLK => op[11]~reg0.CLK
CLK => op[12]~reg0.CLK
CLK => op[13]~reg0.CLK
CLK => op[14]~reg0.CLK
CLK => op[15]~reg0.CLK
CLK => op[16]~reg0.CLK
CLK => op[17]~reg0.CLK
CLK => op[18]~reg0.CLK
CLK => op[19]~reg0.CLK
CLK => op[20]~reg0.CLK
CLK => op[21]~reg0.CLK
CLK => op[22]~reg0.CLK
CLK => op[23]~reg0.CLK
CLK => op[24]~reg0.CLK
CLK => op[25]~reg0.CLK
CLK => op[26]~reg0.CLK
CLK => op[27]~reg0.CLK
CLK => op[28]~reg0.CLK
CLK => op[29]~reg0.CLK
CLK => op[30]~reg0.CLK
CLK => op[31]~reg0.CLK
CLK => op[32]~reg0.CLK
CLK => op[33]~reg0.CLK
CLK => op[34]~reg0.CLK
CLK => op[35]~reg0.CLK
CLK => op[36]~reg0.CLK
CLK => op[37]~reg0.CLK
CLK => op[38]~reg0.CLK
CLK => op[39]~reg0.CLK
CLK => op[40]~reg0.CLK
CLK => op[41]~reg0.CLK
CLK => op[42]~reg0.CLK
CLK => op[43]~reg0.CLK
CLK => op[44]~reg0.CLK
CLK => op[45]~reg0.CLK
CLK => op[46]~reg0.CLK
CLK => op[47]~reg0.CLK
CLK => op[48]~reg0.CLK
CLK => op[49]~reg0.CLK
CLK => op[50]~reg0.CLK
CLK => op[51]~reg0.CLK
CLK => op[52]~reg0.CLK
CLK => op[53]~reg0.CLK
CLK => op[54]~reg0.CLK
CLK => op[55]~reg0.CLK
CLK => op[56]~reg0.CLK
CLK => op[57]~reg0.CLK
CLK => op[58]~reg0.CLK
CLK => op[59]~reg0.CLK
CLK => op[60]~reg0.CLK
CLK => op[61]~reg0.CLK
CLK => op[62]~reg0.CLK
CLK => op[63]~reg0.CLK
CLK => op[64]~reg0.CLK
CLK => op[65]~reg0.CLK
CLK => op[66]~reg0.CLK
CLK => op[67]~reg0.CLK
CLK => op[68]~reg0.CLK
CLK => op[69]~reg0.CLK
CLK => op[70]~reg0.CLK
CLK => op[71]~reg0.CLK
CLK => op[72]~reg0.CLK
CLK => op[73]~reg0.CLK
CLK => op[74]~reg0.CLK
CLK => op[75]~reg0.CLK
CLK => op[76]~reg0.CLK
ip[0] => op.DATAB
ip[1] => op.DATAB
ip[2] => op.DATAB
ip[3] => op.DATAB
ip[4] => op.DATAB
ip[5] => op.DATAB
ip[6] => op.DATAB
ip[7] => op.DATAB
ip[8] => op.DATAB
ip[9] => op.DATAB
ip[10] => op.DATAB
ip[11] => op.DATAB
ip[12] => op.DATAB
ip[13] => op.DATAB
ip[14] => op.DATAB
ip[15] => op.DATAB
ip[16] => op.DATAB
ip[17] => op.DATAB
ip[18] => op.DATAB
ip[19] => op.DATAB
ip[20] => op.DATAB
ip[21] => op.DATAB
ip[22] => op.DATAB
ip[23] => op.DATAB
ip[24] => op.DATAB
ip[25] => op.DATAB
ip[26] => op.DATAB
ip[27] => op.DATAB
ip[28] => op.DATAB
ip[29] => op.DATAB
ip[30] => op.DATAB
ip[31] => op.DATAB
ip[32] => op.DATAB
ip[33] => op.DATAB
ip[34] => op.DATAB
ip[35] => op.DATAB
ip[36] => op.DATAB
ip[37] => op.DATAB
ip[38] => op.DATAB
ip[39] => op.DATAB
ip[40] => op.DATAB
ip[41] => op.DATAB
ip[42] => op.DATAB
ip[43] => op.DATAB
ip[44] => op.DATAB
ip[45] => op.DATAB
ip[46] => op.DATAB
ip[47] => op.DATAB
ip[48] => op.DATAB
ip[49] => op.DATAB
ip[50] => op.DATAB
ip[51] => op.DATAB
ip[52] => op.DATAB
ip[53] => op.DATAB
ip[54] => op.DATAB
ip[55] => op.DATAB
ip[56] => op.DATAB
ip[57] => op.DATAB
ip[58] => op.DATAB
ip[59] => op.DATAB
ip[60] => op.DATAB
ip[61] => op.DATAB
ip[62] => op.DATAB
ip[63] => op.DATAB
ip[64] => op.DATAB
ip[65] => op.DATAB
ip[66] => op.DATAB
ip[67] => op.DATAB
ip[68] => op.DATAB
ip[69] => op.DATAB
ip[70] => op.DATAB
ip[71] => op.DATAB
ip[72] => op.DATAB
ip[73] => op.DATAB
ip[74] => op.DATAB
ip[75] => op.DATAB
ip[76] => op.DATAB
op[0] <= op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[3] <= op[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[4] <= op[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[5] <= op[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[6] <= op[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[7] <= op[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[8] <= op[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[9] <= op[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[10] <= op[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[11] <= op[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[12] <= op[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[13] <= op[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[14] <= op[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[15] <= op[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[16] <= op[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[17] <= op[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[18] <= op[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[19] <= op[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[20] <= op[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[21] <= op[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[22] <= op[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[23] <= op[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[24] <= op[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[25] <= op[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[26] <= op[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[27] <= op[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[28] <= op[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[29] <= op[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[30] <= op[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[31] <= op[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[32] <= op[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[33] <= op[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[34] <= op[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[35] <= op[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[36] <= op[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[37] <= op[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[38] <= op[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[39] <= op[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[40] <= op[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[41] <= op[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[42] <= op[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[43] <= op[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[44] <= op[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[45] <= op[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[46] <= op[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[47] <= op[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[48] <= op[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[49] <= op[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[50] <= op[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[51] <= op[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[52] <= op[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[53] <= op[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[54] <= op[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[55] <= op[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[56] <= op[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[57] <= op[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[58] <= op[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[59] <= op[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[60] <= op[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[61] <= op[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[62] <= op[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[63] <= op[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[64] <= op[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[65] <= op[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[66] <= op[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[67] <= op[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[68] <= op[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[69] <= op[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[70] <= op[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[71] <= op[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[72] <= op[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[73] <= op[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[74] <= op[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[75] <= op[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op[76] <= op[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|WB_stage:f
clock => user_flagz:a.CLK
clock => user_flagc:b.CLK
reset => user_flagz:a.reset
reset => user_flagc:b.reset
mem_reg_op[0] => ~NO_FANOUT~
mem_reg_op[1] => user_flagz:a.ip
mem_reg_op[2] => user_flagc:b.ip
mem_reg_op[3] => PE1_dest[0].DATAIN
mem_reg_op[4] => PE1_dest[1].DATAIN
mem_reg_op[5] => PE1_dest[2].DATAIN
mem_reg_op[6] => user_flagz:a.EN
mem_reg_op[7] => user_flagc:b.EN
mem_reg_op[8] => RF_d3_control_mux[0].DATAIN
mem_reg_op[9] => RF_d3_control_mux[1].DATAIN
mem_reg_op[10] => RF_a3_control_mux[0].DATAIN
mem_reg_op[11] => RF_a3_control_mux[1].DATAIN
mem_reg_op[12] => memrf_en.DATAIN
mem_reg_op[13] => alu2_out[0].DATAIN
mem_reg_op[14] => alu2_out[1].DATAIN
mem_reg_op[15] => alu2_out[2].DATAIN
mem_reg_op[16] => alu2_out[3].DATAIN
mem_reg_op[17] => alu2_out[4].DATAIN
mem_reg_op[18] => alu2_out[5].DATAIN
mem_reg_op[19] => alu2_out[6].DATAIN
mem_reg_op[20] => alu2_out[7].DATAIN
mem_reg_op[21] => alu2_out[8].DATAIN
mem_reg_op[22] => alu2_out[9].DATAIN
mem_reg_op[23] => alu2_out[10].DATAIN
mem_reg_op[24] => alu2_out[11].DATAIN
mem_reg_op[25] => alu2_out[12].DATAIN
mem_reg_op[26] => alu2_out[13].DATAIN
mem_reg_op[27] => alu2_out[14].DATAIN
mem_reg_op[28] => alu2_out[15].DATAIN
mem_reg_op[29] => memd_out[0].DATAIN
mem_reg_op[30] => memd_out[1].DATAIN
mem_reg_op[31] => memd_out[2].DATAIN
mem_reg_op[32] => memd_out[3].DATAIN
mem_reg_op[33] => memd_out[4].DATAIN
mem_reg_op[34] => memd_out[5].DATAIN
mem_reg_op[35] => memd_out[6].DATAIN
mem_reg_op[36] => memd_out[7].DATAIN
mem_reg_op[37] => memd_out[8].DATAIN
mem_reg_op[38] => memd_out[9].DATAIN
mem_reg_op[39] => memd_out[10].DATAIN
mem_reg_op[40] => memd_out[11].DATAIN
mem_reg_op[41] => memd_out[12].DATAIN
mem_reg_op[42] => memd_out[13].DATAIN
mem_reg_op[43] => memd_out[14].DATAIN
mem_reg_op[44] => memd_out[15].DATAIN
mem_reg_op[45] => left_shifted[7].DATAIN
mem_reg_op[46] => left_shifted[8].DATAIN
mem_reg_op[47] => left_shifted[9].DATAIN
mem_reg_op[48] => memi_35[0].DATAIN
mem_reg_op[48] => left_shifted[10].DATAIN
mem_reg_op[49] => memi_35[1].DATAIN
mem_reg_op[49] => left_shifted[11].DATAIN
mem_reg_op[50] => memi_35[2].DATAIN
mem_reg_op[50] => left_shifted[12].DATAIN
mem_reg_op[51] => left_shifted[13].DATAIN
mem_reg_op[52] => left_shifted[14].DATAIN
mem_reg_op[53] => left_shifted[15].DATAIN
mem_reg_op[54] => memi_911[0].DATAIN
mem_reg_op[55] => memi_911[1].DATAIN
mem_reg_op[56] => memi_911[2].DATAIN
mem_reg_op[57] => ~NO_FANOUT~
mem_reg_op[58] => ~NO_FANOUT~
mem_reg_op[59] => ~NO_FANOUT~
mem_reg_op[60] => ~NO_FANOUT~
mem_reg_op[61] => PC_mem[0].DATAIN
mem_reg_op[62] => PC_mem[1].DATAIN
mem_reg_op[63] => PC_mem[2].DATAIN
mem_reg_op[64] => PC_mem[3].DATAIN
mem_reg_op[65] => PC_mem[4].DATAIN
mem_reg_op[66] => PC_mem[5].DATAIN
mem_reg_op[67] => PC_mem[6].DATAIN
mem_reg_op[68] => PC_mem[7].DATAIN
mem_reg_op[69] => PC_mem[8].DATAIN
mem_reg_op[70] => PC_mem[9].DATAIN
mem_reg_op[71] => PC_mem[10].DATAIN
mem_reg_op[72] => PC_mem[11].DATAIN
mem_reg_op[73] => PC_mem[12].DATAIN
mem_reg_op[74] => PC_mem[13].DATAIN
mem_reg_op[75] => PC_mem[14].DATAIN
mem_reg_op[76] => PC_mem[15].DATAIN
alu2_out[0] <= mem_reg_op[13].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[1] <= mem_reg_op[14].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[2] <= mem_reg_op[15].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[3] <= mem_reg_op[16].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[4] <= mem_reg_op[17].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[5] <= mem_reg_op[18].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[6] <= mem_reg_op[19].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[7] <= mem_reg_op[20].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[8] <= mem_reg_op[21].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[9] <= mem_reg_op[22].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[10] <= mem_reg_op[23].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[11] <= mem_reg_op[24].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[12] <= mem_reg_op[25].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[13] <= mem_reg_op[26].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[14] <= mem_reg_op[27].DB_MAX_OUTPUT_PORT_TYPE
alu2_out[15] <= mem_reg_op[28].DB_MAX_OUTPUT_PORT_TYPE
memd_out[0] <= mem_reg_op[29].DB_MAX_OUTPUT_PORT_TYPE
memd_out[1] <= mem_reg_op[30].DB_MAX_OUTPUT_PORT_TYPE
memd_out[2] <= mem_reg_op[31].DB_MAX_OUTPUT_PORT_TYPE
memd_out[3] <= mem_reg_op[32].DB_MAX_OUTPUT_PORT_TYPE
memd_out[4] <= mem_reg_op[33].DB_MAX_OUTPUT_PORT_TYPE
memd_out[5] <= mem_reg_op[34].DB_MAX_OUTPUT_PORT_TYPE
memd_out[6] <= mem_reg_op[35].DB_MAX_OUTPUT_PORT_TYPE
memd_out[7] <= mem_reg_op[36].DB_MAX_OUTPUT_PORT_TYPE
memd_out[8] <= mem_reg_op[37].DB_MAX_OUTPUT_PORT_TYPE
memd_out[9] <= mem_reg_op[38].DB_MAX_OUTPUT_PORT_TYPE
memd_out[10] <= mem_reg_op[39].DB_MAX_OUTPUT_PORT_TYPE
memd_out[11] <= mem_reg_op[40].DB_MAX_OUTPUT_PORT_TYPE
memd_out[12] <= mem_reg_op[41].DB_MAX_OUTPUT_PORT_TYPE
memd_out[13] <= mem_reg_op[42].DB_MAX_OUTPUT_PORT_TYPE
memd_out[14] <= mem_reg_op[43].DB_MAX_OUTPUT_PORT_TYPE
memd_out[15] <= mem_reg_op[44].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[0] <= mem_reg_op[61].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[1] <= mem_reg_op[62].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[2] <= mem_reg_op[63].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[3] <= mem_reg_op[64].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[4] <= mem_reg_op[65].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[5] <= mem_reg_op[66].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[6] <= mem_reg_op[67].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[7] <= mem_reg_op[68].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[8] <= mem_reg_op[69].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[9] <= mem_reg_op[70].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[10] <= mem_reg_op[71].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[11] <= mem_reg_op[72].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[12] <= mem_reg_op[73].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[13] <= mem_reg_op[74].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[14] <= mem_reg_op[75].DB_MAX_OUTPUT_PORT_TYPE
PC_mem[15] <= mem_reg_op[76].DB_MAX_OUTPUT_PORT_TYPE
left_shifted[0] <= <GND>
left_shifted[1] <= <GND>
left_shifted[2] <= <GND>
left_shifted[3] <= <GND>
left_shifted[4] <= <GND>
left_shifted[5] <= <GND>
left_shifted[6] <= <GND>
left_shifted[7] <= mem_reg_op[45].DB_MAX_OUTPUT_PORT_TYPE
left_shifted[8] <= mem_reg_op[46].DB_MAX_OUTPUT_PORT_TYPE
left_shifted[9] <= mem_reg_op[47].DB_MAX_OUTPUT_PORT_TYPE
left_shifted[10] <= mem_reg_op[48].DB_MAX_OUTPUT_PORT_TYPE
left_shifted[11] <= mem_reg_op[49].DB_MAX_OUTPUT_PORT_TYPE
left_shifted[12] <= mem_reg_op[50].DB_MAX_OUTPUT_PORT_TYPE
left_shifted[13] <= mem_reg_op[51].DB_MAX_OUTPUT_PORT_TYPE
left_shifted[14] <= mem_reg_op[52].DB_MAX_OUTPUT_PORT_TYPE
left_shifted[15] <= mem_reg_op[53].DB_MAX_OUTPUT_PORT_TYPE
memi_35[0] <= mem_reg_op[48].DB_MAX_OUTPUT_PORT_TYPE
memi_35[1] <= mem_reg_op[49].DB_MAX_OUTPUT_PORT_TYPE
memi_35[2] <= mem_reg_op[50].DB_MAX_OUTPUT_PORT_TYPE
memi_911[0] <= mem_reg_op[54].DB_MAX_OUTPUT_PORT_TYPE
memi_911[1] <= mem_reg_op[55].DB_MAX_OUTPUT_PORT_TYPE
memi_911[2] <= mem_reg_op[56].DB_MAX_OUTPUT_PORT_TYPE
PE1_dest[0] <= mem_reg_op[3].DB_MAX_OUTPUT_PORT_TYPE
PE1_dest[1] <= mem_reg_op[4].DB_MAX_OUTPUT_PORT_TYPE
PE1_dest[2] <= mem_reg_op[5].DB_MAX_OUTPUT_PORT_TYPE
memrf_en <= mem_reg_op[12].DB_MAX_OUTPUT_PORT_TYPE
user_cflag <= user_flagc:b.op
user_zflag <= user_flagz:a.op
RF_a3_control_mux[0] <= mem_reg_op[10].DB_MAX_OUTPUT_PORT_TYPE
RF_a3_control_mux[1] <= mem_reg_op[11].DB_MAX_OUTPUT_PORT_TYPE
RF_d3_control_mux[0] <= mem_reg_op[8].DB_MAX_OUTPUT_PORT_TYPE
RF_d3_control_mux[1] <= mem_reg_op[9].DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|WB_stage:f|user_flagz:a
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op~reg0.CLK
ip => op.DATAB
op <= op~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|WB_stage:f|user_flagc:b
EN => op.OUTPUTSELECT
reset => op.OUTPUTSELECT
CLK => op~reg0.CLK
ip => op.DATAB
op <= op~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|rem_controls:g
ID_opcode[0] => ~NO_FANOUT~
ID_opcode[1] => ~NO_FANOUT~
ID_opcode[2] => Equal14.IN3
ID_opcode[2] => Equal15.IN1
ID_opcode[2] => Equal24.IN0
ID_opcode[2] => Equal27.IN3
ID_opcode[2] => Equal28.IN3
ID_opcode[2] => Equal29.IN1
ID_opcode[3] => Equal14.IN2
ID_opcode[3] => Equal15.IN3
ID_opcode[3] => Equal24.IN3
ID_opcode[3] => Equal27.IN2
ID_opcode[3] => Equal28.IN0
ID_opcode[3] => Equal29.IN3
ID_opcode[4] => Equal14.IN1
ID_opcode[4] => Equal15.IN2
ID_opcode[4] => Equal24.IN2
ID_opcode[4] => Equal27.IN1
ID_opcode[4] => Equal28.IN2
ID_opcode[4] => Equal29.IN0
ID_opcode[5] => Equal14.IN0
ID_opcode[5] => Equal15.IN0
ID_opcode[5] => Equal24.IN1
ID_opcode[5] => Equal27.IN0
ID_opcode[5] => Equal28.IN1
ID_opcode[5] => Equal29.IN2
OR_opcode[0] => Equal5.IN5
OR_opcode[0] => Equal6.IN5
OR_opcode[0] => Equal8.IN0
OR_opcode[0] => Equal9.IN1
OR_opcode[0] => Equal10.IN5
OR_opcode[0] => Equal11.IN5
OR_opcode[1] => Equal5.IN4
OR_opcode[1] => Equal6.IN4
OR_opcode[1] => Equal8.IN5
OR_opcode[1] => Equal9.IN5
OR_opcode[1] => Equal10.IN0
OR_opcode[1] => Equal11.IN1
OR_opcode[2] => Equal5.IN3
OR_opcode[2] => Equal6.IN3
OR_opcode[2] => Equal7.IN0
OR_opcode[2] => Equal8.IN4
OR_opcode[2] => Equal9.IN4
OR_opcode[2] => Equal10.IN4
OR_opcode[2] => Equal11.IN4
OR_opcode[2] => Equal13.IN3
OR_opcode[2] => Equal25.IN3
OR_opcode[3] => Equal5.IN2
OR_opcode[3] => Equal6.IN0
OR_opcode[3] => Equal7.IN3
OR_opcode[3] => Equal8.IN3
OR_opcode[3] => Equal9.IN0
OR_opcode[3] => Equal10.IN3
OR_opcode[3] => Equal11.IN0
OR_opcode[3] => Equal13.IN2
OR_opcode[3] => Equal25.IN2
OR_opcode[4] => Equal5.IN1
OR_opcode[4] => Equal6.IN2
OR_opcode[4] => Equal7.IN2
OR_opcode[4] => Equal8.IN2
OR_opcode[4] => Equal9.IN3
OR_opcode[4] => Equal10.IN2
OR_opcode[4] => Equal11.IN3
OR_opcode[4] => Equal13.IN1
OR_opcode[4] => Equal25.IN0
OR_opcode[5] => Equal5.IN0
OR_opcode[5] => Equal6.IN1
OR_opcode[5] => Equal7.IN1
OR_opcode[5] => Equal8.IN1
OR_opcode[5] => Equal9.IN2
OR_opcode[5] => Equal10.IN1
OR_opcode[5] => Equal11.IN2
OR_opcode[5] => Equal13.IN0
OR_opcode[5] => Equal25.IN1
EX_opcode[0] => ~NO_FANOUT~
EX_opcode[1] => ~NO_FANOUT~
EX_opcode[2] => Equal2.IN3
EX_opcode[2] => Equal3.IN3
EX_opcode[3] => Equal2.IN2
EX_opcode[3] => Equal3.IN1
EX_opcode[4] => Equal2.IN0
EX_opcode[4] => Equal3.IN0
EX_opcode[5] => Equal2.IN1
EX_opcode[5] => Equal3.IN2
mem_opcode[0] => ~NO_FANOUT~
mem_opcode[1] => ~NO_FANOUT~
mem_opcode[2] => ~NO_FANOUT~
mem_opcode[3] => ~NO_FANOUT~
mem_opcode[4] => ~NO_FANOUT~
mem_opcode[5] => ~NO_FANOUT~
IF_opcode[0] => ~NO_FANOUT~
IF_opcode[1] => ~NO_FANOUT~
IF_opcode[2] => Equal0.IN1
IF_opcode[3] => Equal0.IN0
IF_opcode[4] => Equal0.IN3
IF_opcode[5] => Equal0.IN2
dest_EX[0] => Equal4.IN2
dest_EX[1] => Equal4.IN1
dest_EX[2] => Equal4.IN0
dest_OR[0] => Equal23.IN2
dest_OR[0] => Equal26.IN2
dest_OR[0] => Equal12.IN2
dest_OR[1] => Equal23.IN1
dest_OR[1] => Equal26.IN1
dest_OR[1] => Equal12.IN1
dest_OR[2] => Equal23.IN0
dest_OR[2] => Equal26.IN0
dest_OR[2] => Equal12.IN0
dest_IF[0] => Equal1.IN2
dest_IF[1] => Equal1.IN1
dest_IF[2] => Equal1.IN0
dest_ID[0] => ~NO_FANOUT~
dest_ID[1] => ~NO_FANOUT~
dest_ID[2] => ~NO_FANOUT~
RS_id1[0] => Equal23.IN5
RS_id1[1] => Equal23.IN4
RS_id1[2] => Equal23.IN3
RS_id2[0] => Equal26.IN5
RS_id2[1] => Equal26.IN4
RS_id2[2] => Equal26.IN3
nullify_ID => nullify_control_or.DATAA
nullify_ID => nullify_control_or.DATAA
nullify_ID => nullify_control_or.DATAA
nullify_ID => nullify_control_or.DATAB
nullify_ID => nullify_control_or.DATAB
nullify_ID => process_0.IN1
nullify_OR => nullify_control_ex.DATAA
nullify_OR => nullify_control_ex.DATAB
nullify_OR => process_0.IN1
nullify_OR => process_0.IN1
nullify_OR => process_0.IN1
nullify_OR => process_0.IN1
nullify_OR => process_0.IN1
nullify_EX => nullify_control_mem.DATAIN
nullify_EX => process_0.IN1
alu2z_flag => process_0.IN1
authentic_c => process_0.IN1
authentic_z => process_0.IN1
validate_IF => pc_control_smlhi[0].IN1
validate_IF => nullify_control_id.DATAB
validate_IF => nullify_control_id.DATAB
validate_IF => nullify_control_id.DATAA
validate_IF => nullify_control_id.DATAA
PE1_op[0] => Equal19.IN7
PE1_op[1] => Equal19.IN6
PE1_op[2] => Equal19.IN5
PE1_op[3] => Equal19.IN4
PE1_op[4] => Equal19.IN3
PE1_op[5] => Equal19.IN2
PE1_op[6] => Equal19.IN1
PE1_op[7] => Equal19.IN0
PE2_op[0] => Equal22.IN7
PE2_op[1] => Equal22.IN6
PE2_op[2] => Equal22.IN5
PE2_op[3] => Equal22.IN4
PE2_op[4] => Equal22.IN3
PE2_op[5] => Equal22.IN2
PE2_op[6] => Equal22.IN1
PE2_op[7] => Equal22.IN0
PC_en_control <= PC_en_control.DB_MAX_OUTPUT_PORT_TYPE
ID_en <= ID_en.DB_MAX_OUTPUT_PORT_TYPE
ID_en_8bits <= ID_en_8bits.DB_MAX_OUTPUT_PORT_TYPE
validate_control_if <= validate_control_if.DB_MAX_OUTPUT_PORT_TYPE
nullify_control_id <= nullify_control_id.DB_MAX_OUTPUT_PORT_TYPE
nullify_control_or <= nullify_control_or.DB_MAX_OUTPUT_PORT_TYPE
nullify_control_ex <= nullify_control_ex.DB_MAX_OUTPUT_PORT_TYPE
nullify_control_mem <= nullify_EX.DB_MAX_OUTPUT_PORT_TYPE
IF_en <= IF_en.DB_MAX_OUTPUT_PORT_TYPE
PC_control[0] <= PC_control.DB_MAX_OUTPUT_PORT_TYPE
PC_control[1] <= PC_control.DB_MAX_OUTPUT_PORT_TYPE
PC_control[2] <= PC_control.DB_MAX_OUTPUT_PORT_TYPE
ID_intermediate_reg[0] => process_0.IN1
ID_intermediate_reg[0] => process_0.IN1
ID_intermediate_reg[1] => ~NO_FANOUT~
ID_intermediate_reg[2] => ~NO_FANOUT~
ID_intermediate_reg[3] => ~NO_FANOUT~
ID_intermediate_reg[4] => ~NO_FANOUT~
ID_intermediate_reg[5] => ~NO_FANOUT~
ID_intermediate_reg[6] => ~NO_FANOUT~
ID_intermediate_reg[7] => ~NO_FANOUT~
ID_intermediate_reg[8] => ~NO_FANOUT~
ID_intermediate_reg[9] => ~NO_FANOUT~
ID_intermediate_reg[10] => ~NO_FANOUT~
ID_intermediate_reg[11] => ~NO_FANOUT~
ID_intermediate_reg[12] => ~NO_FANOUT~
ID_intermediate_reg[13] => Equal16.IN3
ID_intermediate_reg[13] => Equal20.IN2
ID_intermediate_reg[14] => Equal16.IN1
ID_intermediate_reg[14] => Equal20.IN1
ID_intermediate_reg[15] => Equal16.IN0
ID_intermediate_reg[15] => Equal20.IN0
ID_intermediate_reg[16] => Equal16.IN2
ID_intermediate_reg[16] => Equal20.IN3
ID_intermediate_reg[17] => ~NO_FANOUT~
ID_intermediate_reg[18] => ~NO_FANOUT~
ID_intermediate_reg[19] => ~NO_FANOUT~
ID_intermediate_reg[20] => ~NO_FANOUT~
ID_intermediate_reg[21] => ~NO_FANOUT~
ID_intermediate_reg[22] => ~NO_FANOUT~
ID_intermediate_reg[23] => ~NO_FANOUT~
ID_intermediate_reg[24] => ~NO_FANOUT~
ID_intermediate_reg[25] => ~NO_FANOUT~
ID_intermediate_reg[26] => ~NO_FANOUT~
ID_intermediate_reg[27] => ~NO_FANOUT~
ID_intermediate_reg[28] => ~NO_FANOUT~
ID_intermediate_reg[29] => ~NO_FANOUT~
ID_intermediate_reg[30] => ~NO_FANOUT~
ID_intermediate_reg[31] => ~NO_FANOUT~
ID_intermediate_reg[32] => ~NO_FANOUT~
OR_intermediate_reg[0] => ~NO_FANOUT~
OR_intermediate_reg[1] => ~NO_FANOUT~
OR_intermediate_reg[2] => ~NO_FANOUT~
OR_intermediate_reg[3] => ~NO_FANOUT~
OR_intermediate_reg[4] => ~NO_FANOUT~
OR_intermediate_reg[5] => ~NO_FANOUT~
OR_intermediate_reg[6] => ~NO_FANOUT~
OR_intermediate_reg[7] => ~NO_FANOUT~
OR_intermediate_reg[8] => process_0.IN1
OR_intermediate_reg[8] => process_0.IN1
OR_intermediate_reg[9] => ~NO_FANOUT~
OR_intermediate_reg[10] => ~NO_FANOUT~
OR_intermediate_reg[11] => ~NO_FANOUT~
OR_intermediate_reg[12] => ~NO_FANOUT~
OR_intermediate_reg[13] => ~NO_FANOUT~
OR_intermediate_reg[14] => ~NO_FANOUT~
OR_intermediate_reg[15] => ~NO_FANOUT~
OR_intermediate_reg[16] => ~NO_FANOUT~
OR_intermediate_reg[17] => ~NO_FANOUT~
OR_intermediate_reg[18] => ~NO_FANOUT~
OR_intermediate_reg[19] => ~NO_FANOUT~
OR_intermediate_reg[20] => ~NO_FANOUT~
OR_intermediate_reg[21] => ~NO_FANOUT~
OR_intermediate_reg[22] => ~NO_FANOUT~
OR_intermediate_reg[23] => ~NO_FANOUT~
OR_intermediate_reg[24] => ~NO_FANOUT~
OR_intermediate_reg[25] => ~NO_FANOUT~
OR_intermediate_reg[26] => ~NO_FANOUT~
OR_intermediate_reg[27] => ~NO_FANOUT~
OR_intermediate_reg[28] => ~NO_FANOUT~
OR_intermediate_reg[29] => ~NO_FANOUT~
OR_intermediate_reg[30] => ~NO_FANOUT~
OR_intermediate_reg[31] => ~NO_FANOUT~
OR_intermediate_reg[32] => Equal17.IN3
OR_intermediate_reg[32] => Equal21.IN2
OR_intermediate_reg[33] => Equal17.IN1
OR_intermediate_reg[33] => Equal21.IN1
OR_intermediate_reg[34] => Equal17.IN0
OR_intermediate_reg[34] => Equal21.IN0
OR_intermediate_reg[35] => Equal17.IN2
OR_intermediate_reg[35] => Equal21.IN3
OR_intermediate_reg[36] => ~NO_FANOUT~
OR_intermediate_reg[37] => ~NO_FANOUT~
OR_intermediate_reg[38] => ~NO_FANOUT~
OR_intermediate_reg[39] => ~NO_FANOUT~
OR_intermediate_reg[40] => ~NO_FANOUT~
OR_intermediate_reg[41] => ~NO_FANOUT~
OR_intermediate_reg[42] => ~NO_FANOUT~
OR_intermediate_reg[43] => ~NO_FANOUT~
OR_intermediate_reg[44] => ~NO_FANOUT~
OR_intermediate_reg[45] => ~NO_FANOUT~
OR_intermediate_reg[46] => ~NO_FANOUT~
OR_intermediate_reg[47] => ~NO_FANOUT~
OR_intermediate_reg[48] => ~NO_FANOUT~
OR_intermediate_reg[49] => ~NO_FANOUT~
OR_intermediate_reg[50] => ~NO_FANOUT~
OR_intermediate_reg[51] => ~NO_FANOUT~
EX_intermediate_reg[0] => ~NO_FANOUT~
EX_intermediate_reg[1] => ~NO_FANOUT~
EX_intermediate_reg[2] => ~NO_FANOUT~
EX_intermediate_reg[3] => ~NO_FANOUT~
EX_intermediate_reg[4] => ~NO_FANOUT~
EX_intermediate_reg[5] => ~NO_FANOUT~
EX_intermediate_reg[6] => ~NO_FANOUT~
EX_intermediate_reg[7] => ~NO_FANOUT~
EX_intermediate_reg[8] => process_0.IN1
EX_intermediate_reg[9] => ~NO_FANOUT~
EX_intermediate_reg[10] => ~NO_FANOUT~
EX_intermediate_reg[11] => ~NO_FANOUT~
EX_intermediate_reg[12] => ~NO_FANOUT~
EX_intermediate_reg[13] => ~NO_FANOUT~
EX_intermediate_reg[14] => ~NO_FANOUT~
EX_intermediate_reg[15] => ~NO_FANOUT~
EX_intermediate_reg[16] => ~NO_FANOUT~
EX_intermediate_reg[17] => ~NO_FANOUT~
EX_intermediate_reg[18] => ~NO_FANOUT~
EX_intermediate_reg[19] => ~NO_FANOUT~
EX_intermediate_reg[20] => ~NO_FANOUT~
EX_intermediate_reg[21] => ~NO_FANOUT~
EX_intermediate_reg[22] => ~NO_FANOUT~
EX_intermediate_reg[23] => ~NO_FANOUT~
EX_intermediate_reg[24] => ~NO_FANOUT~
EX_intermediate_reg[25] => ~NO_FANOUT~
EX_intermediate_reg[26] => ~NO_FANOUT~
EX_intermediate_reg[27] => ~NO_FANOUT~
EX_intermediate_reg[28] => ~NO_FANOUT~
EX_intermediate_reg[29] => ~NO_FANOUT~
EX_intermediate_reg[30] => ~NO_FANOUT~
EX_intermediate_reg[31] => ~NO_FANOUT~
EX_intermediate_reg[32] => ~NO_FANOUT~
EX_intermediate_reg[33] => ~NO_FANOUT~
EX_intermediate_reg[34] => ~NO_FANOUT~
EX_intermediate_reg[35] => ~NO_FANOUT~
EX_intermediate_reg[36] => ~NO_FANOUT~
EX_intermediate_reg[37] => ~NO_FANOUT~
EX_intermediate_reg[38] => ~NO_FANOUT~
EX_intermediate_reg[39] => ~NO_FANOUT~
EX_intermediate_reg[40] => ~NO_FANOUT~
EX_intermediate_reg[41] => ~NO_FANOUT~
EX_intermediate_reg[42] => ~NO_FANOUT~
EX_intermediate_reg[43] => ~NO_FANOUT~
EX_intermediate_reg[44] => ~NO_FANOUT~
EX_intermediate_reg[45] => ~NO_FANOUT~
EX_intermediate_reg[46] => ~NO_FANOUT~
EX_intermediate_reg[47] => ~NO_FANOUT~
EX_intermediate_reg[48] => ~NO_FANOUT~
EX_intermediate_reg[49] => ~NO_FANOUT~
EX_intermediate_reg[50] => ~NO_FANOUT~
EX_intermediate_reg[51] => ~NO_FANOUT~
EX_intermediate_reg[52] => ~NO_FANOUT~
EX_intermediate_reg[53] => ~NO_FANOUT~
EX_intermediate_reg[54] => ~NO_FANOUT~
EX_intermediate_reg[55] => ~NO_FANOUT~
EX_intermediate_reg[56] => ~NO_FANOUT~
EX_intermediate_reg[57] => ~NO_FANOUT~
EX_intermediate_reg[58] => ~NO_FANOUT~
EX_intermediate_reg[59] => ~NO_FANOUT~
EX_intermediate_reg[60] => ~NO_FANOUT~
EX_intermediate_reg[61] => ~NO_FANOUT~
EX_intermediate_reg[62] => ~NO_FANOUT~
EX_intermediate_reg[63] => ~NO_FANOUT~
EX_intermediate_reg[64] => ~NO_FANOUT~
EX_intermediate_reg[65] => ~NO_FANOUT~
EX_intermediate_reg[66] => ~NO_FANOUT~
EX_intermediate_reg[67] => ~NO_FANOUT~
EX_intermediate_reg[68] => ~NO_FANOUT~
EX_intermediate_reg[69] => ~NO_FANOUT~
EX_intermediate_reg[70] => ~NO_FANOUT~
EX_intermediate_reg[71] => ~NO_FANOUT~
EX_intermediate_reg[72] => ~NO_FANOUT~
EX_intermediate_reg[73] => ~NO_FANOUT~
EX_intermediate_reg[74] => ~NO_FANOUT~
EX_intermediate_reg[75] => ~NO_FANOUT~
EX_intermediate_reg[76] => ~NO_FANOUT~
EX_intermediate_reg[77] => ~NO_FANOUT~
EX_intermediate_reg[78] => ~NO_FANOUT~
EX_intermediate_reg[79] => ~NO_FANOUT~
EX_intermediate_reg[80] => Equal18.IN3
EX_intermediate_reg[81] => Equal18.IN1
EX_intermediate_reg[82] => Equal18.IN0
EX_intermediate_reg[83] => Equal18.IN2
EX_intermediate_reg[84] => ~NO_FANOUT~
EX_intermediate_reg[85] => ~NO_FANOUT~
EX_intermediate_reg[86] => ~NO_FANOUT~
EX_intermediate_reg[87] => ~NO_FANOUT~
EX_intermediate_reg[88] => ~NO_FANOUT~
EX_intermediate_reg[89] => ~NO_FANOUT~
EX_intermediate_reg[90] => ~NO_FANOUT~
EX_intermediate_reg[91] => ~NO_FANOUT~
EX_intermediate_reg[92] => ~NO_FANOUT~
EX_intermediate_reg[93] => ~NO_FANOUT~
EX_intermediate_reg[94] => ~NO_FANOUT~
EX_intermediate_reg[95] => ~NO_FANOUT~
EX_intermediate_reg[96] => ~NO_FANOUT~
EX_intermediate_reg[97] => ~NO_FANOUT~
EX_intermediate_reg[98] => ~NO_FANOUT~
EX_intermediate_reg[99] => ~NO_FANOUT~


|Top_entity|PE1_mux_control:h
OR_reg_opcode[0] => Equal0.IN1
OR_reg_opcode[1] => Equal0.IN3
OR_reg_opcode[2] => Equal0.IN2
OR_reg_opcode[3] => Equal0.IN0
nullified_or => process_0.IN1
PE1_mux_controller <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|PE2_mux_control:i
ID_reg_opcode[0] => Equal0.IN3
ID_reg_opcode[1] => Equal0.IN2
ID_reg_opcode[2] => Equal0.IN1
ID_reg_opcode[3] => Equal0.IN0
nullified_id => process_0.IN1
PE2_mux_controller <= process_0.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|write_control:j
opcode_mem[0] => ~NO_FANOUT~
opcode_mem[1] => ~NO_FANOUT~
opcode_mem[2] => ~NO_FANOUT~
opcode_mem[3] => ~NO_FANOUT~
opcode_mem[4] => ~NO_FANOUT~
opcode_mem[5] => ~NO_FANOUT~
opcode_EX[0] => ~NO_FANOUT~
opcode_EX[1] => ~NO_FANOUT~
opcode_EX[2] => Equal2.IN2
opcode_EX[3] => Equal2.IN1
opcode_EX[4] => Equal2.IN3
opcode_EX[5] => Equal2.IN0
opcode_OR[0] => Equal0.IN5
opcode_OR[0] => Equal1.IN5
opcode_OR[0] => Equal3.IN4
opcode_OR[0] => Equal4.IN3
opcode_OR[1] => Equal0.IN4
opcode_OR[1] => Equal1.IN3
opcode_OR[1] => Equal3.IN5
opcode_OR[1] => Equal4.IN5
opcode_OR[2] => Equal0.IN3
opcode_OR[2] => Equal1.IN2
opcode_OR[2] => Equal3.IN3
opcode_OR[2] => Equal4.IN2
opcode_OR[3] => Equal0.IN2
opcode_OR[3] => Equal1.IN4
opcode_OR[3] => Equal3.IN2
opcode_OR[3] => Equal4.IN4
opcode_OR[4] => Equal0.IN1
opcode_OR[4] => Equal1.IN1
opcode_OR[4] => Equal3.IN1
opcode_OR[4] => Equal4.IN1
opcode_OR[5] => Equal0.IN0
opcode_OR[5] => Equal1.IN0
opcode_OR[5] => Equal3.IN0
opcode_OR[5] => Equal4.IN0
flag_z_ex => authentic_z.DATAA
flag_c_ex => authentic_c.DATAA
flag_z_mem => authentic_z.DATAB
flag_c_mem => authentic_c.DATAB
user_flagc => authentic_c.DATAA
user_flagz => authentic_z.DATAA
flagz_enable_ex => authentic_z.OUTPUTSELECT
flagc_enable_ex => authentic_c.OUTPUTSELECT
flagz_enable_mem => authentic_z.OUTPUTSELECT
flagc_enable_mem => authentic_c.OUTPUTSELECT
load_flag_z => process_2.IN1
nullify_ex => process_2.IN1
rf_write_or => RF_write_out.DATAA
flagc_write_or => flagc_write_out.DATAA
flagz_write_or => flagz_write_out.DATAA
RF_write_out <= RF_write_out.DB_MAX_OUTPUT_PORT_TYPE
flagc_write_out <= flagc_write_out.DB_MAX_OUTPUT_PORT_TYPE
flagz_write_out <= flagz_write_out.DB_MAX_OUTPUT_PORT_TYPE
authentic_c_op <= authentic_c.DB_MAX_OUTPUT_PORT_TYPE
authentic_z_op <= authentic_z.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|RF_d1_control:k
RS_id1[0] => Equal13.IN2
RS_id1[0] => Equal26.IN2
RS_id1[0] => Equal35.IN2
RS_id1[1] => Equal13.IN1
RS_id1[1] => Equal26.IN1
RS_id1[1] => Equal35.IN1
RS_id1[2] => Equal13.IN0
RS_id1[2] => Equal26.IN0
RS_id1[2] => Equal35.IN0
RD_or[0] => Equal13.IN5
RD_or[1] => Equal13.IN4
RD_or[2] => Equal13.IN3
RD_ex[0] => Equal26.IN5
RD_ex[1] => Equal26.IN4
RD_ex[2] => Equal26.IN3
RD_mem[0] => Equal35.IN5
RD_mem[1] => Equal35.IN4
RD_mem[2] => Equal35.IN3
ID_opcode[0] => Equal4.IN3
ID_opcode[0] => Equal5.IN3
ID_opcode[0] => Equal6.IN2
ID_opcode[0] => Equal7.IN3
ID_opcode[0] => Equal8.IN3
ID_opcode[1] => Equal4.IN2
ID_opcode[1] => Equal5.IN2
ID_opcode[1] => Equal6.IN3
ID_opcode[1] => Equal7.IN1
ID_opcode[1] => Equal8.IN2
ID_opcode[2] => Equal4.IN1
ID_opcode[2] => Equal5.IN1
ID_opcode[2] => Equal6.IN1
ID_opcode[2] => Equal7.IN2
ID_opcode[2] => Equal8.IN1
ID_opcode[3] => Equal4.IN0
ID_opcode[3] => Equal5.IN0
ID_opcode[3] => Equal6.IN0
ID_opcode[3] => Equal7.IN0
ID_opcode[3] => Equal8.IN0
EX_opcode[0] => Equal27.IN5
EX_opcode[0] => Equal28.IN4
EX_opcode[0] => Equal29.IN4
EX_opcode[0] => Equal30.IN3
EX_opcode[0] => Equal31.IN5
EX_opcode[0] => Equal32.IN5
EX_opcode[1] => Equal27.IN4
EX_opcode[1] => Equal28.IN3
EX_opcode[1] => Equal29.IN5
EX_opcode[1] => Equal30.IN5
EX_opcode[1] => Equal31.IN4
EX_opcode[1] => Equal32.IN3
EX_opcode[2] => Equal20.IN3
EX_opcode[2] => Equal21.IN3
EX_opcode[2] => Equal22.IN2
EX_opcode[2] => Equal23.IN2
EX_opcode[2] => Equal24.IN3
EX_opcode[2] => Equal25.IN1
EX_opcode[2] => Equal27.IN3
EX_opcode[2] => Equal28.IN2
EX_opcode[2] => Equal29.IN3
EX_opcode[2] => Equal30.IN2
EX_opcode[2] => Equal31.IN3
EX_opcode[2] => Equal32.IN2
EX_opcode[3] => Equal20.IN2
EX_opcode[3] => Equal21.IN2
EX_opcode[3] => Equal22.IN3
EX_opcode[3] => Equal23.IN1
EX_opcode[3] => Equal24.IN2
EX_opcode[3] => Equal25.IN3
EX_opcode[3] => Equal27.IN2
EX_opcode[3] => Equal28.IN5
EX_opcode[3] => Equal29.IN2
EX_opcode[3] => Equal30.IN4
EX_opcode[3] => Equal31.IN2
EX_opcode[3] => Equal32.IN4
EX_opcode[4] => Equal20.IN1
EX_opcode[4] => Equal21.IN1
EX_opcode[4] => Equal22.IN1
EX_opcode[4] => Equal23.IN3
EX_opcode[4] => Equal24.IN1
EX_opcode[4] => Equal25.IN2
EX_opcode[4] => Equal27.IN1
EX_opcode[4] => Equal28.IN1
EX_opcode[4] => Equal29.IN1
EX_opcode[4] => Equal30.IN1
EX_opcode[4] => Equal31.IN1
EX_opcode[4] => Equal32.IN1
EX_opcode[5] => Equal20.IN0
EX_opcode[5] => Equal21.IN0
EX_opcode[5] => Equal22.IN0
EX_opcode[5] => Equal23.IN0
EX_opcode[5] => Equal24.IN0
EX_opcode[5] => Equal25.IN0
EX_opcode[5] => Equal27.IN0
EX_opcode[5] => Equal28.IN0
EX_opcode[5] => Equal29.IN0
EX_opcode[5] => Equal30.IN0
EX_opcode[5] => Equal31.IN0
EX_opcode[5] => Equal32.IN0
OR_opcode[0] => Equal14.IN5
OR_opcode[0] => Equal15.IN4
OR_opcode[0] => Equal16.IN4
OR_opcode[0] => Equal17.IN3
OR_opcode[0] => Equal18.IN5
OR_opcode[0] => Equal19.IN5
OR_opcode[1] => Equal14.IN4
OR_opcode[1] => Equal15.IN3
OR_opcode[1] => Equal16.IN5
OR_opcode[1] => Equal17.IN5
OR_opcode[1] => Equal18.IN4
OR_opcode[1] => Equal19.IN3
OR_opcode[2] => Equal0.IN1
OR_opcode[2] => Equal2.IN3
OR_opcode[2] => Equal9.IN3
OR_opcode[2] => Equal10.IN3
OR_opcode[2] => Equal11.IN2
OR_opcode[2] => Equal12.IN3
OR_opcode[2] => Equal14.IN3
OR_opcode[2] => Equal15.IN2
OR_opcode[2] => Equal16.IN3
OR_opcode[2] => Equal17.IN2
OR_opcode[2] => Equal18.IN3
OR_opcode[2] => Equal19.IN2
OR_opcode[3] => Equal0.IN3
OR_opcode[3] => Equal2.IN2
OR_opcode[3] => Equal9.IN2
OR_opcode[3] => Equal10.IN2
OR_opcode[3] => Equal11.IN3
OR_opcode[3] => Equal12.IN2
OR_opcode[3] => Equal14.IN2
OR_opcode[3] => Equal15.IN5
OR_opcode[3] => Equal16.IN2
OR_opcode[3] => Equal17.IN4
OR_opcode[3] => Equal18.IN2
OR_opcode[3] => Equal19.IN4
OR_opcode[4] => Equal0.IN2
OR_opcode[4] => Equal2.IN1
OR_opcode[4] => Equal9.IN1
OR_opcode[4] => Equal10.IN1
OR_opcode[4] => Equal11.IN1
OR_opcode[4] => Equal12.IN1
OR_opcode[4] => Equal14.IN1
OR_opcode[4] => Equal15.IN1
OR_opcode[4] => Equal16.IN1
OR_opcode[4] => Equal17.IN1
OR_opcode[4] => Equal18.IN1
OR_opcode[4] => Equal19.IN1
OR_opcode[5] => Equal0.IN0
OR_opcode[5] => Equal2.IN0
OR_opcode[5] => Equal9.IN0
OR_opcode[5] => Equal10.IN0
OR_opcode[5] => Equal11.IN0
OR_opcode[5] => Equal12.IN0
OR_opcode[5] => Equal14.IN0
OR_opcode[5] => Equal15.IN0
OR_opcode[5] => Equal16.IN0
OR_opcode[5] => Equal17.IN0
OR_opcode[5] => Equal18.IN0
OR_opcode[5] => Equal19.IN0
mem_opcode[0] => Equal36.IN5
mem_opcode[0] => Equal38.IN4
mem_opcode[0] => Equal39.IN4
mem_opcode[0] => Equal40.IN3
mem_opcode[0] => Equal41.IN5
mem_opcode[0] => Equal42.IN5
mem_opcode[1] => Equal36.IN4
mem_opcode[1] => Equal38.IN3
mem_opcode[1] => Equal39.IN5
mem_opcode[1] => Equal40.IN5
mem_opcode[1] => Equal41.IN4
mem_opcode[1] => Equal42.IN3
mem_opcode[2] => Equal33.IN3
mem_opcode[2] => Equal34.IN2
mem_opcode[2] => Equal36.IN3
mem_opcode[2] => Equal37.IN3
mem_opcode[2] => Equal38.IN2
mem_opcode[2] => Equal39.IN3
mem_opcode[2] => Equal40.IN2
mem_opcode[2] => Equal41.IN3
mem_opcode[2] => Equal42.IN2
mem_opcode[2] => Equal43.IN2
mem_opcode[2] => Equal44.IN1
mem_opcode[2] => Equal45.IN3
mem_opcode[3] => Equal33.IN2
mem_opcode[3] => Equal34.IN3
mem_opcode[3] => Equal36.IN2
mem_opcode[3] => Equal37.IN2
mem_opcode[3] => Equal38.IN5
mem_opcode[3] => Equal39.IN2
mem_opcode[3] => Equal40.IN4
mem_opcode[3] => Equal41.IN2
mem_opcode[3] => Equal42.IN4
mem_opcode[3] => Equal43.IN1
mem_opcode[3] => Equal44.IN3
mem_opcode[3] => Equal45.IN2
mem_opcode[4] => Equal33.IN1
mem_opcode[4] => Equal34.IN1
mem_opcode[4] => Equal36.IN1
mem_opcode[4] => Equal37.IN1
mem_opcode[4] => Equal38.IN1
mem_opcode[4] => Equal39.IN1
mem_opcode[4] => Equal40.IN1
mem_opcode[4] => Equal41.IN1
mem_opcode[4] => Equal42.IN1
mem_opcode[4] => Equal43.IN3
mem_opcode[4] => Equal44.IN2
mem_opcode[4] => Equal45.IN1
mem_opcode[5] => Equal33.IN0
mem_opcode[5] => Equal34.IN0
mem_opcode[5] => Equal36.IN0
mem_opcode[5] => Equal37.IN0
mem_opcode[5] => Equal38.IN0
mem_opcode[5] => Equal39.IN0
mem_opcode[5] => Equal40.IN0
mem_opcode[5] => Equal41.IN0
mem_opcode[5] => Equal42.IN0
mem_opcode[5] => Equal43.IN0
mem_opcode[5] => Equal44.IN0
mem_opcode[5] => Equal45.IN0
PE1_op[0] => Equal1.IN7
PE1_op[1] => Equal1.IN6
PE1_op[2] => Equal1.IN5
PE1_op[3] => Equal1.IN4
PE1_op[4] => Equal1.IN3
PE1_op[5] => Equal1.IN2
PE1_op[6] => Equal1.IN1
PE1_op[7] => Equal1.IN0
PE2_stored[0] => Equal3.IN7
PE2_stored[1] => Equal3.IN6
PE2_stored[2] => Equal3.IN5
PE2_stored[3] => Equal3.IN4
PE2_stored[4] => Equal3.IN3
PE2_stored[5] => Equal3.IN2
PE2_stored[6] => Equal3.IN1
PE2_stored[7] => Equal3.IN0
authentic_c => process_0.IN1
authentic_c => process_0.IN1
authentic_z => process_0.IN1
authentic_z => process_0.IN1
nullify_or => process_0.IN1
nullify_or => process_0.IN1
nullify_or => process_0.IN1
nullify_id => process_0.IN1
nullify_ex => process_0.IN1
nullify_mem => process_0.IN1
user_cflag => process_0.IN1
user_zflag => process_0.IN1
RF_d1_mux_control[0] <= RF_d1_mux_control.DB_MAX_OUTPUT_PORT_TYPE
RF_d1_mux_control[1] <= RF_d1_mux_control.DB_MAX_OUTPUT_PORT_TYPE
RF_d1_mux_control[2] <= RF_d1_mux_control.DB_MAX_OUTPUT_PORT_TYPE
RF_d1_mux_control[3] <= RF_d1_mux_control.DB_MAX_OUTPUT_PORT_TYPE


|Top_entity|RF_d2_control:l
RS_id2[0] => Equal9.IN2
RS_id2[0] => Equal22.IN2
RS_id2[0] => Equal31.IN2
RS_id2[1] => Equal9.IN1
RS_id2[1] => Equal22.IN1
RS_id2[1] => Equal31.IN1
RS_id2[2] => Equal9.IN0
RS_id2[2] => Equal22.IN0
RS_id2[2] => Equal31.IN0
RD_or[0] => Equal9.IN5
RD_or[1] => Equal9.IN4
RD_or[2] => Equal9.IN3
RD_ex[0] => Equal22.IN5
RD_ex[1] => Equal22.IN4
RD_ex[2] => Equal22.IN3
RD_mem[0] => Equal31.IN5
RD_mem[1] => Equal31.IN4
RD_mem[2] => Equal31.IN3
ID_opcode[0] => Equal0.IN3
ID_opcode[0] => Equal1.IN3
ID_opcode[0] => Equal2.IN2
ID_opcode[0] => Equal3.IN3
ID_opcode[0] => Equal4.IN3
ID_opcode[1] => Equal0.IN2
ID_opcode[1] => Equal1.IN2
ID_opcode[1] => Equal2.IN3
ID_opcode[1] => Equal3.IN1
ID_opcode[1] => Equal4.IN2
ID_opcode[2] => Equal0.IN1
ID_opcode[2] => Equal1.IN1
ID_opcode[2] => Equal2.IN1
ID_opcode[2] => Equal3.IN2
ID_opcode[2] => Equal4.IN1
ID_opcode[3] => Equal0.IN0
ID_opcode[3] => Equal1.IN0
ID_opcode[3] => Equal2.IN0
ID_opcode[3] => Equal3.IN0
ID_opcode[3] => Equal4.IN0
EX_opcode[0] => Equal23.IN5
EX_opcode[0] => Equal24.IN4
EX_opcode[0] => Equal25.IN4
EX_opcode[0] => Equal26.IN3
EX_opcode[0] => Equal27.IN5
EX_opcode[0] => Equal28.IN5
EX_opcode[1] => Equal23.IN4
EX_opcode[1] => Equal24.IN3
EX_opcode[1] => Equal25.IN5
EX_opcode[1] => Equal26.IN5
EX_opcode[1] => Equal27.IN4
EX_opcode[1] => Equal28.IN3
EX_opcode[2] => Equal16.IN3
EX_opcode[2] => Equal17.IN3
EX_opcode[2] => Equal18.IN2
EX_opcode[2] => Equal19.IN2
EX_opcode[2] => Equal20.IN3
EX_opcode[2] => Equal21.IN1
EX_opcode[2] => Equal23.IN3
EX_opcode[2] => Equal24.IN2
EX_opcode[2] => Equal25.IN3
EX_opcode[2] => Equal26.IN2
EX_opcode[2] => Equal27.IN3
EX_opcode[2] => Equal28.IN2
EX_opcode[3] => Equal16.IN2
EX_opcode[3] => Equal17.IN2
EX_opcode[3] => Equal18.IN3
EX_opcode[3] => Equal19.IN1
EX_opcode[3] => Equal20.IN2
EX_opcode[3] => Equal21.IN3
EX_opcode[3] => Equal23.IN2
EX_opcode[3] => Equal24.IN5
EX_opcode[3] => Equal25.IN2
EX_opcode[3] => Equal26.IN4
EX_opcode[3] => Equal27.IN2
EX_opcode[3] => Equal28.IN4
EX_opcode[4] => Equal16.IN1
EX_opcode[4] => Equal17.IN1
EX_opcode[4] => Equal18.IN1
EX_opcode[4] => Equal19.IN3
EX_opcode[4] => Equal20.IN1
EX_opcode[4] => Equal21.IN2
EX_opcode[4] => Equal23.IN1
EX_opcode[4] => Equal24.IN1
EX_opcode[4] => Equal25.IN1
EX_opcode[4] => Equal26.IN1
EX_opcode[4] => Equal27.IN1
EX_opcode[4] => Equal28.IN1
EX_opcode[5] => Equal16.IN0
EX_opcode[5] => Equal17.IN0
EX_opcode[5] => Equal18.IN0
EX_opcode[5] => Equal19.IN0
EX_opcode[5] => Equal20.IN0
EX_opcode[5] => Equal21.IN0
EX_opcode[5] => Equal23.IN0
EX_opcode[5] => Equal24.IN0
EX_opcode[5] => Equal25.IN0
EX_opcode[5] => Equal26.IN0
EX_opcode[5] => Equal27.IN0
EX_opcode[5] => Equal28.IN0
OR_opcode[0] => Equal10.IN5
OR_opcode[0] => Equal11.IN4
OR_opcode[0] => Equal12.IN4
OR_opcode[0] => Equal13.IN3
OR_opcode[0] => Equal14.IN5
OR_opcode[0] => Equal15.IN5
OR_opcode[1] => Equal10.IN4
OR_opcode[1] => Equal11.IN3
OR_opcode[1] => Equal12.IN5
OR_opcode[1] => Equal13.IN5
OR_opcode[1] => Equal14.IN4
OR_opcode[1] => Equal15.IN3
OR_opcode[2] => Equal5.IN3
OR_opcode[2] => Equal6.IN3
OR_opcode[2] => Equal7.IN2
OR_opcode[2] => Equal8.IN3
OR_opcode[2] => Equal10.IN3
OR_opcode[2] => Equal11.IN2
OR_opcode[2] => Equal12.IN3
OR_opcode[2] => Equal13.IN2
OR_opcode[2] => Equal14.IN3
OR_opcode[2] => Equal15.IN2
OR_opcode[3] => Equal5.IN2
OR_opcode[3] => Equal6.IN2
OR_opcode[3] => Equal7.IN3
OR_opcode[3] => Equal8.IN2
OR_opcode[3] => Equal10.IN2
OR_opcode[3] => Equal11.IN5
OR_opcode[3] => Equal12.IN2
OR_opcode[3] => Equal13.IN4
OR_opcode[3] => Equal14.IN2
OR_opcode[3] => Equal15.IN4
OR_opcode[4] => Equal5.IN1
OR_opcode[4] => Equal6.IN1
OR_opcode[4] => Equal7.IN1
OR_opcode[4] => Equal8.IN1
OR_opcode[4] => Equal10.IN1
OR_opcode[4] => Equal11.IN1
OR_opcode[4] => Equal12.IN1
OR_opcode[4] => Equal13.IN1
OR_opcode[4] => Equal14.IN1
OR_opcode[4] => Equal15.IN1
OR_opcode[5] => Equal5.IN0
OR_opcode[5] => Equal6.IN0
OR_opcode[5] => Equal7.IN0
OR_opcode[5] => Equal8.IN0
OR_opcode[5] => Equal10.IN0
OR_opcode[5] => Equal11.IN0
OR_opcode[5] => Equal12.IN0
OR_opcode[5] => Equal13.IN0
OR_opcode[5] => Equal14.IN0
OR_opcode[5] => Equal15.IN0
mem_opcode[0] => Equal32.IN5
mem_opcode[0] => Equal34.IN4
mem_opcode[0] => Equal35.IN4
mem_opcode[0] => Equal36.IN3
mem_opcode[0] => Equal37.IN5
mem_opcode[0] => Equal38.IN5
mem_opcode[1] => Equal32.IN4
mem_opcode[1] => Equal34.IN3
mem_opcode[1] => Equal35.IN5
mem_opcode[1] => Equal36.IN5
mem_opcode[1] => Equal37.IN4
mem_opcode[1] => Equal38.IN3
mem_opcode[2] => Equal29.IN3
mem_opcode[2] => Equal30.IN2
mem_opcode[2] => Equal32.IN3
mem_opcode[2] => Equal33.IN3
mem_opcode[2] => Equal34.IN2
mem_opcode[2] => Equal35.IN3
mem_opcode[2] => Equal36.IN2
mem_opcode[2] => Equal37.IN3
mem_opcode[2] => Equal38.IN2
mem_opcode[2] => Equal39.IN2
mem_opcode[2] => Equal40.IN1
mem_opcode[2] => Equal41.IN3
mem_opcode[3] => Equal29.IN2
mem_opcode[3] => Equal30.IN3
mem_opcode[3] => Equal32.IN2
mem_opcode[3] => Equal33.IN2
mem_opcode[3] => Equal34.IN5
mem_opcode[3] => Equal35.IN2
mem_opcode[3] => Equal36.IN4
mem_opcode[3] => Equal37.IN2
mem_opcode[3] => Equal38.IN4
mem_opcode[3] => Equal39.IN1
mem_opcode[3] => Equal40.IN3
mem_opcode[3] => Equal41.IN2
mem_opcode[4] => Equal29.IN1
mem_opcode[4] => Equal30.IN1
mem_opcode[4] => Equal32.IN1
mem_opcode[4] => Equal33.IN1
mem_opcode[4] => Equal34.IN1
mem_opcode[4] => Equal35.IN1
mem_opcode[4] => Equal36.IN1
mem_opcode[4] => Equal37.IN1
mem_opcode[4] => Equal38.IN1
mem_opcode[4] => Equal39.IN3
mem_opcode[4] => Equal40.IN2
mem_opcode[4] => Equal41.IN1
mem_opcode[5] => Equal29.IN0
mem_opcode[5] => Equal30.IN0
mem_opcode[5] => Equal32.IN0
mem_opcode[5] => Equal33.IN0
mem_opcode[5] => Equal34.IN0
mem_opcode[5] => Equal35.IN0
mem_opcode[5] => Equal36.IN0
mem_opcode[5] => Equal37.IN0
mem_opcode[5] => Equal38.IN0
mem_opcode[5] => Equal39.IN0
mem_opcode[5] => Equal40.IN0
mem_opcode[5] => Equal41.IN0
authentic_c => process_0.IN1
authentic_c => process_0.IN1
authentic_z => process_0.IN1
authentic_z => process_0.IN1
nullify_or => process_0.IN1
nullify_id => process_0.IN1
nullify_ex => process_0.IN1
nullify_mem => process_0.IN1
user_cflag => process_0.IN1
user_zflag => process_0.IN1
RF_d2_mux_control[0] <= RF_d2_mux_control.DB_MAX_OUTPUT_PORT_TYPE
RF_d2_mux_control[1] <= RF_d2_mux_control.DB_MAX_OUTPUT_PORT_TYPE
RF_d2_mux_control[2] <= RF_d2_mux_control.DB_MAX_OUTPUT_PORT_TYPE
RF_d2_mux_control[3] <= RF_d2_mux_control.DB_MAX_OUTPUT_PORT_TYPE


