##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: Clock_1       | Frequency: 63.48 MHz  | Target: 6.00 MHz   | 
Clock: Clock_2       | Frequency: 67.57 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO         | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        166667           150914      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_1        41666.7          26868       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        41666.7          30214       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
P1_Clock(0)_PAD  20019         Clock_2:R         
P1_Latch(0)_PAD  18027         Clock_2:R         
P2_Clock(0)_PAD  17127         Clock_2:R         
P2_Latch(0)_PAD  16841         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase  
------------  ------------  ----------------  
P1_D0(0)_PAD  32625         Clock_2:R         
P1_D1(0)_PAD  30817         Clock_2:R         
P1_D2(0)_PAD  31769         Clock_2:R         
P2_D0(0)_PAD  30685         Clock_2:R         
P2_D1(0)_PAD  32304         Clock_2:R         
P2_D2(0)_PAD  30280         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.48 MHz | Target: 6.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 150914p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2893   6393  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  11523  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  11523  150914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 67.57 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26868p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2532/q                                        macrocell44      1250   1250  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4189   5439  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  10569  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  10569  26868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P2_RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 30214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                             macrocell35    1250   1250  30214  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5   8103   9353  30214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26868p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2532/q                                        macrocell44      1250   1250  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4189   5439  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  10569  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  10569  26868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 150914p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 162437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11523
-------------------------------------   ----- 
End-of-path arrival time (ps)           11523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2893   6393  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  11523  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  11523  150914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26868p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10569
-------------------------------------   ----- 
End-of-path arrival time (ps)           10569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2532/q                                        macrocell44      1250   1250  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4189   5439  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  10569  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  10569  26868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 27670p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9767
-------------------------------------   ---- 
End-of-path arrival time (ps)           9767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2458/q                                        macrocell17     1250   1250  27670  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   3387   4637  27670  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell3   5130   9767  27670  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell4      0   9767  27670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5635
-------------------------------------   ---- 
End-of-path arrival time (ps)           5635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2532/q                                        macrocell44      1250   1250  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   4385   5635  29971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30168p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                          model name      delay     AT  slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2532/q                                        macrocell44      1250   1250  26868  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4189   5439  30168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P2_RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 30214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                             macrocell35    1250   1250  30214  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5   8103   9353  30214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 30214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell35     1250   1250  30214  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell9   8103   9353  30214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD0:bSR:StsReg\/clk_en
Capture Clock  : \P2_RegD0:bSR:StsReg\/clock
Path slack     : 30253p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                    macrocell35    1250   1250  30214  RISE       1
\P2_RegD0:bSR:StsReg\/clk_en  statusicell5   8063   9313  30253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:StsReg\/clock                                statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 30253p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell35      1250   1250  30214  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell10   8063   9313  30253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell10      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P1_RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 30504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9063
-------------------------------------   ---- 
End-of-path arrival time (ps)           9063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                             macrocell26    1250   1250  30504  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   7813   9063  30504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell4        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD2:bSR:StsReg\/clk_en
Capture Clock  : \P1_RegD2:bSR:StsReg\/clock
Path slack     : 30504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9063
-------------------------------------   ---- 
End-of-path arrival time (ps)           9063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                    macrocell26    1250   1250  30504  RISE       1
\P1_RegD2:bSR:StsReg\/clk_en  statusicell4   7813   9063  30504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:StsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 30504p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9063
-------------------------------------   ---- 
End-of-path arrival time (ps)           9063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell26     1250   1250  30504  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell8   7813   9063  30504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 30531p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9035
-------------------------------------   ---- 
End-of-path arrival time (ps)           9035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell26     1250   1250  30504  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell7   7785   9035  30531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2458/q                                        macrocell17     1250   1250  27670  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   3387   4637  30970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31102p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2458/q                                        macrocell17     1250   1250  27670  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell4   3255   4505  31102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_1\/q
Path End       : \P1_ClockFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \P1_ClockFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 31456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6700
-------------------------------------   ---- 
End-of-path arrival time (ps)           6700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_1\/q       macrocell24   1250   1250  31456  RISE       1
\P1_ClockFilter:genblk1[0]:samples_2\/main_0  macrocell23   5450   6700  31456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell23         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     1210   1210  31642  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell10   2804   4014  31642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31642p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell7     1210   1210  31642  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell14   2804   4014  31642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell14      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31652p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  31652  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell1   2795   4005  31652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3998
-------------------------------------   ---- 
End-of-path arrival time (ps)           3998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   1210  31659  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell15   2788   3998  31659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell5        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P2_RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1210   1210  31642  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell9   2783   3993  31664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell7        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell7     1210   1210  31642  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell13   2783   3993  31664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell13      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31664p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3993
-------------------------------------   ---- 
End-of-path arrival time (ps)           3993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell8        0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell8     1210   1210  31659  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell16   2783   3993  31664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell16      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31676p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell1    1210   1210  31652  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell2   2770   3980  31676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210  31746  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell6   2700   3910  31746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31771p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell3    1210   1210  31746  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell5   2676   3886  31771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 31823p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  31823  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell8   2623   3833  31823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31826p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell4        0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1210   1210  31823  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell7   2621   3831  31826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 31985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2532/q                                  macrocell44   1250   1250  26868  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_0  macrocell37   4921   6171  31985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 31985p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2532/q                                  macrocell44   1250   1250  26868  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_0  macrocell38   4921   6171  31985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell38         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_1\/q
Path End       : Net_2504/main_8
Capture Clock  : Net_2504/clock_0
Path slack     : 32157p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_1\/q  macrocell24   1250   1250  31456  RISE       1
Net_2504/main_8                          macrocell26   4750   6000  32157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_0\/q
Path End       : Net_2504/main_9
Capture Clock  : Net_2504/clock_0
Path slack     : 32184p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_0\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_0\/q  macrocell25   1250   1250  32184  RISE       1
Net_2504/main_9                          macrocell26   4723   5973  32184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : Net_2504/main_1
Capture Clock  : Net_2504/clock_0
Path slack     : 32356p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2504/q       macrocell26   1250   1250  30504  RISE       1
Net_2504/main_1  macrocell26   4551   5801  32356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 32509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell35      1250   1250  30214  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell15   5808   7058  32509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : Net_2532/main_1
Capture Clock  : Net_2532/clock_0
Path slack     : 32533p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2532/q       macrocell44   1250   1250  32533  RISE       1
Net_2532/main_1  macrocell44   4374   5624  32533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 32615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2458/q                                  macrocell17   1250   1250  27670  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_0  macrocell10   4292   5542  32615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 32615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_2458/q                                  macrocell17   1250   1250  27670  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_0  macrocell11   4292   5542  32615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : Net_2530/main_9
Capture Clock  : Net_2530/clock_0
Path slack     : 32864p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2530/q       macrocell35   1250   1250  30214  RISE       1
Net_2530/main_9  macrocell35   4042   5292  32864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD1:bSR:StsReg\/clk_en
Capture Clock  : \P1_RegD1:bSR:StsReg\/clock
Path slack     : 32896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                    macrocell26    1250   1250  30504  RISE       1
\P1_RegD1:bSR:StsReg\/clk_en  statusicell3   5420   6670  32896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:StsReg\/clock                                statusicell3        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 32896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell26     1250   1250  30504  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell6   5420   6670  32896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell6       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD1:bSR:StsReg\/clk_en
Capture Clock  : \P2_RegD1:bSR:StsReg\/clock
Path slack     : 33437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                    macrocell35    1250   1250  30214  RISE       1
\P2_RegD1:bSR:StsReg\/clk_en  statusicell7   4880   6130  33437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:StsReg\/clock                                statusicell7        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33437p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell35      1250   1250  30214  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell14   4880   6130  33437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell14      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P2_RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 33441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                             macrocell35    1250   1250  30214  RISE       1
\P2_RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   4876   6126  33441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell7        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33441p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell35      1250   1250  30214  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell13   4876   6126  33441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell13      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P2_RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 33489p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                             macrocell35    1250   1250  30214  RISE       1
\P2_RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell8   4828   6078  33489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:SyncCtl:CtrlReg\/clock                       controlcell8        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD2:bSR:StsReg\/clk_en
Capture Clock  : \P2_RegD2:bSR:StsReg\/clock
Path slack     : 33489p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2530/q                    macrocell35    1250   1250  30214  RISE       1
\P2_RegD2:bSR:StsReg\/clk_en  statusicell8   4828   6078  33489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:StsReg\/clock                                statusicell8        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2530/q
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33489p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Net_2530/q                                 macrocell35      1250   1250  30214  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell16   4828   6078  33489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell16      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : Net_2458/main_1
Capture Clock  : Net_2458/clock_0
Path slack     : 33525p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_2458/q       macrocell17   1250   1250  33525  RISE       1
Net_2458/main_1  macrocell17   3381   4631  33525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_5\/q
Path End       : Net_2530/main_3
Capture Clock  : Net_2530/clock_0
Path slack     : 33686p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_5\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_5\/q  macrocell29   1250   1250  33686  RISE       1
Net_2530/main_3                          macrocell35   3221   4471  33686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_4\/q
Path End       : Net_2530/main_4
Capture Clock  : Net_2530/clock_0
Path slack     : 33686p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_4\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_4\/q  macrocell30   1250   1250  33686  RISE       1
Net_2530/main_4                          macrocell35   3221   4471  33686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_6\/q
Path End       : Net_2530/main_2
Capture Clock  : Net_2530/clock_0
Path slack     : 33697p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4460
-------------------------------------   ---- 
End-of-path arrival time (ps)           4460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_6\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_6\/q  macrocell28   1250   1250  33697  RISE       1
Net_2530/main_2                          macrocell35   3210   4460  33697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P1_RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 33717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                             macrocell26    1250   1250  30504  RISE       1
\P1_RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell3   4600   5850  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33717p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell26     1250   1250  30504  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell5   4600   5850  33717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_3\/q
Path End       : \P2_ClockFilter:genblk1[0]:samples_4\/main_0
Capture Clock  : \P2_ClockFilter:genblk1[0]:samples_4\/clock_0
Path slack     : 33726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_3\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_3\/q       macrocell31   1250   1250  33726  RISE       1
\P2_ClockFilter:genblk1[0]:samples_4\/main_0  macrocell30   3180   4430  33726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_4\/clock_0              macrocell30         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33751p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell26     1250   1250  30504  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell1   4566   5816  33751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_2\/q
Path End       : Net_2504/main_7
Capture Clock  : Net_2504/clock_0
Path slack     : 33776p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_2\/q  macrocell23   1250   1250  33776  RISE       1
Net_2504/main_7                          macrocell26   3131   4381  33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_3\/q
Path End       : \P1_ClockFilter:genblk1[0]:samples_4\/main_0
Capture Clock  : \P1_ClockFilter:genblk1[0]:samples_4\/clock_0
Path slack     : 33892p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_3\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_3\/q       macrocell22   1250   1250  33892  RISE       1
\P1_ClockFilter:genblk1[0]:samples_4\/main_0  macrocell21   3015   4265  33892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_4\/clock_0              macrocell21         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_3\/q
Path End       : Net_2504/main_6
Capture Clock  : Net_2504/clock_0
Path slack     : 33908p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_3\/clock_0              macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_3\/q  macrocell22   1250   1250  33892  RISE       1
Net_2504/main_6                          macrocell26   2998   4248  33908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_7\/q
Path End       : Net_2530/main_1
Capture Clock  : Net_2530/clock_0
Path slack     : 33977p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_7\/clock_0              macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_7\/q  macrocell27   1250   1250  33977  RISE       1
Net_2530/main_1                          macrocell35   2929   4179  33977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_2\/q
Path End       : \P2_LatchFilter:genblk1[0]:samples_3\/main_0
Capture Clock  : \P2_LatchFilter:genblk1[0]:samples_3\/clock_0
Path slack     : 34106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_2\/q       macrocell41   1250   1250  34106  RISE       1
\P2_LatchFilter:genblk1[0]:samples_3\/main_0  macrocell40   2801   4051  34106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_3\/clock_0              macrocell40         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_2532/main_5
Capture Clock  : Net_2532/clock_0
Path slack     : 34106p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4051
-------------------------------------   ---- 
End-of-path arrival time (ps)           4051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_1\/q  macrocell42   1250   1250  34106  RISE       1
Net_2532/main_5                          macrocell44   2801   4051  34106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_2\/q
Path End       : \P2_ClockFilter:genblk1[0]:samples_3\/main_0
Capture Clock  : \P2_ClockFilter:genblk1[0]:samples_3\/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_2\/q       macrocell32   1250   1250  34115  RISE       1
\P2_ClockFilter:genblk1[0]:samples_3\/main_0  macrocell31   2792   4042  34115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_3\/clock_0              macrocell31         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_1\/q
Path End       : \P2_LatchFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \P2_LatchFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 34115p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4042
-------------------------------------   ---- 
End-of-path arrival time (ps)           4042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_1\/q       macrocell42   1250   1250  34106  RISE       1
\P2_LatchFilter:genblk1[0]:samples_2\/main_0  macrocell41   2792   4042  34115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell41         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_2458/main_6
Capture Clock  : Net_2458/clock_0
Path slack     : 34117p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_0\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_0\/q  macrocell16   1250   1250  34117  RISE       1
Net_2458/main_6                          macrocell17   2790   4040  34117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_1\/q
Path End       : \P1_LatchFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \P1_LatchFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 34122p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_1\/q       macrocell15   1250   1250  34122  RISE       1
\P1_LatchFilter:genblk1[0]:samples_2\/main_0  macrocell14   2785   4035  34122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell14         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_0\/q
Path End       : \P1_LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \P1_LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 34126p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_0\/clock_0              macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_0\/q       macrocell16   1250   1250  34117  RISE       1
\P1_LatchFilter:genblk1[0]:samples_1\/main_0  macrocell15   2781   4031  34126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_2\/q
Path End       : Net_2532/main_4
Capture Clock  : Net_2532/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_2\/q  macrocell41   1250   1250  34106  RISE       1
Net_2532/main_4                          macrocell44   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_2\/q
Path End       : Net_2530/main_6
Capture Clock  : Net_2530/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_2\/q  macrocell32   1250   1250  34115  RISE       1
Net_2530/main_6                          macrocell35   2767   4017  34140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_2458/main_5
Capture Clock  : Net_2458/clock_0
Path slack     : 34141p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_1\/q  macrocell15   1250   1250  34122  RISE       1
Net_2458/main_5                          macrocell17   2765   4015  34141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_5\/q
Path End       : \P1_ClockFilter:genblk1[0]:samples_6\/main_0
Capture Clock  : \P1_ClockFilter:genblk1[0]:samples_6\/clock_0
Path slack     : 34297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_5\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_5\/q       macrocell20   1250   1250  34297  RISE       1
\P1_ClockFilter:genblk1[0]:samples_6\/main_0  macrocell19   2610   3860  34297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_6\/clock_0              macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_5\/q
Path End       : Net_2504/main_4
Capture Clock  : Net_2504/clock_0
Path slack     : 34299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_5\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_5\/q  macrocell20   1250   1250  34297  RISE       1
Net_2504/main_4                          macrocell26   2608   3858  34299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_4\/q
Path End       : \P1_ClockFilter:genblk1[0]:samples_5\/main_0
Capture Clock  : \P1_ClockFilter:genblk1[0]:samples_5\/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_4\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_4\/q       macrocell21   1250   1250  34302  RISE       1
\P1_ClockFilter:genblk1[0]:samples_5\/main_0  macrocell20   2604   3854  34302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_5\/clock_0              macrocell20         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_4\/q
Path End       : Net_2504/main_5
Capture Clock  : Net_2504/clock_0
Path slack     : 34304p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_4\/clock_0              macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_4\/q  macrocell21   1250   1250  34302  RISE       1
Net_2504/main_5                          macrocell26   2602   3852  34304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_6\/q
Path End       : Net_2504/main_3
Capture Clock  : Net_2504/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_6\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_6\/q  macrocell19   1250   1250  34306  RISE       1
Net_2504/main_3                          macrocell26   2601   3851  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_6\/q
Path End       : \P1_ClockFilter:genblk1[0]:samples_7\/main_0
Capture Clock  : \P1_ClockFilter:genblk1[0]:samples_7\/clock_0
Path slack     : 34306p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_6\/clock_0              macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_6\/q       macrocell19   1250   1250  34306  RISE       1
\P1_ClockFilter:genblk1[0]:samples_7\/main_0  macrocell18   2600   3850  34306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_7\/clock_0              macrocell18         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_2532/main_6
Capture Clock  : Net_2532/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_0\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_0\/q  macrocell43   1250   1250  34313  RISE       1
Net_2532/main_6                          macrocell44   2593   3843  34313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_0\/q
Path End       : \P2_LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \P2_LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 34314p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_0\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_0\/q       macrocell43   1250   1250  34313  RISE       1
\P2_LatchFilter:genblk1[0]:samples_1\/main_0  macrocell42   2593   3843  34314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_1\/clock_0              macrocell42         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_0\/q
Path End       : \P2_ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \P2_ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 34319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_0\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_0\/q       macrocell34   1250   1250  34319  RISE       1
\P2_ClockFilter:genblk1[0]:samples_1\/main_0  macrocell33   2588   3838  34319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell33         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_1\/q
Path End       : Net_2530/main_7
Capture Clock  : Net_2530/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_1\/q  macrocell33   1250   1250  34322  RISE       1
Net_2530/main_7                          macrocell35   2584   3834  34322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_0\/q
Path End       : Net_2530/main_8
Capture Clock  : Net_2530/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_0\/clock_0              macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_0\/q  macrocell34   1250   1250  34319  RISE       1
Net_2530/main_8                          macrocell35   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_3\/q
Path End       : Net_2458/main_3
Capture Clock  : Net_2458/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_3\/clock_0              macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_3\/q  macrocell13   1250   1250  34323  RISE       1
Net_2458/main_3                          macrocell17   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_1\/q
Path End       : \P2_ClockFilter:genblk1[0]:samples_2\/main_0
Capture Clock  : \P2_ClockFilter:genblk1[0]:samples_2\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_1\/q       macrocell33   1250   1250  34322  RISE       1
\P2_ClockFilter:genblk1[0]:samples_2\/main_0  macrocell32   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_3\/q
Path End       : \P1_LatchFilter:genblk1[0]:samples_4\/main_0
Capture Clock  : \P1_LatchFilter:genblk1[0]:samples_4\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_3\/clock_0              macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_3\/q       macrocell13   1250   1250  34323  RISE       1
\P1_LatchFilter:genblk1[0]:samples_4\/main_0  macrocell12   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_4\/clock_0              macrocell12         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \P1_RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 34543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                             macrocell26    1250   1250  30504  RISE       1
\P1_RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell1   3774   5024  34543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:SyncCtl:CtrlReg\/clock                       controlcell1        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD0:bSR:StsReg\/clk_en
Capture Clock  : \P1_RegD0:bSR:StsReg\/clock
Path slack     : 34543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                      model name    delay     AT  slack  edge  Fanout
----------------------------  ------------  -----  -----  -----  ----  ------
Net_2504/q                    macrocell26    1250   1250  30504  RISE       1
\P1_RegD0:bSR:StsReg\/clk_en  statusicell1   3774   5024  34543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:StsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2504/q
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 34543p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Net_2504/q                                 macrocell26     1250   1250  30504  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell2   3774   5024  34543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell2       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_3\/q
Path End       : \P2_LatchFilter:genblk1[0]:samples_4\/main_0
Capture Clock  : \P2_LatchFilter:genblk1[0]:samples_4\/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_3\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_3\/q       macrocell40   1250   1250  34594  RISE       1
\P2_LatchFilter:genblk1[0]:samples_4\/main_0  macrocell39   2313   3563  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_4\/clock_0              macrocell39         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_3\/q
Path End       : Net_2532/main_3
Capture Clock  : Net_2532/clock_0
Path slack     : 34594p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_3\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_3\/q  macrocell40   1250   1250  34594  RISE       1
Net_2532/main_3                          macrocell44   2313   3563  34594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_4\/q
Path End       : Net_2458/main_2
Capture Clock  : Net_2458/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_4\/clock_0              macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_4\/q  macrocell12   1250   1250  34599  RISE       1
Net_2458/main_2                          macrocell17   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_7\/q
Path End       : Net_2504/main_2
Capture Clock  : Net_2504/clock_0
Path slack     : 34600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_7\/clock_0              macrocell18         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_7\/q  macrocell18   1250   1250  34600  RISE       1
Net_2504/main_2                          macrocell26   2306   3556  34600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2504/clock_0                                           macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_5\/q
Path End       : \P2_ClockFilter:genblk1[0]:samples_6\/main_0
Capture Clock  : \P2_ClockFilter:genblk1[0]:samples_6\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_5\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_5\/q       macrocell29   1250   1250  33686  RISE       1
\P2_ClockFilter:genblk1[0]:samples_6\/main_0  macrocell28   2306   3556  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_6\/clock_0              macrocell28         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_0\/q
Path End       : \P1_ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \P1_ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_0\/clock_0              macrocell25         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_0\/q       macrocell25   1250   1250  32184  RISE       1
\P1_ClockFilter:genblk1[0]:samples_1\/main_0  macrocell24   2306   3556  34601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_1\/clock_0              macrocell24         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_4\/q
Path End       : \P2_ClockFilter:genblk1[0]:samples_5\/main_0
Capture Clock  : \P2_ClockFilter:genblk1[0]:samples_5\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_4\/clock_0              macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_4\/q       macrocell30   1250   1250  33686  RISE       1
\P2_ClockFilter:genblk1[0]:samples_5\/main_0  macrocell29   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_5\/clock_0              macrocell29         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_2\/q
Path End       : \P1_LatchFilter:genblk1[0]:samples_3\/main_0
Capture Clock  : \P1_LatchFilter:genblk1[0]:samples_3\/clock_0
Path slack     : 34615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_2\/q       macrocell14   1250   1250  34615  RISE       1
\P1_LatchFilter:genblk1[0]:samples_3\/main_0  macrocell13   2291   3541  34615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_3\/clock_0              macrocell13         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_LatchFilter:genblk1[0]:samples_2\/q
Path End       : Net_2458/main_4
Capture Clock  : Net_2458/clock_0
Path slack     : 34615p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_LatchFilter:genblk1[0]:samples_2\/clock_0              macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_LatchFilter:genblk1[0]:samples_2\/q  macrocell14   1250   1250  34615  RISE       1
Net_2458/main_4                          macrocell17   2291   3541  34615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_3\/q
Path End       : Net_2530/main_5
Capture Clock  : Net_2530/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_3\/clock_0              macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_3\/q  macrocell31   1250   1250  33726  RISE       1
Net_2530/main_5                          macrocell35   2290   3540  34616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2530/clock_0                                           macrocell35         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_LatchFilter:genblk1[0]:samples_4\/q
Path End       : Net_2532/main_2
Capture Clock  : Net_2532/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_LatchFilter:genblk1[0]:samples_4\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_LatchFilter:genblk1[0]:samples_4\/q  macrocell39   1250   1250  34620  RISE       1
Net_2532/main_2                          macrocell44   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_ClockFilter:genblk1[0]:samples_6\/q
Path End       : \P2_ClockFilter:genblk1[0]:samples_7\/main_0
Capture Clock  : \P2_ClockFilter:genblk1[0]:samples_7\/clock_0
Path slack     : 34622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_6\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P2_ClockFilter:genblk1[0]:samples_6\/q       macrocell28   1250   1250  33697  RISE       1
\P2_ClockFilter:genblk1[0]:samples_7\/main_0  macrocell27   2285   3535  34622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_ClockFilter:genblk1[0]:samples_7\/clock_0              macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_ClockFilter:genblk1[0]:samples_2\/q
Path End       : \P1_ClockFilter:genblk1[0]:samples_3\/main_0
Capture Clock  : \P1_ClockFilter:genblk1[0]:samples_3\/clock_0
Path slack     : 34671p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_2\/clock_0              macrocell23         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\P1_ClockFilter:genblk1[0]:samples_2\/q       macrocell23   1250   1250  33776  RISE       1
\P1_ClockFilter:genblk1[0]:samples_3\/main_0  macrocell22   2235   3485  34671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_ClockFilter:genblk1[0]:samples_3\/clock_0              macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2532/q
Path End       : \P2_WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \P2_WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35154p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6512
-------------------------------------   ---- 
End-of-path arrival time (ps)           6512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2532/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2532/q                                  macrocell44    1250   1250  26868  RISE       1
\P2_WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell6   5262   6512  35154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_2458/q
Path End       : \P1_WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \P1_WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#4 vs. Clock_1:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2458/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_2458/q                                  macrocell17    1250   1250  27670  RISE       1
\P1_WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell2   4846   6096  35571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD0:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD0:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell2   2480   2480  35987  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell1      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD1:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD1:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell6   2480   2480  35987  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell5      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_RegD2:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\P1_RegD2:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell8   2480   2480  35987  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell7      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P1_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell7       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD0:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD0:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell10   2480   2480  35987  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell9       0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD0:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell9       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD1:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell14      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD1:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell14   2480   2480  35987  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell13      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD1:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell13      0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_RegD2:bSR:sC16:BShiftRegDp:u1\/sor
Path End       : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/sil
Capture Clock  : \P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 35987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3200
--------------------------------------------   ----- 
End-of-path required time (ps)                 38467

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2480
-------------------------------------   ---- 
End-of-path arrival time (ps)           2480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/clock                   datapathcell16      0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
\P2_RegD2:bSR:sC16:BShiftRegDp:u1\/sor  datapathcell16   2480   2480  35987  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/sil  datapathcell15      0   2480  35987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\P2_RegD2:bSR:sC16:BShiftRegDp:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \P1_WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 151957p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14210
-------------------------------------   ----- 
End-of-path arrival time (ps)           14210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  151223  RISE       1
\P1_WinTimer:TimerUDB:status_tc\/main_1         macrocell2      3677   7177  151957  RISE       1
\P1_WinTimer:TimerUDB:status_tc\/q              macrocell2      3350  10527  151957  RISE       1
\P1_WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    3683  14210  151957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \P2_WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 153191p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12975
-------------------------------------   ----- 
End-of-path arrival time (ps)           12975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  150914  RISE       1
\P2_WinTimer:TimerUDB:status_tc\/main_1         macrocell6       3818   7318  153191  RISE       1
\P2_WinTimer:TimerUDB:status_tc\/q              macrocell6       3350  10668  153191  RISE       1
\P2_WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2308  12975  153191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell6        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 154214p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6393
-------------------------------------   ---- 
End-of-path arrival time (ps)           6393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2893   6393  154214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 154216p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6391
-------------------------------------   ---- 
End-of-path arrival time (ps)           6391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   2891   6391  154216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 154523p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   2584   6084  154523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 154526p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6081
-------------------------------------   ---- 
End-of-path arrival time (ps)           6081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   2581   6081  154526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 155970p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:timer_enable\/q             macrocell10     1250   1250  152673  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell4   3387   4637  155970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell4       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 155973p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:timer_enable\/q             macrocell10     1250   1250  152673  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell3   3384   4634  155973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 155973p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  151223  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_4      macrocell10     3683   7183  155973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 155973p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7183
-------------------------------------   ---- 
End-of-path arrival time (ps)           7183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  151223  RISE       1
\P1_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  151223  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_3      macrocell11     3683   7183  155973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 156466p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:timer_enable\/q             macrocell37      1250   1250  153166  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell11   2890   4140  156466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 156469p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 160607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:timer_enable\/q             macrocell37      1250   1250  153166  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell12   2887   4137  156469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 156762p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  150914  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_4      macrocell37      2894   6394  156762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 156762p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  150914  RISE       1
\P2_WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  150914  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_3      macrocell38      2894   6394  156762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell38         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159028p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:timer_enable\/q       macrocell37   1250   1250  153166  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_2  macrocell37   2879   4129  159028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159028p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:timer_enable\/q       macrocell37   1250   1250  153166  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_1  macrocell38   2879   4129  159028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell38         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:run_mode\/q
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159144p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:run_mode\/q           macrocell9    1250   1250  155105  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_3  macrocell10   2763   4013  159144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:run_mode\/q
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159144p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:run_mode\/q           macrocell9    1250   1250  155105  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_2  macrocell11   2763   4013  159144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \P1_WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \P1_WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 159294p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  159294  RISE       1
\P1_WinTimer:TimerUDB:run_mode\/main_0                     macrocell9     2652   3862  159294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell9          0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159309p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  159294  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_1                 macrocell10    2638   3848  159309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \P2_WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \P2_WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 159315p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell6        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  159315  RISE       1
\P2_WinTimer:TimerUDB:run_mode\/main_0                     macrocell36    2632   3842  159315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell36         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159329p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3827
-------------------------------------   ---- 
End-of-path arrival time (ps)           3827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell6        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT   slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  159315  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_1                 macrocell37    2617   3827  159329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:trig_disable\/q
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159596p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:trig_disable\/q       macrocell11   1250   1250  159596  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_5  macrocell10   2311   3561  159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:trig_disable\/q
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159596p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:trig_disable\/q       macrocell11   1250   1250  159596  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_4  macrocell11   2311   3561  159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:run_mode\/q
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159601p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:run_mode\/q           macrocell36   1250   1250  156051  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_3  macrocell37   2306   3556  159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:run_mode\/q
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159601p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:run_mode\/clock_0                    macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:run_mode\/q           macrocell36   1250   1250  156051  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_2  macrocell38   2306   3556  159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell38         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P1_WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \P1_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159616p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:timer_enable\/q       macrocell10   1250   1250  152673  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/main_2  macrocell10   2291   3541  159616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P1_WinTimer:TimerUDB:timer_enable\/q
Path End       : \P1_WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \P1_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159616p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P1_WinTimer:TimerUDB:timer_enable\/q       macrocell10   1250   1250  152673  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/main_1  macrocell11   2291   3541  159616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P1_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell11         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:trig_disable\/q
Path End       : \P2_WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \P2_WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 159616p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:trig_disable\/q       macrocell38   1250   1250  159616  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/main_5  macrocell37   2291   3541  159616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:timer_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \P2_WinTimer:TimerUDB:trig_disable\/q
Path End       : \P2_WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \P2_WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 159616p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   166667
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\P2_WinTimer:TimerUDB:trig_disable\/q       macrocell38   1250   1250  159616  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/main_4  macrocell38   2291   3541  159616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\P2_WinTimer:TimerUDB:trig_disable\/clock_0                macrocell38         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

