module pc_register(i,o,clk);//i is the input,o is the output
input [31:0] i;input clk;
output reg[31:0] o;
initial
begin
o=0;
end
always@(posedge clk)
begin
o<=i;
end
endmodule