==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.4ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flva1517-2-e'
INFO: [HLS 200-10] Analyzing design file '../HMPI/HLS_lib/application_bridge.cpp' ...
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_app' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_app' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&from_net' is deprecated. Please use the interface directive to specify the AXI interface.
WARNING: [HLS 200-41] Resource core 'AXI4Stream' on port '&to_net' is deprecated. Please use the interface directive to specify the AXI interface.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 351.629 ; gain = 0.156 ; free physical = 19833 ; free virtual = 59501
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 351.629 ; gain = 0.156 ; free physical = 19824 ; free virtual = 59492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 351.973 ; gain = 0.500 ; free physical = 19823 ; free virtual = 59491
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../HMPI/HLS_lib/application_bridge.cpp:117: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 479.902 ; gain = 128.430 ; free physical = 19816 ; free virtual = 59484
INFO: [XFORM 203-1101] Packing variable 'from_app.V' (../HMPI/HLS_lib/application_bridge.cpp:258) into a 129-bit variable.
INFO: [XFORM 203-1101] Packing variable 'to_app.V' (../HMPI/HLS_lib/application_bridge.cpp:259) into a 129-bit variable.
INFO: [XFORM 203-1101] Packing variable 'from_net.V' (../HMPI/HLS_lib/application_bridge.cpp:260) into a 81-bit variable.
INFO: [XFORM 203-1101] Packing variable 'to_net.V' (../HMPI/HLS_lib/application_bridge.cpp:261) into a 81-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'app_to_net' (../HMPI/HLS_lib/application_bridge.cpp:155).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'net_to_app' (../HMPI/HLS_lib/application_bridge.cpp:53).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../HMPI/HLS_lib/application_bridge.cpp:222) in function 'app_to_net' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../HMPI/HLS_lib/application_bridge.cpp:116) in function 'net_to_app' completely.
INFO: [XFORM 203-712] Applying dataflow to function 'application_bridge', detected/extracted 2 process function(s): 
	 'net_to_app'
	 'app_to_net'.
INFO: [XFORM 203-11] Balancing expressions in function 'net_to_app' (../HMPI/HLS_lib/application_bridge.cpp:53)...7 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'app_to_net' (../HMPI/HLS_lib/application_bridge.cpp:155)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 479.902 ; gain = 128.430 ; free physical = 19787 ; free virtual = 59455
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 479.902 ; gain = 128.430 ; free physical = 19769 ; free virtual = 59437
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'application_bridge' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'net_to_app'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'net_to_app'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (16.3265ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 0.8ns, effective delay budget: 5.6ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('byte_counter_load', ../HMPI/HLS_lib/application_bridge.cpp:118) on static variable 'byte_counter' (0 ns)
	'add' operation ('tmp_5', ../HMPI/HLS_lib/application_bridge.cpp:118) (1.49 ns)
	'select' operation ('tmp_11_byte_counter_s', ../HMPI/HLS_lib/application_bridge.cpp:117) (0.44 ns)
	'add' operation ('tmp_11_1', ../HMPI/HLS_lib/application_bridge.cpp:118) (1.49 ns)
	'select' operation ('byte_counter_new_4', ../HMPI/HLS_lib/application_bridge.cpp:117) (0.44 ns)
	'add' operation ('tmp_11_2', ../HMPI/HLS_lib/application_bridge.cpp:118) (1.49 ns)
	'select' operation ('tmp_11_2_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:117) (0.44 ns)
	'add' operation ('tmp_11_3', ../HMPI/HLS_lib/application_bridge.cpp:118) (1.49 ns)
	'select' operation ('byte_counter_new_6', ../HMPI/HLS_lib/application_bridge.cpp:117) (0.44 ns)
	'add' operation ('tmp_11_4', ../HMPI/HLS_lib/application_bridge.cpp:118) (1.49 ns)
	'select' operation ('tmp_11_4_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:117) (0.44 ns)
	'add' operation ('tmp_11_5', ../HMPI/HLS_lib/application_bridge.cpp:118) (1.49 ns)
	'select' operation ('byte_counter_new_8', ../HMPI/HLS_lib/application_bridge.cpp:117) (0.44 ns)
	'add' operation ('tmp_11_6', ../HMPI/HLS_lib/application_bridge.cpp:118) (1.49 ns)
	'select' operation ('tmp_11_6_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:117) (0.44 ns)
	'add' operation ('tmp_11_7', ../HMPI/HLS_lib/application_bridge.cpp:118) (1.49 ns)
	'select' operation ('byte_counter_new_s', ../HMPI/HLS_lib/application_bridge.cpp:117) (0.44 ns)
	multiplexor before 'phi' operation ('byte_counter_flag_1', ../HMPI/HLS_lib/application_bridge.cpp:117) with incoming values : ('byte_counter_flag_s', ../HMPI/HLS_lib/application_bridge.cpp:117) (0.918 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.27 seconds; current allocated memory: 109.958 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 110.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'app_to_net'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'app_to_net'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (17.222ns) exceeds the target (target clock period: 6.4ns, clock uncertainty: 0.8ns, effective delay budget: 5.6ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'load' operation ('byte_counter_1_load', ../HMPI/HLS_lib/application_bridge.cpp:224) on static variable 'byte_counter_1' (0 ns)
	'add' operation ('tmp_2', ../HMPI/HLS_lib/application_bridge.cpp:224) (1.49 ns)
	'select' operation ('tmp_18_byte_counter_s', ../HMPI/HLS_lib/application_bridge.cpp:223) (0.44 ns)
	'add' operation ('tmp_18_1', ../HMPI/HLS_lib/application_bridge.cpp:224) (1.49 ns)
	'select' operation ('byte_counter_1_new_1', ../HMPI/HLS_lib/application_bridge.cpp:223) (0.44 ns)
	'add' operation ('tmp_18_2', ../HMPI/HLS_lib/application_bridge.cpp:224) (1.49 ns)
	'select' operation ('tmp_18_2_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:223) (0.44 ns)
	'add' operation ('tmp_18_3', ../HMPI/HLS_lib/application_bridge.cpp:224) (1.49 ns)
	'select' operation ('byte_counter_1_new_3', ../HMPI/HLS_lib/application_bridge.cpp:223) (0.44 ns)
	'add' operation ('tmp_18_4', ../HMPI/HLS_lib/application_bridge.cpp:224) (1.49 ns)
	'select' operation ('tmp_18_4_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:223) (0.44 ns)
	'add' operation ('tmp_18_5', ../HMPI/HLS_lib/application_bridge.cpp:224) (1.49 ns)
	'select' operation ('byte_counter_1_new_5', ../HMPI/HLS_lib/application_bridge.cpp:223) (0.44 ns)
	'add' operation ('tmp_18_6', ../HMPI/HLS_lib/application_bridge.cpp:224) (1.49 ns)
	'select' operation ('tmp_18_6_byte_counte', ../HMPI/HLS_lib/application_bridge.cpp:223) (0.44 ns)
	'add' operation ('tmp_18_7', ../HMPI/HLS_lib/application_bridge.cpp:224) (1.49 ns)
	'select' operation ('byte_counter_1_new_7', ../HMPI/HLS_lib/application_bridge.cpp:223) (0.44 ns)
	'icmp' operation ('tmp_5', ../HMPI/HLS_lib/application_bridge.cpp:227) (1.14 ns)
	blocking operation 0.674 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 111.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 112.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'application_bridge'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 112.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 112.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'net_to_app'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'nta_state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'id_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'user_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'net_to_app'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 113.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'app_to_net'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'atn_state_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_counter_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'last_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_last_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'app_packet_in_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extraPayload_dest_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_num' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extraPayload_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'extraPayload_keep_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'app_to_net'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 115.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'application_bridge'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'application_bridge/from_app_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'application_bridge/to_app_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'application_bridge/from_net_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'application_bridge/to_net_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'application_bridge' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'application_bridge'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 117.960 MB.
INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_app_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'from_app_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'from_app_V.user' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'from_net_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_net_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'from_net_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'from_net_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_app_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_app_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'to_app_V.user' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'to_net_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_net_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'to_net_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_net_V.last' is mapped to 'TLAST' by default.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 479.902 ; gain = 128.430 ; free physical = 19758 ; free virtual = 59427
INFO: [SYSC 207-301] Generating SystemC RTL for application_bridge.
INFO: [VHDL 208-304] Generating VHDL RTL for application_bridge.
INFO: [VLOG 209-307] Generating Verilog RTL for application_bridge.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-200] Port 'from_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_app_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'from_app_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'from_app_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'from_app_V.user' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'from_net_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'from_net_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'from_net_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'from_net_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_app_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.last' is mapped to 'TLAST' by default.
INFO: [IMPL 213-200] Port 'to_app_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_app_V.id' is mapped to 'TID' by default.
INFO: [IMPL 213-200] Port 'to_app_V.user' is mapped to 'TUSER' by default.
INFO: [IMPL 213-200] Port 'to_net_V.data' is mapped to 'TDATA' by default.
INFO: [IMPL 213-200] Port 'to_net_V.dest' is mapped to 'TDEST' by default.
INFO: [IMPL 213-200] Port 'to_net_V.keep' is mapped to 'TKEEP' by default.
INFO: [IMPL 213-200] Port 'to_net_V.last' is mapped to 'TLAST' by default.
INFO: [HLS 200-112] Total elapsed time: 32.37 seconds; peak allocated memory: 117.960 MB.
