// Seed: 1265897264
module module_0 #(
    parameter id_5 = 32'd28
) (
    id_1
);
  output wire id_1;
  logic id_2 = -1 - 1'b0;
  assign id_2 = -1'b0;
  logic id_3;
  ;
  logic id_4;
  ;
  wire _id_5;
  parameter [id_5 : 1] id_6 = 1;
  wire id_7 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout supply1 id_2;
  inout wire id_1;
  wire id_13;
  assign id_2 = -1;
  assign id_9 = id_11;
  tri  id_14 = -1'b0;
  wire id_15;
  logic [7:0]
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46;
  initial {id_7, id_16} = $signed(48);
  ;
  nand primCall (
      id_5,
      id_4,
      id_13,
      id_43,
      id_28,
      id_41,
      id_22,
      id_3,
      id_11,
      id_38,
      id_42,
      id_27,
      id_37,
      id_46,
      id_19,
      id_32,
      id_16,
      id_39,
      id_9,
      id_45,
      id_31,
      id_8,
      id_20,
      id_29,
      id_36,
      id_14,
      id_30,
      id_1,
      id_33,
      id_25,
      id_10,
      id_18,
      id_23,
      id_21,
      id_26,
      id_2,
      id_17,
      id_24,
      id_34,
      id_7
  );
  module_0 modCall_1 (id_15);
  assign modCall_1.id_2 = 0;
  wire id_47;
endmodule
