{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616673123374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616673123374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 25 14:52:03 2021 " "Processing started: Thu Mar 25 14:52:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616673123374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673123374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JohnsonCounter -c JohnsonCounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off JohnsonCounter -c JohnsonCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673123374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616673123749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616673123749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _PK_NAND " "Found entity 1: _PK_NAND" {  } { { "_PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/_PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673131587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_johnsoncounterjkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _johnsoncounterjkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _JohnsonCounterJKFF " "Found entity 1: _JohnsonCounterJKFF" {  } { { "_JohnsonCounterJKFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/_JohnsonCounterJKFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673131587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_johnsoncounterdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file _johnsoncounterdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 _JohnsonCounterDFF " "Found entity 1: _JohnsonCounterDFF" {  } { { "_JohnsonCounterDFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/_JohnsonCounterDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673131602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673131602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnsoncounterdff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file johnsoncounterdff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JohnsonCounterDFF " "Found entity 1: JohnsonCounterDFF" {  } { { "JohnsonCounterDFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/JohnsonCounterDFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673131602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "johnsoncounterjkff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file johnsoncounterjkff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 JohnsonCounterJKFF " "Found entity 1: JohnsonCounterJKFF" {  } { { "JohnsonCounterJKFF.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/JohnsonCounterJKFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673131602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pk_nand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pk_nand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PK_NAND " "Found entity 1: PK_NAND" {  } { { "PK_NAND.bdf" "" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/PK_NAND.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673131602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "_PK_NAND " "Elaborating entity \"_PK_NAND\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616673131665 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la24.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA24 " "Found entity 1: KP1533LA24" {  } { { "kp1533la24.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131727 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616673131727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA24 KP1533LA24:inst3 " "Elaborating entity \"KP1533LA24\" for hierarchy \"KP1533LA24:inst3\"" {  } { { "_PK_NAND.bdf" "inst3" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/_PK_NAND.bdf" { { 120 2568 2728 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616673131727 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la3.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA3 " "Found entity 1: KP1533LA3" {  } { { "kp1533la3.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616673131743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA3 KP1533LA3:DD8 " "Elaborating entity \"KP1533LA3\" for hierarchy \"KP1533LA3:DD8\"" {  } { { "_PK_NAND.bdf" "DD8" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/_PK_NAND.bdf" { { 408 1664 1792 688 "DD8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616673131743 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tm8.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tm8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533TM8 " "Found entity 1: KP1533TM8" {  } { { "kp1533tm8.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533tm8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131758 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616673131758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533TM8 KP1533TM8:DD1 " "Elaborating entity \"KP1533TM8\" for hierarchy \"KP1533TM8:DD1\"" {  } { { "_PK_NAND.bdf" "DD1" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/_PK_NAND.bdf" { { 1128 712 904 1400 "DD1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616673131758 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LP16 " "Found entity 1: KP1533LP16" {  } { { "kp1533lp16.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533lp16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131774 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616673131774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LP16 KP1533LP16:inst1 " "Elaborating entity \"KP1533LP16\" for hierarchy \"KP1533LP16:inst1\"" {  } { { "_PK_NAND.bdf" "inst1" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/_PK_NAND.bdf" { { 1112 440 600 1392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616673131774 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533li8.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533li8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LI8 " "Found entity 1: KP1533LI8" {  } { { "kp1533li8.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533li8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616673131790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LI8 KP1533LI8:DD4 " "Elaborating entity \"KP1533LI8\" for hierarchy \"KP1533LI8:DD4\"" {  } { { "_PK_NAND.bdf" "DD4" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/_PK_NAND.bdf" { { 512 456 584 816 "DD4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616673131790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la22.bdf 1 1 " "Using design file /users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la22.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KP1533LA22 " "Found entity 1: KP1533LA22" {  } { { "kp1533la22.bdf" "" { Schematic "c:/users/grind/desktop/projects/learn/university/circuit-design/complect-studenta/kp/1533/series_k1533/kp1533la22.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616673131805 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616673131805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP1533LA22 KP1533LA22:inst4 " "Elaborating entity \"KP1533LA22\" for hierarchy \"KP1533LA22:inst4\"" {  } { { "_PK_NAND.bdf" "inst4" { Schematic "C:/Users/grind/Desktop/projects/learn/university/circuit-design/JohnsonCounter/_PK_NAND.bdf" { { 784 2608 2728 1048 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616673131805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616673132383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616673132868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616673132868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616673132961 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616673132961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616673132961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616673132961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616673133008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 25 14:52:13 2021 " "Processing ended: Thu Mar 25 14:52:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616673133008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616673133008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616673133008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616673133008 ""}
