This is a list of source files that are part of the top-level design.
It is read by various Python scripts for the top level integration and
synthesis. Every line that does not refer to a valid file is ignored.

------ Control block -------
control/ir.v
control/pla_decode.sv
control/sequencer.v
control/execute.sv
control/exec_module.i
control/interrupts.v
control/clk_delay.v
control/pin_control.sv

---------- ALU -------------
alu/alu_control.v
alu/alu_select.v
alu/alu_flags.v
alu/alu.v

------ Register file -------
registers/reg_file.v
registers/reg_control.v

------ Address latch -------
bus/address_latch.v
bus/address_pins.v

--------- Misc bus ---------
bus/bus_ff.v
bus/bus_zero.v
bus/bus_switch.sv

------ I/O pin control -----
bus/data_pins.v
bus/control_pins_p.v
