

================================================================
== Vivado HLS Report for 'FC_144_128_s'
================================================================
* Date:           Wed Jun 12 19:04:13 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ULTRA_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.714|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  433|  2362209|  433|  2362209|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+---------+----------+-----------+-----------+-------------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  |     Trip    |          |
        |  Loop Name  |  min  |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------+-------+---------+----------+-----------+-----------+-------------+----------+
        |- Loop 1     |  18433|    18433|         3|          1|          1|        18432|    yes   |
        |- Loop 2     |    129|      129|         3|          1|          1|          128|    yes   |
        |- Loop 3     |  18600|  2362200|     18600|          -|          -|   1 ~ 127   |    no    |
        | + Loop 3.1  |    145|      145|         3|          1|          1|          144|    yes   |
        | + Loop 3.2  |  18450|    18450|        20|          1|          1|        18432|    yes   |
        |- Loop 4     |    416|    18560|         2|          1|          1| 416 ~ 18560 |    yes   |
        +-------------+-------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    772|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     436|     92|
|Memory           |       27|      -|      12|     24|
|Multiplexer      |        -|      -|       -|    426|
|Register         |        0|      -|    1632|    224|
+-----------------+---------+-------+--------+-------+
|Total            |       27|     12|    2080|   1538|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        9|      5|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------------+----------------------+---------+-------+-----+----+
    |ultra_mul_32s_32sbkb_U133  |ultra_mul_32s_32sbkb  |        0|      4|  215|   1|
    |ultra_mul_33ns_31UhA_U136  |ultra_mul_33ns_31UhA  |        0|      4|  221|   1|
    |ultra_mux_932_12_Thq_U134  |ultra_mux_932_12_Thq  |        0|      0|    0|  45|
    |ultra_mux_932_12_Thq_U135  |ultra_mux_932_12_Thq  |        0|      0|    0|  45|
    +---------------------------+----------------------+---------+-------+-----+----+
    |Total                      |                      |        0|      8|  436|  92|
    +---------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |ultra_mac_muladd_VhK_U139  |ultra_mac_muladd_VhK  | i0 * i1 + i2 |
    |ultra_mul_mul_12sWhU_U140  |ultra_mul_mul_12sWhU  |    i0 * i1   |
    |ultra_mul_mul_16scud_U137  |ultra_mul_mul_16scud  |    i0 * i0   |
    |ultra_mul_mul_16scud_U138  |ultra_mul_mul_16scud  |    i0 * i1   |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-------------+----------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+----+----+------+-----+------+-------------+
    |A_V_6_0_U    |FC_144_128_s_A_V_Bew  |        1|   0|   0|    16|   12|     1|          192|
    |A_V_6_1_U    |FC_144_128_s_A_V_Bew  |        1|   0|   0|    16|   12|     1|          192|
    |A_V_6_2_U    |FC_144_128_s_A_V_Bew  |        1|   0|   0|    16|   12|     1|          192|
    |A_V_6_3_U    |FC_144_128_s_A_V_Bew  |        1|   0|   0|    16|   12|     1|          192|
    |A_V_6_4_U    |FC_144_128_s_A_V_Bew  |        1|   0|   0|    16|   12|     1|          192|
    |A_V_6_5_U    |FC_144_128_s_A_V_Bew  |        1|   0|   0|    16|   12|     1|          192|
    |A_V_6_6_U    |FC_144_128_s_A_V_Bew  |        1|   0|   0|    16|   12|     1|          192|
    |A_V_6_7_U    |FC_144_128_s_A_V_Bew  |        1|   0|   0|    16|   12|     1|          192|
    |A_V_6_8_U    |FC_144_128_s_A_V_Bew  |        1|   0|   0|    16|   12|     1|          192|
    |B_V_6_0_U    |FC_144_128_s_B_V_KfY  |        2|   0|   0|  2048|   12|     1|        24576|
    |B_V_6_1_U    |FC_144_128_s_B_V_KfY  |        2|   0|   0|  2048|   12|     1|        24576|
    |B_V_6_2_U    |FC_144_128_s_B_V_KfY  |        2|   0|   0|  2048|   12|     1|        24576|
    |B_V_6_3_U    |FC_144_128_s_B_V_KfY  |        2|   0|   0|  2048|   12|     1|        24576|
    |B_V_6_4_U    |FC_144_128_s_B_V_KfY  |        2|   0|   0|  2048|   12|     1|        24576|
    |B_V_6_5_U    |FC_144_128_s_B_V_KfY  |        2|   0|   0|  2048|   12|     1|        24576|
    |B_V_6_6_U    |FC_144_128_s_B_V_KfY  |        2|   0|   0|  2048|   12|     1|        24576|
    |B_V_6_7_U    |FC_144_128_s_B_V_KfY  |        2|   0|   0|  2048|   12|     1|        24576|
    |B_V_6_8_U    |FC_144_128_s_B_V_KfY  |        2|   0|   0|  2048|   12|     1|        24576|
    |bias_V_10_U  |FC_144_128_s_biasAem  |        0|  12|  24|   128|   12|     1|         1536|
    +-------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                      |       27|  12|  24| 18704|  228|    19|       224448|
    +-------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |KER_bound_fu_841_p2                 |     +    |      0|  0|  39|          32|          32|
    |i_3_fu_1312_p2                      |     +    |      0|  0|  15|           8|           1|
    |i_4_fu_854_p2                       |     +    |      0|  0|  38|          31|           1|
    |i_5_fu_1277_p2                      |     +    |      0|  0|  15|           8|           1|
    |i_6_fu_881_p2                       |     +    |      0|  0|  15|           8|           1|
    |i_7_fu_929_p2                       |     +    |      0|  0|  15|           1|           8|
    |indvar_flatten_next7_fu_923_p2      |     +    |      0|  0|  21|          15|           1|
    |indvar_flatten_next_fu_1229_p2      |     +    |      0|  0|  21|          15|           1|
    |j_2_fu_1235_p2                      |     +    |      0|  0|  15|           1|           8|
    |j_3_fu_971_p2                       |     +    |      0|  0|  15|           1|           8|
    |num_img_2_fu_869_p2                 |     +    |      0|  0|  21|          15|           1|
    |r_V_1_tr_fu_1068_p2                 |     +    |      0|  0|  38|          31|          31|
    |neg_mul_fu_1175_p2                  |     -    |      0|  0|  70|           1|          63|
    |neg_ti_fu_1199_p2                   |     -    |      0|  0|  23|           1|          16|
    |p_neg_fu_1091_p2                    |     -    |      0|  0|  38|           1|          31|
    |tmp_38_fu_1116_p2                   |     -    |      0|  0|  28|           1|          21|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state44_pp2_stage0_iter19  |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_935_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |exitcond6_fu_1306_p2                |   icmp   |      0|  0|  13|           8|           9|
    |exitcond8_fu_875_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |exitcond_flatten8_fu_917_p2         |   icmp   |      0|  0|  13|          15|          15|
    |exitcond_flatten_fu_1223_p2         |   icmp   |      0|  0|  13|          15|          15|
    |exitcond_fu_1241_p2                 |   icmp   |      0|  0|  13|           8|           9|
    |ifzero_fu_1008_p2                   |   icmp   |      0|  0|  11|           8|           8|
    |tmp_21_fu_813_p2                    |   icmp   |      0|  0|  13|          16|           1|
    |tmp_23_fu_864_p2                    |   icmp   |      0|  0|  13|          16|          16|
    |tmp_24_fu_849_p2                    |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_fu_1160_p2                    |   icmp   |      0|  0|  18|          31|           6|
    |tmp_s_fu_808_p2                     |   icmp   |      0|  0|  13|          16|           3|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state47_pp3_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state51_pp4_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |Outbuf_V_fu_1216_p3                 |  select  |      0|  0|  16|           1|           1|
    |arrayNo1_cast_mid2_v_fu_1255_p3     |  select  |      0|  0|   8|           1|           8|
    |grp_fu_1339_p2                      |  select  |      0|  0|  31|           1|           1|
    |i_mid2_fu_1247_p3                   |  select  |      0|  0|   8|           1|           1|
    |j4_mid2_fu_941_p3                   |  select  |      0|  0|   8|           1|           1|
    |p_v_v_fu_1190_p3                    |  select  |      0|  0|  27|           1|          27|
    |tmp_34_mid2_v_fu_949_p3             |  select  |      0|  0|   8|           1|           8|
    |tmp_39_fu_1126_p3                   |  select  |      0|  0|  21|           1|          21|
    |tmp_52_fu_1209_p3                   |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 772|         386|         465|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  129|         28|    1|         28|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter19      |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_800_p4   |    9|          2|    8|         16|
    |ap_phi_mux_i3_phi_fu_733_p4   |    9|          2|    8|         16|
    |ap_phi_mux_j4_phi_fu_756_p4   |    9|          2|    8|         16|
    |ap_phi_mux_j_phi_fu_778_p4    |    9|          2|    8|         16|
    |ap_phi_mux_p_2_phi_fu_744_p4  |    9|          2|   31|         62|
    |bias_V_10_address0            |   15|          3|    7|         21|
    |i1_reg_796                    |    9|          2|    8|         16|
    |i2_reg_707                    |    9|          2|    8|         16|
    |i3_reg_729                    |    9|          2|    8|         16|
    |i5_reg_685                    |    9|          2|   31|         62|
    |i_reg_785                     |    9|          2|    8|         16|
    |indvar_flatten6_reg_718       |    9|          2|   15|         30|
    |indvar_flatten_reg_763        |    9|          2|   15|         30|
    |j4_reg_752                    |    9|          2|    8|         16|
    |j_reg_774                     |    9|          2|    8|         16|
    |num_img_reg_696               |    9|          2|   15|         30|
    |p_2_reg_740                   |    9|          2|   31|         62|
    |real_start                    |    9|          2|    1|          2|
    |stream_in_V_V_blk_n           |    9|          2|    1|          2|
    |stream_out_V_V_blk_n          |    9|          2|    1|          2|
    |stream_out_V_V_din            |   15|          3|   16|         48|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  426|         93|  255|        560|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |A_V_6_0_load_reg_1606                      |  12|   0|   12|          0|
    |A_V_6_1_load_reg_1611                      |  12|   0|   12|          0|
    |A_V_6_2_load_reg_1616                      |  12|   0|   12|          0|
    |A_V_6_3_load_reg_1621                      |  12|   0|   12|          0|
    |A_V_6_4_load_reg_1626                      |  12|   0|   12|          0|
    |A_V_6_5_load_reg_1631                      |  12|   0|   12|          0|
    |A_V_6_6_load_reg_1636                      |  12|   0|   12|          0|
    |A_V_6_7_load_reg_1641                      |  12|   0|   12|          0|
    |A_V_6_8_load_reg_1646                      |  12|   0|   12|          0|
    |B_V_6_0_load_reg_1651                      |  12|   0|   12|          0|
    |B_V_6_1_load_reg_1656                      |  12|   0|   12|          0|
    |B_V_6_2_load_reg_1661                      |  12|   0|   12|          0|
    |B_V_6_3_load_reg_1666                      |  12|   0|   12|          0|
    |B_V_6_4_load_reg_1671                      |  12|   0|   12|          0|
    |B_V_6_5_load_reg_1676                      |  12|   0|   12|          0|
    |B_V_6_6_load_reg_1681                      |  12|   0|   12|          0|
    |B_V_6_7_load_reg_1686                      |  12|   0|   12|          0|
    |B_V_6_8_load_reg_1691                      |  12|   0|   12|          0|
    |KER_bound_reg_1420                         |  32|   0|   32|          0|
    |Outbuf_V_reg_1794                          |  16|   0|   16|          0|
    |ap_CS_fsm                                  |  27|   0|   27|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                    |   1|   0|    1|          0|
    |arrayNo1_cast_mid2_reg_1818                |   4|   0|    4|          0|
    |arrayNo1_cast_mid2_reg_1818_pp3_iter1_reg  |   4|   0|    4|          0|
    |arrayNo1_cast_mid2_v_reg_1813              |   8|   0|    8|          0|
    |arrayNo2_reg_1495                          |   4|   0|    4|          0|
    |arrayNo_cast_reg_1452                      |   4|   0|    4|          0|
    |arrayNo_cast_reg_1452_pp1_iter1_reg        |   4|   0|    4|          0|
    |bias_V_10_load_reg_1717                    |  12|   0|   12|          0|
    |buf_V_reg_1711                             |  31|   0|   31|          0|
    |exitcond3_reg_1483                         |   1|   0|    1|          0|
    |exitcond6_reg_1845                         |   1|   0|    1|          0|
    |exitcond6_reg_1845_pp4_iter1_reg           |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1474                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_1799                  |   1|   0|    1|          0|
    |i1_reg_796                                 |   8|   0|    8|          0|
    |i1_reg_796_pp4_iter1_reg                   |   8|   0|    8|          0|
    |i2_reg_707                                 |   8|   0|    8|          0|
    |i3_reg_729                                 |   8|   0|    8|          0|
    |i5_reg_685                                 |  31|   0|   31|          0|
    |i_3_reg_1849                               |   8|   0|    8|          0|
    |i_mid2_reg_1808                            |   8|   0|    8|          0|
    |i_mid2_reg_1808_pp3_iter1_reg              |   8|   0|    8|          0|
    |i_reg_785                                  |   8|   0|    8|          0|
    |ifzero_reg_1602                            |   1|   0|    1|          0|
    |indvar_flatten6_reg_718                    |  15|   0|   15|          0|
    |indvar_flatten_reg_763                     |  15|   0|   15|          0|
    |j4_reg_752                                 |   8|   0|    8|          0|
    |j_3_reg_1506                               |   8|   0|    8|          0|
    |j_reg_774                                  |   8|   0|    8|          0|
    |lhs_V_reg_1388                             |  32|   0|   32|          0|
    |mul_reg_1779                               |  63|   0|   63|          0|
    |multiple_V_10                              |  12|   0|   12|          0|
    |num_img_2_reg_1438                         |  15|   0|   15|          0|
    |num_img_reg_696                            |  15|   0|   15|          0|
    |p_2_reg_740                                |  31|   0|   31|          0|
    |p_s_reg_1415                               |  32|   0|   32|          0|
    |r_V_1_tr_reg_1722                          |  31|   0|   31|          0|
    |r_V_2_reg_1757                             |  31|   0|   31|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |tmp1_reg_1405                              |  32|   0|   32|          0|
    |tmp2_reg_1410                              |  32|   0|   32|          0|
    |tmp_24_reg_1425                            |   1|   0|    1|          0|
    |tmp_31_reg_1822                            |   4|   0|    4|          0|
    |tmp_31_reg_1822_pp3_iter1_reg              |   4|   0|    4|          0|
    |tmp_34_mid2_v_reg_1488                     |   8|   0|    8|          0|
    |tmp_34_reg_1832                            |  12|   0|   12|          0|
    |tmp_36_reg_1854                            |  12|   0|   12|          0|
    |tmp_39_reg_1742                            |  21|   0|   21|          0|
    |tmp_42_reg_1737                            |  19|   0|   19|          0|
    |tmp_45_reg_1732                            |  19|   0|   19|          0|
    |tmp_45_reg_1732_pp2_iter7_reg              |  19|   0|   19|          0|
    |tmp_47_reg_1461                            |  12|   0|   12|          0|
    |tmp_48_reg_1456                            |   4|   0|    4|          0|
    |tmp_48_reg_1456_pp1_iter1_reg              |   4|   0|    4|          0|
    |tmp_49_reg_1500                            |   4|   0|    4|          0|
    |tmp_50_reg_1727                            |   1|   0|    1|          0|
    |tmp_50_reg_1727_pp2_iter7_reg              |   1|   0|    1|          0|
    |tmp_51_reg_1763                            |   1|   0|    1|          0|
    |tmp_53_reg_1789                            |  27|   0|   27|          0|
    |tmp_54_reg_1784                            |  27|   0|   27|          0|
    |tmp_54_reg_1784_pp2_iter17_reg             |  27|   0|   27|          0|
    |tmp_V_21_reg_1360                          |  16|   0|   16|          0|
    |tmp_V_23_reg_1365                          |  16|   0|   16|          0|
    |tmp_V_25_reg_1370                          |  16|   0|   16|          0|
    |tmp_V_29_reg_1375                          |  16|   0|   16|          0|
    |tmp_V_reg_1354                             |  16|   0|   16|          0|
    |tmp_i_reg_1774                             |   1|   0|    1|          0|
    |arrayNo2_reg_1495                          |  64|  32|    4|          0|
    |exitcond3_reg_1483                         |  64|  32|    1|          0|
    |exitcond_flatten8_reg_1474                 |  64|  32|    1|          0|
    |ifzero_reg_1602                            |  64|  32|    1|          0|
    |tmp_34_mid2_v_reg_1488                     |  64|  32|    8|          0|
    |tmp_51_reg_1763                            |  64|  32|    1|          0|
    |tmp_i_reg_1774                             |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1632| 224| 1201|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|start_out              | out |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|start_write            | out |    1| ap_ctrl_hs |  FC<144, 128>  | return value |
|stream_in_V_V_dout     |  in |   16|   ap_fifo  |  stream_in_V_V |    pointer   |
|stream_in_V_V_empty_n  |  in |    1|   ap_fifo  |  stream_in_V_V |    pointer   |
|stream_in_V_V_read     | out |    1|   ap_fifo  |  stream_in_V_V |    pointer   |
|stream_out_V_V_din     | out |   16|   ap_fifo  | stream_out_V_V |    pointer   |
|stream_out_V_V_full_n  |  in |    1|   ap_fifo  | stream_out_V_V |    pointer   |
|stream_out_V_V_write   | out |    1|   ap_fifo  | stream_out_V_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

