// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_make_win97 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_pix_i_dout,
        s_pix_i_num_data_valid,
        s_pix_i_fifo_cap,
        s_pix_i_empty_n,
        s_pix_i_read,
        s_win_i_din,
        s_win_i_num_data_valid,
        s_win_i_fifo_cap,
        s_win_i_full_n,
        s_win_i_write,
        h0,
        p_read,
        h0_c_din,
        h0_c_num_data_valid,
        h0_c_fifo_cap,
        h0_c_full_n,
        h0_c_write,
        tw_eff_loc_i_c_din,
        tw_eff_loc_i_c_num_data_valid,
        tw_eff_loc_i_c_fifo_cap,
        tw_eff_loc_i_c_full_n,
        tw_eff_loc_i_c_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] s_pix_i_dout;
input  [9:0] s_pix_i_num_data_valid;
input  [9:0] s_pix_i_fifo_cap;
input   s_pix_i_empty_n;
output   s_pix_i_read;
output  [2592:0] s_win_i_din;
input  [6:0] s_win_i_num_data_valid;
input  [6:0] s_win_i_fifo_cap;
input   s_win_i_full_n;
output   s_win_i_write;
input  [8:0] h0;
input  [7:0] p_read;
output  [8:0] h0_c_din;
input  [1:0] h0_c_num_data_valid;
input  [1:0] h0_c_fifo_cap;
input   h0_c_full_n;
output   h0_c_write;
output  [7:0] tw_eff_loc_i_c_din;
input  [1:0] tw_eff_loc_i_c_num_data_valid;
input  [1:0] tw_eff_loc_i_c_fifo_cap;
input   tw_eff_loc_i_c_full_n;
output   tw_eff_loc_i_c_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg s_pix_i_read;
reg s_win_i_write;
reg h0_c_write;
reg tw_eff_loc_i_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    h0_c_blk_n;
reg    tw_eff_loc_i_c_blk_n;
reg    ap_block_state1;
wire   [8:0] PH_fu_131_p2;
reg   [8:0] PH_reg_166;
wire   [8:0] PW_fu_140_p2;
reg   [8:0] PW_reg_172;
wire    ap_CS_fsm_state2;
wire   [16:0] mul_ln145_fu_154_p2;
reg   [16:0] mul_ln145_reg_177;
wire    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start;
wire    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done;
wire    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_idle;
wire    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_ready;
wire    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_pix_i_read;
wire   [2592:0] grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_din;
wire    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_write;
reg    grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg;
wire    ap_CS_fsm_state3;
wire   [8:0] add_ln978_fu_95_p2;
wire   [7:0] trunc_ln977_fu_109_p1;
wire   [0:0] tmp_fu_101_p3;
wire   [7:0] xor_ln978_fu_113_p2;
wire   [7:0] th_eff_fu_119_p3;
wire   [8:0] th_eff_cast_i_fu_127_p1;
wire   [8:0] p_read_cast_fu_137_p1;
wire   [8:0] mul_ln145_fu_154_p0;
wire   [8:0] mul_ln145_fu_154_p1;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire   [16:0] mul_ln145_fu_154_p00;
wire   [16:0] mul_ln145_fu_154_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg = 1'b0;
end

srcnn_make_win97_Pipeline_win9x9_read_pix grp_make_win97_Pipeline_win9x9_read_pix_fu_84(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start),
    .ap_done(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done),
    .ap_idle(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_idle),
    .ap_ready(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_ready),
    .s_pix_i_dout(s_pix_i_dout),
    .s_pix_i_num_data_valid(10'd0),
    .s_pix_i_fifo_cap(10'd0),
    .s_pix_i_empty_n(s_pix_i_empty_n),
    .s_pix_i_read(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_pix_i_read),
    .s_win_i_din(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_din),
    .s_win_i_num_data_valid(7'd0),
    .s_win_i_fifo_cap(7'd0),
    .s_win_i_full_n(s_win_i_full_n),
    .s_win_i_write(grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_write),
    .empty(mul_ln145_reg_177),
    .zext_ln125(PW_reg_172),
    .zext_ln124(PH_reg_166)
);

srcnn_mul_9ns_9ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 17 ))
mul_9ns_9ns_17_1_1_U284(
    .din0(mul_ln145_fu_154_p0),
    .din1(mul_ln145_fu_154_p1),
    .dout(mul_ln145_fu_154_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg <= 1'b1;
        end else if ((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_ready == 1'b1)) begin
            grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (tw_eff_loc_i_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        PH_reg_166 <= PH_fu_131_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        PW_reg_172 <= PW_fu_140_p2;
        mul_ln145_reg_177 <= mul_ln145_fu_154_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (tw_eff_loc_i_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        h0_c_blk_n = h0_c_full_n;
    end else begin
        h0_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (tw_eff_loc_i_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        h0_c_write = 1'b1;
    end else begin
        h0_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s_pix_i_read = grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_pix_i_read;
    end else begin
        s_pix_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s_win_i_write = grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_write;
    end else begin
        s_win_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tw_eff_loc_i_c_blk_n = tw_eff_loc_i_c_full_n;
    end else begin
        tw_eff_loc_i_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (tw_eff_loc_i_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        tw_eff_loc_i_c_write = 1'b1;
    end else begin
        tw_eff_loc_i_c_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (tw_eff_loc_i_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign PH_fu_131_p2 = (th_eff_cast_i_fu_127_p1 + 9'd12);

assign PW_fu_140_p2 = (p_read_cast_fu_137_p1 + 9'd12);

assign add_ln978_fu_95_p2 = (h0 + 9'd16);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (tw_eff_loc_i_c_full_n == 1'b0) | (h0_c_full_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start = grp_make_win97_Pipeline_win9x9_read_pix_fu_84_ap_start_reg;

assign h0_c_din = h0;

assign mul_ln145_fu_154_p0 = mul_ln145_fu_154_p00;

assign mul_ln145_fu_154_p00 = PH_reg_166;

assign mul_ln145_fu_154_p1 = mul_ln145_fu_154_p10;

assign mul_ln145_fu_154_p10 = PW_fu_140_p2;

assign p_read_cast_fu_137_p1 = p_read;

assign s_win_i_din = grp_make_win97_Pipeline_win9x9_read_pix_fu_84_s_win_i_din;

assign th_eff_cast_i_fu_127_p1 = th_eff_fu_119_p3;

assign th_eff_fu_119_p3 = ((tmp_fu_101_p3[0:0] == 1'b1) ? xor_ln978_fu_113_p2 : 8'd16);

assign tmp_fu_101_p3 = add_ln978_fu_95_p2[32'd8];

assign trunc_ln977_fu_109_p1 = h0[7:0];

assign tw_eff_loc_i_c_din = p_read;

assign xor_ln978_fu_113_p2 = (trunc_ln977_fu_109_p1 ^ 8'd255);

endmodule //srcnn_make_win97
