- [Rust riscv disassembler](https://github.com/laanwj/rust-riscv-disasm)
- [Riscv opcodes repo](https://github.com/riscv/riscv-opcodes#:~:text=This%20repo%20enumerates%20standard%20RISC,part%20of%20that%20directory%20structure.)
- [Riscv Reference Card](https://www.cl.cam.ac.uk/teaching/1617/ECAD+Arch/files/docs/RISCVGreenCardv8-20151013.pdf)
- [Better reference Card](https://www.elsevier.com/__data/assets/pdf_file/0011/297533/RISC-V-Reference-Data.pdf)
- [Riscv instruction code stackoverflow](https://stackoverflow.com/questions/39238350/where-are-the-actual-risc-v-instruction-codes)
- [Rust riscv assembler and disassembler](https://github.com/Chris--B/riscv-asm)

# Inline Asm
- [Inline asm guide](https://www.ibm.com/developerworks/rational/library/inline-assembly-c-cpp-guide/index.html)
- [Safe asm stackoverflow](https://stackoverflow.com/questions/37639993/is-this-assembly-function-call-safe-complete)
- [GNU Doc Extended Asm](https://gcc.gnu.org/onlinedocs/gcc/Extended-Asm.html#Extended-Asm)

