// ============================================================================
// RISC-V Main Control Unit
// Decodes opcode to generate control signals
// Supports: R-type, I-type(ALU), Load, Store, Branch, JAL, JALR, LUI, AUIPC
// ============================================================================
module control_unit (
    input  [6:0] opcode,
    output reg       branch,
    output reg       mem_read,
    output reg       mem_to_reg,
    output reg [1:0] alu_op,
    output reg       mem_write,
    output reg       alu_src,
    output reg       reg_write,
    output reg       jump,       // JAL
    output reg       jalr        // JALR
);

    always @(*) begin
        // Default values
        branch    = 1'b0;
        mem_read  = 1'b0;
        mem_to_reg = 1'b0;
        alu_op    = 2'b00;
        mem_write = 1'b0;
        alu_src   = 1'b0;
        reg_write = 1'b0;
        jump      = 1'b0;
        jalr      = 1'b0;

        case (opcode)
            // R-type (ADD, SUB, AND, OR, XOR, SLL, SRL, SRA, SLT, SLTU)
            7'b0110011: begin
                reg_write = 1'b1;
                alu_op    = 2'b10;
            end

            // I-type ALU (ADDI, ANDI, ORI, XORI, SLTI, SLTIU, SLLI, SRLI, SRAI)
            7'b0010011: begin
                alu_src   = 1'b1;
                reg_write = 1'b1;
                alu_op    = 2'b11;
            end

            // Load (LD)
            7'b0000011: begin
                alu_src    = 1'b1;
                mem_to_reg = 1'b1;
                reg_write  = 1'b1;
                mem_read   = 1'b1;
            end

            // Store (SD)
            7'b0100011: begin
                alu_src   = 1'b1;
                mem_write = 1'b1;
            end

            // Branch (BEQ, BNE, BLT, BGE, BLTU, BGEU)
            7'b1100011: begin
                branch = 1'b1;
                alu_op = 2'b01;
            end

            // JAL
            7'b1101111: begin
                jump      = 1'b1;
                reg_write = 1'b1;
            end

            // JALR
            7'b1100111: begin
                jalr      = 1'b1;
                reg_write = 1'b1;
                alu_src   = 1'b1;
            end

            // LUI
            7'b0110111: begin
                reg_write = 1'b1;
            end

            // AUIPC
            7'b0010111: begin
                reg_write = 1'b1;
            end

            default: begin
                // NOP / Unknown
            end
        endcase
    end

endmodule
