

================================================================
== Vitis HLS Report for 'makePatches_ShadowQuilt_fromEdges'
================================================================
* Date:           Thu Jul 18 14:11:30 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_solveNextPatchPair_fu_322  |solveNextPatchPair  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_474_1_VITIS_LOOP_476_2  |      640|      640|         2|          1|          1|   640|       yes|
        |- shadowQuilt_loop                   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + solveNextColumn_loop              |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1163|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        1|   152|    51928|    96873|    -|
|Memory               |        4|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      264|    -|
|Register             |        -|     -|      305|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        5|   152|    52233|    98300|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    15|        2|        9|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+-----+-------+-------+-----+
    |              Instance              |             Module            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +------------------------------------+-------------------------------+---------+-----+-------+-------+-----+
    |fmul_32ns_32ns_32_2_max_dsp_1_U212  |fmul_32ns_32ns_32_2_max_dsp_1  |        0|    3|    128|     77|    0|
    |sitofp_32ns_32_2_no_dsp_1_U213      |sitofp_32ns_32_2_no_dsp_1      |        0|    0|      0|      0|    0|
    |grp_solveNextPatchPair_fu_322       |solveNextPatchPair             |        1|  149|  51800|  96796|    0|
    +------------------------------------+-------------------------------+---------+-----+-------+-------+-----+
    |Total                               |                               |        1|  152|  51928|  96873|    0|
    +------------------------------------+-------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |GDarrayDecoded_V_U    |GDarrayDecoded_V    |        4|  0|   0|    0|  1280|   32|     1|        40960|
    |patches_parameters_U  |patches_parameters  |        0|  0|   0|    0|  3840|   32|     1|       122880|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                    |        4|  0|   0|    0|  5120|   64|     2|       163840|
    +----------------------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln341_fu_551_p2       |         +|   0|  0|   16|           9|           8|
    |add_ln474_1_fu_358_p2     |         +|   0|  0|   17|          10|           1|
    |add_ln474_fu_370_p2       |         +|   0|  0|   10|           3|           1|
    |add_ln476_fu_415_p2       |         +|   0|  0|   15|           8|           1|
    |add_ln478_fu_435_p2       |         +|   0|  0|   18|          11|          11|
    |add_ln69_fu_647_p2        |         +|   0|  0|   39|          32|          26|
    |result_V_6_fu_633_p2      |         -|   0|  0|   39|           1|          32|
    |sub_ln1311_fu_565_p2      |         -|   0|  0|   15|           7|           8|
    |and_ln531_1_fu_680_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln531_fu_674_p2       |       and|   0|  0|    2|           1|           1|
    |icmp_ln474_fu_364_p2      |      icmp|   0|  0|   11|          10|          10|
    |icmp_ln476_fu_376_p2      |      icmp|   0|  0|   11|           8|           9|
    |icmp_ln504_fu_502_p2      |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln515_1_fu_720_p2    |      icmp|   0|  0|   20|          32|          24|
    |icmp_ln515_fu_714_p2      |      icmp|   0|  0|   20|          32|          27|
    |icmp_ln531_fu_668_p2      |      icmp|   0|  0|   20|          32|          27|
    |icmp_ln878_fu_653_p2      |      icmp|   0|  0|   20|          32|          26|
    |icmp_ln886_fu_496_p2      |      icmp|   0|  0|   20|          32|          26|
    |r_V_fu_591_p2             |      lshr|   0|  0|  363|         111|         111|
    |or_ln479_fu_460_p2        |        or|   0|  0|   11|          11|           1|
    |select_ln474_1_fu_390_p3  |    select|   0|  0|    3|           1|           3|
    |select_ln474_fu_382_p3    |    select|   0|  0|    8|           1|           1|
    |select_ln506_fu_659_p3    |    select|   0|  0|   32|           1|          26|
    |select_ln59_fu_639_p3     |    select|   0|  0|   32|           1|          32|
    |ush_fu_575_p3             |    select|   0|  0|    9|           1|           9|
    |val_fu_625_p3             |    select|   0|  0|   32|           1|          32|
    |r_V_10_fu_597_p2          |       shl|   0|  0|  363|         111|         111|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1   |       xor|   0|  0|    2|           2|           1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1163|         511|         569|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |GDarrayDecoded_V_address0                    |  14|          3|   11|         33|
    |GDarrayDecoded_V_address1                    |  14|          3|   11|         33|
    |GDarrayDecoded_V_ce0                         |  14|          3|    1|          3|
    |GDarrayDecoded_V_ce1                         |  14|          3|    1|          3|
    |a_reg_219                                    |   9|          2|    3|          6|
    |ap_NS_fsm                                    |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                      |  14|          3|    1|          3|
    |ap_phi_mux_a_phi_fu_223_p4                   |   9|          2|    3|          6|
    |ap_phi_mux_z_top_max_V_125_ph_phi_fu_245_p4  |   9|          2|   32|         64|
    |b_reg_230                                    |   9|          2|    8|         16|
    |complementary_apexZ0_V_0_reg_298             |   9|          2|   32|         64|
    |indvar_flatten_reg_208                       |   9|          2|   10|         20|
    |nPatchesInColumn_reg_253                     |   9|          2|   32|         64|
    |n_patches_o                                  |   9|          2|    8|         16|
    |n_patches_o_ap_vld                           |   9|          2|    1|          2|
    |phi_ln531_reg_265                            |   9|          2|    1|          2|
    |phi_ln886_reg_287                            |   9|          2|    1|          2|
    |saved_apexZ0_fu_156                          |   9|          2|   32|         64|
    |z_top_max_V_125_ph_reg_241                   |   9|          2|   32|         64|
    |z_top_max_V_125_reg_276                      |   9|          2|   32|         64|
    |z_top_min_V_0_reg_310                        |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 264|         56|  285|        604|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |a_reg_219                                   |   3|   0|    3|          0|
    |ap_CS_fsm                                   |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |b_reg_230                                   |   8|   0|    8|          0|
    |complementary_apexZ0_V_0_reg_298            |  32|   0|   32|          0|
    |conv_i_i_reg_783                            |  32|   0|   32|          0|
    |dc_reg_788                                  |  32|   0|   32|          0|
    |grp_solveNextPatchPair_fu_322_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln474_reg_741                          |   1|   0|    1|          0|
    |icmp_ln504_reg_779                          |   1|   0|    1|          0|
    |indvar_flatten_reg_208                      |  10|   0|   10|          0|
    |nPatchesInColumn_reg_253                    |  32|   0|   32|          0|
    |phi_ln531_reg_265                           |   1|   0|    1|          0|
    |phi_ln886_reg_287                           |   1|   0|    1|          0|
    |saved_apexZ0_fu_156                         |  32|   0|   32|          0|
    |select_ln474_1_reg_750                      |   3|   0|    3|          0|
    |select_ln474_reg_745                        |   8|   0|    8|          0|
    |z_top_max_V_125_ph_reg_241                  |  32|   0|   32|          0|
    |z_top_max_V_125_reg_276                     |  32|   0|   32|          0|
    |z_top_min_V_0_reg_310                       |  32|   0|   32|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 305|   0|  305|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  makePatches_ShadowQuilt_fromEdges|  return value|
|stop                          |   in|   32|     ap_none|                               stop|        scalar|
|ppl                           |   in|   32|     ap_none|                                ppl|        scalar|
|leftRight                     |   in|    1|     ap_none|                          leftRight|        scalar|
|n_patches_i                   |   in|    8|     ap_ovld|                          n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|                          n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|                          n_patches|       pointer|
|GDarray_address0              |  out|   10|   ap_memory|                            GDarray|         array|
|GDarray_ce0                   |  out|    1|   ap_memory|                            GDarray|         array|
|GDarray_q0                    |   in|   64|   ap_memory|                            GDarray|         array|
|GDn_points_address0           |  out|    3|   ap_memory|                         GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|                         GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|                         GDn_points|         array|
|patches_superpoints_address0  |  out|   12|   ap_memory|                patches_superpoints|         array|
|patches_superpoints_ce0       |  out|    1|   ap_memory|                patches_superpoints|         array|
|patches_superpoints_we0       |  out|    1|   ap_memory|                patches_superpoints|         array|
|patches_superpoints_d0        |  out|   64|   ap_memory|                patches_superpoints|         array|
|patches_superpoints_q0        |   in|   64|   ap_memory|                patches_superpoints|         array|
|patches_superpoints_address1  |  out|   12|   ap_memory|                patches_superpoints|         array|
|patches_superpoints_ce1       |  out|    1|   ap_memory|                patches_superpoints|         array|
|patches_superpoints_q1        |   in|   64|   ap_memory|                patches_superpoints|         array|
+------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 5 
11 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 12 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stop"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stop, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ppl"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ppl, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %leftRight"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %leftRight, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_patches"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_patches, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %GDarray, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %GDarray"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %GDn_points"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 27 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.64ns)   --->   "%patches_parameters = alloca i64 1"   --->   Operation 28 'alloca' 'patches_parameters' <Predicate = true> <Delay = 1.64>
ST_1 : Operation 29 [1/1] (1.20ns)   --->   "%GDarrayDecoded_V = alloca i64 1" [patchMaker.cpp:472]   --->   Operation 29 'alloca' 'GDarrayDecoded_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln474 = br void" [patchMaker.cpp:474]   --->   Operation 30 'br' 'br_ln474' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void, i10 %add_ln474_1, void %.split2" [patchMaker.cpp:474]   --->   Operation 31 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%a = phi i3 0, void, i3 %select_ln474_1, void %.split2" [patchMaker.cpp:474]   --->   Operation 32 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%b = phi i8 0, void, i8 %add_ln476, void %.split2" [patchMaker.cpp:476]   --->   Operation 33 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.72ns)   --->   "%add_ln474_1 = add i10 %indvar_flatten, i10 1" [patchMaker.cpp:474]   --->   Operation 34 'add' 'add_ln474_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.60ns)   --->   "%icmp_ln474 = icmp_eq  i10 %indvar_flatten, i10 640" [patchMaker.cpp:474]   --->   Operation 36 'icmp' 'icmp_ln474' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln474 = br i1 %icmp_ln474, void %.split2, void %.preheader.preheader" [patchMaker.cpp:474]   --->   Operation 37 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.57ns)   --->   "%add_ln474 = add i3 %a, i3 1" [patchMaker.cpp:474]   --->   Operation 38 'add' 'add_ln474' <Predicate = (!icmp_ln474)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.58ns)   --->   "%icmp_ln476 = icmp_eq  i8 %b, i8 128" [patchMaker.cpp:476]   --->   Operation 39 'icmp' 'icmp_ln476' <Predicate = (!icmp_ln474)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.30ns)   --->   "%select_ln474 = select i1 %icmp_ln476, i8 0, i8 %b" [patchMaker.cpp:474]   --->   Operation 40 'select' 'select_ln474' <Predicate = (!icmp_ln474)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln474_1 = select i1 %icmp_ln476, i3 %add_ln474, i3 %a" [patchMaker.cpp:474]   --->   Operation 41 'select' 'select_ln474_1' <Predicate = (!icmp_ln474)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln478 = trunc i8 %select_ln474" [patchMaker.cpp:478]   --->   Operation 42 'trunc' 'trunc_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln474_1, i7 %trunc_ln478" [patchMaker.cpp:478]   --->   Operation 43 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln478_1 = zext i10 %tmp_44" [patchMaker.cpp:478]   --->   Operation 44 'zext' 'zext_ln478_1' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i64 %GDarray, i64 0, i64 %zext_ln478_1" [patchMaker.cpp:478]   --->   Operation 45 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.20ns)   --->   "%packedCoordinates_V = load i10 %GDarray_addr" [patchMaker.cpp:478]   --->   Operation 46 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln474)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 640> <RAM>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln476 = add i8 %select_ln474, i8 1" [patchMaker.cpp:476]   --->   Operation 47 'add' 'add_ln476' <Predicate = (!icmp_ln474)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_474_1_VITIS_LOOP_476_2_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln474_1, i7 0" [patchMaker.cpp:478]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_105_cast = zext i10 %tmp_s" [patchMaker.cpp:478]   --->   Operation 51 'zext' 'tmp_105_cast' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln478 = zext i8 %select_ln474" [patchMaker.cpp:478]   --->   Operation 53 'zext' 'zext_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.72ns)   --->   "%add_ln478 = add i11 %tmp_105_cast, i11 %zext_ln478" [patchMaker.cpp:478]   --->   Operation 54 'add' 'add_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln478, i1 0" [patchMaker.cpp:478]   --->   Operation 55 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln478_2 = zext i12 %tmp_65" [patchMaker.cpp:478]   --->   Operation 56 'zext' 'zext_ln478_2' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln478 = shl i11 %add_ln478, i11 1" [patchMaker.cpp:478]   --->   Operation 57 'shl' 'shl_ln478' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln478_2" [patchMaker.cpp:478]   --->   Operation 58 'getelementptr' 'GDarrayDecoded_V_addr' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln479 = or i11 %shl_ln478, i11 1" [patchMaker.cpp:479]   --->   Operation 59 'or' 'or_ln479' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln479 = zext i11 %or_ln479" [patchMaker.cpp:479]   --->   Operation 60 'zext' 'zext_ln479' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr_1 = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln479" [patchMaker.cpp:479]   --->   Operation 61 'getelementptr' 'GDarrayDecoded_V_addr_1' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [patchMaker.cpp:476]   --->   Operation 62 'specloopname' 'specloopname_ln476' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (1.20ns)   --->   "%packedCoordinates_V = load i10 %GDarray_addr" [patchMaker.cpp:478]   --->   Operation 63 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln474)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 640> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %packedCoordinates_V, i32 32, i32 63"   --->   Operation 64 'partselect' 'trunc_ln' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.20ns)   --->   "%store_ln478 = store i32 %trunc_ln, i11 %GDarrayDecoded_V_addr" [patchMaker.cpp:478]   --->   Operation 65 'store' 'store_ln478' <Predicate = (!icmp_ln474)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 66 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln474)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.20ns)   --->   "%store_ln479 = store i32 %trunc_ln69, i11 %GDarrayDecoded_V_addr_1" [patchMaker.cpp:479]   --->   Operation 67 'store' 'store_ln479' <Predicate = (!icmp_ln474)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln474)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.38>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%saved_apexZ0 = alloca i32 1"   --->   Operation 69 'alloca' 'saved_apexZ0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln467 = store i32 22000100, i32 %saved_apexZ0" [patchMaker.cpp:467]   --->   Operation 70 'store' 'store_ln467' <Predicate = true> <Delay = 0.38>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln467 = br void %.preheader" [patchMaker.cpp:467]   --->   Operation 71 'br' 'br_ln467' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 4.35>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%apexZ0_V = load i32 %saved_apexZ0"   --->   Operation 72 'load' 'apexZ0_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %apexZ0_V, i32 4272967196"   --->   Operation 73 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln487 = br i1 %icmp_ln886, void, void" [patchMaker.cpp:487]   --->   Operation 74 'br' 'br_ln487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:504]   --->   Operation 76 'read' 'n_patches_read' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.58ns)   --->   "%icmp_ln504 = icmp_eq  i8 %n_patches_read, i8 0" [patchMaker.cpp:504]   --->   Operation 77 'icmp' 'icmp_ln504' <Predicate = (icmp_ln886)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln504 = br i1 %icmp_ln504, void, void %._crit_edge.preheader" [patchMaker.cpp:504]   --->   Operation 78 'br' 'br_ln504' <Predicate = (icmp_ln886)> <Delay = 0.38>
ST_5 : Operation 79 [2/2] (4.35ns)   --->   "%conv_i_i = sitofp i32 %apexZ0_V"   --->   Operation 79 'sitofp' 'conv_i_i' <Predicate = (icmp_ln886 & !icmp_ln504)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln492 = ret" [patchMaker.cpp:492]   --->   Operation 80 'ret' 'ret_ln492' <Predicate = (!icmp_ln886)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 4.35>
ST_6 : Operation 81 [1/2] (4.35ns)   --->   "%conv_i_i = sitofp i32 %apexZ0_V"   --->   Operation 81 'sitofp' 'conv_i_i' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 5> <Delay = 4.90>
ST_7 : Operation 82 [2/2] (4.90ns)   --->   "%dc = fmul i32 %conv_i_i, i32 5"   --->   Operation 82 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 4.90>
ST_8 : Operation 83 [1/2] (4.90ns)   --->   "%dc = fmul i32 %conv_i_i, i32 5"   --->   Operation 83 'fmul' 'dc' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.29>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 84 'bitcast' 'data_V' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln69)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 85 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 86 'partselect' 'tmp_68' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %data_V"   --->   Operation 87 'trunc' 'tmp_69' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_69, i1 0"   --->   Operation 88 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 89 'zext' 'zext_ln15' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_68" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 90 'zext' 'zext_ln341' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 91 'add' 'add_ln341' <Predicate = (!icmp_ln504)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 92 'bitselect' 'isNeg' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_68"   --->   Operation 93 'sub' 'sub_ln1311' <Predicate = (!icmp_ln504)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 94 'sext' 'sext_ln1311' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 95 'select' 'ush' <Predicate = (!icmp_ln504)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 96 'sext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_i_cast_cast_cast"   --->   Operation 97 'zext' 'sh_prom_i_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 98 'lshr' 'r_V' <Predicate = (!icmp_ln504)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_10 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 99 'shl' 'r_V_10' <Predicate = (!icmp_ln504)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 100 'bitselect' 'tmp' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 101 'zext' 'zext_ln662' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i111.i32.i32, i111 %r_V_10, i32 24, i32 55"   --->   Operation 102 'partselect' 'tmp_67' <Predicate = (!icmp_ln504)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_67"   --->   Operation 103 'select' 'val' <Predicate = (!icmp_ln504)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.88ns)   --->   "%result_V_6 = sub i32 0, i32 %val"   --->   Operation 104 'sub' 'result_V_6' <Predicate = (!icmp_ln504)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln69)   --->   "%select_ln59 = select i1 %p_Result_s, i32 %result_V_6, i32 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 105 'select' 'select_ln59' <Predicate = (!icmp_ln504)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln69 = add i32 %select_ln59, i32 60000000"   --->   Operation 106 'add' 'add_ln69' <Predicate = (!icmp_ln504)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.85ns)   --->   "%icmp_ln878 = icmp_sgt  i32 %add_ln69, i32 50000000"   --->   Operation 107 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln504)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.22ns)   --->   "%select_ln506 = select i1 %icmp_ln878, i32 50000000, i32 %add_ln69" [patchMaker.cpp:506]   --->   Operation 108 'select' 'select_ln506' <Predicate = (!icmp_ln504)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.38ns)   --->   "%br_ln506 = br void %._crit_edge.preheader" [patchMaker.cpp:506]   --->   Operation 109 'br' 'br_ln506' <Predicate = (!icmp_ln504)> <Delay = 0.38>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%z_top_max_V_125_ph = phi i32 50000000, void, i32 %select_ln506, void" [patchMaker.cpp:506]   --->   Operation 110 'phi' 'z_top_max_V_125_ph' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln530 = br void %._crit_edge" [patchMaker.cpp:530]   --->   Operation 111 'br' 'br_ln530' <Predicate = true> <Delay = 0.38>

State 10 <SV = 8> <Delay = 4.82>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%nPatchesInColumn = phi i32 %nPatchesInColumn_1, void, i32 0, void %._crit_edge.preheader"   --->   Operation 112 'phi' 'nPatchesInColumn' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%phi_ln531 = phi i1 %icmp_ln515_1, void, i1 1, void %._crit_edge.preheader" [patchMaker.cpp:531]   --->   Operation 113 'phi' 'phi_ln531' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%z_top_max_V_125 = phi i32 %z_top_max_V, void, i32 %z_top_max_V_125_ph, void %._crit_edge.preheader"   --->   Operation 114 'phi' 'z_top_max_V_125' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%phi_ln886 = phi i1 %icmp_ln515, void, i1 1, void %._crit_edge.preheader"   --->   Operation 115 'phi' 'phi_ln886' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%complementary_apexZ0_V_0 = phi i32 %complementary_apexZ0_V, void, i32 0, void %._crit_edge.preheader"   --->   Operation 116 'phi' 'complementary_apexZ0_V_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%z_top_min_V_0 = phi i32 %z_top_min_V, void, i32 4244967296, void %._crit_edge.preheader"   --->   Operation 117 'phi' 'z_top_min_V_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.85ns)   --->   "%icmp_ln531 = icmp_slt  i32 %nPatchesInColumn, i32 100000000" [patchMaker.cpp:531]   --->   Operation 118 'icmp' 'icmp_ln531' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln531_1)   --->   "%and_ln531 = and i1 %icmp_ln531, i1 %phi_ln531" [patchMaker.cpp:531]   --->   Operation 119 'and' 'and_ln531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln531_1 = and i1 %and_ln531, i1 %phi_ln886" [patchMaker.cpp:531]   --->   Operation 120 'and' 'and_ln531_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln531 = br i1 %and_ln531_1, void %_Z15solveNextColumn6ap_intILi32EEiibbS0_RhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit, void" [patchMaker.cpp:531]   --->   Operation 121 'br' 'br_ln531' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (3.84ns)   --->   "%call_ret1 = call i224 @solveNextPatchPair, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_V, i32 %ppl_read, i32 %nPatchesInColumn, i32 %z_top_min_V_0, i32 %z_top_max_V_125, i32 %complementary_apexZ0_V_0, i32 %GDarrayDecoded_V, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:517]   --->   Operation 122 'call' 'call_ret1' <Predicate = (and_ln531_1)> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln487 = br void %.preheader" [patchMaker.cpp:487]   --->   Operation 123 'br' 'br_ln487' <Predicate = (!and_ln531_1)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.85>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln517 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [patchMaker.cpp:517]   --->   Operation 124 'specloopname' 'specloopname_ln517' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/2] (0.00ns)   --->   "%call_ret1 = call i224 @solveNextPatchPair, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_V, i32 %ppl_read, i32 %nPatchesInColumn, i32 %z_top_min_V_0, i32 %z_top_max_V_125, i32 %complementary_apexZ0_V_0, i32 %GDarrayDecoded_V, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:517]   --->   Operation 125 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%complementary_apexZ0_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 126 'extractvalue' 'complementary_apexZ0_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln515_1)   --->   "%projectionOfCornerToBeam_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 127 'extractvalue' 'projectionOfCornerToBeam_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln515)   --->   "%c_corner_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 128 'extractvalue' 'c_corner_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%nPatchesInColumn_1 = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 129 'extractvalue' 'nPatchesInColumn_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%agg_tmp58109_ret = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 130 'extractvalue' 'agg_tmp58109_ret' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%z_top_max_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 131 'extractvalue' 'z_top_max_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%z_top_min_V = extractvalue i224 %call_ret1" [patchMaker.cpp:517]   --->   Operation 132 'extractvalue' 'z_top_min_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln515 = icmp_sgt  i32 %c_corner_V, i32 4244967196" [patchMaker.cpp:515]   --->   Operation 133 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln515_1 = icmp_slt  i32 %projectionOfCornerToBeam_V, i32 15000000" [patchMaker.cpp:515]   --->   Operation 134 'icmp' 'icmp_ln515_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.38ns)   --->   "%store_ln515 = store i32 %agg_tmp58109_ret, i32 %saved_apexZ0" [patchMaker.cpp:515]   --->   Operation 135 'store' 'store_ln515' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln515 = br void %._crit_edge" [patchMaker.cpp:515]   --->   Operation 136 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stop]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ppl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftRight]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_patches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ GDarray]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patches_superpoints]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ radii]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0                       (spectopmodule    ) [ 000000000000]
specbitsmap_ln0                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                       (specinterface    ) [ 000000000000]
specinterface_ln0                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                         (specbitsmap      ) [ 000000000000]
specinterface_ln0                       (specinterface    ) [ 000000000000]
specbitsmap_ln0                         (specbitsmap      ) [ 000000000000]
ppl_read                                (read             ) [ 001111111111]
patches_parameters                      (alloca           ) [ 001111111111]
GDarrayDecoded_V                        (alloca           ) [ 001111111111]
br_ln474                                (br               ) [ 011100000000]
indvar_flatten                          (phi              ) [ 001000000000]
a                                       (phi              ) [ 001000000000]
b                                       (phi              ) [ 001000000000]
add_ln474_1                             (add              ) [ 011100000000]
specpipeline_ln0                        (specpipeline     ) [ 000000000000]
icmp_ln474                              (icmp             ) [ 001100000000]
br_ln474                                (br               ) [ 000000000000]
add_ln474                               (add              ) [ 000000000000]
icmp_ln476                              (icmp             ) [ 000000000000]
select_ln474                            (select           ) [ 001100000000]
select_ln474_1                          (select           ) [ 011100000000]
trunc_ln478                             (trunc            ) [ 000000000000]
tmp_44                                  (bitconcatenate   ) [ 000000000000]
zext_ln478_1                            (zext             ) [ 000000000000]
GDarray_addr                            (getelementptr    ) [ 001100000000]
add_ln476                               (add              ) [ 011100000000]
specloopname_ln0                        (specloopname     ) [ 000000000000]
empty                                   (speclooptripcount) [ 000000000000]
tmp_s                                   (bitconcatenate   ) [ 000000000000]
tmp_105_cast                            (zext             ) [ 000000000000]
specpipeline_ln0                        (specpipeline     ) [ 000000000000]
zext_ln478                              (zext             ) [ 000000000000]
add_ln478                               (add              ) [ 000000000000]
tmp_65                                  (bitconcatenate   ) [ 000000000000]
zext_ln478_2                            (zext             ) [ 000000000000]
shl_ln478                               (shl              ) [ 000000000000]
GDarrayDecoded_V_addr                   (getelementptr    ) [ 000000000000]
or_ln479                                (or               ) [ 000000000000]
zext_ln479                              (zext             ) [ 000000000000]
GDarrayDecoded_V_addr_1                 (getelementptr    ) [ 000000000000]
specloopname_ln476                      (specloopname     ) [ 000000000000]
packedCoordinates_V                     (load             ) [ 000000000000]
trunc_ln                                (partselect       ) [ 000000000000]
store_ln478                             (store            ) [ 000000000000]
trunc_ln69                              (trunc            ) [ 000000000000]
store_ln479                             (store            ) [ 000000000000]
br_ln0                                  (br               ) [ 011100000000]
saved_apexZ0                            (alloca           ) [ 000011111111]
store_ln467                             (store            ) [ 000000000000]
br_ln467                                (br               ) [ 000000000000]
apexZ0_V                                (load             ) [ 000000111111]
icmp_ln886                              (icmp             ) [ 000001111111]
br_ln487                                (br               ) [ 000000000000]
specloopname_ln0                        (specloopname     ) [ 000000000000]
n_patches_read                          (read             ) [ 000000000000]
icmp_ln504                              (icmp             ) [ 000001111111]
br_ln504                                (br               ) [ 000001111111]
ret_ln492                               (ret              ) [ 000000000000]
conv_i_i                                (sitofp           ) [ 000000011000]
dc                                      (fmul             ) [ 000001000111]
data_V                                  (bitcast          ) [ 000000000000]
p_Result_s                              (bitselect        ) [ 000000000000]
tmp_68                                  (partselect       ) [ 000000000000]
tmp_69                                  (trunc            ) [ 000000000000]
mantissa                                (bitconcatenate   ) [ 000000000000]
zext_ln15                               (zext             ) [ 000000000000]
zext_ln341                              (zext             ) [ 000000000000]
add_ln341                               (add              ) [ 000000000000]
isNeg                                   (bitselect        ) [ 000000000000]
sub_ln1311                              (sub              ) [ 000000000000]
sext_ln1311                             (sext             ) [ 000000000000]
ush                                     (select           ) [ 000000000000]
sh_prom_i_i_i_i_i_i_cast_cast_cast      (sext             ) [ 000000000000]
sh_prom_i_i_i_i_i_i_cast_cast_cast_cast (zext             ) [ 000000000000]
r_V                                     (lshr             ) [ 000000000000]
r_V_10                                  (shl              ) [ 000000000000]
tmp                                     (bitselect        ) [ 000000000000]
zext_ln662                              (zext             ) [ 000000000000]
tmp_67                                  (partselect       ) [ 000000000000]
val                                     (select           ) [ 000000000000]
result_V_6                              (sub              ) [ 000000000000]
select_ln59                             (select           ) [ 000000000000]
add_ln69                                (add              ) [ 000000000000]
icmp_ln878                              (icmp             ) [ 000000000000]
select_ln506                            (select           ) [ 000000000000]
br_ln506                                (br               ) [ 000000000000]
z_top_max_V_125_ph                      (phi              ) [ 000000111111]
br_ln530                                (br               ) [ 000001111111]
nPatchesInColumn                        (phi              ) [ 000000000011]
phi_ln531                               (phi              ) [ 000000000010]
z_top_max_V_125                         (phi              ) [ 000000000011]
phi_ln886                               (phi              ) [ 000000000010]
complementary_apexZ0_V_0                (phi              ) [ 000000000011]
z_top_min_V_0                           (phi              ) [ 000000000011]
icmp_ln531                              (icmp             ) [ 000000000000]
and_ln531                               (and              ) [ 000000000000]
and_ln531_1                             (and              ) [ 000001111111]
br_ln531                                (br               ) [ 000000000000]
br_ln487                                (br               ) [ 000000000000]
specloopname_ln517                      (specloopname     ) [ 000000000000]
call_ret1                               (call             ) [ 000000000000]
complementary_apexZ0_V                  (extractvalue     ) [ 000001111111]
projectionOfCornerToBeam_V              (extractvalue     ) [ 000000000000]
c_corner_V                              (extractvalue     ) [ 000000000000]
nPatchesInColumn_1                      (extractvalue     ) [ 000001111111]
agg_tmp58109_ret                        (extractvalue     ) [ 000000000000]
z_top_max_V                             (extractvalue     ) [ 000001111111]
z_top_min_V                             (extractvalue     ) [ 000001111111]
icmp_ln515                              (icmp             ) [ 000001111111]
icmp_ln515_1                            (icmp             ) [ 000001111111]
store_ln515                             (store            ) [ 000000000000]
br_ln515                                (br               ) [ 000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stop">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stop"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ppl">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ppl"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="leftRight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftRight"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_patches">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_patches"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="GDarray">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarray"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="GDn_points">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="patches_superpoints">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_superpoints"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="radii">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radii"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="temp_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_474_1_VITIS_LOOP_476_2_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i111.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i111.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="solveNextPatchPair"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="patches_parameters_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="patches_parameters/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="GDarrayDecoded_V_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="GDarrayDecoded_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="saved_apexZ0_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="saved_apexZ0/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ppl_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ppl_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="n_patches_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_patches_read/5 "/>
</bind>
</comp>

<comp id="172" class="1004" name="GDarray_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="10" slack="0"/>
<pin id="176" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDarray_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packedCoordinates_V/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="GDarrayDecoded_V_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="12" slack="0"/>
<pin id="189" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDarrayDecoded_V_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="GDarrayDecoded_V_addr_1_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="11" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDarrayDecoded_V_addr_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="0"/>
<pin id="202" dir="0" index="4" bw="11" slack="0"/>
<pin id="203" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="205" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln478/3 store_ln479/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="indvar_flatten_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="1"/>
<pin id="210" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="indvar_flatten_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="a_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="1"/>
<pin id="221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="a_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="b_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="1"/>
<pin id="232" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="b_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="z_top_max_V_125_ph_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_top_max_V_125_ph (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="z_top_max_V_125_ph_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="27" slack="4"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_top_max_V_125_ph/9 "/>
</bind>
</comp>

<comp id="253" class="1005" name="nPatchesInColumn_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nPatchesInColumn (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="nPatchesInColumn_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nPatchesInColumn/10 "/>
</bind>
</comp>

<comp id="265" class="1005" name="phi_ln531_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln531 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="phi_ln531_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln531/10 "/>
</bind>
</comp>

<comp id="276" class="1005" name="z_top_max_V_125_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="z_top_max_V_125 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="z_top_max_V_125_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_top_max_V_125/10 "/>
</bind>
</comp>

<comp id="287" class="1005" name="phi_ln886_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln886 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="phi_ln886_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="1" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln886/10 "/>
</bind>
</comp>

<comp id="298" class="1005" name="complementary_apexZ0_V_0_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complementary_apexZ0_V_0 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="complementary_apexZ0_V_0_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complementary_apexZ0_V_0/10 "/>
</bind>
</comp>

<comp id="310" class="1005" name="z_top_min_V_0_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_top_min_V_0 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="z_top_min_V_0_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="27" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_top_min_V_0/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_solveNextPatchPair_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="224" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="0" index="3" bw="64" slack="0"/>
<pin id="327" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="5" bw="32" slack="8"/>
<pin id="329" dir="0" index="6" bw="32" slack="0"/>
<pin id="330" dir="0" index="7" bw="32" slack="0"/>
<pin id="331" dir="0" index="8" bw="32" slack="0"/>
<pin id="332" dir="0" index="9" bw="32" slack="0"/>
<pin id="333" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="12" bw="25" slack="0"/>
<pin id="336" dir="0" index="13" bw="26" slack="0"/>
<pin id="337" dir="0" index="14" bw="32" slack="0"/>
<pin id="338" dir="1" index="15" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/10 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="dc/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv_i_i/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln474_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln474_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln474_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln474/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln474_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="3" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln474/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln476_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln476/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln474_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="0"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln474/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln474_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="3" slack="0"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln474_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="trunc_ln478_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln478/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_44_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="0" index="1" bw="3" slack="0"/>
<pin id="405" dir="0" index="2" bw="7" slack="0"/>
<pin id="406" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln478_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_1/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln476_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_105_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="10" slack="0"/>
<pin id="430" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105_cast/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln478_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln478_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="0"/>
<pin id="438" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln478/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_65_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="0" index="1" bw="11" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln478_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln478_2/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="shl_ln478_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln478/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="or_ln479_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln479/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="zext_ln479_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln479/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="trunc_ln_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="0"/>
<pin id="474" dir="0" index="2" bw="7" slack="0"/>
<pin id="475" dir="0" index="3" bw="7" slack="0"/>
<pin id="476" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln69_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="64" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln467_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="26" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln467/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="apexZ0_V_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="apexZ0_V/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln886_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/5 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln504_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln504/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="data_V_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="1"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/9 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_Result_s_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_68_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="0" index="3" bw="6" slack="0"/>
<pin id="524" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/9 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_69_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/9 "/>
</bind>
</comp>

<comp id="533" class="1004" name="mantissa_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="25" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="23" slack="0"/>
<pin id="537" dir="0" index="3" bw="1" slack="0"/>
<pin id="538" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln15_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="25" slack="0"/>
<pin id="545" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln341_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln341/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="add_ln341_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln341/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="isNeg_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="9" slack="0"/>
<pin id="560" dir="0" index="2" bw="5" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/9 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sub_ln1311_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln1311_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="ush_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="9" slack="0"/>
<pin id="578" dir="0" index="2" bw="9" slack="0"/>
<pin id="579" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/9 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sh_prom_i_i_i_i_i_i_cast_cast_cast_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_prom_i_i_i_i_i_i_cast_cast_cast/9 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sh_prom_i_i_i_i_i_i_cast_cast_cast_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="1" index="1" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_prom_i_i_i_i_i_i_cast_cast_cast_cast/9 "/>
</bind>
</comp>

<comp id="591" class="1004" name="r_V_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="25" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="r_V_10_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="25" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="1" index="2" bw="111" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_10/9 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="111" slack="0"/>
<pin id="606" dir="0" index="2" bw="6" slack="0"/>
<pin id="607" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln662_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/9 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_67_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="111" slack="0"/>
<pin id="618" dir="0" index="2" bw="6" slack="0"/>
<pin id="619" dir="0" index="3" bw="7" slack="0"/>
<pin id="620" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="val_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="0" index="2" bw="32" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="result_V_6_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_6/9 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln59_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="0" index="2" bw="32" slack="0"/>
<pin id="643" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln69_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="27" slack="0"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="icmp_ln878_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/9 "/>
</bind>
</comp>

<comp id="659" class="1004" name="select_ln506_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506/9 "/>
</bind>
</comp>

<comp id="668" class="1004" name="icmp_ln531_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln531/10 "/>
</bind>
</comp>

<comp id="674" class="1004" name="and_ln531_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln531/10 "/>
</bind>
</comp>

<comp id="680" class="1004" name="and_ln531_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln531_1/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="complementary_apexZ0_V_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="224" slack="0"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="complementary_apexZ0_V/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="projectionOfCornerToBeam_V_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="224" slack="0"/>
<pin id="692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="projectionOfCornerToBeam_V/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="c_corner_V_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="224" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="c_corner_V/11 "/>
</bind>
</comp>

<comp id="698" class="1004" name="nPatchesInColumn_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="224" slack="0"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="nPatchesInColumn_1/11 "/>
</bind>
</comp>

<comp id="702" class="1004" name="agg_tmp58109_ret_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="224" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_tmp58109_ret/11 "/>
</bind>
</comp>

<comp id="706" class="1004" name="z_top_max_V_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="224" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="z_top_max_V/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="z_top_min_V_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="224" slack="0"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="z_top_min_V/11 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln515_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln515/11 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp_ln515_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln515_1/11 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln515_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="7"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/11 "/>
</bind>
</comp>

<comp id="731" class="1005" name="ppl_read_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="8"/>
<pin id="733" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="ppl_read "/>
</bind>
</comp>

<comp id="736" class="1005" name="add_ln474_1_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="0"/>
<pin id="738" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln474_1 "/>
</bind>
</comp>

<comp id="741" class="1005" name="icmp_ln474_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln474 "/>
</bind>
</comp>

<comp id="745" class="1005" name="select_ln474_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="1"/>
<pin id="747" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln474 "/>
</bind>
</comp>

<comp id="750" class="1005" name="select_ln474_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="0"/>
<pin id="752" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln474_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="GDarray_addr_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="1"/>
<pin id="758" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="GDarray_addr "/>
</bind>
</comp>

<comp id="761" class="1005" name="add_ln476_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln476 "/>
</bind>
</comp>

<comp id="766" class="1005" name="saved_apexZ0_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="saved_apexZ0 "/>
</bind>
</comp>

<comp id="779" class="1005" name="icmp_ln504_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="4"/>
<pin id="781" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln504 "/>
</bind>
</comp>

<comp id="783" class="1005" name="conv_i_i_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i "/>
</bind>
</comp>

<comp id="788" class="1005" name="dc_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="1"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="796" class="1005" name="complementary_apexZ0_V_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complementary_apexZ0_V "/>
</bind>
</comp>

<comp id="801" class="1005" name="nPatchesInColumn_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nPatchesInColumn_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="z_top_max_V_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_top_max_V "/>
</bind>
</comp>

<comp id="811" class="1005" name="z_top_min_V_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="z_top_min_V "/>
</bind>
</comp>

<comp id="816" class="1005" name="icmp_ln515_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln515 "/>
</bind>
</comp>

<comp id="821" class="1005" name="icmp_ln515_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="1"/>
<pin id="823" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln515_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="98" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="206"><net_src comp="185" pin="3"/><net_sink comp="197" pin=2"/></net>

<net id="207"><net_src comp="191" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="134" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="264"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="114" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="285"><net_src comp="241" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="290"><net_src comp="114" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="309"><net_src comp="302" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="313"><net_src comp="136" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="339"><net_src comp="140" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="340"><net_src comp="6" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="341"><net_src comp="10" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="342"><net_src comp="12" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="343"><net_src comp="257" pin="4"/><net_sink comp="322" pin=6"/></net>

<net id="344"><net_src comp="314" pin="4"/><net_sink comp="322" pin=7"/></net>

<net id="345"><net_src comp="279" pin="4"/><net_sink comp="322" pin=8"/></net>

<net id="346"><net_src comp="302" pin="4"/><net_sink comp="322" pin=9"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="322" pin=12"/></net>

<net id="348"><net_src comp="16" pin="0"/><net_sink comp="322" pin=13"/></net>

<net id="349"><net_src comp="18" pin="0"/><net_sink comp="322" pin=14"/></net>

<net id="354"><net_src comp="100" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="212" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="48" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="212" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="56" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="223" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="234" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="60" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="234" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="395"><net_src comp="376" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="370" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="223" pin="4"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="382" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="390" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="419"><net_src comp="382" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="66" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="62" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="76" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="421" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="439"><net_src comp="428" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="80" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="458"><net_src comp="435" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="82" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="82" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="477"><net_src comp="86" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="179" pin="3"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="88" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="90" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="481"><net_src comp="471" pin="4"/><net_sink comp="197" pin=4"/></net>

<net id="485"><net_src comp="179" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="491"><net_src comp="92" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="94" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="166" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="46" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="516"><net_src comp="102" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="104" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="525"><net_src comp="106" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="508" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="108" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="110" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="508" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="112" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="114" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="80" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="546"><net_src comp="533" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="519" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="116" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="118" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="120" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="122" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="519" pin="4"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="557" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="551" pin="2"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="543" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="543" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="587" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="124" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="591" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="126" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="603" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="621"><net_src comp="128" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="597" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="623"><net_src comp="126" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="624"><net_src comp="130" pin="0"/><net_sink comp="615" pin=3"/></net>

<net id="630"><net_src comp="557" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="611" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="615" pin="4"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="30" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="625" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="644"><net_src comp="511" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="625" pin="3"/><net_sink comp="639" pin=2"/></net>

<net id="651"><net_src comp="639" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="132" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="647" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="134" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="134" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="647" pin="2"/><net_sink comp="659" pin=2"/></net>

<net id="667"><net_src comp="659" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="672"><net_src comp="257" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="138" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="269" pin="4"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="291" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="689"><net_src comp="322" pin="15"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="322" pin="15"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="322" pin="15"/><net_sink comp="694" pin=0"/></net>

<net id="701"><net_src comp="322" pin="15"/><net_sink comp="698" pin=0"/></net>

<net id="705"><net_src comp="322" pin="15"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="322" pin="15"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="322" pin="15"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="694" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="144" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="690" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="146" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="702" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="160" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="322" pin=5"/></net>

<net id="739"><net_src comp="358" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="744"><net_src comp="364" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="382" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="753"><net_src comp="390" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="759"><net_src comp="172" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="764"><net_src comp="415" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="769"><net_src comp="156" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="782"><net_src comp="502" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="355" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="791"><net_src comp="350" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="799"><net_src comp="686" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="804"><net_src comp="698" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="809"><net_src comp="706" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="814"><net_src comp="710" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="819"><net_src comp="714" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="824"><net_src comp="720" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="269" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: n_patches | {10 11 }
	Port: patches_superpoints | {10 11 }
	Port: temp_V | {10 11 }
 - Input state : 
	Port: makePatches_ShadowQuilt_fromEdges : ppl | {1 }
	Port: makePatches_ShadowQuilt_fromEdges : n_patches | {5 10 11 }
	Port: makePatches_ShadowQuilt_fromEdges : GDarray | {2 3 }
	Port: makePatches_ShadowQuilt_fromEdges : GDn_points | {10 11 }
	Port: makePatches_ShadowQuilt_fromEdges : patches_superpoints | {10 11 }
	Port: makePatches_ShadowQuilt_fromEdges : radii | {10 11 }
	Port: makePatches_ShadowQuilt_fromEdges : trapezoid_edges_V | {10 11 }
	Port: makePatches_ShadowQuilt_fromEdges : temp_V | {10 11 }
  - Chain level:
	State 1
	State 2
		add_ln474_1 : 1
		icmp_ln474 : 1
		br_ln474 : 2
		add_ln474 : 1
		icmp_ln476 : 1
		select_ln474 : 2
		select_ln474_1 : 2
		trunc_ln478 : 3
		tmp_44 : 4
		zext_ln478_1 : 5
		GDarray_addr : 6
		packedCoordinates_V : 7
		add_ln476 : 3
	State 3
		tmp_105_cast : 1
		add_ln478 : 2
		tmp_65 : 3
		zext_ln478_2 : 4
		shl_ln478 : 3
		GDarrayDecoded_V_addr : 5
		or_ln479 : 3
		zext_ln479 : 3
		GDarrayDecoded_V_addr_1 : 4
		trunc_ln : 1
		store_ln478 : 6
		trunc_ln69 : 1
		store_ln479 : 5
	State 4
		store_ln467 : 1
	State 5
		icmp_ln886 : 1
		br_ln487 : 2
		br_ln504 : 1
		conv_i_i : 1
	State 6
	State 7
	State 8
	State 9
		p_Result_s : 1
		tmp_68 : 1
		tmp_69 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln341 : 2
		add_ln341 : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		ush : 5
		sh_prom_i_i_i_i_i_i_cast_cast_cast : 6
		sh_prom_i_i_i_i_i_i_cast_cast_cast_cast : 7
		r_V : 8
		r_V_10 : 8
		tmp : 9
		zext_ln662 : 10
		tmp_67 : 9
		val : 11
		result_V_6 : 12
		select_ln59 : 13
		add_ln69 : 14
		icmp_ln878 : 15
		select_ln506 : 16
		z_top_max_V_125_ph : 17
	State 10
		icmp_ln531 : 1
		and_ln531 : 2
		and_ln531_1 : 2
		br_ln531 : 2
		call_ret1 : 1
	State 11
		complementary_apexZ0_V : 1
		projectionOfCornerToBeam_V : 1
		c_corner_V : 1
		nPatchesInColumn_1 : 1
		agg_tmp58109_ret : 1
		z_top_max_V : 1
		z_top_min_V : 1
		icmp_ln515 : 2
		icmp_ln515_1 : 2
		store_ln515 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   call   |          grp_solveNextPatchPair_fu_322         |    0    |   167   | 178.565 |  59345  |  67348  |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   fmul   |                   grp_fu_350                   |    0    |    3    |    0    |   128   |    77   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                icmp_ln474_fu_364               |    0    |    0    |    0    |    0    |    11   |
|          |                icmp_ln476_fu_376               |    0    |    0    |    0    |    0    |    11   |
|          |                icmp_ln886_fu_496               |    0    |    0    |    0    |    0    |    20   |
|   icmp   |                icmp_ln504_fu_502               |    0    |    0    |    0    |    0    |    11   |
|          |                icmp_ln878_fu_653               |    0    |    0    |    0    |    0    |    20   |
|          |                icmp_ln531_fu_668               |    0    |    0    |    0    |    0    |    20   |
|          |                icmp_ln515_fu_714               |    0    |    0    |    0    |    0    |    20   |
|          |               icmp_ln515_1_fu_720              |    0    |    0    |    0    |    0    |    20   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |               select_ln474_fu_382              |    0    |    0    |    0    |    0    |    8    |
|          |              select_ln474_1_fu_390             |    0    |    0    |    0    |    0    |    3    |
|  select  |                   ush_fu_575                   |    0    |    0    |    0    |    0    |    9    |
|          |                   val_fu_625                   |    0    |    0    |    0    |    0    |    32   |
|          |               select_ln59_fu_639               |    0    |    0    |    0    |    0    |    32   |
|          |               select_ln506_fu_659              |    0    |    0    |    0    |    0    |    32   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |               add_ln474_1_fu_358               |    0    |    0    |    0    |    0    |    17   |
|          |                add_ln474_fu_370                |    0    |    0    |    0    |    0    |    10   |
|    add   |                add_ln476_fu_415                |    0    |    0    |    0    |    0    |    15   |
|          |                add_ln478_fu_435                |    0    |    0    |    0    |    0    |    17   |
|          |                add_ln341_fu_551                |    0    |    0    |    0    |    0    |    15   |
|          |                 add_ln69_fu_647                |    0    |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |                shl_ln478_fu_454                |    0    |    0    |    0    |    0    |    0    |
|          |                  r_V_10_fu_597                 |    0    |    0    |    0    |    0    |    92   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   lshr   |                   r_V_fu_591                   |    0    |    0    |    0    |    0    |    92   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|    sub   |                sub_ln1311_fu_565               |    0    |    0    |    0    |    0    |    15   |
|          |                result_V_6_fu_633               |    0    |    0    |    0    |    0    |    39   |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|    and   |                and_ln531_fu_674                |    0    |    0    |    0    |    0    |    2    |
|          |               and_ln531_1_fu_680               |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |              ppl_read_read_fu_160              |    0    |    0    |    0    |    0    |    0    |
|          |           n_patches_read_read_fu_166           |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|  sitofp  |                   grp_fu_355                   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |               trunc_ln478_fu_398               |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln69_fu_482               |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_69_fu_529                 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                  tmp_44_fu_402                 |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                  tmp_s_fu_421                  |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_65_fu_441                 |    0    |    0    |    0    |    0    |    0    |
|          |                 mantissa_fu_533                |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |               zext_ln478_1_fu_410              |    0    |    0    |    0    |    0    |    0    |
|          |               tmp_105_cast_fu_428              |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln478_fu_432               |    0    |    0    |    0    |    0    |    0    |
|          |               zext_ln478_2_fu_449              |    0    |    0    |    0    |    0    |    0    |
|   zext   |                zext_ln479_fu_466               |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln15_fu_543                |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln341_fu_547               |    0    |    0    |    0    |    0    |    0    |
|          | sh_prom_i_i_i_i_i_i_cast_cast_cast_cast_fu_587 |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln662_fu_611               |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|    or    |                 or_ln479_fu_460                |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                 trunc_ln_fu_471                |    0    |    0    |    0    |    0    |    0    |
|partselect|                  tmp_68_fu_519                 |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_67_fu_615                 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |                p_Result_s_fu_511               |    0    |    0    |    0    |    0    |    0    |
| bitselect|                  isNeg_fu_557                  |    0    |    0    |    0    |    0    |    0    |
|          |                   tmp_fu_603                   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   sext   |               sext_ln1311_fu_571               |    0    |    0    |    0    |    0    |    0    |
|          |    sh_prom_i_i_i_i_i_i_cast_cast_cast_fu_583   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|          |          complementary_apexZ0_V_fu_686         |    0    |    0    |    0    |    0    |    0    |
|          |        projectionOfCornerToBeam_V_fu_690       |    0    |    0    |    0    |    0    |    0    |
|          |                c_corner_V_fu_694               |    0    |    0    |    0    |    0    |    0    |
|extractvalue|            nPatchesInColumn_1_fu_698           |    0    |    0    |    0    |    0    |    0    |
|          |             agg_tmp58109_ret_fu_702            |    0    |    0    |    0    |    0    |    0    |
|          |               z_top_max_V_fu_706               |    0    |    0    |    0    |    0    |    0    |
|          |               z_top_min_V_fu_710               |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                |    0    |   170   | 178.565 |  59473  |  68029  |
|----------|------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
| GDarrayDecoded_V |    4   |    0   |    0   |
|patches_parameters|    0   |    0   |    0   |
|       radii      |    0   |   32   |   33   |
|      temp_V      |    1   |    0   |    0   |
| trapezoid_edges_V|    0   |   32   |   33   |
+------------------+--------+--------+--------+
|       Total      |    5   |   64   |   66   |
+------------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      GDarray_addr_reg_756      |   10   |
|            a_reg_219           |    3   |
|       add_ln474_1_reg_736      |   10   |
|        add_ln476_reg_761       |    8   |
|            b_reg_230           |    8   |
|complementary_apexZ0_V_0_reg_298|   32   |
| complementary_apexZ0_V_reg_796 |   32   |
|        conv_i_i_reg_783        |   32   |
|           dc_reg_788           |   32   |
|       icmp_ln474_reg_741       |    1   |
|       icmp_ln504_reg_779       |    1   |
|      icmp_ln515_1_reg_821      |    1   |
|       icmp_ln515_reg_816       |    1   |
|     indvar_flatten_reg_208     |   10   |
|   nPatchesInColumn_1_reg_801   |   32   |
|    nPatchesInColumn_reg_253    |   32   |
|        phi_ln531_reg_265       |    1   |
|        phi_ln886_reg_287       |    1   |
|        ppl_read_reg_731        |   32   |
|      saved_apexZ0_reg_766      |   32   |
|     select_ln474_1_reg_750     |    3   |
|      select_ln474_reg_745      |    8   |
|   z_top_max_V_125_ph_reg_241   |   32   |
|     z_top_max_V_125_reg_276    |   32   |
|       z_top_max_V_reg_806      |   32   |
|      z_top_min_V_0_reg_310     |   32   |
|       z_top_min_V_reg_811      |   32   |
+--------------------------------+--------+
|              Total             |   482  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_179        |  p0  |   2  |  10  |   20   ||    9    |
|    z_top_max_V_125_ph_reg_241    |  p0  |   2  |  32  |   64   ||    9    |
|     nPatchesInColumn_reg_253     |  p0  |   2  |  32  |   64   ||    9    |
| complementary_apexZ0_V_0_reg_298 |  p0  |   2  |  32  |   64   ||    9    |
|       z_top_min_V_0_reg_310      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   276  ||  1.935  ||    45   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   170  |   178  |  59473 |  68029 |
|   Memory  |    5   |    -   |    -   |   64   |   66   |
|Multiplexer|    -   |    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |    -   |   482  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   170  |   180  |  60019 |  68140 |
+-----------+--------+--------+--------+--------+--------+
