library ieee;
use library.std_logic_1164.all;

entity aff_mux is 
	port ( sw : in std_logic_vector (8 downto 0) ;
			 hex1 : in std_logic_vector (6 downto 0);
			 hex0 : in std_logic_vector (6 downto 0) );
end entity;

architecture arch_aff_mux of aff_mux is

begin

end architecture;		 