

================================================================
== Vivado HLS Report for 'add'
================================================================
* Date:           Fri Jun 29 14:28:33 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        add
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   21|   21|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   20|   20|         2|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     86|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     39|
|Register         |        -|      -|      43|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      43|    125|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_89_p2       |     +    |      0|  0|  13|           4|           1|
    |tmp_2_fu_101_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_107_p2    |     +    |      0|  0|  32|          32|          32|
    |exitcond_fu_83_p2  |   icmp   |      0|  0|   9|           4|           4|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  86|          72|          69|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          4|    1|          4|
    |i_reg_72           |   9|          2|    4|          8|
    |storemerge_reg_59  |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  39|          8|   37|         76|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   3|   0|    3|          0|
    |i_1_reg_116        |   4|   0|    4|          0|
    |i_reg_72           |   4|   0|    4|          0|
    |storemerge_reg_59  |  32|   0|   32|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  43|   0|   43|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      add     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      add     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      add     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      add     | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |   32|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |   32|  ap_memory |       b      |     array    |
|out_r         | out |   32|   ap_vld   |     out_r    |    pointer   |
|out_r_ap_vld  | out |    1|   ap_vld   |     out_r    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

