HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:lockNET_SF
Implementation;Synthesis|| CG921 ||@W:fabint is already declared in this scope.||lockNET_SF.srr(25);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/25||NFC.v(13);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\NFC.v'/linenumber/13
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rsa_read_out[31:0]. Make sure that there are no unused intermediate registers.||lockNET_SF.srr(51);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/51||RSA.v(312);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v'/linenumber/312
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal bus_read_data[31:0]; possible missing assignment in an if or case statement.||lockNET_SF.srr(52);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/52||RSA.v(190);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\RSA.v'/linenumber/190
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port bus_addr. The port definition is 1 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.||lockNET_SF.srr(55);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/55||apb3_interface.v(93);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/93
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port bus_write_data. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||lockNET_SF.srr(56);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/56||apb3_interface.v(94);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/94
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port bus_read_data. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.||lockNET_SF.srr(57);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/57||apb3_interface.v(95);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\apb3_interface.v'/linenumber/95
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||lockNET_SF.srr(58);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/58||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||lockNET_SF.srr(139);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/139||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(168);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/168||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(169);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/169||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||lockNET_SF.srr(170);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/170||lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\component\work\lockNET_SF_MSS\MSS_CCC_0\lockNET_SF_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 27 of bus_write_data[31:0] are unused. Assign logic for all port bits or change the input port size.||lockNET_SF.srr(255);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/255||neopixel.v(22);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\hdl\neopixel.v'/linenumber/22
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 32 sequential elements including apb3_interface_0.rsa_0.bus_read_data_1[0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||lockNET_SF.srr(339);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/339||rsa.v(190);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\hdl\rsa.v'/linenumber/190
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(613);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/613||locknet_sf_mss.v(657);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/657
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||lockNET_SF.srr(614);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/614||locknet_sf_mss.v(590);liberoaction://cross_probe/hdl/file/'n:\git\locknet373\smartfusion\locknet_sf\component\work\locknet_sf_mss\locknet_sf_mss.v'/linenumber/590
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||lockNET_SF.srr(615);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/615||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||lockNET_SF.srr(616);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/616||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||lockNET_SF.srr(633);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/633||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||lockNET_SF.srr(635);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/635||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||lockNET_SF.srr(652);liberoaction://cross_probe/hdl/file/'N:\Git\locknet373\smartfusion\lockNET_SF\synthesis\lockNET_SF.srr'/linenumber/652||null;null
Implementation;Compile;RootName:lockNET_SF
Implementation;Compile||(null)||Please refer to the log file for details about 2 Error(s) , 275 Warning(s) , 1 Info(s)||lockNET_SF_compile_log.rpt;liberoaction://open_report/file/lockNET_SF_compile_log.rpt||(null);(null)
