Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr 17 17:55:40 2023
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.038        0.000                      0                 4638        0.021        0.000                      0                 4638        4.500        0.000                       0                  2313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.038        0.000                      0                 4638        0.021        0.000                      0                 4638        4.500        0.000                       0                  2313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 rs0/data_hldr_2_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_2_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 4.440ns (44.935%)  route 5.441ns (55.065%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    rs0/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  rs0/data_hldr_2_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  rs0/data_hldr_2_reg[11][2]/Q
                         net (fo=3, routed)           0.948     6.461    rs0/data_hldr_2_reg[11]_27[2]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.153     6.614 r  rs0/sum_2_reg[11]_i_52/O
                         net (fo=2, routed)           0.690     7.304    rs0/sum_2_reg[11]_i_52_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.327     7.631 r  rs0/sum_2_reg[11]_i_55/O
                         net (fo=1, routed)           0.000     7.631    rs0/sum_2_reg[11]_i_55_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.032 r  rs0/sum_2_reg_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.032    rs0/sum_2_reg_reg[11]_i_50_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.345 r  rs0/sum_2_reg_reg[15]_i_50/O[3]
                         net (fo=2, routed)           0.806     9.151    rs0/sum_2_reg_reg[15]_i_50_n_4
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.332     9.483 r  rs0/sum_2_reg[15]_i_37/O
                         net (fo=2, routed)           0.834    10.316    rs0/sum_2_reg[15]_i_37_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I3_O)        0.332    10.648 r  rs0/sum_2_reg[15]_i_41/O
                         net (fo=1, routed)           0.000    10.648    rs0/sum_2_reg[15]_i_41_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.254 r  rs0/sum_2_reg_reg[15]_i_15/O[3]
                         net (fo=3, routed)           0.844    12.098    rs0/sum_2_reg_reg[15]_i_15_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.306    12.404 r  rs0/sum_2_reg[15]_i_17/O
                         net (fo=2, routed)           0.632    13.037    rs0/sum_2_reg[15]_i_17_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I1_O)        0.150    13.187 r  rs0/sum_2_reg[15]_i_5/O
                         net (fo=2, routed)           0.687    13.874    rs0/sum_2_reg[15]_i_5_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    14.604 r  rs0/sum_2_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.604    rs0/sum_2_reg_reg[15]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.938 r  rs0/sum_2_reg_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.938    rs0/sum_2_reg0[17]
    SLICE_X40Y76         FDRE                                         r  rs0/sum_2_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.422    14.763    rs0/CLK_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  rs0/sum_2_reg_reg[17]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.062    14.976    rs0/sum_2_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -14.938    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 rs0/data_hldr_2_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_2_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.860ns  (logic 4.419ns (44.818%)  route 5.441ns (55.182%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    rs0/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  rs0/data_hldr_2_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  rs0/data_hldr_2_reg[11][2]/Q
                         net (fo=3, routed)           0.948     6.461    rs0/data_hldr_2_reg[11]_27[2]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.153     6.614 r  rs0/sum_2_reg[11]_i_52/O
                         net (fo=2, routed)           0.690     7.304    rs0/sum_2_reg[11]_i_52_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.327     7.631 r  rs0/sum_2_reg[11]_i_55/O
                         net (fo=1, routed)           0.000     7.631    rs0/sum_2_reg[11]_i_55_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.032 r  rs0/sum_2_reg_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.032    rs0/sum_2_reg_reg[11]_i_50_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.345 r  rs0/sum_2_reg_reg[15]_i_50/O[3]
                         net (fo=2, routed)           0.806     9.151    rs0/sum_2_reg_reg[15]_i_50_n_4
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.332     9.483 r  rs0/sum_2_reg[15]_i_37/O
                         net (fo=2, routed)           0.834    10.316    rs0/sum_2_reg[15]_i_37_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I3_O)        0.332    10.648 r  rs0/sum_2_reg[15]_i_41/O
                         net (fo=1, routed)           0.000    10.648    rs0/sum_2_reg[15]_i_41_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.254 r  rs0/sum_2_reg_reg[15]_i_15/O[3]
                         net (fo=3, routed)           0.844    12.098    rs0/sum_2_reg_reg[15]_i_15_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.306    12.404 r  rs0/sum_2_reg[15]_i_17/O
                         net (fo=2, routed)           0.632    13.037    rs0/sum_2_reg[15]_i_17_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I1_O)        0.150    13.187 r  rs0/sum_2_reg[15]_i_5/O
                         net (fo=2, routed)           0.687    13.874    rs0/sum_2_reg[15]_i_5_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    14.604 r  rs0/sum_2_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.604    rs0/sum_2_reg_reg[15]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.917 r  rs0/sum_2_reg_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.000    14.917    rs0/sum_2_reg0[19]
    SLICE_X40Y76         FDRE                                         r  rs0/sum_2_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.422    14.763    rs0/CLK_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  rs0/sum_2_reg_reg[19]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.062    14.976    rs0/sum_2_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -14.917    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 rs0/data_hldr_2_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_2_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 4.486ns (45.827%)  route 5.303ns (54.173%))
  Logic Levels:           12  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    rs0/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  rs0/data_hldr_2_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  rs0/data_hldr_2_reg[11][2]/Q
                         net (fo=3, routed)           0.948     6.461    rs0/data_hldr_2_reg[11]_27[2]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.153     6.614 r  rs0/sum_2_reg[11]_i_52/O
                         net (fo=2, routed)           0.690     7.304    rs0/sum_2_reg[11]_i_52_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.327     7.631 r  rs0/sum_2_reg[11]_i_55/O
                         net (fo=1, routed)           0.000     7.631    rs0/sum_2_reg[11]_i_55_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.032 r  rs0/sum_2_reg_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.032    rs0/sum_2_reg_reg[11]_i_50_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.345 r  rs0/sum_2_reg_reg[15]_i_50/O[3]
                         net (fo=2, routed)           0.806     9.151    rs0/sum_2_reg_reg[15]_i_50_n_4
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.332     9.483 r  rs0/sum_2_reg[15]_i_37/O
                         net (fo=2, routed)           0.834    10.316    rs0/sum_2_reg[15]_i_37_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I3_O)        0.332    10.648 r  rs0/sum_2_reg[15]_i_41/O
                         net (fo=1, routed)           0.000    10.648    rs0/sum_2_reg[15]_i_41_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.180 r  rs0/sum_2_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    11.189    rs0/sum_2_reg_reg[15]_i_15_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.502 r  rs0/sum_2_reg_reg[19]_i_18/O[3]
                         net (fo=3, routed)           0.759    12.261    rs0/sum_2_reg_reg[19]_i_18_n_4
    SLICE_X38Y76         LUT3 (Prop_lut3_I1_O)        0.306    12.567 r  rs0/sum_2_reg[19]_i_20/O
                         net (fo=2, routed)           0.814    13.381    rs0/sum_2_reg[19]_i_20_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.146    13.527 r  rs0/sum_2_reg[19]_i_5/O
                         net (fo=2, routed)           0.444    13.971    rs0/sum_2_reg[19]_i_5_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.328    14.299 r  rs0/sum_2_reg[19]_i_9/O
                         net (fo=1, routed)           0.000    14.299    rs0/sum_2_reg[19]_i_9_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.846 r  rs0/sum_2_reg_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.846    rs0/sum_2_reg0[18]
    SLICE_X40Y76         FDRE                                         r  rs0/sum_2_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.422    14.763    rs0/CLK_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  rs0/sum_2_reg_reg[18]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.062    14.976    rs0/sum_2_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 rs0/data_hldr_2_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_2_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.770ns  (logic 4.329ns (44.309%)  route 5.441ns (55.691%))
  Logic Levels:           11  (CARRY4=5 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    rs0/CLK_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  rs0/data_hldr_2_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  rs0/data_hldr_2_reg[11][2]/Q
                         net (fo=3, routed)           0.948     6.461    rs0/data_hldr_2_reg[11]_27[2]
    SLICE_X32Y72         LUT3 (Prop_lut3_I0_O)        0.153     6.614 r  rs0/sum_2_reg[11]_i_52/O
                         net (fo=2, routed)           0.690     7.304    rs0/sum_2_reg[11]_i_52_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.327     7.631 r  rs0/sum_2_reg[11]_i_55/O
                         net (fo=1, routed)           0.000     7.631    rs0/sum_2_reg[11]_i_55_n_0
    SLICE_X32Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.032 r  rs0/sum_2_reg_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.032    rs0/sum_2_reg_reg[11]_i_50_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.345 r  rs0/sum_2_reg_reg[15]_i_50/O[3]
                         net (fo=2, routed)           0.806     9.151    rs0/sum_2_reg_reg[15]_i_50_n_4
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.332     9.483 r  rs0/sum_2_reg[15]_i_37/O
                         net (fo=2, routed)           0.834    10.316    rs0/sum_2_reg[15]_i_37_n_0
    SLICE_X35Y74         LUT4 (Prop_lut4_I3_O)        0.332    10.648 r  rs0/sum_2_reg[15]_i_41/O
                         net (fo=1, routed)           0.000    10.648    rs0/sum_2_reg[15]_i_41_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.254 r  rs0/sum_2_reg_reg[15]_i_15/O[3]
                         net (fo=3, routed)           0.844    12.098    rs0/sum_2_reg_reg[15]_i_15_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I1_O)        0.306    12.404 r  rs0/sum_2_reg[15]_i_17/O
                         net (fo=2, routed)           0.632    13.037    rs0/sum_2_reg[15]_i_17_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I1_O)        0.150    13.187 r  rs0/sum_2_reg[15]_i_5/O
                         net (fo=2, routed)           0.687    13.874    rs0/sum_2_reg[15]_i_5_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    14.604 r  rs0/sum_2_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.604    rs0/sum_2_reg_reg[15]_i_1_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.827 r  rs0/sum_2_reg_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.827    rs0/sum_2_reg0[16]
    SLICE_X40Y76         FDRE                                         r  rs0/sum_2_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.422    14.763    rs0/CLK_IBUF_BUFG
    SLICE_X40Y76         FDRE                                         r  rs0/sum_2_reg_reg[16]/C
                         clock pessimism              0.187    14.950    
                         clock uncertainty           -0.035    14.914    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.062    14.976    rs0/sum_2_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.976    
                         arrival time                         -14.827    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 rs0/data_hldr_7_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_7_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.827ns  (logic 4.669ns (47.512%)  route 5.158ns (52.488%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.548     5.069    rs0/CLK_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  rs0/data_hldr_7_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  rs0/data_hldr_7_reg[11][2]/Q
                         net (fo=3, routed)           0.998     6.585    rs0/data_hldr_7_reg[11]_107[2]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.153     6.738 r  rs0/sum_7_reg[11]_i_52/O
                         net (fo=2, routed)           0.637     7.374    rs0/sum_7_reg[11]_i_52_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I3_O)        0.331     7.705 r  rs0/sum_7_reg[11]_i_55/O
                         net (fo=1, routed)           0.000     7.705    rs0/sum_7_reg[11]_i_55_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.081 r  rs0/sum_7_reg_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.081    rs0/sum_7_reg_reg[11]_i_50_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.198 r  rs0/sum_7_reg_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.198    rs0/sum_7_reg_reg[15]_i_50_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.417 r  rs0/sum_7_reg_reg[19]_i_66/O[0]
                         net (fo=2, routed)           0.627     9.045    rs0/sum_7_reg_reg[19]_i_66_n_7
    SLICE_X51Y84         LUT3 (Prop_lut3_I0_O)        0.321     9.366 r  rs0/sum_7_reg[15]_i_36/O
                         net (fo=2, routed)           0.666    10.031    rs0/sum_7_reg[15]_i_36_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.326    10.357 r  rs0/sum_7_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    10.357    rs0/sum_7_reg[15]_i_40_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.907 r  rs0/sum_7_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.907    rs0/sum_7_reg_reg[15]_i_15_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.146 r  rs0/sum_7_reg_reg[19]_i_17/O[2]
                         net (fo=3, routed)           0.596    11.743    rs0/sum_7_reg_reg[19]_i_17_n_5
    SLICE_X49Y85         LUT3 (Prop_lut3_I1_O)        0.302    12.045 r  rs0/sum_7_reg[15]_i_10/O
                         net (fo=2, routed)           1.041    13.086    rs0/sum_7_reg[15]_i_10_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I1_O)        0.150    13.236 r  rs0/sum_7_reg[15]_i_2/O
                         net (fo=2, routed)           0.593    13.829    rs0/sum_7_reg[15]_i_2_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.332    14.161 r  rs0/sum_7_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    14.161    rs0/sum_7_reg[15]_i_6_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.562 r  rs0/sum_7_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    rs0/sum_7_reg_reg[15]_i_1_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.896 r  rs0/sum_7_reg_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.896    rs0/sum_7_reg0[17]
    SLICE_X47Y85         FDRE                                         r  rs0/sum_7_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.433    14.774    rs0/CLK_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  rs0/sum_7_reg_reg[17]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y85         FDRE (Setup_fdre_C_D)        0.062    15.059    rs0/sum_7_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.896    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 rs0/data_hldr_7_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_7_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.806ns  (logic 4.648ns (47.399%)  route 5.158ns (52.601%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.548     5.069    rs0/CLK_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  rs0/data_hldr_7_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  rs0/data_hldr_7_reg[11][2]/Q
                         net (fo=3, routed)           0.998     6.585    rs0/data_hldr_7_reg[11]_107[2]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.153     6.738 r  rs0/sum_7_reg[11]_i_52/O
                         net (fo=2, routed)           0.637     7.374    rs0/sum_7_reg[11]_i_52_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I3_O)        0.331     7.705 r  rs0/sum_7_reg[11]_i_55/O
                         net (fo=1, routed)           0.000     7.705    rs0/sum_7_reg[11]_i_55_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.081 r  rs0/sum_7_reg_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.081    rs0/sum_7_reg_reg[11]_i_50_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.198 r  rs0/sum_7_reg_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.198    rs0/sum_7_reg_reg[15]_i_50_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.417 r  rs0/sum_7_reg_reg[19]_i_66/O[0]
                         net (fo=2, routed)           0.627     9.045    rs0/sum_7_reg_reg[19]_i_66_n_7
    SLICE_X51Y84         LUT3 (Prop_lut3_I0_O)        0.321     9.366 r  rs0/sum_7_reg[15]_i_36/O
                         net (fo=2, routed)           0.666    10.031    rs0/sum_7_reg[15]_i_36_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.326    10.357 r  rs0/sum_7_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    10.357    rs0/sum_7_reg[15]_i_40_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.907 r  rs0/sum_7_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.907    rs0/sum_7_reg_reg[15]_i_15_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.146 r  rs0/sum_7_reg_reg[19]_i_17/O[2]
                         net (fo=3, routed)           0.596    11.743    rs0/sum_7_reg_reg[19]_i_17_n_5
    SLICE_X49Y85         LUT3 (Prop_lut3_I1_O)        0.302    12.045 r  rs0/sum_7_reg[15]_i_10/O
                         net (fo=2, routed)           1.041    13.086    rs0/sum_7_reg[15]_i_10_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I1_O)        0.150    13.236 r  rs0/sum_7_reg[15]_i_2/O
                         net (fo=2, routed)           0.593    13.829    rs0/sum_7_reg[15]_i_2_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.332    14.161 r  rs0/sum_7_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    14.161    rs0/sum_7_reg[15]_i_6_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.562 r  rs0/sum_7_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    rs0/sum_7_reg_reg[15]_i_1_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.875 r  rs0/sum_7_reg_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.875    rs0/sum_7_reg0[19]
    SLICE_X47Y85         FDRE                                         r  rs0/sum_7_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.433    14.774    rs0/CLK_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  rs0/sum_7_reg_reg[19]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y85         FDRE (Setup_fdre_C_D)        0.062    15.059    rs0/sum_7_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 rs0/data_hldr_4_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_4_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.823ns  (logic 4.800ns (48.863%)  route 5.023ns (51.137%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.554     5.075    rs0/CLK_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  rs0/data_hldr_4_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  rs0/data_hldr_4_reg[0][2]/Q
                         net (fo=3, routed)           0.971     6.465    rs0/data_hldr_4_reg[0]_48[2]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.329     6.794 r  rs0/sum_4_reg[11]_i_59/O
                         net (fo=2, routed)           0.422     7.216    rs0/sum_4_reg[11]_i_59_n_0
    SLICE_X45Y54         LUT4 (Prop_lut4_I3_O)        0.327     7.543 r  rs0/sum_4_reg[11]_i_62/O
                         net (fo=1, routed)           0.000     7.543    rs0/sum_4_reg[11]_i_62_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.944 r  rs0/sum_4_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.944    rs0/sum_4_reg_reg[11]_i_51_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.257 r  rs0/sum_4_reg_reg[15]_i_51/O[3]
                         net (fo=2, routed)           0.856     9.113    rs0/sum_4_reg_reg[15]_i_51_n_4
    SLICE_X44Y55         LUT3 (Prop_lut3_I1_O)        0.331     9.444 r  rs0/sum_4_reg[15]_i_37/O
                         net (fo=2, routed)           0.601    10.045    rs0/sum_4_reg[15]_i_37_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.332    10.377 r  rs0/sum_4_reg[15]_i_41/O
                         net (fo=1, routed)           0.000    10.377    rs0/sum_4_reg[15]_i_41_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.909 r  rs0/sum_4_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.909    rs0/sum_4_reg_reg[15]_i_15_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  rs0/sum_4_reg_reg[19]_i_17/O[1]
                         net (fo=3, routed)           0.936    12.179    rs0/sum_4_reg_reg[19]_i_17_n_6
    SLICE_X45Y61         LUT3 (Prop_lut3_I1_O)        0.303    12.482 r  rs0/sum_4_reg[15]_i_11/O
                         net (fo=2, routed)           0.869    13.351    rs0/sum_4_reg[15]_i_11_n_0
    SLICE_X47Y63         LUT5 (Prop_lut5_I1_O)        0.150    13.501 r  rs0/sum_4_reg[15]_i_3/O
                         net (fo=2, routed)           0.368    13.869    rs0/sum_4_reg[15]_i_3_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.326    14.195 r  rs0/sum_4_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    14.195    rs0/sum_4_reg[15]_i_7_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.575 r  rs0/sum_4_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.575    rs0/sum_4_reg_reg[15]_i_1_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.898 r  rs0/sum_4_reg_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.898    rs0/sum_4_reg0[17]
    SLICE_X46Y64         FDRE                                         r  rs0/sum_4_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.433    14.774    rs0/CLK_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  rs0/sum_4_reg_reg[17]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)        0.109    15.106    rs0/sum_4_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.898    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 rs0/data_hldr_4_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_4_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 4.792ns (48.822%)  route 5.023ns (51.178%))
  Logic Levels:           13  (CARRY4=6 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.554     5.075    rs0/CLK_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  rs0/data_hldr_4_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.419     5.494 r  rs0/data_hldr_4_reg[0][2]/Q
                         net (fo=3, routed)           0.971     6.465    rs0/data_hldr_4_reg[0]_48[2]
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.329     6.794 r  rs0/sum_4_reg[11]_i_59/O
                         net (fo=2, routed)           0.422     7.216    rs0/sum_4_reg[11]_i_59_n_0
    SLICE_X45Y54         LUT4 (Prop_lut4_I3_O)        0.327     7.543 r  rs0/sum_4_reg[11]_i_62/O
                         net (fo=1, routed)           0.000     7.543    rs0/sum_4_reg[11]_i_62_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.944 r  rs0/sum_4_reg_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.000     7.944    rs0/sum_4_reg_reg[11]_i_51_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.257 r  rs0/sum_4_reg_reg[15]_i_51/O[3]
                         net (fo=2, routed)           0.856     9.113    rs0/sum_4_reg_reg[15]_i_51_n_4
    SLICE_X44Y55         LUT3 (Prop_lut3_I1_O)        0.331     9.444 r  rs0/sum_4_reg[15]_i_37/O
                         net (fo=2, routed)           0.601    10.045    rs0/sum_4_reg[15]_i_37_n_0
    SLICE_X44Y56         LUT4 (Prop_lut4_I3_O)        0.332    10.377 r  rs0/sum_4_reg[15]_i_41/O
                         net (fo=1, routed)           0.000    10.377    rs0/sum_4_reg[15]_i_41_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.909 r  rs0/sum_4_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.909    rs0/sum_4_reg_reg[15]_i_15_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.243 r  rs0/sum_4_reg_reg[19]_i_17/O[1]
                         net (fo=3, routed)           0.936    12.179    rs0/sum_4_reg_reg[19]_i_17_n_6
    SLICE_X45Y61         LUT3 (Prop_lut3_I1_O)        0.303    12.482 r  rs0/sum_4_reg[15]_i_11/O
                         net (fo=2, routed)           0.869    13.351    rs0/sum_4_reg[15]_i_11_n_0
    SLICE_X47Y63         LUT5 (Prop_lut5_I1_O)        0.150    13.501 r  rs0/sum_4_reg[15]_i_3/O
                         net (fo=2, routed)           0.368    13.869    rs0/sum_4_reg[15]_i_3_n_0
    SLICE_X46Y63         LUT6 (Prop_lut6_I0_O)        0.326    14.195 r  rs0/sum_4_reg[15]_i_7/O
                         net (fo=1, routed)           0.000    14.195    rs0/sum_4_reg[15]_i_7_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.575 r  rs0/sum_4_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.575    rs0/sum_4_reg_reg[15]_i_1_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.890 r  rs0/sum_4_reg_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.890    rs0/sum_4_reg0[19]
    SLICE_X46Y64         FDRE                                         r  rs0/sum_4_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.433    14.774    rs0/CLK_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  rs0/sum_4_reg_reg[19]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X46Y64         FDRE (Setup_fdre_C_D)        0.109    15.106    rs0/sum_4_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.890    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 rs0/data_hldr_7_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_7_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.732ns  (logic 4.574ns (46.999%)  route 5.158ns (53.001%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.548     5.069    rs0/CLK_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  rs0/data_hldr_7_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  rs0/data_hldr_7_reg[11][2]/Q
                         net (fo=3, routed)           0.998     6.585    rs0/data_hldr_7_reg[11]_107[2]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.153     6.738 r  rs0/sum_7_reg[11]_i_52/O
                         net (fo=2, routed)           0.637     7.374    rs0/sum_7_reg[11]_i_52_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I3_O)        0.331     7.705 r  rs0/sum_7_reg[11]_i_55/O
                         net (fo=1, routed)           0.000     7.705    rs0/sum_7_reg[11]_i_55_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.081 r  rs0/sum_7_reg_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.081    rs0/sum_7_reg_reg[11]_i_50_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.198 r  rs0/sum_7_reg_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.198    rs0/sum_7_reg_reg[15]_i_50_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.417 r  rs0/sum_7_reg_reg[19]_i_66/O[0]
                         net (fo=2, routed)           0.627     9.045    rs0/sum_7_reg_reg[19]_i_66_n_7
    SLICE_X51Y84         LUT3 (Prop_lut3_I0_O)        0.321     9.366 r  rs0/sum_7_reg[15]_i_36/O
                         net (fo=2, routed)           0.666    10.031    rs0/sum_7_reg[15]_i_36_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.326    10.357 r  rs0/sum_7_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    10.357    rs0/sum_7_reg[15]_i_40_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.907 r  rs0/sum_7_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.907    rs0/sum_7_reg_reg[15]_i_15_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.146 r  rs0/sum_7_reg_reg[19]_i_17/O[2]
                         net (fo=3, routed)           0.596    11.743    rs0/sum_7_reg_reg[19]_i_17_n_5
    SLICE_X49Y85         LUT3 (Prop_lut3_I1_O)        0.302    12.045 r  rs0/sum_7_reg[15]_i_10/O
                         net (fo=2, routed)           1.041    13.086    rs0/sum_7_reg[15]_i_10_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I1_O)        0.150    13.236 r  rs0/sum_7_reg[15]_i_2/O
                         net (fo=2, routed)           0.593    13.829    rs0/sum_7_reg[15]_i_2_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.332    14.161 r  rs0/sum_7_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    14.161    rs0/sum_7_reg[15]_i_6_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.562 r  rs0/sum_7_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    rs0/sum_7_reg_reg[15]_i_1_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.801 r  rs0/sum_7_reg_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.801    rs0/sum_7_reg0[18]
    SLICE_X47Y85         FDRE                                         r  rs0/sum_7_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.433    14.774    rs0/CLK_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  rs0/sum_7_reg_reg[18]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y85         FDRE (Setup_fdre_C_D)        0.062    15.059    rs0/sum_7_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.801    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 rs0/data_hldr_7_reg[11][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/sum_7_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 4.558ns (46.912%)  route 5.158ns (53.088%))
  Logic Levels:           14  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.548     5.069    rs0/CLK_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  rs0/data_hldr_7_reg[11][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  rs0/data_hldr_7_reg[11][2]/Q
                         net (fo=3, routed)           0.998     6.585    rs0/data_hldr_7_reg[11]_107[2]
    SLICE_X52Y82         LUT3 (Prop_lut3_I0_O)        0.153     6.738 r  rs0/sum_7_reg[11]_i_52/O
                         net (fo=2, routed)           0.637     7.374    rs0/sum_7_reg[11]_i_52_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I3_O)        0.331     7.705 r  rs0/sum_7_reg[11]_i_55/O
                         net (fo=1, routed)           0.000     7.705    rs0/sum_7_reg[11]_i_55_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.081 r  rs0/sum_7_reg_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.081    rs0/sum_7_reg_reg[11]_i_50_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.198 r  rs0/sum_7_reg_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.198    rs0/sum_7_reg_reg[15]_i_50_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.417 r  rs0/sum_7_reg_reg[19]_i_66/O[0]
                         net (fo=2, routed)           0.627     9.045    rs0/sum_7_reg_reg[19]_i_66_n_7
    SLICE_X51Y84         LUT3 (Prop_lut3_I0_O)        0.321     9.366 r  rs0/sum_7_reg[15]_i_36/O
                         net (fo=2, routed)           0.666    10.031    rs0/sum_7_reg[15]_i_36_n_0
    SLICE_X51Y84         LUT4 (Prop_lut4_I3_O)        0.326    10.357 r  rs0/sum_7_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    10.357    rs0/sum_7_reg[15]_i_40_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.907 r  rs0/sum_7_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.907    rs0/sum_7_reg_reg[15]_i_15_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.146 r  rs0/sum_7_reg_reg[19]_i_17/O[2]
                         net (fo=3, routed)           0.596    11.743    rs0/sum_7_reg_reg[19]_i_17_n_5
    SLICE_X49Y85         LUT3 (Prop_lut3_I1_O)        0.302    12.045 r  rs0/sum_7_reg[15]_i_10/O
                         net (fo=2, routed)           1.041    13.086    rs0/sum_7_reg[15]_i_10_n_0
    SLICE_X47Y86         LUT5 (Prop_lut5_I1_O)        0.150    13.236 r  rs0/sum_7_reg[15]_i_2/O
                         net (fo=2, routed)           0.593    13.829    rs0/sum_7_reg[15]_i_2_n_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I0_O)        0.332    14.161 r  rs0/sum_7_reg[15]_i_6/O
                         net (fo=1, routed)           0.000    14.161    rs0/sum_7_reg[15]_i_6_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.562 r  rs0/sum_7_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.562    rs0/sum_7_reg_reg[15]_i_1_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.785 r  rs0/sum_7_reg_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.785    rs0/sum_7_reg0[16]
    SLICE_X47Y85         FDRE                                         r  rs0/sum_7_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.433    14.774    rs0/CLK_IBUF_BUFG
    SLICE_X47Y85         FDRE                                         r  rs0/sum_7_reg_reg[16]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X47Y85         FDRE (Setup_fdre_C_D)        0.062    15.059    rs0/sum_7_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.785    
  -------------------------------------------------------------------
                         slack                                  0.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rs0/data_hldr_1_reg[8][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_1_reg[9][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.952%)  route 0.212ns (60.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.553     1.436    rs0/CLK_IBUF_BUFG
    SLICE_X39Y80         FDRE                                         r  rs0/data_hldr_1_reg[8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  rs0/data_hldr_1_reg[8][1]/Q
                         net (fo=3, routed)           0.212     1.789    rs0/data_hldr_1_reg[8]_8[1]
    SLICE_X35Y80         FDRE                                         r  rs0/data_hldr_1_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.818     1.946    rs0/CLK_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  rs0/data_hldr_1_reg[9][1]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.071     1.768    rs0/data_hldr_1_reg[9][1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rs0/data_hldr_3_reg[8][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_3_reg[9][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.774%)  route 0.168ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    rs0/CLK_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  rs0/data_hldr_3_reg[8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  rs0/data_hldr_3_reg[8][3]/Q
                         net (fo=3, routed)           0.168     1.759    rs0/data_hldr_3_reg[8]_40[3]
    SLICE_X37Y56         FDRE                                         r  rs0/data_hldr_3_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.829     1.957    rs0/CLK_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  rs0/data_hldr_3_reg[9][3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.022     1.730    rs0/data_hldr_3_reg[9][3]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rs0/data_hldr_3_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_3_reg[9][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.048%)  route 0.173ns (53.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    rs0/CLK_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  rs0/data_hldr_3_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  rs0/data_hldr_3_reg[8][5]/Q
                         net (fo=3, routed)           0.173     1.764    rs0/data_hldr_3_reg[8]_40[5]
    SLICE_X36Y57         FDRE                                         r  rs0/data_hldr_3_reg[9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.828     1.956    rs0/CLK_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  rs0/data_hldr_3_reg[9][5]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.023     1.730    rs0/data_hldr_3_reg[9][5]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rs0/data_hldr_8_reg[10][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_8_reg[11][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.023%)  route 0.211ns (59.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.558     1.441    rs0/CLK_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  rs0/data_hldr_8_reg[10][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  rs0/data_hldr_8_reg[10][9]/Q
                         net (fo=3, routed)           0.211     1.794    rs0/data_hldr_8_reg[10]_122[9]
    SLICE_X38Y88         FDRE                                         r  rs0/data_hldr_8_reg[11][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.827     1.955    rs0/CLK_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  rs0/data_hldr_8_reg[11][9]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.052     1.758    rs0/data_hldr_8_reg[11][9]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rs0/data_hldr_8_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_8_reg[5][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.691%)  route 0.165ns (56.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.559     1.442    rs0/CLK_IBUF_BUFG
    SLICE_X37Y89         FDRE                                         r  rs0/data_hldr_8_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y89         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  rs0/data_hldr_8_reg[4][11]/Q
                         net (fo=3, routed)           0.165     1.735    rs0/data_hldr_8_reg[4]_116[11]
    SLICE_X35Y89         FDRE                                         r  rs0/data_hldr_8_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.826     1.954    rs0/CLK_IBUF_BUFG
    SLICE_X35Y89         FDRE                                         r  rs0/data_hldr_8_reg[5][11]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y89         FDRE (Hold_fdre_C_D)        -0.006     1.699    rs0/data_hldr_8_reg[5][11]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rs0/data_hldr_8_reg[10][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_8_reg[11][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.943%)  route 0.241ns (63.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.558     1.441    rs0/CLK_IBUF_BUFG
    SLICE_X35Y88         FDRE                                         r  rs0/data_hldr_8_reg[10][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  rs0/data_hldr_8_reg[10][8]/Q
                         net (fo=3, routed)           0.241     1.823    rs0/data_hldr_8_reg[10]_122[8]
    SLICE_X42Y88         FDRE                                         r  rs0/data_hldr_8_reg[11][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.829     1.956    rs0/CLK_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  rs0/data_hldr_8_reg[11][8]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.075     1.782    rs0/data_hldr_8_reg[11][8]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rs0/data_hldr_2_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_2_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.880%)  route 0.168ns (53.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.550     1.433    rs0/CLK_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  rs0/data_hldr_2_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.148     1.581 r  rs0/data_hldr_2_reg[1][3]/Q
                         net (fo=3, routed)           0.168     1.749    rs0/data_hldr_2_reg[1]_17[3]
    SLICE_X36Y72         FDRE                                         r  rs0/data_hldr_2_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.816     1.944    rs0/CLK_IBUF_BUFG
    SLICE_X36Y72         FDRE                                         r  rs0/data_hldr_2_reg[2][3]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.013     1.708    rs0/data_hldr_2_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rs0/data_hldr_2_reg[13][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_2_reg[14][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.597%)  route 0.187ns (59.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.549     1.432    rs0/CLK_IBUF_BUFG
    SLICE_X33Y73         FDRE                                         r  rs0/data_hldr_2_reg[13][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDRE (Prop_fdre_C_Q)         0.128     1.560 r  rs0/data_hldr_2_reg[13][6]/Q
                         net (fo=3, routed)           0.187     1.748    rs0/data_hldr_2_reg[13]_29[6]
    SLICE_X37Y73         FDRE                                         r  rs0/data_hldr_2_reg[14][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.814     1.942    rs0/CLK_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  rs0/data_hldr_2_reg[14][6]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X37Y73         FDRE (Hold_fdre_C_D)         0.013     1.706    rs0/data_hldr_2_reg[14][6]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rs0/data_hldr_3_reg[7][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_3_reg[8][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.427%)  route 0.174ns (57.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.558     1.441    rs0/CLK_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  rs0/data_hldr_3_reg[7][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  rs0/data_hldr_3_reg[7][10]/Q
                         net (fo=3, routed)           0.174     1.743    rs0/data_hldr_3_reg[7]_39[10]
    SLICE_X36Y59         FDRE                                         r  rs0/data_hldr_3_reg[8][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.828     1.956    rs0/CLK_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  rs0/data_hldr_3_reg[8][10]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)        -0.006     1.701    rs0/data_hldr_3_reg[8][10]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rs0/data_hldr_3_reg[7][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rs0/data_hldr_3_reg[8][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.249%)  route 0.175ns (57.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.558     1.441    rs0/CLK_IBUF_BUFG
    SLICE_X35Y60         FDRE                                         r  rs0/data_hldr_3_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  rs0/data_hldr_3_reg[7][8]/Q
                         net (fo=3, routed)           0.175     1.744    rs0/data_hldr_3_reg[7]_39[8]
    SLICE_X36Y59         FDRE                                         r  rs0/data_hldr_3_reg[8][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.828     1.956    rs0/CLK_IBUF_BUFG
    SLICE_X36Y59         FDRE                                         r  rs0/data_hldr_3_reg[8][8]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)        -0.006     1.701    rs0/data_hldr_3_reg[8][8]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y73   LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y73   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75   LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y73   LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y75   LED_reg[15]/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X28Y73   LED_reg[1]/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X28Y73   LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   LED_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y75   LED_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[14]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y73   LED_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.687ns  (logic 3.970ns (45.707%)  route 4.716ns (54.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    CLK_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  LED_reg[5]/Q
                         net (fo=1, routed)           4.716    10.229    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.744 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.744    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 4.326ns (50.052%)  route 4.317ns (49.948%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.541     5.062    get_tx/CLK_IBUF_BUFG
    SLICE_X40Y79         FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  get_tx/running_reg/Q
                         net (fo=14, routed)          0.788     6.306    get_tx/running_reg_0
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.150     6.456 r  get_tx/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.529     9.985    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.720    13.704 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.704    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.610ns  (logic 3.960ns (45.993%)  route 4.650ns (54.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    CLK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  LED_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  LED_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           4.650    10.163    LED_reg[9]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.667 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.667    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.496ns  (logic 4.098ns (48.236%)  route 4.398ns (51.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    CLK_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDRE (Prop_fdre_C_Q)         0.419     5.476 r  LED_reg[6]/Q
                         net (fo=1, routed)           4.398     9.874    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.679    13.553 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.553    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.100ns (50.336%)  route 4.045ns (49.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    CLK_IBUF_BUFG
    SLICE_X28Y73         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDSE (Prop_fdse_C_Q)         0.419     5.476 r  LED_reg[4]/Q
                         net (fo=1, routed)           4.045     9.521    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.681    13.201 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.201    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 4.153ns (50.989%)  route 3.992ns (49.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.535     5.056    CLK_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.478     5.534 r  LED_reg[11]/Q
                         net (fo=1, routed)           3.992     9.525    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.675    13.200 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.200    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 3.957ns (48.948%)  route 4.127ns (51.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    CLK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  LED_reg[7]/Q
                         net (fo=1, routed)           4.127     9.640    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.140 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.140    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.095ns (51.451%)  route 3.864ns (48.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    CLK_IBUF_BUFG
    SLICE_X28Y73         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDSE (Prop_fdse_C_Q)         0.419     5.476 r  LED_reg[2]/Q
                         net (fo=1, routed)           3.864     9.340    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    13.016 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.016    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.852ns  (logic 3.965ns (50.494%)  route 3.887ns (49.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    CLK_IBUF_BUFG
    SLICE_X28Y73         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDSE (Prop_fdse_C_Q)         0.456     5.513 r  LED_reg[3]/Q
                         net (fo=1, routed)           3.887     9.400    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.909 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.909    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 3.964ns (50.946%)  route 3.817ns (49.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        1.536     5.057    CLK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  LED_reg[9]/Q
                         net (fo=1, routed)           3.817     9.330    LED_OBUF[8]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.838 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.838    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.372ns (60.484%)  route 0.897ns (39.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.548     1.431    CLK_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.897     2.492    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.700 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.700    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.360ns (59.650%)  route 0.920ns (40.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.548     1.431    CLK_IBUF_BUFG
    SLICE_X28Y75         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y75         FDRE (Prop_fdre_C_Q)         0.141     1.572 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.920     2.492    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.711 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.711    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.380ns (57.680%)  route 1.013ns (42.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.549     1.432    CLK_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  LED_reg[14]/Q
                         net (fo=1, routed)           1.013     2.609    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.825 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.825    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.423ns (59.317%)  route 0.976ns (40.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.548     1.431    CLK_IBUF_BUFG
    SLICE_X30Y75         FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.148     1.579 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.976     2.555    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.275     3.831 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.831    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.372ns (56.725%)  route 1.046ns (43.275%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.549     1.432    CLK_IBUF_BUFG
    SLICE_X28Y73         FDSE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDSE (Prop_fdse_C_Q)         0.141     1.573 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.046     2.620    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.850 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.850    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.390ns (52.144%)  route 1.276ns (47.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.549     1.432    CLK_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  LED_reg[10]/Q
                         net (fo=1, routed)           1.276     2.872    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.099 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.099    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.350ns (50.399%)  route 1.329ns (49.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.549     1.432    CLK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  LED_reg[9]/Q
                         net (fo=1, routed)           1.329     2.902    LED_OBUF[8]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.112 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.112    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.351ns (49.700%)  route 1.367ns (50.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.549     1.432    CLK_IBUF_BUFG
    SLICE_X28Y73         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDSE (Prop_fdse_C_Q)         0.141     1.573 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.367     2.941    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.151 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.151    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.384ns (50.904%)  route 1.335ns (49.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.549     1.432    CLK_IBUF_BUFG
    SLICE_X28Y73         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDSE (Prop_fdse_C_Q)         0.128     1.560 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.335     2.895    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.256     4.151 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.151    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.343ns (48.572%)  route 1.422ns (51.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2312, routed)        0.549     1.432    CLK_IBUF_BUFG
    SLICE_X29Y73         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  LED_reg[7]/Q
                         net (fo=1, routed)           1.422     2.995    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.197 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.197    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





