i = 0
i = 100
i = 200
i = 300
i = 400
i = 500
i = 600
i = 700
i = 800
i = 900
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_operator_int_div29_top glbl -prj operator_int_div29.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L xpm --initfile /opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s operator_int_div29 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div29.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_operator_int_div29_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div29.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity operator_int_div29
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div2bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity operator_int_div2bkb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/lut_div29_chunk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lut_div29_chunk
INFO: [VRFC 10-163] Analyzing VHDL file "/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/int_32_div29.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity int_32_div29
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture rtl of entity xil_defaultlib.operator_int_div2bkb [\operator_int_div2bkb(id=1,din0_...]
Compiling architecture behav of entity xil_defaultlib.lut_div29_chunk [lut_div29_chunk_default]
Compiling architecture behav of entity xil_defaultlib.int_32_div29 [int_32_div29_default]
Compiling architecture behav of entity xil_defaultlib.operator_int_div29 [operator_int_div29_default]
Compiling architecture behav of entity xil_defaultlib.apatb_operator_int_div29_top
Built simulation snapshot operator_int_div29

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/xsim.dir/operator_int_div29/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/xsim.dir/operator_int_div29/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 31 15:59:41 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 31 15:59:41 2018...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/operator_int_div29/xsim_script.tcl
# xsim {operator_int_div29} -autoloadwcfg -tclbatch {operator_int_div29.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source operator_int_div29.tcl
## run all
Note: simulation done!
Time: 170175 ns  Iteration: 1  Process: /apatb_operator_int_div29_top/generate_sim_done_proc  File: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div29.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 170175 ns  Iteration: 1  Process: /apatb_operator_int_div29_top/generate_sim_done_proc  File: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/int_div3/fir_prj/solution1/sim/vhdl/operator_int_div29.autotb.vhd
$finish called at time : 170175 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 31 15:59:55 2018...
i = 0
i = 100
i = 200
i = 300
i = 400
i = 500
i = 600
i = 700
i = 800
i = 900
