

================================================================
== Vitis HLS Report for 'kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20'
================================================================
* Date:           Mon May 20 14:16:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kalman_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_19_VITIS_LOOP_90_20  |       19|       19|         5|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    143|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|     330|    100|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     331|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     661|    379|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |mul_17ns_32s_48_2_1_U80  |mul_17ns_32s_48_2_1  |        0|   2|  165|  50|    0|
    |mul_17ns_32s_48_2_1_U81  |mul_17ns_32s_48_2_1  |        0|   2|  165|  50|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+
    |Total                    |                     |        0|   4|  330| 100|    0|
    +-------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1347_fu_340_p2     |         +|   0|  0|  55|          48|          48|
    |add_ln89_1_fu_162_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln89_fu_171_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln90_fu_257_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln91_fu_322_p2       |         +|   0|  0|  13|           4|           4|
    |icmp_ln89_fu_156_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln90_fu_177_p2      |      icmp|   0|  0|   9|           3|           4|
    |or_ln89_fu_230_p2        |        or|   0|  0|   3|           3|           1|
    |select_ln89_1_fu_197_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln89_2_fu_209_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln89_4_fu_222_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln89_fu_183_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1273_fu_246_p2     |       xor|   0|  0|   4|           3|           4|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 143|          82|          82|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                    |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten45_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |i_fu_58                                 |   9|          2|    3|          6|
    |indvar_flatten45_fu_62                  |   9|          2|    5|         10|
    |j_fu_54                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |H_load_1_reg_426                  |  17|   0|   17|          0|
    |H_load_reg_421                    |  17|   0|   17|          0|
    |K_V_load_1_reg_416                |  32|   0|   32|          0|
    |K_V_load_reg_411                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_58                           |   3|   0|    3|          0|
    |indvar_flatten45_fu_62            |   5|   0|    5|          0|
    |j_fu_54                           |   3|   0|    3|          0|
    |mul_ln1347_reg_451                |  48|   0|   48|          0|
    |select_ln89_reg_381               |   3|   0|    3|          0|
    |tmp_1_reg_456                     |  32|   0|   32|          0|
    |trunc_ln91_reg_386                |   2|   0|    2|          0|
    |select_ln89_reg_381               |  64|  32|    3|          0|
    |trunc_ln91_reg_386                |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 331|  64|  208|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  kalman_filter_top_Pipeline_VITIS_LOOP_89_19_VITIS_LOOP_90_20|  return value|
|K_V_address0     |  out|    3|   ap_memory|                                                           K_V|         array|
|K_V_ce0          |  out|    1|   ap_memory|                                                           K_V|         array|
|K_V_q0           |   in|   32|   ap_memory|                                                           K_V|         array|
|K_V_address1     |  out|    3|   ap_memory|                                                           K_V|         array|
|K_V_ce1          |  out|    1|   ap_memory|                                                           K_V|         array|
|K_V_q1           |   in|   32|   ap_memory|                                                           K_V|         array|
|temp_V_address0  |  out|    4|   ap_memory|                                                        temp_V|         array|
|temp_V_ce0       |  out|    1|   ap_memory|                                                        temp_V|         array|
|temp_V_we0       |  out|    1|   ap_memory|                                                        temp_V|         array|
|temp_V_d0        |  out|   32|   ap_memory|                                                        temp_V|         array|
|H_address0       |  out|    3|   ap_memory|                                                             H|         array|
|H_ce0            |  out|    1|   ap_memory|                                                             H|         array|
|H_q0             |   in|   17|   ap_memory|                                                             H|         array|
|H_address1       |  out|    3|   ap_memory|                                                             H|         array|
|H_ce1            |  out|    1|   ap_memory|                                                             H|         array|
|H_q1             |   in|   17|   ap_memory|                                                             H|         array|
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+

