$date
	Wed Oct 11 21:49:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Ack_tb $end
$var wire 1 ! ack $end
$var reg 1 " clk $end
$var reg 1 # req $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # req $end
$var reg 1 ! ack $end
$var reg 3 $ count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
0#
0"
x!
$end
#1
1#
#5
1!
b0 $
1"
#10
0"
#11
0#
#15
0!
1"
#20
0"
#25
1"
#30
0"
#31
1#
#35
b1 $
1"
#40
0"
#45
b10 $
1"
#50
0"
#55
b11 $
1"
#56
0#
#60
0"
#65
b0 $
1"
#70
0"
#75
1"
#80
0"
#85
1"
#86
1#
#90
0"
#95
b1 $
1"
#100
0"
#105
b10 $
1"
#110
0"
#115
b11 $
1"
#120
0"
#121
0#
#125
b0 $
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#161
1#
#165
b1 $
1"
#170
0"
#175
b10 $
1"
#180
0"
#185
b11 $
1"
#190
0"
#195
b100 $
1"
#200
0"
#205
b101 $
1"
#206
0#
#210
0"
#215
b0 $
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#256
1#
#260
0"
#265
b1 $
1"
#270
0"
#275
b10 $
1"
#280
0"
#285
b11 $
1"
#290
0"
#295
b100 $
1"
#300
0"
#305
b101 $
1"
#310
0"
#311
0#
#315
b0 $
1"
#320
0"
#325
1"
#330
0"
#335
1"
#340
0"
#345
1"
#350
0"
#355
1"
#360
0"
#365
1"
#370
0"
#371
