Fitter report for rgb_fpga
Thu Aug 07 18:01:18 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Incremental Compilation Routing Preservation
 10. Fitter Incremental Compilation Conflicts
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Thu Aug 07 18:01:18 2025       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; rgb_fpga                                    ;
; Top-level Entity Name              ; rgb_fpga                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 696 / 10,320 ( 7 % )                        ;
;     Total combinational functions  ; 673 / 10,320 ( 7 % )                        ;
;     Dedicated logic registers      ; 78 / 10,320 ( < 1 % )                       ;
; Total registers                    ; 78                                          ;
; Total pins                         ; 31 / 180 ( 17 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ; < 0.1%      ;
;     Processors 17-24       ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; pclk     ; Missing drive strength and slew rate ;
; vs       ; Missing drive strength and slew rate ;
; hs       ; Missing drive strength and slew rate ;
; den      ; Missing drive strength and slew rate ;
; rgb[0]   ; Missing drive strength and slew rate ;
; rgb[1]   ; Missing drive strength and slew rate ;
; rgb[2]   ; Missing drive strength and slew rate ;
; rgb[3]   ; Missing drive strength and slew rate ;
; rgb[4]   ; Missing drive strength and slew rate ;
; rgb[5]   ; Missing drive strength and slew rate ;
; rgb[6]   ; Missing drive strength and slew rate ;
; rgb[7]   ; Missing drive strength and slew rate ;
; rgb[8]   ; Missing drive strength and slew rate ;
; rgb[9]   ; Missing drive strength and slew rate ;
; rgb[10]  ; Missing drive strength and slew rate ;
; rgb[11]  ; Missing drive strength and slew rate ;
; rgb[12]  ; Missing drive strength and slew rate ;
; rgb[13]  ; Missing drive strength and slew rate ;
; rgb[14]  ; Missing drive strength and slew rate ;
; rgb[15]  ; Missing drive strength and slew rate ;
; rgb[16]  ; Missing drive strength and slew rate ;
; rgb[17]  ; Missing drive strength and slew rate ;
; rgb[18]  ; Missing drive strength and slew rate ;
; rgb[19]  ; Missing drive strength and slew rate ;
; rgb[20]  ; Missing drive strength and slew rate ;
; rgb[21]  ; Missing drive strength and slew rate ;
; rgb[22]  ; Missing drive strength and slew rate ;
; rgb[23]  ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                         ;
+---------------------+------------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]          ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+------------------------+----------------------------+--------------------------+
; Placement (by node) ;                        ;                            ;                          ;
;     -- Requested    ; 98.57 % ( 825 / 837 )  ; 98.57 % ( 825 / 837 )      ; 0.00 % ( 0 / 837 )       ;
;     -- Achieved     ; 98.57 % ( 825 / 837 )  ; 98.57 % ( 825 / 837 )      ; 0.00 % ( 0 / 837 )       ;
;                     ;                        ;                            ;                          ;
; Routing (by net)    ;                        ;                            ;                          ;
;     -- Requested    ; 100.00 % ( 928 / 928 ) ; 100.00 % ( 928 / 928 )     ; 0.00 % ( 0 / 928 )       ;
;     -- Achieved     ; 100.00 % ( 928 / 928 ) ; 100.00 % ( 928 / 928 )     ; 0.00 % ( 0 / 928 )       ;
+---------------------+------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Placement and Routing   ; Post-Fit               ; Placement and Routing        ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                      ;
+--------------------------------+------------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved  ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+------------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 100.00 % ( 825 / 825 ) ; Placement and Routing   ; Post-Fit          ; Design Partitions   ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+------------------------+-------------------------+-------------------+---------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                        ;
+--------------------------------+--------------------------------+--------------------------+--------------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested   ; Preservation Achieved    ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+--------------------------+--------------------------+---------------------+-------+
; Top                            ; Top                            ; 100.00 % ( 3732 / 3732 ) ; 100.00 % ( 3732 / 3732 ) ; Design Partitions   ;       ;
; hard_block:auto_generated_inst ; Top                            ; 100.00 % ( 3 / 3 )       ; 100.00 % ( 3 / 3 )       ; Design Partitions   ;       ;
; Top                            ; hard_block:auto_generated_inst ; 100.00 % ( 3 / 3 )       ; 100.00 % ( 3 / 3 )       ; Design Partitions   ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 100.00 % ( 4 / 4 )       ; 100.00 % ( 4 / 4 )       ; Design Partitions   ;       ;
+--------------------------------+--------------------------------+--------------------------+--------------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Incremental Compilation Conflicts                                                                                                     ;
+--------------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+
; Ignored Target     ; Ignored Setting ; Ignored Value ; Ignored Type   ; Honored Target ; Honored Setting ; Honored Value ; Honored Type      ;
+--------------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+
; rst_n              ; PCI I/O         ; OFF           ; QSF Assignment ; rst_n          ; PCI I/O         ; ON            ; Post-Fit Property ;
; rst_n~input        ; PCI I/O         ; OFF           ; QSF Assignment ; rst_n          ; PCI I/O         ; ON            ; Post-Fit Property ;
; clk                ; PCI I/O         ; OFF           ; QSF Assignment ; clk            ; PCI I/O         ; ON            ; Post-Fit Property ;
; clk~input          ; PCI I/O         ; OFF           ; QSF Assignment ; clk            ; PCI I/O         ; ON            ; Post-Fit Property ;
; btn_next_img       ; PCI I/O         ; OFF           ; QSF Assignment ; btn_next_img   ; PCI I/O         ; ON            ; Post-Fit Property ;
; btn_next_img~input ; PCI I/O         ; OFF           ; QSF Assignment ; btn_next_img   ; PCI I/O         ; ON            ; Post-Fit Property ;
+--------------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/output_files/rgb_fpga.pin.


+---------------------------------------------------------------------+
; Fitter Resource Usage Summary                                       ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Total logic elements                        ; 696 / 10,320 ( 7 % )  ;
;     -- Combinational with no register       ; 618                   ;
;     -- Register only                        ; 23                    ;
;     -- Combinational with a register        ; 55                    ;
;                                             ;                       ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 152                   ;
;     -- 3 input functions                    ; 165                   ;
;     -- <=2 input functions                  ; 356                   ;
;     -- Register only                        ; 23                    ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 446                   ;
;     -- arithmetic mode                      ; 227                   ;
;                                             ;                       ;
; Total registers*                            ; 78 / 11,172 ( < 1 % ) ;
;     -- Dedicated logic registers            ; 78 / 10,320 ( < 1 % ) ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )       ;
;                                             ;                       ;
; Total LABs:  partially or completely used   ; 53 / 645 ( 8 % )      ;
; Virtual pins                                ; 0                     ;
; I/O pins                                    ; 31 / 180 ( 17 % )     ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )        ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )         ;
;                                             ;                       ;
; Global signals                              ; 2                     ;
; M9Ks                                        ; 0 / 46 ( 0 % )        ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )   ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ;
; PLLs                                        ; 1 / 2 ( 50 % )        ;
; Global clocks                               ; 2 / 10 ( 20 % )       ;
; JTAGs                                       ; 0 / 1 ( 0 % )         ;
; CRC blocks                                  ; 0 / 1 ( 0 % )         ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )         ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )         ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%          ;
; Peak interconnect usage (total/H/V)         ; 0% / 0% / 0%          ;
; Maximum fan-out                             ; 79                    ;
; Highest non-global fan-out                  ; 27                    ;
; Total fan-out                               ; 2111                  ;
; Average fan-out                             ; 2.53                  ;
+---------------------------------------------+-----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 696 / 10320 ( 7 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 618                  ; 0                              ;
;     -- Register only                        ; 23                   ; 0                              ;
;     -- Combinational with a register        ; 55                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 152                  ; 0                              ;
;     -- 3 input functions                    ; 165                  ; 0                              ;
;     -- <=2 input functions                  ; 356                  ; 0                              ;
;     -- Register only                        ; 23                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 446                  ; 0                              ;
;     -- arithmetic mode                      ; 227                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 78                   ; 0                              ;
;     -- Dedicated logic registers            ; 78 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 53 / 645 ( 8 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 31                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )       ; 1 / 12 ( 8 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 79                   ; 2                              ;
;     -- Registered Input Connections         ; 78                   ; 0                              ;
;     -- Output Connections                   ; 2                    ; 79                             ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 2104                 ; 88                             ;
;     -- Registered Connections               ; 297                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 81                             ;
;     -- hard_block:auto_generated_inst       ; 81                   ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 3                    ; 2                              ;
;     -- Output Ports                         ; 28                   ; 1                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; btn_next_img ; M15   ; 5        ; 34           ; 12           ; 14           ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk          ; M2    ; 2        ; 0            ; 11           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n        ; M1    ; 2        ; 0            ; 11           ; 21           ; 79                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; den     ; E6    ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hs      ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; pclk    ; D5    ; 8        ; 3            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[0]  ; D1    ; 1        ; 0            ; 21           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[10] ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[11] ; N3    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[12] ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[13] ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[14] ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[15] ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[16] ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[17] ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[18] ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[19] ; K8    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[1]  ; F3    ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[20] ; G5    ; 1        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[21] ; C3    ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[22] ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[23] ; D3    ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[2]  ; F1    ; 1        ; 0            ; 19           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[3]  ; F2    ; 1        ; 0            ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[4]  ; G1    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[5]  ; C2    ; 1        ; 0            ; 22           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[6]  ; B1    ; 1        ; 0            ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[7]  ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[8]  ; J1    ; 2        ; 0            ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[9]  ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vs      ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E6       ; DATA6                       ; Use as regular IO        ; den                     ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 12 / 17 ( 71 % ) ; 2.5V          ; --           ;
; 2        ; 9 / 19 ( 47 % )  ; 2.5V          ; --           ;
; 3        ; 3 / 26 ( 12 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 1 / 26 ( 4 % )   ; 2.5V          ; --           ;
; 8        ; 9 / 26 ( 35 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; rgb[22]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; rgb[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; rgb[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; hs                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; rgb[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 202        ; 8        ; rgb[21]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; rgb[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; rgb[23]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; pclk                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; vs                                                        ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; den                                                       ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; rgb[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; rgb[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; rgb[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; rgb[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; rgb[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; rgb[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; rgb[20]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; rgb[8]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; rgb[17]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; rgb[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; rgb[16]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; rgb[19]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; rgb[13]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; rgb[12]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; rgb[14]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; rgb[18]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; btn_next_img                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; rgb[11]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                        ;
+-------------------------------+--------------------------------------------------------------------+
; Name                          ; pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------+
; SDC pin name                  ; pll_70m|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                             ;
; Compensate clock              ; clock0                                                             ;
; Compensated input/output pins ; --                                                                 ;
; Switchover type               ; --                                                                 ;
; Input frequency 0             ; 50.0 MHz                                                           ;
; Input frequency 1             ; --                                                                 ;
; Nominal PFD frequency         ; 10.0 MHz                                                           ;
; Nominal VCO frequency         ; 830.0 MHz                                                          ;
; VCO post scale K counter      ; --                                                                 ;
; VCO frequency control         ; Auto                                                               ;
; VCO phase shift step          ; 150 ps                                                             ;
; VCO multiply                  ; --                                                                 ;
; VCO divide                    ; --                                                                 ;
; Freq min lock                 ; 36.16 MHz                                                          ;
; Freq max lock                 ; 78.34 MHz                                                          ;
; M VCO Tap                     ; 0                                                                  ;
; M Initial                     ; 1                                                                  ;
; M value                       ; 83                                                                 ;
; N value                       ; 5                                                                  ;
; Charge pump current           ; setting 1                                                          ;
; Loop filter resistance        ; setting 20                                                         ;
; Loop filter capacitance       ; setting 0                                                          ;
; Bandwidth                     ; 450 kHz to 590 kHz                                                 ;
; Bandwidth type                ; Medium                                                             ;
; Real time reconfigurable      ; Off                                                                ;
; Scan chain MIF file           ; --                                                                 ;
; Preserve PLL counter order    ; Off                                                                ;
; PLL location                  ; PLL_1                                                              ;
; Inclk0 signal                 ; clk                                                                ;
; Inclk1 signal                 ; --                                                                 ;
; Inclk0 signal type            ; Dedicated Pin                                                      ;
; Inclk1 signal type            ; --                                                                 ;
+-------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------+
; Name                                                                           ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                        ;
+--------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------+
; pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 83   ; 50  ; 83.0 MHz         ; 0 (0 ps)    ; 4.50 (150 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; pll_70m|altpll_component|auto_generated|pll1|clk[0] ;
+--------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                    ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |rgb_fpga                                 ; 696 (0)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 31   ; 0            ; 618 (0)      ; 23 (0)            ; 55 (0)           ; |rgb_fpga                                                                                                                              ; work         ;
;    |DisplaySignal:display_signal|         ; 571 (48)    ; 29 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 540 (39)     ; 1 (1)             ; 30 (8)           ; |rgb_fpga|DisplaySignal:display_signal                                                                                                 ; work         ;
;       |KeyDebounce:key_debounce|          ; 31 (31)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 21 (21)          ; |rgb_fpga|DisplaySignal:display_signal|KeyDebounce:key_debounce                                                                        ; work         ;
;       |lpm_divide:Div0|                   ; 91 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_0jm:auto_generated|  ; 91 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider| ; 91 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_47f:divider|    ; 91 (91)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_0jm:auto_generated|  ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider| ; 82 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_47f:divider|    ; 82 (82)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (82)      ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; work         ;
;       |lpm_divide:Div3|                   ; 92 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_bkm:auto_generated|  ; 92 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_3nh:divider| ; 92 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider                       ; work         ;
;                |alt_u_div_q9f:divider|    ; 92 (92)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (92)      ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 95 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 95 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider| ; 95 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_47f:divider|    ; 95 (95)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 95 (95)      ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_3bm:auto_generated|  ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_olh:divider| ; 94 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                       ; work         ;
;                |alt_u_div_47f:divider|    ; 94 (94)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (94)      ; 0 (0)             ; 0 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider ; work         ;
;       |lpm_divide:Mod2|                   ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 1 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_4bm:auto_generated|  ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 1 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_plh:divider| ; 38 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 0 (0)             ; 1 (0)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                       ; work         ;
;                |alt_u_div_07f:divider|    ; 38 (38)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 0 (0)             ; 1 (1)            ; |rgb_fpga|DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider ; work         ;
;    |LcdDriver:lcd_driver|                 ; 127 (127)   ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 78 (78)      ; 22 (22)           ; 27 (27)          ; |rgb_fpga|LcdDriver:lcd_driver                                                                                                         ; work         ;
;    |pll:pll_70m|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rgb_fpga|pll:pll_70m                                                                                                                  ; work         ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rgb_fpga|pll:pll_70m|altpll:altpll_component                                                                                          ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rgb_fpga|pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated                                                                ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; pclk         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vs           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hs           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; den          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[12]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[13]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[14]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[15]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[16]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[17]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[18]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[19]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[20]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[21]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[22]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[23]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rst_n        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; clk          ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; btn_next_img ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; rst_n               ;                   ;         ;
; clk                 ;                   ;         ;
; btn_next_img        ;                   ;         ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; DisplaySignal:display_signal|Equal0~0                                          ; LCCOMB_X18_Y19_N24 ; 4       ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always0~7                ; LCCOMB_X33_Y14_N24 ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; btn_next_img                                                                   ; PIN_M15            ; 21      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; clk                                                                            ; PIN_M2             ; 1       ; Clock        ; no     ; --                   ; --               ; --                        ;
; pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 79      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; rst_n                                                                          ; PIN_M1             ; 79      ; Async. clear ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 79      ; 8                                    ; Global Clock         ; GCLK3            ; --                        ;
; rst_n                                                                          ; PIN_M1   ; 79      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+--------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[9]~16   ; 27      ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[8]~14   ; 24      ;
; LcdDriver:lcd_driver|LessThan0~1                                                                                                                          ; 23      ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[10]~18  ; 22      ;
; btn_next_img~input                                                                                                                                        ; 21      ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[8]~12   ; 20      ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[8]~12   ; 20      ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always0~7                                                                                           ; 20      ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[8]~12   ; 19      ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[8]~12   ; 19      ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[8]~12   ; 19      ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[8]~12   ; 19      ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[7]~10   ; 19      ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[7]~10   ; 18      ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[7]~10   ; 18      ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[7]~10   ; 17      ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[8]~12   ; 17      ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[8]~12   ; 17      ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[8]~12   ; 15      ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[8]~12   ; 15      ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[8]~12   ; 13      ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[8]~12   ; 13      ;
; LcdDriver:lcd_driver|Add4~4                                                                                                                               ; 12      ;
; LcdDriver:lcd_driver|Add4~6                                                                                                                               ; 11      ;
; LcdDriver:lcd_driver|Add4~8                                                                                                                               ; 11      ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~10                     ; 11      ;
; LcdDriver:lcd_driver|LessThan1~4                                                                                                                          ; 11      ;
; LcdDriver:lcd_driver|Equal0~3                                                                                                                             ; 11      ;
; DisplaySignal:display_signal|img_id[1]                                                                                                                    ; 10      ;
; LcdDriver:lcd_driver|Add4~2                                                                                                                               ; 9       ;
; LcdDriver:lcd_driver|Add4~10                                                                                                                              ; 9       ;
; LcdDriver:lcd_driver|Add4~12                                                                                                                              ; 9       ;
; LcdDriver:lcd_driver|Add4~14                                                                                                                              ; 9       ;
; LcdDriver:lcd_driver|Add4~16                                                                                                                              ; 9       ;
; LcdDriver:lcd_driver|Add5~6                                                                                                                               ; 8       ;
; LcdDriver:lcd_driver|Add5~8                                                                                                                               ; 8       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~10                      ; 8       ;
; LcdDriver:lcd_driver|pixel_request                                                                                                                        ; 8       ;
; DisplaySignal:display_signal|img_id[0]                                                                                                                    ; 8       ;
; DisplaySignal:display_signal|pixel_data[22]                                                                                                               ; 7       ;
; LcdDriver:lcd_driver|Add4~18                                                                                                                              ; 7       ;
; LcdDriver:lcd_driver|Add5~4                                                                                                                               ; 7       ;
; DisplaySignal:display_signal|pixel_data[0]                                                                                                                ; 7       ;
; DisplaySignal:display_signal|pixel_data[14]                                                                                                               ; 7       ;
; LcdDriver:lcd_driver|Add5~10                                                                                                                              ; 6       ;
; LcdDriver:lcd_driver|Add5~12                                                                                                                              ; 6       ;
; LcdDriver:lcd_driver|Add5~14                                                                                                                              ; 6       ;
; LcdDriver:lcd_driver|Add5~16                                                                                                                              ; 6       ;
; LcdDriver:lcd_driver|v_count[2]                                                                                                                           ; 6       ;
; LcdDriver:lcd_driver|Add4~0                                                                                                                               ; 5       ;
; LcdDriver:lcd_driver|Add5~2                                                                                                                               ; 5       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~10                      ; 5       ;
; LcdDriver:lcd_driver|v_count[9]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|v_count[8]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|v_count[4]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|v_count[3]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|v_count[10]                                                                                                                          ; 5       ;
; LcdDriver:lcd_driver|v_count[5]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|v_count[1]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|h_count[2]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|h_count[9]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|h_count[8]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|h_count[4]                                                                                                                           ; 5       ;
; LcdDriver:lcd_driver|h_count[3]                                                                                                                           ; 5       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[55]~37              ; 5       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[56]~38              ; 5       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[57]~39              ; 5       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[58]~40              ; 5       ;
; LcdDriver:lcd_driver|Add0~4                                                                                                                               ; 4       ;
; LcdDriver:lcd_driver|Add0~6                                                                                                                               ; 4       ;
; LcdDriver:lcd_driver|Add0~8                                                                                                                               ; 4       ;
; LcdDriver:lcd_driver|Add0~10                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add0~12                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add0~14                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add0~16                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add0~18                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add0~20                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add5~18                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|v_count[7]                                                                                                                           ; 4       ;
; LcdDriver:lcd_driver|v_count[6]                                                                                                                           ; 4       ;
; LcdDriver:lcd_driver|v_count[0]                                                                                                                           ; 4       ;
; LcdDriver:lcd_driver|h_count[10]                                                                                                                          ; 4       ;
; LcdDriver:lcd_driver|h_count[7]                                                                                                                           ; 4       ;
; LcdDriver:lcd_driver|h_count[6]                                                                                                                           ; 4       ;
; LcdDriver:lcd_driver|h_count[5]                                                                                                                           ; 4       ;
; LcdDriver:lcd_driver|h_count[1]                                                                                                                           ; 4       ;
; LcdDriver:lcd_driver|Add3~16                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add3~17                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add3~22                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add3~23                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add3~24                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add3~25                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add3~28                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add3~29                                                                                                                              ; 4       ;
; LcdDriver:lcd_driver|Add3~32                                                                                                                              ; 4       ;
; DisplaySignal:display_signal|pixel_data~6                                                                                                                 ; 4       ;
; DisplaySignal:display_signal|Equal0~0                                                                                                                     ; 4       ;
; LcdDriver:lcd_driver|Add0~2                                                                                                                               ; 3       ;
; LcdDriver:lcd_driver|Add5~0                                                                                                                               ; 3       ;
; DisplaySignal:display_signal|Add1~0                                                                                                                       ; 3       ;
; DisplaySignal:display_signal|Add1~4                                                                                                                       ; 3       ;
; DisplaySignal:display_signal|Add1~6                                                                                                                       ; 3       ;
; DisplaySignal:display_signal|Add1~8                                                                                                                       ; 3       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[0]                                                                                         ; 3       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[1]                                                                                         ; 3       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[2]                                                                                         ; 3       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[3]                                                                                         ; 3       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[4]                                                                                         ; 3       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[5]                                                                                         ; 3       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[6]                                                                                         ; 3       ;
; LcdDriver:lcd_driver|Equal0~0                                                                                                                             ; 3       ;
; LcdDriver:lcd_driver|h_count[0]                                                                                                                           ; 3       ;
; LcdDriver:lcd_driver|Add3~30                                                                                                                              ; 3       ;
; LcdDriver:lcd_driver|Add3~31                                                                                                                              ; 3       ;
; DisplaySignal:display_signal|pixel_data~8                                                                                                                 ; 3       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[52]~33              ; 3       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[51]~34              ; 3       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[50]~35              ; 3       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[50]~36              ; 3       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[52]~42              ; 3       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[51]~43              ; 3       ;
; LcdDriver:lcd_driver|Add0~0                                                                                                                               ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[1]~14   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~14   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[1]~14   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~14   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[1]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[2]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[3]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[4]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[5]~8    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[6]~10   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[7]~12   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[1]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[2]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[3]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[4]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[5]~8    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[6]~10   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[7]~12   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[8]~14   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[1]~14   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~0    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~2    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~4    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~6    ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[1]~14   ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~0                       ; 2       ;
; DisplaySignal:display_signal|Add1~2                                                                                                                       ; 2       ;
; DisplaySignal:display_signal|Add1~10                                                                                                                      ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~0                      ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~2                      ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~4                      ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~2                       ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~4                       ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~6                       ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[11]~20 ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[9]                                                                                         ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[7]                                                                                         ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[8]                                                                                         ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[10]                                                                                        ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[11]                                                                                        ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[12]                                                                                        ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[13]                                                                                        ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[14]                                                                                        ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[16]                                                                                        ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[17]                                                                                        ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[15]                                                                                        ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[18]                                                                                        ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[19]                                                                                        ; 2       ;
; LcdDriver:lcd_driver|LessThan1~0                                                                                                                          ; 2       ;
; LcdDriver:lcd_driver|LessThan6~1                                                                                                                          ; 2       ;
; LcdDriver:lcd_driver|LessThan2~0                                                                                                                          ; 2       ;
; LcdDriver:lcd_driver|LessThan4~0                                                                                                                          ; 2       ;
; LcdDriver:lcd_driver|pixel_x[0]~0                                                                                                                         ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~101             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~102             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~104             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~107             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~108             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~101             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~102             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~104             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~107             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~108             ; 2       ;
; DisplaySignal:display_signal|pixel_data~7                                                                                                                 ; 2       ;
; DisplaySignal:display_signal|pixel_data~9                                                                                                                 ; 2       ;
; DisplaySignal:display_signal|pixel_data~12                                                                                                                ; 2       ;
; DisplaySignal:display_signal|pixel_data~14                                                                                                                ; 2       ;
; DisplaySignal:display_signal|pixel_data~19                                                                                                                ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|key_pulse                                                                                           ; 2       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always0~4                                                                                           ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[69]~113             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~114             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~115             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~116             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~117             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[69]~113             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~114             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~115             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~116             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~117             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[69]~107             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~108             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[69]~111             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~112             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~120             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~121             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~122             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~123             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~124             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~125             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~120             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~121             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~122             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~123             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~124             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~125             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[96]~124             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[95]~125             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[94]~126             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[93]~127             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[92]~128             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[91]~129             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[90]~130             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~113             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~114             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~115             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~116             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~118             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~119             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~120             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~121             ; 2       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~122             ; 2       ;
; DisplaySignal:display_signal|pixel_data[23]                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~1                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~0                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~3                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~2                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~5                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~4                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~7                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~6                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~9                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~8                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add3~11                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~10                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~13                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~12                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~15                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~14                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~19                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~18                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~21                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~20                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add3~26                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add0~1                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add0~3                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add0~5                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add0~7                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add0~9                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add0~11                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add0~13                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add0~15                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add0~17                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add0~19                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add4~1                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add4~3                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add4~5                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add4~7                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add4~9                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add4~11                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add4~13                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add4~15                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add4~17                                                                                                                              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~2    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~4    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~6    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~14   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~1   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~0   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~3   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~2   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~5   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~4   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~7   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~6   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[6]~9   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[6]~8   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[1]~10  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[0]~12  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[7]~15  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[8]~16  ; 1       ;
; LcdDriver:lcd_driver|Add5~1                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add5~3                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add5~5                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add5~7                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add5~9                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|Add5~11                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add5~13                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add5~15                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|Add5~17                                                                                                                              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~2    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~4    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~6    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~14   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~1   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~0   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~3   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~2   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~5   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~4   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~7   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~6   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[6]~9   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[6]~8   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[1]~10  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[7]~13  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[8]~14  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[1]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[2]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[3]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[4]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[5]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[6]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_7_result_int[7]~13   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[1]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[2]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[3]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[4]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[5]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[6]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[7]~13   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_8_result_int[8]~15   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[1]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[1]~0    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[2]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[2]~2    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[3]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[3]~4    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[4]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[4]~6    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[5]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[5]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[6]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[6]~10   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[7]~13   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[7]~12   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[8]~15   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[8]~14   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[9]~17   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_9_result_int[9]~16   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~0    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~2    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~4    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~6    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~1   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~3   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~5   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~7   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[6]~9   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[7]~11  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[8]~12  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_6_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_7_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_8_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~1    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[2]~0    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~3    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[3]~2    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~5    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[4]~4    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~7    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[5]~6    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[6]~9    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[6]~8    ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[7]~11   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_9_result_int[1]~14   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[2]~1   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[3]~3   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[4]~5   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[5]~7   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[6]~9   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[7]~11  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_10_result_int[8]~12  ; 1       ;
; DisplaySignal:display_signal|Add1~1                                                                                                                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~1                       ; 1       ;
; DisplaySignal:display_signal|Add1~3                                                                                                                       ; 1       ;
; DisplaySignal:display_signal|Add1~5                                                                                                                       ; 1       ;
; DisplaySignal:display_signal|Add1~7                                                                                                                       ; 1       ;
; DisplaySignal:display_signal|Add1~9                                                                                                                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~1                      ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~3                      ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~5                      ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~7                      ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~6                      ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_10~9                      ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~1                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~0                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~3                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~2                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~5                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~4                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~7                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~6                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_1~9                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~3                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~5                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~7                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|op_2~9                       ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[1]~1   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[2]~3   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[3]~5   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[4]~7   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[5]~9   ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[6]~11  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[7]~13  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[8]~15  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[9]~17  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|add_sub_10_result_int[10]~19 ; 1       ;
; DisplaySignal:display_signal|pixel_data[22]~0                                                                                                             ; 1       ;
; DisplaySignal:display_signal|pixel_data[23]~1                                                                                                             ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[0]~21                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[0]~20                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[1]~23                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[1]~22                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[2]~25                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[2]~24                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[3]~27                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[3]~26                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[4]~29                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[4]~28                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[5]~31                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[5]~30                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[6]~33                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[6]~32                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[7]~35                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[7]~34                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[8]~37                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[8]~36                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[9]~39                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[9]~38                                                                                      ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[10]~41                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[10]~40                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[11]~43                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[11]~42                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[12]~45                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[12]~44                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[13]~47                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[13]~46                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[14]~49                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[14]~48                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[15]~51                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[15]~50                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[16]~53                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[16]~52                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[17]~55                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[17]~54                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[18]~57                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[18]~56                                                                                     ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|cnt_20ms[19]~58                                                                                     ; 1       ;
; LcdDriver:lcd_driver|vs                                                                                                                                   ; 1       ;
; LcdDriver:lcd_driver|hs                                                                                                                                   ; 1       ;
; LcdDriver:lcd_driver|den                                                                                                                                  ; 1       ;
; LcdDriver:lcd_driver|rgb[0]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[1]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[2]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[3]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[4]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[5]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[6]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[7]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[8]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[9]                                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|rgb[10]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[11]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[12]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[13]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[14]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[15]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[16]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[17]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[18]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[19]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[20]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[21]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[22]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|rgb[23]                                                                                                                              ; 1       ;
; LcdDriver:lcd_driver|LessThan6~0                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan3~0                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan2~1                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|always3~0                                                                                                                            ; 1       ;
; LcdDriver:lcd_driver|LessThan5~0                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan5~1                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|always3~1                                                                                                                            ; 1       ;
; LcdDriver:lcd_driver|LessThan7~0                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan7~1                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan4~1                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan4~2                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|always3~2                                                                                                                            ; 1       ;
; DisplaySignal:display_signal|pixel_data[7]                                                                                                                ; 1       ;
; DisplaySignal:display_signal|pixel_data[15]                                                                                                               ; 1       ;
; LcdDriver:lcd_driver|LessThan1~1                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan1~2                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan1~3                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|Equal0~1                                                                                                                             ; 1       ;
; LcdDriver:lcd_driver|Equal0~2                                                                                                                             ; 1       ;
; LcdDriver:lcd_driver|LessThan0~0                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|next_h_count[10]~0                                                                                                                   ; 1       ;
; LcdDriver:lcd_driver|next_h_count[7]~1                                                                                                                    ; 1       ;
; LcdDriver:lcd_driver|next_h_count[6]~2                                                                                                                    ; 1       ;
; LcdDriver:lcd_driver|next_h_count[5]~3                                                                                                                    ; 1       ;
; LcdDriver:lcd_driver|next_h_count[1]~4                                                                                                                    ; 1       ;
; LcdDriver:lcd_driver|next_h_count[2]~5                                                                                                                    ; 1       ;
; LcdDriver:lcd_driver|next_h_count[9]~6                                                                                                                    ; 1       ;
; LcdDriver:lcd_driver|next_h_count[8]~7                                                                                                                    ; 1       ;
; LcdDriver:lcd_driver|next_h_count[4]~8                                                                                                                    ; 1       ;
; LcdDriver:lcd_driver|next_h_count[3]~9                                                                                                                    ; 1       ;
; LcdDriver:lcd_driver|LessThan9~0                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan9~1                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|pixel_request~0                                                                                                                      ; 1       ;
; LcdDriver:lcd_driver|LessThan8~0                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|LessThan8~1                                                                                                                          ; 1       ;
; LcdDriver:lcd_driver|pixel_request~1                                                                                                                      ; 1       ;
; LcdDriver:lcd_driver|LessThan10~0                                                                                                                         ; 1       ;
; LcdDriver:lcd_driver|LessThan10~1                                                                                                                         ; 1       ;
; LcdDriver:lcd_driver|LessThan10~2                                                                                                                         ; 1       ;
; LcdDriver:lcd_driver|pixel_request~2                                                                                                                      ; 1       ;
; LcdDriver:lcd_driver|LessThan11~0                                                                                                                         ; 1       ;
; LcdDriver:lcd_driver|LessThan11~1                                                                                                                         ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~70              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~71              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~72              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~73              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~74              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~75              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~76              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~77              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~78              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~79              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~80              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~81              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~82              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~83              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~84              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~85              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~86              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~87              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~88              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[48]~89              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[48]~90              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~91              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~92              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[69]~93              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~94              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~95              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~96              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~97              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~98              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~99              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~100             ; 1       ;
; DisplaySignal:display_signal|LessThan0~2                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~103             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~105             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~106             ; 1       ;
; DisplaySignal:display_signal|LessThan0~3                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|LessThan0~4                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~109             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~110             ; 1       ;
; DisplaySignal:display_signal|LessThan0~5                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|LessThan0~6                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~111             ; 1       ;
; DisplaySignal:display_signal|LessThan0~7                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~70              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~71              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~72              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~73              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~74              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~75              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~76              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~77              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~78              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~79              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~80              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~81              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~82              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~83              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~84              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~85              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~86              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~87              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~88              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[48]~89              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[48]~90              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~91              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~92              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[69]~93              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~94              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~95              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~96              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~97              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~98              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~99              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~100             ; 1       ;
; DisplaySignal:display_signal|LessThan1~2                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~103             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~105             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~106             ; 1       ;
; DisplaySignal:display_signal|LessThan1~3                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|LessThan1~4                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~109             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[72]~110             ; 1       ;
; DisplaySignal:display_signal|LessThan1~5                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|LessThan1~6                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~111             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[84]~78              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[84]~79              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[83]~80              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[83]~81              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[82]~82              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[82]~83              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[81]~84              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[81]~85              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[80]~86              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[80]~87              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[79]~88              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[79]~89              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[78]~90              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[78]~91              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[77]~92              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[77]~93              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[96]~94              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[95]~95              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[94]~96              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[93]~97              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[92]~98              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[91]~99              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[90]~100             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[89]~101             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[89]~102             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[88]~103             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[88]~104             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~72              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~73              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~74              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~75              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~76              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~77              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~78              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~79              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~80              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~81              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~82              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~83              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~84              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~85              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~86              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~87              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~88              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~89              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~90              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~91              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~92              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[69]~93              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~94              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~95              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~96              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~97              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~98              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~99              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~100             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~101             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~102             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~103             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~104             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~105             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~70              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[54]~71              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~72              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[53]~73              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~74              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[52]~75              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~76              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[51]~77              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~78              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[50]~79              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~80              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[49]~81              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~82              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[61]~83              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[60]~84              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[59]~85              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~86              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[58]~87              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~88              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[48]~89              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[48]~90              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[57]~91              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~92              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[69]~93              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[68]~94              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[67]~95              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~96              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~97              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~98              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[56]~99              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[65]~100             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~101             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~102             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~103             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~104             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~105             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~106             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~107             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[64]~108             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[73]~109             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[48]~24              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[48]~25              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[47]~26              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[47]~27              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[46]~28              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[46]~29              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[45]~30              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[45]~31              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[53]~32              ; 1       ;
; DisplaySignal:display_signal|WideOr4~0                                                                                                                    ; 1       ;
; DisplaySignal:display_signal|pixel_data~10                                                                                                                ; 1       ;
; DisplaySignal:display_signal|WideOr3~0                                                                                                                    ; 1       ;
; DisplaySignal:display_signal|pixel_data~11                                                                                                                ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[108]~105            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[107]~106            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[106]~107            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[105]~108            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[104]~109            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[103]~110            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[102]~111            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[101]~112            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[100]~113            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[100]~114            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[99]~115             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[99]~116             ; 1       ;
; DisplaySignal:display_signal|pixel_data~13                                                                                                                ; 1       ;
; DisplaySignal:display_signal|pixel_data~15                                                                                                                ; 1       ;
; DisplaySignal:display_signal|WideOr2~0                                                                                                                    ; 1       ;
; DisplaySignal:display_signal|pixel_data~16                                                                                                                ; 1       ;
; DisplaySignal:display_signal|pixel_data[22]~17                                                                                                            ; 1       ;
; DisplaySignal:display_signal|pixel_data[22]~18                                                                                                            ; 1       ;
; DisplaySignal:display_signal|WideOr0~0                                                                                                                    ; 1       ;
; DisplaySignal:display_signal|WideOr0~1                                                                                                                    ; 1       ;
; DisplaySignal:display_signal|pixel_data~20                                                                                                                ; 1       ;
; DisplaySignal:display_signal|pixel_data~21                                                                                                                ; 1       ;
; DisplaySignal:display_signal|img_id[1]~0                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|img_id[0]~1                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always0~0                                                                                           ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always0~1                                                                                           ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always0~2                                                                                           ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always0~3                                                                                           ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always1~0                                                                                           ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always1~1                                                                                           ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always1~2                                                                                           ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always0~5                                                                                           ; 1       ;
; DisplaySignal:display_signal|KeyDebounce:key_debounce|always0~6                                                                                           ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~112             ; 1       ;
; DisplaySignal:display_signal|LessThan0~8                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~118             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~112             ; 1       ;
; DisplaySignal:display_signal|LessThan1~7                                                                                                                  ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~118             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~106             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~109             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~110             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~111             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[70]~110             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[78]~113             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[77]~114             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[76]~115             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~116             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[108]~117            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[107]~118            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[106]~119            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[105]~120            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[104]~121            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[103]~122            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[102]~123            ; 1       ;
; DisplaySignal:display_signal|pixel_data~22                                                                                                                ; 1       ;
; DisplaySignal:display_signal|pixel_data[22]~23                                                                                                            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod0|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~119             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod1|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~119             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~112             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[66]~117             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~118             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[62]~117             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div0|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[74]~123             ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Mod2|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_07f:divider|StageOut[53]~41              ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div3|lpm_divide_bkm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider|StageOut[101]~131            ; 1       ;
; DisplaySignal:display_signal|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|StageOut[75]~119             ; 1       ;
; pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_fbout                                                                             ; 1       ;
; clk~input                                                                                                                                                 ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 736 / 32,401 ( 2 % )   ;
; C16 interconnects     ; 7 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 259 / 21,816 ( 1 % )   ;
; Direct links          ; 249 / 32,401 ( < 1 % ) ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 327 / 10,320 ( 3 % )   ;
; R24 interconnects     ; 5 / 1,289 ( < 1 % )    ;
; R4 interconnects      ; 356 / 28,186 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.13) ; Number of LABs  (Total = 53) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 0                            ;
; 3                                           ; 2                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 2                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 2                            ;
; 12                                          ; 1                            ;
; 13                                          ; 2                            ;
; 14                                          ; 1                            ;
; 15                                          ; 3                            ;
; 16                                          ; 33                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.60) ; Number of LABs  (Total = 53) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 14                           ;
; 1 Clock                            ; 14                           ;
; 1 Clock enable                     ; 1                            ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 13.62) ; Number of LABs  (Total = 53) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 3                            ;
; 5                                            ; 0                            ;
; 6                                            ; 2                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 3                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 17                           ;
; 16                                           ; 8                            ;
; 17                                           ; 0                            ;
; 18                                           ; 2                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
; 22                                           ; 2                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.62) ; Number of LABs  (Total = 53) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 6                            ;
; 2                                               ; 1                            ;
; 3                                               ; 4                            ;
; 4                                               ; 2                            ;
; 5                                               ; 0                            ;
; 6                                               ; 5                            ;
; 7                                               ; 4                            ;
; 8                                               ; 3                            ;
; 9                                               ; 5                            ;
; 10                                              ; 4                            ;
; 11                                              ; 4                            ;
; 12                                              ; 4                            ;
; 13                                              ; 2                            ;
; 14                                              ; 2                            ;
; 15                                              ; 1                            ;
; 16                                              ; 4                            ;
; 17                                              ; 1                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.87) ; Number of LABs  (Total = 53) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 4                            ;
; 4                                            ; 0                            ;
; 5                                            ; 4                            ;
; 6                                            ; 0                            ;
; 7                                            ; 2                            ;
; 8                                            ; 3                            ;
; 9                                            ; 3                            ;
; 10                                           ; 3                            ;
; 11                                           ; 2                            ;
; 12                                           ; 3                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 4                            ;
; 16                                           ; 3                            ;
; 17                                           ; 3                            ;
; 18                                           ; 7                            ;
; 19                                           ; 2                            ;
; 20                                           ; 1                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 31        ; 0            ; 31        ; 0            ; 0            ; 31        ; 31        ; 0            ; 31        ; 31        ; 0            ; 28           ; 0            ; 0            ; 3            ; 0            ; 28           ; 3            ; 0            ; 0            ; 0            ; 28           ; 0            ; 0            ; 0            ; 0            ; 0            ; 31        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 31           ; 0         ; 31           ; 31           ; 0         ; 0         ; 31           ; 0         ; 0         ; 31           ; 3            ; 31           ; 31           ; 28           ; 31           ; 3            ; 28           ; 31           ; 31           ; 31           ; 3            ; 31           ; 31           ; 31           ; 31           ; 31           ; 0         ; 31           ; 31           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; pclk               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vs                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hs                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; den                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[13]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[14]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[15]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[16]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[17]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[18]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[19]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[20]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[21]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[22]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[23]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; btn_next_img       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 16 of the 16 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "rgb_fpga"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 83, clock division of 50, and phase shift of 0 degrees (0 ps) for pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (171122): Fitter is preserving placement for 99.88 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 2 total partitions
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332104): Reading SDC File: 'rgb_fpga.out.sdc'
Warning (332191): Clock target pclk of clock ck50m is fed by another target of the same clock.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_70m|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From ck50m (Rise) to ck50m (Rise) (setup and hold)
    Critical Warning (332169): From ck50m (Rise) to ck50m (Fall) (setup and hold)
    Critical Warning (332169): From ck50m (Fall) to ck50m (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000        ck50m
Info (176352): Promoted node pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176352): Promoted node rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176354): Promoted rst_n~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:pll_70m|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "pclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 100.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.05 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/output_files/rgb_fpga.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 6010 megabytes
    Info: Processing ended: Thu Aug 07 18:01:18 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:05


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/display/ssd2828-uart-config/rgb_fpga/output_files/rgb_fpga.fit.smsg.


