{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752256901769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752256901770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 15:01:41 2025 " "Processing started: Fri Jul 11 15:01:41 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752256901770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256901770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off poliriscv -c poliriscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off poliriscv -c poliriscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256901770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752256902360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752256902360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mux_2 " "Found entity 1: wb_mux_2" {  } { { "wb_mux2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wb_mux2.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wshbrom.v 1 1 " "Found 1 design units, including 1 entities, in source file wshbrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_mrom " "Found entity 1: wishbone_mrom" {  } { { "wshbrom.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbrom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wshbram.v 1 1 " "Found 1 design units, including 1 entities, in source file wshbram.v" { { "Info" "ISGN_ENTITY_NAME" "1 wishboneram " "Found entity 1: wishboneram" {  } { { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdecoder " "Found entity 1: hexdecoder" {  } { { "hexdecoder.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/hexdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ep2.v 4 4 " "Found 4 design units, including 4 entities, in source file ep2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912097 ""} { "Info" "ISGN_ENTITY_NAME" "2 registerfile " "Found entity 2: registerfile" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912097 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912097 ""} { "Info" "ISGN_ENTITY_NAME" "4 poliriscv_sc32 " "Found entity 4: poliriscv_sc32" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgenerator " "Found entity 1: clockgenerator" {  } { { "clockgen.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/clockgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 DE0_CV_golden_top.v(115) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(115): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752256912101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 DE0_CV_golden_top.v(111) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(111): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 111 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752256912102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 DE0_CV_golden_top.v(107) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(107): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 107 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752256912102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 DE0_CV_golden_top.v(103) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(103): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752256912102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 DE0_CV_golden_top.v(99) " "Verilog HDL Declaration information at DE0_CV_golden_top.v(99): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1752256912102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_cv_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_cv_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV_golden_top " "Found entity 1: DE0_CV_golden_top" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mrom.v 1 1 " "Found 1 design units, including 1 entities, in source file mrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 mrom " "Found entity 1: mrom" {  } { { "mrom.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/mrom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmram.v 1 1 " "Found 1 design units, including 1 entities, in source file dmram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmram " "Found entity 1: dmram" {  } { { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_i wshbram.v(29) " "Verilog HDL Implicit Net warning at wshbram.v(29): created implicit net for \"addr_i\"" {  } { { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_o wshbram.v(32) " "Verilog HDL Implicit Net warning at wshbram.v(32): created implicit net for \"data_o\"" {  } { { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912106 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DM_address ep2.v(372) " "Verilog HDL Implicit Net warning at ep2.v(372): created implicit net for \"DM_address\"" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 372 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DM_write_enable ep2.v(381) " "Verilog HDL Implicit Net warning at ep2.v(381): created implicit net for \"DM_write_enable\"" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 381 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbsrom_addr DE0_CV_golden_top.v(157) " "Verilog HDL Implicit Net warning at DE0_CV_golden_top.v(157): created implicit net for \"wbsrom_addr\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbsrom_addr_msk DE0_CV_golden_top.v(158) " "Verilog HDL Implicit Net warning at DE0_CV_golden_top.v(158): created implicit net for \"wbsrom_addr_msk\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 158 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_i_rom DE0_CV_golden_top.v(159) " "Verilog HDL Implicit Net warning at DE0_CV_golden_top.v(159): created implicit net for \"sel_i_rom\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 159 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbsram_addr DE0_CV_golden_top.v(160) " "Verilog HDL Implicit Net warning at DE0_CV_golden_top.v(160): created implicit net for \"wbsram_addr\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wbsram_addr_msk DE0_CV_golden_top.v(161) " "Verilog HDL Implicit Net warning at DE0_CV_golden_top.v(161): created implicit net for \"wbsram_addr_msk\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outclk DE0_CV_golden_top.v(218) " "Verilog HDL Implicit Net warning at DE0_CV_golden_top.v(218): created implicit net for \"outclk\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst DE0_CV_golden_top.v(264) " "Verilog HDL Implicit Net warning at DE0_CV_golden_top.v(264): created implicit net for \"rst\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912107 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "poliriscv_sc32 ep2.v(214) " "Verilog HDL Parameter Declaration warning at ep2.v(214): Parameter Declaration in module \"poliriscv_sc32\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 214 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1752256912109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_CV_golden_top " "Elaborating entity \"DE0_CV_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752256912171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbsrom_addr DE0_CV_golden_top.v(157) " "Verilog HDL or VHDL warning at DE0_CV_golden_top.v(157): object \"wbsrom_addr\" assigned a value but never read" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752256912172 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbsrom_addr_msk DE0_CV_golden_top.v(158) " "Verilog HDL or VHDL warning at DE0_CV_golden_top.v(158): object \"wbsrom_addr_msk\" assigned a value but never read" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752256912172 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_i_rom DE0_CV_golden_top.v(159) " "Verilog HDL or VHDL warning at DE0_CV_golden_top.v(159): object \"sel_i_rom\" assigned a value but never read" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752256912172 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbsram_addr DE0_CV_golden_top.v(160) " "Verilog HDL or VHDL warning at DE0_CV_golden_top.v(160): object \"wbsram_addr\" assigned a value but never read" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752256912172 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbsram_addr_msk DE0_CV_golden_top.v(161) " "Verilog HDL or VHDL warning at DE0_CV_golden_top.v(161): object \"wbsram_addr_msk\" assigned a value but never read" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752256912173 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 DE0_CV_golden_top.v(157) " "Verilog HDL assignment warning at DE0_CV_golden_top.v(157): truncated value with size 10 to match size of target (1)" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752256912173 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 DE0_CV_golden_top.v(158) " "Verilog HDL assignment warning at DE0_CV_golden_top.v(158): truncated value with size 10 to match size of target (1)" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752256912173 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DE0_CV_golden_top.v(159) " "Verilog HDL assignment warning at DE0_CV_golden_top.v(159): truncated value with size 4 to match size of target (1)" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752256912173 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 DE0_CV_golden_top.v(160) " "Verilog HDL assignment warning at DE0_CV_golden_top.v(160): truncated value with size 10 to match size of target (1)" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752256912173 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 DE0_CV_golden_top.v(161) " "Verilog HDL assignment warning at DE0_CV_golden_top.v(161): truncated value with size 10 to match size of target (1)" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752256912173 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE0_CV_golden_top.v(115) " "Output port \"HEX5\" at DE0_CV_golden_top.v(115) has no driver" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752256912178 "|DE0_CV_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE0_CV_golden_top.v(123) " "Output port \"LEDR\" at DE0_CV_golden_top.v(123) has no driver" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752256912178 "|DE0_CV_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mux_2 wb_mux_2:wb_mux_inst " "Elaborating entity \"wb_mux_2\" for hierarchy \"wb_mux_2:wb_mux_inst\"" {  } { { "DE0_CV_golden_top.v" "wb_mux_inst" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishboneram wishboneram:u_ram " "Elaborating entity \"wishboneram\" for hierarchy \"wishboneram:u_ram\"" {  } { { "DE0_CV_golden_top.v" "u_ram" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912199 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dat_o wshbram.v(11) " "Output port \"dat_o\" at wshbram.v(11) has no driver" {  } { { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752256912200 "|DE0_CV_golden_top|wishboneram:u_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmram wishboneram:u_ram\|dmram:u_dmram " "Elaborating entity \"dmram\" for hierarchy \"wishboneram:u_ram\|dmram:u_dmram\"" {  } { { "wshbram.v" "u_dmram" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\"" {  } { { "dmram.v" "altsyncram_component" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\"" {  } { { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component " "Instantiated megafunction \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912259 ""}  } { { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752256912259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ocl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ocl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ocl1 " "Found entity 1: altsyncram_ocl1" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ocl1 wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated " "Elaborating entity \"altsyncram_ocl1\" for hierarchy \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_mrom wishbone_mrom:u_rom " "Elaborating entity \"wishbone_mrom\" for hierarchy \"wishbone_mrom:u_rom\"" {  } { { "DE0_CV_golden_top.v" "u_rom" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mrom wishbone_mrom:u_rom\|mrom:rom " "Elaborating entity \"mrom\" for hierarchy \"wishbone_mrom:u_rom\|mrom:rom\"" {  } { { "wshbrom.v" "rom" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbrom.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wishbone_mrom:u_rom\|mrom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wishbone_mrom:u_rom\|mrom:rom\|altsyncram:altsyncram_component\"" {  } { { "mrom.v" "altsyncram_component" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/mrom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wishbone_mrom:u_rom\|mrom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wishbone_mrom:u_rom\|mrom:rom\|altsyncram:altsyncram_component\"" {  } { { "mrom.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/mrom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wishbone_mrom:u_rom\|mrom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"wishbone_mrom:u_rom\|mrom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256912344 ""}  } { { "mrom.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/mrom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752256912344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvf1 " "Found entity 1: altsyncram_jvf1" {  } { { "db/altsyncram_jvf1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_jvf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752256912404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvf1 wishbone_mrom:u_rom\|mrom:rom\|altsyncram:altsyncram_component\|altsyncram_jvf1:auto_generated " "Elaborating entity \"altsyncram_jvf1\" for hierarchy \"wishbone_mrom:u_rom\|mrom:rom\|altsyncram:altsyncram_component\|altsyncram_jvf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poliriscv_sc32 poliriscv_sc32:u_poliriscv " "Elaborating entity \"poliriscv_sc32\" for hierarchy \"poliriscv_sc32:u_poliriscv\"" {  } { { "DE0_CV_golden_top.v" "u_poliriscv" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DM_write_enable ep2.v(381) " "Verilog HDL or VHDL warning at ep2.v(381): object \"DM_write_enable\" assigned a value but never read" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752256912410 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfi_rd ep2.v(346) " "Verilog HDL or VHDL warning at ep2.v(346): object \"rfi_rd\" assigned a value but never read" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752256912410 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ACK_I ep2.v(243) " "Verilog HDL Always Construct warning at ep2.v(243): variable \"ACK_I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 243 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1752256912410 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ACK_I ep2.v(252) " "Verilog HDL Always Construct warning at ep2.v(252): variable \"ACK_I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1752256912410 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DAT_I ep2.v(253) " "Verilog HDL Always Construct warning at ep2.v(253): variable \"DAT_I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1752256912410 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ACK_I ep2.v(267) " "Verilog HDL Always Construct warning at ep2.v(267): variable \"ACK_I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1752256912410 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ACK_I ep2.v(276) " "Verilog HDL Always Construct warning at ep2.v(276): variable \"ACK_I\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1752256912410 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CYC_O ep2.v(233) " "Verilog HDL Always Construct warning at ep2.v(233): inferring latch(es) for variable \"CYC_O\", which holds its previous value in one or more paths through the always construct" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STB_O ep2.v(233) " "Verilog HDL Always Construct warning at ep2.v(233): inferring latch(es) for variable \"STB_O\", which holds its previous value in one or more paths through the always construct" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 233 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 ep2.v(372) " "Verilog HDL assignment warning at ep2.v(372): truncated value with size 12 to match size of target (1)" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ep2.v(405) " "Verilog HDL Case Statement warning at ep2.v(405): incomplete case statement has no default case item" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 405 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ep2.v(462) " "Verilog HDL Case Statement warning at ep2.v(462): incomplete case statement has no default case item" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 462 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ep2.v(391) " "Verilog HDL Case Statement warning at ep2.v(391): incomplete case statement has no default case item" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 391 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SEL_O ep2.v(204) " "Output port \"SEL_O\" at ep2.v(204) has no driver" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STB_O ep2.v(233) " "Inferred latch for \"STB_O\" at ep2.v(233)" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CYC_O ep2.v(233) " "Inferred latch for \"CYC_O\" at ep2.v(233)" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath poliriscv_sc32:u_poliriscv\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"poliriscv_sc32:u_poliriscv\|datapath:dp\"" {  } { { "ep2.v" "dp" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile poliriscv_sc32:u_poliriscv\|datapath:dp\|registerfile:regs " "Elaborating entity \"registerfile\" for hierarchy \"poliriscv_sc32:u_poliriscv\|datapath:dp\|registerfile:regs\"" {  } { { "ep2.v" "regs" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu poliriscv_sc32:u_poliriscv\|datapath:dp\|alu:alu_core " "Elaborating entity \"alu\" for hierarchy \"poliriscv_sc32:u_poliriscv\|datapath:dp\|alu:alu_core\"" {  } { { "ep2.v" "alu_core" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912415 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maiorque ep2.v(26) " "Verilog HDL or VHDL warning at ep2.v(26): object \"maiorque\" assigned a value but never read" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752256912417 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv|datapath:dp|alu:alu_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maiorque_unsigned ep2.v(27) " "Verilog HDL or VHDL warning at ep2.v(27): object \"maiorque_unsigned\" assigned a value but never read" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752256912417 "|DE0_CV_golden_top|poliriscv_sc32:u_poliriscv|datapath:dp|alu:alu_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdecoder hexdecoder:hex5 " "Elaborating entity \"hexdecoder\" for hierarchy \"hexdecoder:hex5\"" {  } { { "DE0_CV_golden_top.v" "hex5" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgenerator clockgenerator:clkg " "Elaborating entity \"clockgenerator\" for hierarchy \"clockgenerator:clkg\"" {  } { { "DE0_CV_golden_top.v" "clkg" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256912421 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outclk clockgen.v(24) " "Verilog HDL Always Construct warning at clockgen.v(24): inferring latch(es) for variable \"outclk\", which holds its previous value in one or more paths through the always construct" {  } { { "clockgen.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/clockgen.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1752256912422 "|DE0_CV_golden_top|clockgenerator:clkg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outclk clockgen.v(26) " "Inferred latch for \"outclk\" at clockgen.v(26)" {  } { { "clockgen.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/clockgen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256912422 "|DE0_CV_golden_top|clockgenerator:clkg"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[0\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[1\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[2\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[3\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[4\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[5\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[6\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[7\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[8\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[9\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[10\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[11\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[12\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[13\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[14\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[15\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[16\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[17\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[18\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[19\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[20\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[21\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[22\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[23\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[24\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[25\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[26\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[27\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[28\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[29\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[30\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[31\] " "Synthesized away node \"wishboneram:u_ram\|dmram:u_dmram\|altsyncram:altsyncram_component\|altsyncram_ocl1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ocl1.tdf" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/db/altsyncram_ocl1.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dmram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/dmram.v" 86 0 0 } } { "wshbram.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/wshbram.v" 33 0 0 } } { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 273 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256912584 "|DE0_CV_golden_top|wishboneram:u_ram|dmram:u_dmram|altsyncram:altsyncram_component|altsyncram_ocl1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1752256912584 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1752256912584 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "poliriscv_sc32:u_poliriscv\|datapath:dp\|registerfile:regs\|registerfile " "RAM logic \"poliriscv_sc32:u_poliriscv\|datapath:dp\|registerfile:regs\|registerfile\" is uninferred due to asynchronous read logic" {  } { { "ep2.v" "registerfile" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 73 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1752256912907 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1752256912907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "clockgenerator:clkg\|outclk " "LATCH primitive \"clockgenerator:clkg\|outclk\" is permanently enabled" {  } { { "clockgen.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/clockgen.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1752256912971 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockgenerator:clkg\|outclk~0 " "Found clock multiplexer clockgenerator:clkg\|outclk~0" {  } { { "clockgen.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/clockgen.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1752256912980 "|DE0_CV_golden_top|clockgenerator:clkg|outclk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockgenerator:clkg\|outclk~1 " "Found clock multiplexer clockgenerator:clkg\|outclk~1" {  } { { "clockgen.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/clockgen.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1752256912980 "|DE0_CV_golden_top|clockgenerator:clkg|outclk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clockgenerator:clkg\|outclk~2 " "Found clock multiplexer clockgenerator:clkg\|outclk~2" {  } { { "clockgen.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/clockgen.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1752256912980 "|DE0_CV_golden_top|clockgenerator:clkg|outclk~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1752256912980 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752256914920 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "poliriscv_sc32:u_poliriscv\|STB_O poliriscv_sc32:u_poliriscv\|CYC_O " "Duplicate LATCH primitive \"poliriscv_sc32:u_poliriscv\|STB_O\" merged with LATCH primitive \"poliriscv_sc32:u_poliriscv\|CYC_O\"" {  } { { "ep2.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/ep2.v" 203 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1752256914956 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1752256914956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752256916876 "|DE0_CV_golden_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752256916876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752256917089 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1752256922757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Operador/Downloads/danquartus/danQuartus/output_files/poliriscv.map.smsg " "Generated suppressed messages file C:/Users/Operador/Downloads/danquartus/danQuartus/output_files/poliriscv.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256922900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752256923180 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752256923180 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256923465 "|DE0_CV_golden_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256923465 "|DE0_CV_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256923465 "|DE0_CV_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256923465 "|DE0_CV_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256923465 "|DE0_CV_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256923465 "|DE0_CV_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256923465 "|DE0_CV_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0_CV_golden_top.v" "" { Text "C:/Users/Operador/Downloads/danquartus/danQuartus/DE0_CV_golden_top.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1752256923465 "|DE0_CV_golden_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1752256923465 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2787 " "Implemented 2787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752256923476 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752256923476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2687 " "Implemented 2687 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752256923476 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1752256923476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752256923476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752256923522 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 15:02:03 2025 " "Processing ended: Fri Jul 11 15:02:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752256923522 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752256923522 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752256923522 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752256923522 ""}
