{
  "module_name": "gpucc-msm8998.c",
  "hash_id": "6e7ab669bd673648d546feaa7d8d52c8a6f4b0cef26862955dbe7f0cb874e399",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gpucc-msm8998.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gpucc-msm8998.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_GPLL0,\n\tP_GPUPLL0_OUT_EVEN,\n};\n\n \nstatic struct clk_branch gpucc_cxo_clk = {\n\t.halt_reg = 0x1020,\n\t.clkr = {\n\t\t.enable_reg = 0x1020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpucc_cxo_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\"\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t},\n\t},\n};\n\nstatic struct pll_vco fabia_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n\t{ 125000000, 1000000000, 1 },\n};\n\nstatic const struct clk_div_table post_div_table_fabia_even[] = {\n\t{ 0x0, 1 },\n\t{ 0x1, 2 },\n\t{ 0x3, 4 },\n\t{ 0x7, 8 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll gpupll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.vco_table = fabia_vco,\n\t.num_vco = ARRAY_SIZE(fabia_vco),\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpupll0\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpucc_cxo_clk.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_fabia_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpupll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_fabia_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_fabia_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_FABIA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpupll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpupll0.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_fabia_ops,\n\t},\n};\n\nstatic const struct parent_map gpu_xo_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 5 },\n};\n\nstatic const struct clk_parent_data gpu_xo_gpll0[] = {\n\t{ .hw = &gpucc_cxo_clk.clkr.hw },\n\t{ .fw_name = \"gpll0\", .name = \"gcc_gpu_gpll0_clk\" },\n};\n\nstatic const struct parent_map gpu_xo_gpupll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPUPLL0_OUT_EVEN, 1 },\n};\n\nstatic const struct clk_hw *gpu_xo_gpupll0[] = {\n\t&gpucc_cxo_clk.clkr.hw,\n\t&gpupll0_out_even.clkr.hw,\n};\n\nstatic const struct freq_tbl ftbl_rbcpr_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rbcpr_clk_src = {\n\t.cmd_rcgr = 0x1030,\n\t.hid_width = 5,\n\t.parent_map = gpu_xo_gpll0_map,\n\t.freq_tbl = ftbl_rbcpr_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rbcpr_clk_src\",\n\t\t.parent_data = gpu_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gpu_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gfx3d_clk_src[] = {\n\t{ .src = P_GPUPLL0_OUT_EVEN, .pre_div = 3 },\n\t{ }\n};\n\nstatic struct clk_rcg2 gfx3d_clk_src = {\n\t.cmd_rcgr = 0x1070,\n\t.hid_width = 5,\n\t.parent_map = gpu_xo_gpupll0_map,\n\t.freq_tbl = ftbl_gfx3d_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gfx3d_clk_src\",\n\t\t.parent_hws = gpu_xo_gpupll0,\n\t\t.num_parents = ARRAY_SIZE(gpu_xo_gpupll0),\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_rbbmtimer_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rbbmtimer_clk_src = {\n\t.cmd_rcgr = 0x10b0,\n\t.hid_width = 5,\n\t.parent_map = gpu_xo_gpll0_map,\n\t.freq_tbl = ftbl_rbbmtimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rbbmtimer_clk_src\",\n\t\t.parent_data = gpu_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gpu_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gfx3d_isense_clk_src[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(40000000, P_GPLL0, 15, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(300000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gfx3d_isense_clk_src = {\n\t.cmd_rcgr = 0x1100,\n\t.hid_width = 5,\n\t.parent_map = gpu_xo_gpll0_map,\n\t.freq_tbl = ftbl_gfx3d_isense_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gfx3d_isense_clk_src\",\n\t\t.parent_data = gpu_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gpu_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch rbcpr_clk = {\n\t.halt_reg = 0x1054,\n\t.clkr = {\n\t\t.enable_reg = 0x1054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"rbcpr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &rbcpr_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gfx3d_clk = {\n\t.halt_reg = 0x1098,\n\t.clkr = {\n\t\t.enable_reg = 0x1098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gfx3d_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gfx3d_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch rbbmtimer_clk = {\n\t.halt_reg = 0x10d0,\n\t.clkr = {\n\t\t.enable_reg = 0x10d0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"rbbmtimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &rbbmtimer_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gfx3d_isense_clk = {\n\t.halt_reg = 0x1124,\n\t.clkr = {\n\t\t.enable_reg = 0x1124,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gfx3d_isense_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){ &gfx3d_isense_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc gpu_cx_gdsc = {\n\t.gdscr = 0x1004,\n\t.gds_hw_ctrl = 0x1008,\n\t.pd = {\n\t\t.name = \"gpu_cx\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc gpu_gx_gdsc = {\n\t.gdscr = 0x1094,\n\t.clamp_io_ctrl = 0x130,\n\t.resets = (unsigned int []){ GPU_GX_BCR },\n\t.reset_count = 1,\n\t.cxcs = (unsigned int []){ 0x1098 },\n\t.cxc_count = 1,\n\t.pd = {\n\t\t.name = \"gpu_gx\",\n\t},\n\t.parent = &gpu_cx_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON | PWRSTS_RET,\n\t.flags = CLAMP_IO | SW_RESET | AON_RESET | NO_RET_PERIPH,\n};\n\nstatic struct clk_regmap *gpucc_msm8998_clocks[] = {\n\t[GPUPLL0] = &gpupll0.clkr,\n\t[GPUPLL0_OUT_EVEN] = &gpupll0_out_even.clkr,\n\t[RBCPR_CLK_SRC] = &rbcpr_clk_src.clkr,\n\t[GFX3D_CLK_SRC] = &gfx3d_clk_src.clkr,\n\t[RBBMTIMER_CLK_SRC] = &rbbmtimer_clk_src.clkr,\n\t[GFX3D_ISENSE_CLK_SRC] = &gfx3d_isense_clk_src.clkr,\n\t[RBCPR_CLK] = &rbcpr_clk.clkr,\n\t[GFX3D_CLK] = &gfx3d_clk.clkr,\n\t[RBBMTIMER_CLK] = &rbbmtimer_clk.clkr,\n\t[GFX3D_ISENSE_CLK] = &gfx3d_isense_clk.clkr,\n\t[GPUCC_CXO_CLK] = &gpucc_cxo_clk.clkr,\n};\n\nstatic struct gdsc *gpucc_msm8998_gdscs[] = {\n\t[GPU_CX_GDSC] = &gpu_cx_gdsc,\n\t[GPU_GX_GDSC] = &gpu_gx_gdsc,\n};\n\nstatic const struct qcom_reset_map gpucc_msm8998_resets[] = {\n\t[GPU_CX_BCR] = { 0x1000 },\n\t[RBCPR_BCR] = { 0x1050 },\n\t[GPU_GX_BCR] = { 0x1090 },\n\t[GPU_ISENSE_BCR] = { 0x1120 },\n};\n\nstatic const struct regmap_config gpucc_msm8998_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x9000,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gpucc_msm8998_desc = {\n\t.config = &gpucc_msm8998_regmap_config,\n\t.clks = gpucc_msm8998_clocks,\n\t.num_clks = ARRAY_SIZE(gpucc_msm8998_clocks),\n\t.resets = gpucc_msm8998_resets,\n\t.num_resets = ARRAY_SIZE(gpucc_msm8998_resets),\n\t.gdscs = gpucc_msm8998_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gpucc_msm8998_gdscs),\n};\n\nstatic const struct of_device_id gpucc_msm8998_match_table[] = {\n\t{ .compatible = \"qcom,msm8998-gpucc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gpucc_msm8998_match_table);\n\nstatic int gpucc_msm8998_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gpucc_msm8998_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tregmap_write_bits(regmap, gfx3d_clk.clkr.enable_reg, BIT(13), BIT(13));\n\t \n\tregmap_write_bits(regmap, gfx3d_clk.clkr.enable_reg, BIT(0), BIT(0));\n\n\treturn qcom_cc_really_probe(pdev, &gpucc_msm8998_desc, regmap);\n}\n\nstatic struct platform_driver gpucc_msm8998_driver = {\n\t.probe\t\t= gpucc_msm8998_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gpucc-msm8998\",\n\t\t.of_match_table = gpucc_msm8998_match_table,\n\t},\n};\nmodule_platform_driver(gpucc_msm8998_driver);\n\nMODULE_DESCRIPTION(\"QCOM GPUCC MSM8998 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}