{
    "generate_endgenerate/generate_case_00/no_arch": {
        "test_name": "generate_endgenerate/generate_case_00/no_arch",
        "verilog": "generate_case_00.v",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 23.7,
        "elaboration_time(ms)": 21.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 21.4,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_case_01/no_arch": {
        "test_name": "generate_endgenerate/generate_case_01/no_arch",
        "verilog": "generate_case_01.v",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 23.6,
        "elaboration_time(ms)": 20.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 20.6,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_case_10/no_arch": {
        "test_name": "generate_endgenerate/generate_case_10/no_arch",
        "verilog": "generate_case_10.v",
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 36.6,
        "elaboration_time(ms)": 33.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.6,
        "Pi": 3,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_case_11/no_arch": {
        "test_name": "generate_endgenerate/generate_case_11/no_arch",
        "verilog": "generate_case_11.v",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 36.9,
        "elaboration_time(ms)": 33.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 33.9,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_else_if_0/no_arch": {
        "test_name": "generate_endgenerate/generate_else_if_0/no_arch",
        "verilog": "generate_else_if_0.v",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 36.5,
        "elaboration_time(ms)": 33.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 33.6,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_else_if_1/no_arch": {
        "test_name": "generate_endgenerate/generate_else_if_1/no_arch",
        "verilog": "generate_else_if_1.v",
        "max_rss(MiB)": 39.4,
        "exec_time(ms)": 22.6,
        "elaboration_time(ms)": 20,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 20.1,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_if_else_0/no_arch": {
        "test_name": "generate_endgenerate/generate_if_else_0/no_arch",
        "verilog": "generate_if_else_0.v",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 35.7,
        "elaboration_time(ms)": 32.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 32.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "generate_endgenerate/generate_if_else_1/no_arch": {
        "test_name": "generate_endgenerate/generate_if_else_1/no_arch",
        "verilog": "generate_if_else_1.v",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 38.4,
        "elaboration_time(ms)": 35.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 35.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
