

================================================================
== Vivado HLS Report for 'minver_hwa'
================================================================
* Date:           Fri Apr 28 10:28:32 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_minver
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.69|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1         |    3|    3|         1|          -|          -|      3|    no    |
        |- Loop 2         |   54|  654| 54 ~ 216 |          -|          -| 1 ~ 3 |    no    |
        | + Loop 2.1      |    4|    6|         5|          1|          1| 1 ~ 3 |    yes   |
        | + Loop 2.2      |    7|    7|         4|          2|          1|      3|    yes   |
        | + Loop 2.3      |   18|   18|        17|          1|          1|      3|    yes   |
        | + Loop 2.4      |    6|  156|  2 ~ 52  |          -|          -|      3|    no    |
        |  ++ Loop 2.4.1  |    6|   33|  2 ~ 11  |          -|          -|      3|    no    |
        |- Loop 3         |    ?|    ?|         ?|          -|          -|      3|    no    |
        | + Loop 3.1      |    ?|    ?|        15|          -|          -|      ?|    no    |
        |  ++ Loop 3.1.1  |    9|    9|         3|          3|          1|      3|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    487|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|    1472|   1481|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    691|
|Register         |        -|      -|     716|     38|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|    2188|   2697|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |minver_hwa_dcmp_6g8j_U7  |minver_hwa_dcmp_6g8j  |        0|      0|  130|  133|
    |minver_hwa_fcmp_3fYi_U5  |minver_hwa_fcmp_3fYi  |        0|      0|   66|   70|
    |minver_hwa_fcmp_3fYi_U6  |minver_hwa_fcmp_3fYi  |        0|      0|   66|   70|
    |minver_hwa_fdiv_3dEe_U3  |minver_hwa_fdiv_3dEe  |        0|      0|  762|  809|
    |minver_hwa_fmul_3cud_U2  |minver_hwa_fmul_3cud  |        0|      3|  143|  140|
    |minver_hwa_fpext_eOg_U4  |minver_hwa_fpext_eOg  |        0|      0|  100|   54|
    |minver_hwa_fsub_3bkb_U1  |minver_hwa_fsub_3bkb  |        0|      2|  205|  205|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5| 1472| 1481|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |work_U  |minver_hwa_work  |        1|  0|   0|   500|    2|     1|         1000|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total   |                 |        1|  0|   0|   500|    2|     1|         1000|
    +--------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_416_p2          |     +    |      0|  0|   2|           2|           1|
    |i_6_fu_517_p2          |     +    |      0|  0|  32|           1|          32|
    |i_7_fu_1037_p2         |     +    |      0|  0|   2|           2|           1|
    |i_8_fu_867_p2          |     +    |      0|  0|   2|           2|           1|
    |i_9_fu_893_p2          |     +    |      0|  0|   2|           2|           1|
    |j_3_fu_831_p2          |     +    |      0|  0|   2|           2|           1|
    |j_4_fu_1106_p2         |     +    |      0|  0|   2|           2|           1|
    |j_5_fu_985_p2          |     +    |      0|  0|   2|           2|           1|
    |k_fu_438_p2            |     +    |      0|  0|   2|           2|           1|
    |tmp_21_fu_706_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_54_fu_507_p2       |     +    |      0|  0|   2|           5|           5|
    |tmp_61_fu_1090_p2      |     +    |      0|  0|   2|           5|           5|
    |tmp_62_fu_841_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_63_fu_851_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_64_fu_877_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_67_fu_927_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp_69_fu_1001_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_70_fu_1011_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_16_fu_700_p2       |     -    |      0|  0|   5|           5|           5|
    |tmp_50_fu_501_p2       |     -    |      0|  0|   2|           5|           5|
    |tmp_60_fu_1084_p2      |     -    |      0|  0|   2|           5|           5|
    |tmp_66_fu_921_p2       |     -    |      0|  0|   5|           5|           5|
    |tmp_9_fu_473_p2        |     -    |      0|  0|   5|           5|           5|
    |tmp_29_fu_752_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_34_fu_815_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_39_fu_559_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_46_fu_654_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_48_fu_660_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp_53_fu_973_p2       |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_1031_p2   |   icmp   |      0|  0|   1|           2|           2|
    |exitcond2_fu_979_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond3_fu_887_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond4_fu_861_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond5_fu_825_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond6_fu_479_p2    |   icmp   |      0|  0|  11|          32|           2|
    |exitcond7_fu_410_p2    |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_1100_p2    |   icmp   |      0|  0|   1|           2|           2|
    |notlhs1_fu_734_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs2_fu_797_p2      |   icmp   |      0|  0|   4|          11|           2|
    |notlhs3_fu_618_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs4_fu_636_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs5_fu_955_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_541_p2       |   icmp   |      0|  0|   3|           8|           2|
    |notrhs1_fu_740_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs2_fu_803_p2      |   icmp   |      0|  0|  18|          52|           1|
    |notrhs3_fu_624_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs4_fu_642_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs5_fu_961_p2      |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_547_p2       |   icmp   |      0|  0|   8|          23|           1|
    |tmp_15_fu_899_p2       |   icmp   |      0|  0|   1|           2|           2|
    |tmp_1_fu_821_p2        |   icmp   |      0|  0|  11|          32|          32|
    |tmp_20_fu_991_p2       |   icmp   |      0|  0|   1|           2|           2|
    |tmp_2_fu_432_p2        |   icmp   |      0|  0|   1|           2|           2|
    |tmp_8_fu_1052_p2       |   icmp   |      0|  0|   1|           2|           2|
    |tmp_17_fu_746_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_32_fu_809_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_37_fu_553_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_44_fu_630_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_45_fu_648_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_51_fu_967_p2       |    or    |      0|  0|   1|           1|           1|
    |api_fu_768_p3          |  select  |      0|  0|  32|           1|          32|
    |r_2_fu_672_p3          |  select  |      0|  0|  32|           1|          32|
    |w_4_fu_575_p3          |  select  |      0|  0|  32|           1|          32|
    |wmax_1_fu_666_p3       |  select  |      0|  0|  32|           1|          32|
    |f_neg_i1_fu_758_p2     |    xor   |      0|  0|  43|          32|          33|
    |f_neg_i_fu_565_p2      |    xor   |      0|  0|  43|          32|          33|
    |tmp_18_neg_fu_1021_p2  |    xor   |      0|  0|  43|          32|          33|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 487|         503|         423|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |a_Addr_A_orig             |   64|          9|   32|        288|
    |a_Addr_B_orig             |   64|          9|   32|        288|
    |a_Din_A                   |   32|          4|   32|        128|
    |a_Din_B                   |   32|          5|   32|        160|
    |a_WEN_A                   |    4|          2|    4|          8|
    |a_WEN_B                   |    4|          2|    4|          8|
    |ap_NS_fsm                 |  154|         70|    1|         70|
    |ap_enable_reg_pp0_iter4   |    1|          2|    1|          2|
    |ap_enable_reg_pp2_iter16  |    1|          2|    1|          2|
    |grp_fu_351_p0             |   32|          4|   32|        128|
    |grp_fu_362_opcode         |    5|          3|    5|         15|
    |grp_fu_362_p0             |   32|          3|   32|         96|
    |i_2_reg_286               |    2|          2|    2|          4|
    |i_3_reg_297               |    2|          2|    2|          4|
    |i_4_reg_319               |    2|          2|    2|          4|
    |i_5_reg_241               |    2|          2|    2|          4|
    |i_reg_229                 |    2|          2|    2|          4|
    |j_1_reg_308               |    2|          2|    2|          4|
    |j_2_reg_331               |    2|          2|    2|          4|
    |j_phi_fu_279_p4           |    2|          2|    2|          4|
    |j_reg_275                 |    2|          2|    2|          4|
    |r_1_phi_fu_268_p4         |   32|          2|   32|         64|
    |r_1_reg_265               |   32|          2|   32|         64|
    |r_fu_90                   |   32|          2|   32|         64|
    |reg_386                   |    2|          2|    2|          4|
    |reg_393                   |   32|          2|   32|         64|
    |reg_403                   |   32|          2|   32|         64|
    |wmax_phi_fu_257_p4        |   32|          2|   32|         64|
    |wmax_reg_253              |   32|          2|   32|         64|
    |work_address0             |    9|          6|    9|         54|
    |work_address1             |    9|          5|    9|         45|
    |work_d0                   |    2|          4|    2|          8|
    |work_d1                   |    2|          3|    2|          6|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  691|        167|  474|       1794|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |a_addr_10_reg_1329                            |   4|   0|    4|          0|
    |a_addr_2_reg_1383                             |   4|   0|    4|          0|
    |a_addr_3_reg_1388                             |   2|   0|    4|          2|
    |a_addr_4_reg_1253                             |   4|   0|    4|          0|
    |a_addr_5_reg_1259                             |   4|   0|    4|          0|
    |a_addr_6_reg_1274                             |   4|   0|    4|          0|
    |a_addr_7_reg_1161                             |   2|   0|    4|          2|
    |a_addr_8_reg_1297                             |   4|   0|    4|          0|
    |ap_CS_fsm                                     |  69|   0|   69|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16                      |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                       |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter3_w_4_reg_1180        |  32|   0|   32|          0|
    |ap_pipeline_reg_pp1_iter1_a_addr_5_reg_1259   |   4|   0|    4|          0|
    |ap_pipeline_reg_pp1_iter1_exitcond5_reg_1244  |   1|   0|    1|          0|
    |api_reg_1214                                  |  32|   0|   32|          0|
    |exitcond4_reg_1265                            |   1|   0|    1|          0|
    |exitcond5_reg_1244                            |   1|   0|    1|          0|
    |exitcond6_reg_1166                            |   1|   0|    1|          0|
    |i_2_reg_286                                   |   2|   0|    2|          0|
    |i_3_reg_297                                   |   2|   0|    2|          0|
    |i_4_reg_319                                   |   2|   0|    2|          0|
    |i_5_cast7_reg_1136                            |   2|   0|   32|         30|
    |i_5_reg_241                                   |   2|   0|    2|          0|
    |i_6_reg_1175                                  |  32|   0|   32|          0|
    |i_7_reg_1353                                  |   2|   0|    2|          0|
    |i_9_reg_1283                                  |   2|   0|    2|          0|
    |i_reg_229                                     |   2|   0|    2|          0|
    |j_1_reg_308                                   |   2|   0|    2|          0|
    |j_2_reg_331                                   |   2|   0|    2|          0|
    |j_3_reg_1248                                  |   2|   0|    2|          0|
    |j_4_reg_1396                                  |   2|   0|    2|          0|
    |j_5_reg_1315                                  |   2|   0|    2|          0|
    |j_reg_275                                     |   2|   0|    2|          0|
    |k_reg_1131                                    |   2|   0|    2|          0|
    |r_1_reg_265                                   |  32|   0|   32|          0|
    |r_fu_90                                       |  32|   0|   32|          0|
    |r_load_reg_1198                               |  32|   0|   32|          0|
    |reg_380                                       |  32|   0|   32|          0|
    |reg_386                                       |   2|   0|    2|          0|
    |reg_393                                       |  32|   0|   32|          0|
    |reg_403                                       |  32|   0|   32|          0|
    |tmp_15_reg_1288                               |   1|   0|    1|          0|
    |tmp_16_reg_1204                               |   5|   0|    5|          0|
    |tmp_20_reg_1320                               |   1|   0|    1|          0|
    |tmp_22_reg_1340                               |  32|   0|   32|          0|
    |tmp_23_reg_1345                               |  32|   0|   32|          0|
    |tmp_2_reg_1127                                |   1|   0|    1|          0|
    |tmp_3_cast_reg_1147                           |   2|   0|    5|          3|
    |tmp_3_reg_1142                                |   2|   0|   64|         62|
    |tmp_48_reg_1187                               |   1|   0|    1|          0|
    |tmp_53_reg_1308                               |   1|   0|    1|          0|
    |tmp_5_reg_1219                                |  64|   0|   64|          0|
    |tmp_66_reg_1292                               |   5|   0|    5|          0|
    |tmp_9_reg_1154                                |   5|   0|    5|          0|
    |tmp_cast_reg_1358                             |   2|   0|    5|          3|
    |w_3_to_int_reg_1303                           |  32|   0|   32|          0|
    |w_4_reg_1180                                  |  32|   0|   32|          0|
    |wmax_reg_253                                  |  32|   0|   32|          0|
    |work_addr_1_reg_1363                          |   2|   0|    9|          7|
    |work_addr_2_reg_1372                          |   2|   0|    9|          7|
    |work_addr_3_reg_1232                          |   2|   0|    9|          7|
    |work_addr_4_reg_1238                          |   9|   0|    9|          0|
    |work_load_1_reg_1378                          |   2|   0|    2|          0|
    |a_addr_6_reg_1274                             |   0|   4|    4|          0|
    |exitcond4_reg_1265                            |   0|   1|    1|          0|
    |exitcond6_reg_1166                            |   0|   1|    1|          0|
    |r_1_reg_265                                   |   0|  32|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 716|  38|  877|        123|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  minver_hwa  | return value |
|ap_return  | out |   32| ap_ctrl_hs |  minver_hwa  | return value |
|a_Addr_A   | out |   32|    bram    |       a      |     array    |
|a_EN_A     | out |    1|    bram    |       a      |     array    |
|a_WEN_A    | out |    4|    bram    |       a      |     array    |
|a_Din_A    | out |   32|    bram    |       a      |     array    |
|a_Dout_A   |  in |   32|    bram    |       a      |     array    |
|a_Clk_A    | out |    1|    bram    |       a      |     array    |
|a_Rst_A    | out |    1|    bram    |       a      |     array    |
|a_Addr_B   | out |   32|    bram    |       a      |     array    |
|a_EN_B     | out |    1|    bram    |       a      |     array    |
|a_WEN_B    | out |    4|    bram    |       a      |     array    |
|a_Din_B    | out |   32|    bram    |       a      |     array    |
|a_Dout_B   |  in |   32|    bram    |       a      |     array    |
|a_Clk_B    | out |    1|    bram    |       a      |     array    |
|a_Rst_B    | out |    1|    bram    |       a      |     array    |
+-----------+-----+-----+------------+--------------+--------------+

