<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="mipi_pi_top" device_def="T20F169" location="C:\Users\sanas\OneDrive\Documents\bridge" version="2021.2.323" db_version="20211502" last_change_date="Thu May 26 17:09:22 2022" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1B_1C_1D" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="2A" iostd="1.2 V"/>
            <efxpt:iobank name="2B" iostd="1.2 V"/>
            <efxpt:iobank name="3A_3B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3C_3D_3E" iostd="1.8 V LVCMOS"/>
            <efxpt:iobank name="4A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="BR" iostd="1.2 V"/>
            <efxpt:iobank name="TL" iostd="1.2 V"/>
            <efxpt:iobank name="TR" iostd="1.2 V"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
    </efxpt:device_info>
    <efxpt:gpio_info device_def="T20F169">
        <efxpt:gpio name="i_arstn" gpio_def="GPIOR_158" mode="input" bus_name="" is_lvds_gpio="false" io_standard="">
            <efxpt:input_config name="i_arstn" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="i_mref_clk" gpio_def="GPIOR_81" mode="input" bus_name="" is_lvds_gpio="false" io_standard="">
            <efxpt:input_config name="i_mref_clk" name_ddio_lo="" conn_type="mipi_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="key1" gpio_def="GPIOL_13" mode="input" bus_name="" is_lvds_gpio="false" io_standard="">
            <efxpt:input_config name="key1" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="key2" gpio_def="GPIOL_12" mode="input" bus_name="" is_lvds_gpio="false" io_standard="">
            <efxpt:input_config name="key2" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="mipi_cal_clk" gpio_def="GPIOL_73" mode="clkout" bus_name="" is_lvds_gpio="false" io_standard="">
            <efxpt:output_config name="" name_ddio_lo="" register_option="none" clock_name="mipi_cal_clk" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:gpio name="pll_clkin" gpio_def="GPIOR_76" mode="input" bus_name="" is_lvds_gpio="false" io_standard="">
            <efxpt:input_config name="pll_clkin" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="pll_inst1" pll_def="PLL_TR0" ref_clock_name="" ref_clock_freq="50.00" multiplier="2" pre_divider="1" post_divider="1" reset_name="" locked_name="" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="mipi_cal_clk" number="0" out_divider="14" adv_out_phase_shift="0"/>
            <efxpt:output_clock name="mipi_pclk" number="1" out_divider="21" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="mipi_cal_clk" feedback_mode="core"/>
        </efxpt:pll>
        <efxpt:pll name="pll_inst2" pll_def="PLL_TR1" ref_clock_name="" ref_clock_freq="50.00" multiplier="54" pre_divider="2" post_divider="1" reset_name="" locked_name="i_pll_locked" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="mipi_inst2_ESC_CLK" number="1" out_divider="67" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="" feedback_mode="internal"/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:lvds_info/>
    <efxpt:mipi_info>
        <efxpt:mipi name="mipi_inst1" mipi_def="MIPI_RX0" ops_type="rx">
            <efxpt:mrx_info dphy_calib_clock_freq="100.0">
                <efxpt:gen_pin>
                    <efxpt:pin name="mipi_inst1_ULPS_CLK" type_name="ULPS_CLK" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_RXDN" type_name="RXDN" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_HSYNC" type_name="HSYNC" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_DATA" type_name="DATA" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_CLEAR" type_name="CLEAR" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_TST_LOAD" type_name="TST_LOAD" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_VSYNC" type_name="VSYNC" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_TST_OUT" type_name="TST_OUT" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_RXDP" type_name="RXDP" is_bus="true"/>
                    <efxpt:pin name="mipi_cal_clk" type_name="CAL_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="mipi_inst1_TST_CLK" type_name="TST_CLK" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_TYPE" type_name="TYPE" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_TST_DATA" type_name="TST_DATA" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_CNT" type_name="CNT" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_LANES" type_name="LANES" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_DPHY_TST_CLK" type_name="DPHY_TST_CLK" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_ULPS" type_name="ULPS" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_VC_ENA" type_name="VC_ENA" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_DPHY_RSTN" type_name="DPHY_RSTN" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_VC" type_name="VC" is_bus="true"/>
                    <efxpt:pin name="mipi_inst1_ERR" type_name="ERROR" is_bus="true"/>
                    <efxpt:pin name="mipi_pclk" type_name="PIXEL_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="mipi_inst1_RSTN" type_name="RSTN" is_bus="false"/>
                    <efxpt:pin name="mipi_inst1_VALID" type_name="VALID" is_bus="false"/>
                </efxpt:gen_pin>
                <efxpt:phy_lane lane_id="0" logical_lane_id="0" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="1" logical_lane_id="1" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="2" logical_lane_id="4" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="3" logical_lane_id="2" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="4" logical_lane_id="3" is_pn_swap="false"/>
                <efxpt:rx_timing t_clk_settle="9" t_hs_settle="8"/>
            </efxpt:mrx_info>
        </efxpt:mipi>
        <efxpt:mipi name="mipi_inst2" mipi_def="MIPI_TX0" ops_type="tx">
            <efxpt:mtx_info ref_clock_freq="26.0" phy_tx_freq_code="364" is_cont_phy_clocking="false" esc_clock_freq="20.0">
                <efxpt:gen_pin>
                    <efxpt:pin name="mipi_inst2_VC" type_name="VC" is_bus="true"/>
                    <efxpt:pin name="mipi_inst2_FRAME_MODE" type_name="FRAME_MODE" is_bus="false"/>
                    <efxpt:pin name="mipi_inst2_TXDP" type_name="TXDP" is_bus="true"/>
                    <efxpt:pin name="mipi_inst2_TYPE" type_name="TYPE" is_bus="true"/>
                    <efxpt:pin name="mipi_inst2_HSYNC" type_name="HSYNC" is_bus="false"/>
                    <efxpt:pin name="mipi_inst2_RSTN" type_name="RSTN" is_bus="false"/>
                    <efxpt:pin name="mipi_inst2_DATA" type_name="DATA" is_bus="true"/>
                    <efxpt:pin name="mipi_inst2_ULPS_CLK_ENTER" type_name="ULPS_CLK_ENTER" is_bus="false"/>
                    <efxpt:pin name="mipi_inst2_LANES" type_name="LANES" is_bus="true"/>
                    <efxpt:pin name="mipi_inst2_ESC_CLK" type_name="ESC_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="mipi_inst2_VSYNC" type_name="VSYNC" is_bus="false"/>
                    <efxpt:pin name="mipi_inst2_VALID" type_name="VALID" is_bus="false"/>
                    <efxpt:pin name="mipi_inst2_ULPS_CLK_EXIT" type_name="ULPS_CLK_EXIT" is_bus="false"/>
                    <efxpt:pin name="mipi_inst2_DPHY_RSTN" type_name="DPHY_RSTN" is_bus="false"/>
                    <efxpt:pin name="mipi_inst2_ULPS_ENTER" type_name="ULPS_ENTER" is_bus="true"/>
                    <efxpt:pin name="mipi_pclk" type_name="PIXEL_CLK" is_bus="false" is_clk="true" is_clk_invert="false"/>
                    <efxpt:pin name="mipi_inst2_TXDN" type_name="TXDN" is_bus="true"/>
                    <efxpt:pin name="mipi_inst2_ULPS_EXIT" type_name="ULPS_EXIT" is_bus="true"/>
                    <efxpt:pin name="mipi_inst2_HRES" type_name="HRES" is_bus="true"/>
                </efxpt:gen_pin>
                <efxpt:phy_lane lane_id="0" logical_lane_id="0" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="1" logical_lane_id="1" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="2" logical_lane_id="4" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="3" logical_lane_id="2" is_pn_swap="false"/>
                <efxpt:phy_lane lane_id="4" logical_lane_id="3" is_pn_swap="false"/>
                <efxpt:tx_timing t_clk_post="6" t_clk_trail="10" t_clk_prepare="4" t_clk_zero="4" t_clk_pre="3" t_hs_prepare="4" t_hs_zero="4" t_hs_trail="17"/>
            </efxpt:mtx_info>
        </efxpt:mipi>
    </efxpt:mipi_info>
    <efxpt:jtag_info>
        <efxpt:jtag name="jtag_inst1" jtag_def="JTAG_USER1">
            <efxpt:gen_pin>
                <efxpt:pin name="jtag_inst1_DRCK" type_name="DRCK" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TMS" type_name="TMS" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_RESET" type_name="RESET" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_RUNTEST" type_name="RUNTEST" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_UPDATE" type_name="UPDATE" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TDI" type_name="TDI" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SHIFT" type_name="SHIFT" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_CAPTURE" type_name="CAPTURE" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TCK" type_name="TCK" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_TDO" type_name="TDO" is_bus="false"/>
                <efxpt:pin name="jtag_inst1_SEL" type_name="SEL" is_bus="false"/>
            </efxpt:gen_pin>
        </efxpt:jtag>
    </efxpt:jtag_info>
</efxpt:design_db>
