// --------------------------------------------------------------------
// Test Reg #1
// --------------------------------------------------------------------
 
// Reset modules
REGWR 0 0000000F 0000000F
REGRD 0
REGCMP 0000000F 0000000F
// Deassert rests
REGWR 0 0000000F 00000000
 
 
REGWR 20 FFFFFFFF 12345678
REGRD 20
REGCMP FFFFFFFF 12345678