

================================================================
== Vitis HLS Report for 'load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2'
================================================================
* Date:           Tue Oct 28 14:00:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.661 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      173|    71293|  1.730 us|  0.713 ms|  173|  71293|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VITIS_LOOP_50_1_VITIS_LOOP_51_2  |      171|    71291|         4|          1|          1|  169 ~ 71289|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     437|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     104|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     104|     491|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_7ns_9ns_13_4_1_U1  |mac_muladd_9ns_7ns_9ns_13_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln26_10_fu_319_p2     |         +|   0|  0|  19|           8|           4|
    |add_ln26_11_fu_325_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln26_4_fu_445_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln26_8_fu_214_p2      |         +|   0|  0|  19|           8|           4|
    |add_ln26_9_fu_435_p2      |         +|   0|  0|  17|          10|           4|
    |add_ln26_fu_220_p2        |         +|   0|  0|  19|           8|           8|
    |add_ln50_2_fu_252_p2      |         +|   0|  0|  24|          17|           1|
    |add_ln50_fu_261_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln51_fu_360_p2        |         +|   0|  0|  16|           9|           1|
    |add_ln54_1_fu_415_p2      |         +|   0|  0|  18|          11|          11|
    |add_ln54_fu_406_p2        |         +|   0|  0|  16|           9|           4|
    |add_ln56_1_fu_484_p2      |         +|   0|  0|  16|          16|          16|
    |empty_21_fu_195_p2        |         +|   0|  0|  18|          11|          11|
    |p_mid1_fu_300_p2          |         +|   0|  0|  18|          11|          11|
    |sub_ln56_fu_391_p2        |         -|   0|  0|  16|          16|          16|
    |icmp_ln26_4_fu_313_p2     |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln26_5_fu_429_p2     |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln26_fu_208_p2       |      icmp|   0|  0|  18|          11|           8|
    |icmp_ln50_fu_247_p2       |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln51_fu_267_p2       |      icmp|   0|  0|  16|           9|           9|
    |or_ln26_4_fu_466_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln26_5_fu_338_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln26_fu_233_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln26_11_fu_330_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln26_12_fu_344_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln26_13_fu_458_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln26_fu_225_p3     |    select|   0|  0|   3|           1|           1|
    |select_ln50_1_fu_280_p3   |    select|   0|  0|   9|           1|           9|
    |select_ln50_2_fu_352_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln50_fu_272_p3     |    select|   0|  0|   9|           1|           1|
    |xx_fu_472_p3              |    select|   0|  0|  10|           1|          11|
    |yy_fu_239_p3              |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 437|         234|         214|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten_fu_88     |   9|          2|   17|         34|
    |px_fu_80                 |   9|          2|    9|         18|
    |py_fu_84                 |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |indvar_flatten_fu_88                 |  17|   0|   17|          0|
    |px_fu_80                             |   9|   0|    9|          0|
    |py_fu_84                             |   9|   0|    9|          0|
    |select_ln50_2_reg_582                |   8|   0|    8|          0|
    |select_ln50_2_reg_582_pp0_iter2_reg  |   8|   0|    8|          0|
    |select_ln50_reg_570                  |   9|   0|    9|          0|
    |select_ln50_reg_570_pp0_iter2_reg    |   9|   0|    9|          0|
    |tmp_cast_cast_reg_560                |  11|   0|   11|          0|
    |w0_cast3_cast_reg_550                |   8|   0|   11|          3|
    |zext_ln50_cast_reg_555               |   8|   0|    9|          1|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 104|   0|  108|          4|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2|  return value|
|tmp_cast              |   in|    9|     ap_none|                                                  tmp_cast|        scalar|
|h0_cast               |   in|    8|     ap_none|                                                   h0_cast|        scalar|
|bound                 |   in|   17|     ap_none|                                                     bound|        scalar|
|add_ln50_1            |   in|    9|     ap_none|                                                add_ln50_1|        scalar|
|patch_address0        |  out|   13|   ap_memory|                                                     patch|         array|
|patch_ce0             |  out|    1|   ap_memory|                                                     patch|         array|
|patch_we0             |  out|    1|   ap_memory|                                                     patch|         array|
|patch_d0              |  out|   32|   ap_memory|                                                     patch|         array|
|zext_ln50             |   in|    8|     ap_none|                                                 zext_ln50|        scalar|
|w0_cast3              |   in|    8|     ap_none|                                                  w0_cast3|        scalar|
|input_ftmap_address0  |  out|   16|   ap_memory|                                               input_ftmap|         array|
|input_ftmap_ce0       |  out|    1|   ap_memory|                                               input_ftmap|         array|
|input_ftmap_q0        |   in|   32|   ap_memory|                                               input_ftmap|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%px = alloca i32 1"   --->   Operation 7 'alloca' 'px' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 8 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%w0_cast3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0_cast3"   --->   Operation 10 'read' 'w0_cast3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln50_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln50"   --->   Operation 11 'read' 'zext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_ln50_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln50_1"   --->   Operation 12 'read' 'add_ln50_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bound_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %bound"   --->   Operation 13 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h0_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %h0_cast"   --->   Operation 14 'read' 'h0_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_cast_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %tmp_cast"   --->   Operation 15 'read' 'tmp_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w0_cast3_cast = zext i8 %w0_cast3_read"   --->   Operation 16 'zext' 'w0_cast3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln50_cast = zext i8 %zext_ln50_read"   --->   Operation 17 'zext' 'zext_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_cast_cast = sext i9 %tmp_cast_read"   --->   Operation 18 'sext' 'tmp_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %py"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %px"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.74>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py"   --->   Operation 24 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [src/srcnn.cpp:50]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i9 %py_1" [src/srcnn.cpp:50]   --->   Operation 26 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i9 %py_1"   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.77ns)   --->   "%empty_21 = add i11 %tmp_cast_cast, i11 %zext_ln50_1" [src/srcnn.cpp:50]   --->   Operation 28 'add' 'empty_21' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty_21, i32 10" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 29 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln26 = icmp_sgt  i11 %empty_21, i11 254" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 30 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_8 = add i8 %empty, i8 250" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 31 'add' 'add_ln26_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln26 = add i8 %add_ln26_8, i8 %h0_cast_read" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 32 'add' 'add_ln26' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node yy)   --->   "%select_ln26 = select i1 %tmp, i8 0, i8 254" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 33 'select' 'select_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node yy)   --->   "%or_ln26 = or i1 %tmp, i1 %icmp_ln26" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 34 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.39ns) (out node of the LUT)   --->   "%yy = select i1 %or_ln26, i8 %select_ln26, i8 %add_ln26" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 35 'select' 'yy' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.86ns)   --->   "%icmp_ln50 = icmp_eq  i17 %indvar_flatten_load, i17 %bound_read" [src/srcnn.cpp:50]   --->   Operation 36 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%add_ln50_2 = add i17 %indvar_flatten_load, i17 1" [src/srcnn.cpp:50]   --->   Operation 37 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %for.inc17.loopexit, void %for.end19.loopexit.exitStub" [src/srcnn.cpp:50]   --->   Operation 38 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%px_load = load i9 %px" [src/srcnn.cpp:51]   --->   Operation 39 'load' 'px_load' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln50 = add i9 %py_1, i9 1" [src/srcnn.cpp:50]   --->   Operation 40 'add' 'add_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i9 %px_load, i9 %add_ln50_1_read" [src/srcnn.cpp:51]   --->   Operation 41 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln50 = select i1 %icmp_ln51, i9 0, i9 %px_load" [src/srcnn.cpp:50]   --->   Operation 42 'select' 'select_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.39ns)   --->   "%select_ln50_1 = select i1 %icmp_ln51, i9 %add_ln50, i9 %py_1" [src/srcnn.cpp:50]   --->   Operation 43 'select' 'select_ln50_1' <Predicate = (!icmp_ln50)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i9 %select_ln50_1" [src/srcnn.cpp:50]   --->   Operation 44 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 45 [3/3] (0.99ns) (grouped into DSP with root node add_ln56)   --->   "%mul_ln50 = mul i13 %zext_ln50_2, i13 76" [src/srcnn.cpp:50]   --->   Operation 45 'mul' 'mul_ln50' <Predicate = (!icmp_ln50)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i9 %add_ln50" [src/srcnn.cpp:50]   --->   Operation 46 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_22 = trunc i9 %add_ln50" [src/srcnn.cpp:50]   --->   Operation 47 'trunc' 'empty_22' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.77ns)   --->   "%p_mid1 = add i11 %tmp_cast_cast, i11 %zext_ln50_3" [src/srcnn.cpp:50]   --->   Operation 48 'add' 'p_mid1' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %p_mid1, i32 10" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 49 'bitselect' 'tmp_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln26_4 = icmp_sgt  i11 %p_mid1, i11 254" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 50 'icmp' 'icmp_ln26_4' <Predicate = (!icmp_ln50)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26_10 = add i8 %empty_22, i8 250" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 51 'add' 'add_ln26_10' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln26_11 = add i8 %add_ln26_10, i8 %h0_cast_read" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 52 'add' 'add_ln26_11' <Predicate = (!icmp_ln50)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_2)   --->   "%select_ln26_11 = select i1 %tmp_9, i8 0, i8 254" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 53 'select' 'select_ln26_11' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_2)   --->   "%or_ln26_5 = or i1 %tmp_9, i1 %icmp_ln26_4" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 54 'or' 'or_ln26_5' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_2)   --->   "%select_ln26_12 = select i1 %or_ln26_5, i8 %select_ln26_11, i8 %add_ln26_11" [src/srcnn.cpp:26->src/srcnn.cpp:53]   --->   Operation 55 'select' 'select_ln26_12' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln50_2 = select i1 %icmp_ln51, i8 %select_ln26_12, i8 %yy" [src/srcnn.cpp:50]   --->   Operation 56 'select' 'select_ln50_2' <Predicate = (!icmp_ln50)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.77ns)   --->   "%add_ln51 = add i9 %select_ln50, i9 1" [src/srcnn.cpp:51]   --->   Operation 57 'add' 'add_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln51 = store i17 %add_ln50_2, i17 %indvar_flatten" [src/srcnn.cpp:51]   --->   Operation 58 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 %select_ln50_1, i9 %py" [src/srcnn.cpp:51]   --->   Operation 59 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%store_ln51 = store i9 %add_ln51, i9 %px" [src/srcnn.cpp:51]   --->   Operation 60 'store' 'store_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 61 [2/3] (0.99ns) (grouped into DSP with root node add_ln56)   --->   "%mul_ln50 = mul i13 %zext_ln50_2, i13 76" [src/srcnn.cpp:50]   --->   Operation 61 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.66>
ST_4 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node add_ln56)   --->   "%mul_ln50 = mul i13 %zext_ln50_2, i13 76" [src/srcnn.cpp:50]   --->   Operation 62 'mul' 'mul_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %select_ln50_2" [src/srcnn.cpp:56]   --->   Operation 63 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln50_2, i8 0" [src/srcnn.cpp:56]   --->   Operation 64 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln56 = sub i16 %tmp_6, i16 %zext_ln56" [src/srcnn.cpp:56]   --->   Operation 65 'sub' 'sub_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i9 %select_ln50" [src/srcnn.cpp:56]   --->   Operation 66 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56 = add i13 %mul_ln50, i13 %zext_ln56_1" [src/srcnn.cpp:56]   --->   Operation 67 'add' 'add_ln56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i9 %select_ln50" [src/srcnn.cpp:51]   --->   Operation 68 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i9 %select_ln50" [src/srcnn.cpp:54]   --->   Operation 69 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.76ns)   --->   "%add_ln54 = add i9 %zext_ln50_cast, i9 506" [src/srcnn.cpp:54]   --->   Operation 70 'add' 'add_ln54' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i9 %add_ln54" [src/srcnn.cpp:54]   --->   Operation 71 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.77ns)   --->   "%add_ln54_1 = add i11 %sext_ln54, i11 %zext_ln51" [src/srcnn.cpp:54]   --->   Operation 72 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xx)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_1, i32 10" [src/srcnn.cpp:26->src/srcnn.cpp:54]   --->   Operation 73 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.79ns)   --->   "%icmp_ln26_5 = icmp_sgt  i11 %add_ln54_1, i11 254" [src/srcnn.cpp:26->src/srcnn.cpp:54]   --->   Operation 74 'icmp' 'icmp_ln26_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.77ns)   --->   "%add_ln26_9 = add i10 %zext_ln54, i10 1018" [src/srcnn.cpp:26->src/srcnn.cpp:54]   --->   Operation 75 'add' 'add_ln26_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i10 %add_ln26_9" [src/srcnn.cpp:26->src/srcnn.cpp:54]   --->   Operation 76 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln26_4 = add i11 %sext_ln26, i11 %w0_cast3_cast" [src/srcnn.cpp:26->src/srcnn.cpp:54]   --->   Operation 77 'add' 'add_ln26_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node xx)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln54_1, i32 10" [src/srcnn.cpp:26->src/srcnn.cpp:54]   --->   Operation 78 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xx)   --->   "%select_ln26_13 = select i1 %tmp_11, i11 0, i11 254" [src/srcnn.cpp:26->src/srcnn.cpp:54]   --->   Operation 79 'select' 'select_ln26_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xx)   --->   "%or_ln26_4 = or i1 %tmp_10, i1 %icmp_ln26_5" [src/srcnn.cpp:26->src/srcnn.cpp:54]   --->   Operation 80 'or' 'or_ln26_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.39ns) (out node of the LUT)   --->   "%xx = select i1 %or_ln26_4, i11 %select_ln26_13, i11 %add_ln26_4" [src/srcnn.cpp:26->src/srcnn.cpp:54]   --->   Operation 81 'select' 'xx' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i11 %xx" [src/srcnn.cpp:56]   --->   Operation 82 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln56_1 = add i16 %sub_ln56, i16 %sext_ln56" [src/srcnn.cpp:56]   --->   Operation 83 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i16 %add_ln56_1" [src/srcnn.cpp:56]   --->   Operation 84 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln56_3" [src/srcnn.cpp:56]   --->   Operation 85 'getelementptr' 'input_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/srcnn.cpp:56]   --->   Operation 86 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 98 'ret' 'ret_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_50_1_VITIS_LOOP_51_2_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 169, i64 71289, i64 0"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln56 = add i13 %mul_ln50, i13 %zext_ln56_1" [src/srcnn.cpp:56]   --->   Operation 89 'add' 'add_ln56' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i13 %add_ln56" [src/srcnn.cpp:56]   --->   Operation 90 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%patch_addr = getelementptr i32 %patch, i64 0, i64 %zext_ln56_2" [src/srcnn.cpp:56]   --->   Operation 91 'getelementptr' 'patch_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/srcnn.cpp:52]   --->   Operation 92 'specpipeline' 'specpipeline_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/srcnn.cpp:51]   --->   Operation 93 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/srcnn.cpp:56]   --->   Operation 94 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %input_ftmap_load" [src/srcnn.cpp:56]   --->   Operation 95 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i13 %patch_addr" [src/srcnn.cpp:56]   --->   Operation 96 'store' 'store_ln56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5776> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc" [src/srcnn.cpp:51]   --->   Operation 97 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln50_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0_cast3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
px                    (alloca           ) [ 011000]
py                    (alloca           ) [ 011000]
indvar_flatten        (alloca           ) [ 011000]
w0_cast3_read         (read             ) [ 000000]
zext_ln50_read        (read             ) [ 000000]
add_ln50_1_read       (read             ) [ 011000]
bound_read            (read             ) [ 011000]
h0_cast_read          (read             ) [ 011000]
tmp_cast_read         (read             ) [ 000000]
w0_cast3_cast         (zext             ) [ 011110]
zext_ln50_cast        (zext             ) [ 011110]
tmp_cast_cast         (sext             ) [ 011000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
py_1                  (load             ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
zext_ln50_1           (zext             ) [ 000000]
empty                 (trunc            ) [ 000000]
empty_21              (add              ) [ 000000]
tmp                   (bitselect        ) [ 000000]
icmp_ln26             (icmp             ) [ 000000]
add_ln26_8            (add              ) [ 000000]
add_ln26              (add              ) [ 000000]
select_ln26           (select           ) [ 000000]
or_ln26               (or               ) [ 000000]
yy                    (select           ) [ 000000]
icmp_ln50             (icmp             ) [ 011110]
add_ln50_2            (add              ) [ 000000]
br_ln50               (br               ) [ 000000]
px_load               (load             ) [ 000000]
add_ln50              (add              ) [ 000000]
icmp_ln51             (icmp             ) [ 000000]
select_ln50           (select           ) [ 010110]
select_ln50_1         (select           ) [ 000000]
zext_ln50_2           (zext             ) [ 010110]
zext_ln50_3           (zext             ) [ 000000]
empty_22              (trunc            ) [ 000000]
p_mid1                (add              ) [ 000000]
tmp_9                 (bitselect        ) [ 000000]
icmp_ln26_4           (icmp             ) [ 000000]
add_ln26_10           (add              ) [ 000000]
add_ln26_11           (add              ) [ 000000]
select_ln26_11        (select           ) [ 000000]
or_ln26_5             (or               ) [ 000000]
select_ln26_12        (select           ) [ 000000]
select_ln50_2         (select           ) [ 010110]
add_ln51              (add              ) [ 000000]
store_ln51            (store            ) [ 000000]
store_ln51            (store            ) [ 000000]
store_ln51            (store            ) [ 000000]
mul_ln50              (mul              ) [ 010001]
zext_ln56             (zext             ) [ 000000]
tmp_6                 (bitconcatenate   ) [ 000000]
sub_ln56              (sub              ) [ 000000]
zext_ln56_1           (zext             ) [ 010001]
zext_ln51             (zext             ) [ 000000]
zext_ln54             (zext             ) [ 000000]
add_ln54              (add              ) [ 000000]
sext_ln54             (sext             ) [ 000000]
add_ln54_1            (add              ) [ 000000]
tmp_10                (bitselect        ) [ 000000]
icmp_ln26_5           (icmp             ) [ 000000]
add_ln26_9            (add              ) [ 000000]
sext_ln26             (sext             ) [ 000000]
add_ln26_4            (add              ) [ 000000]
tmp_11                (bitselect        ) [ 000000]
select_ln26_13        (select           ) [ 000000]
or_ln26_4             (or               ) [ 000000]
xx                    (select           ) [ 000000]
sext_ln56             (sext             ) [ 000000]
add_ln56_1            (add              ) [ 000000]
zext_ln56_3           (zext             ) [ 000000]
input_ftmap_addr      (getelementptr    ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
add_ln56              (add              ) [ 000000]
zext_ln56_2           (zext             ) [ 000000]
patch_addr            (getelementptr    ) [ 000000]
specpipeline_ln52     (specpipeline     ) [ 000000]
specloopname_ln51     (specloopname     ) [ 000000]
input_ftmap_load      (load             ) [ 000000]
bitcast_ln56          (bitcast          ) [ 000000]
store_ln56            (store            ) [ 000000]
br_ln51               (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h0_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bound">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="add_ln50_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="patch">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln50">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w0_cast3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0_cast3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_50_1_VITIS_LOOP_51_2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="px_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="px/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="py_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="py/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="w0_cast3_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_cast3_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln50_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln50_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln50_1_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="9" slack="0"/>
<pin id="107" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln50_1_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bound_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="17" slack="0"/>
<pin id="112" dir="0" index="1" bw="17" slack="0"/>
<pin id="113" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="h0_cast_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_cast_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_cast_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="0"/>
<pin id="125" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_cast_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_ftmap_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_ftmap_load/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="patch_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="13" slack="0"/>
<pin id="145" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patch_addr/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln56_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="w0_cast3_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w0_cast3_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln50_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_cast/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_cast_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_cast/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="17" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="9" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="9" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="py_1_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="1"/>
<pin id="183" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="py_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="17" slack="1"/>
<pin id="186" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln50_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="0"/>
<pin id="189" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="empty_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="empty_21_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="1"/>
<pin id="197" dir="0" index="1" bw="9" slack="0"/>
<pin id="198" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="11" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln26_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="11" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln26_8_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln26_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="1"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln26_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln26_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="yy_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yy/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln50_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="0"/>
<pin id="249" dir="0" index="1" bw="17" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln50_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="17" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_2/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="px_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="px_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln50_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln51_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="9" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="1"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="select_ln50_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="0"/>
<pin id="275" dir="0" index="2" bw="9" slack="0"/>
<pin id="276" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln50_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="9" slack="0"/>
<pin id="283" dir="0" index="2" bw="9" slack="0"/>
<pin id="284" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln50_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="9" slack="0"/>
<pin id="290" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln50_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="9" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_3/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="empty_22_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_mid1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="1"/>
<pin id="302" dir="0" index="1" bw="9" slack="0"/>
<pin id="303" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_9_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln26_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="0" index="1" bw="11" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_4/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln26_10_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_10/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln26_11_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="1"/>
<pin id="328" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_11/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln26_11_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_11/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln26_5_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_5/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln26_12_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="8" slack="0"/>
<pin id="347" dir="0" index="2" bw="8" slack="0"/>
<pin id="348" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_12/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln50_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="0" index="2" bw="8" slack="0"/>
<pin id="356" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln51_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln51_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="0"/>
<pin id="368" dir="0" index="1" bw="17" slack="1"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="store_ln51_store_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="9" slack="1"/>
<pin id="374" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln51_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="0" index="1" bw="9" slack="1"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln56_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="2"/>
<pin id="383" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="2"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sub_ln56_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="0"/>
<pin id="394" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln56/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln56_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="2"/>
<pin id="399" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln51_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="2"/>
<pin id="402" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln54_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="2"/>
<pin id="405" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln54_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="3"/>
<pin id="408" dir="0" index="1" bw="4" slack="0"/>
<pin id="409" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln54_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="add_ln54_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_10_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="11" slack="0"/>
<pin id="424" dir="0" index="2" bw="5" slack="0"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln26_5_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="11" slack="0"/>
<pin id="431" dir="0" index="1" bw="11" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_5/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln26_9_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="sext_ln26_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln26_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="10" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="3"/>
<pin id="448" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_11_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="11" slack="0"/>
<pin id="453" dir="0" index="2" bw="5" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln26_13_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="0"/>
<pin id="461" dir="0" index="2" bw="11" slack="0"/>
<pin id="462" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_13/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="or_ln26_4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_4/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xx_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="11" slack="0"/>
<pin id="475" dir="0" index="2" bw="11" slack="0"/>
<pin id="476" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xx/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sext_ln56_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="add_ln56_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="11" slack="0"/>
<pin id="487" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln56_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_3/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln56_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="13" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="bitcast_ln56_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln56/5 "/>
</bind>
</comp>

<comp id="504" class="1007" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="0" index="1" bw="7" slack="0"/>
<pin id="507" dir="0" index="2" bw="9" slack="0"/>
<pin id="508" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln50/2 add_ln56/4 "/>
</bind>
</comp>

<comp id="513" class="1005" name="px_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="9" slack="0"/>
<pin id="515" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="px "/>
</bind>
</comp>

<comp id="520" class="1005" name="py_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="9" slack="0"/>
<pin id="522" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="py "/>
</bind>
</comp>

<comp id="527" class="1005" name="indvar_flatten_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="17" slack="0"/>
<pin id="529" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="534" class="1005" name="add_ln50_1_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="1"/>
<pin id="536" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50_1_read "/>
</bind>
</comp>

<comp id="539" class="1005" name="bound_read_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="17" slack="1"/>
<pin id="541" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="544" class="1005" name="h0_cast_read_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="h0_cast_read "/>
</bind>
</comp>

<comp id="550" class="1005" name="w0_cast3_cast_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="11" slack="3"/>
<pin id="552" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="w0_cast3_cast "/>
</bind>
</comp>

<comp id="555" class="1005" name="zext_ln50_cast_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="3"/>
<pin id="557" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln50_cast "/>
</bind>
</comp>

<comp id="560" class="1005" name="tmp_cast_cast_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="11" slack="1"/>
<pin id="562" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast_cast "/>
</bind>
</comp>

<comp id="566" class="1005" name="icmp_ln50_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="2"/>
<pin id="568" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln50 "/>
</bind>
</comp>

<comp id="570" class="1005" name="select_ln50_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="2"/>
<pin id="572" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

<comp id="577" class="1005" name="zext_ln50_2_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="13" slack="1"/>
<pin id="579" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln50_2 "/>
</bind>
</comp>

<comp id="582" class="1005" name="select_ln50_2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="2"/>
<pin id="584" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln50_2 "/>
</bind>
</comp>

<comp id="588" class="1005" name="zext_ln56_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="13" slack="1"/>
<pin id="590" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="input_ftmap_addr_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="16" slack="1"/>
<pin id="595" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="64" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="64" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="92" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="98" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="122" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="181" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="187" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="195" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="195" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="191" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="200" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="200" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="208" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="225" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="220" pin="2"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="184" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="184" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="265"><net_src comp="181" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="258" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="258" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="267" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="261" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="181" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="261" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="261" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="292" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="38" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="300" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="317"><net_src comp="300" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="296" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="44" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="305" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="305" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="313" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="330" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="325" pin="2"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="267" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="344" pin="3"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="239" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="272" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="252" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="280" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="360" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="395"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="381" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="410"><net_src comp="58" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="400" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="38" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="40" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="415" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="42" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="403" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="60" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="441" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="455"><net_src comp="38" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="415" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="450" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="62" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="470"><net_src comp="421" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="429" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="458" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="445" pin="2"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="391" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="498"><net_src comp="495" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="502"><net_src comp="135" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="509"><net_src comp="288" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="54" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="397" pin="1"/><net_sink comp="504" pin=2"/></net>

<net id="512"><net_src comp="504" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="516"><net_src comp="80" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="519"><net_src comp="513" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="523"><net_src comp="84" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="530"><net_src comp="88" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="537"><net_src comp="104" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="542"><net_src comp="110" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="547"><net_src comp="116" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="553"><net_src comp="154" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="558"><net_src comp="158" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="563"><net_src comp="162" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="565"><net_src comp="560" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="569"><net_src comp="247" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="272" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="580"><net_src comp="288" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="585"><net_src comp="352" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="591"><net_src comp="397" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="596"><net_src comp="128" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: patch | {5 }
	Port: input_ftmap | {}
 - Input state : 
	Port: load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2 : tmp_cast | {1 }
	Port: load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2 : h0_cast | {1 }
	Port: load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2 : bound | {1 }
	Port: load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2 : add_ln50_1 | {1 }
	Port: load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2 : patch | {}
	Port: load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2 : zext_ln50 | {1 }
	Port: load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2 : w0_cast3 | {1 }
	Port: load_patch_tile_Pipeline_VITIS_LOOP_50_1_VITIS_LOOP_51_2 : input_ftmap | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln50_1 : 1
		empty : 1
		empty_21 : 2
		tmp : 3
		icmp_ln26 : 3
		add_ln26_8 : 2
		add_ln26 : 3
		select_ln26 : 4
		or_ln26 : 4
		yy : 4
		icmp_ln50 : 1
		add_ln50_2 : 1
		br_ln50 : 2
		add_ln50 : 1
		icmp_ln51 : 1
		select_ln50 : 2
		select_ln50_1 : 2
		zext_ln50_2 : 3
		mul_ln50 : 4
		zext_ln50_3 : 2
		empty_22 : 2
		p_mid1 : 3
		tmp_9 : 4
		icmp_ln26_4 : 4
		add_ln26_10 : 3
		add_ln26_11 : 4
		select_ln26_11 : 5
		or_ln26_5 : 5
		select_ln26_12 : 5
		select_ln50_2 : 6
		add_ln51 : 3
		store_ln51 : 2
		store_ln51 : 3
		store_ln51 : 4
	State 3
	State 4
		sub_ln56 : 1
		add_ln56 : 1
		sext_ln54 : 1
		add_ln54_1 : 2
		tmp_10 : 3
		icmp_ln26_5 : 3
		add_ln26_9 : 1
		sext_ln26 : 2
		add_ln26_4 : 3
		tmp_11 : 3
		select_ln26_13 : 4
		or_ln26_4 : 4
		xx : 5
		sext_ln56 : 6
		add_ln56_1 : 7
		zext_ln56_3 : 8
		input_ftmap_addr : 9
		input_ftmap_load : 10
	State 5
		zext_ln56_2 : 1
		patch_addr : 2
		bitcast_ln56 : 1
		store_ln56 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       empty_21_fu_195       |    0    |    0    |    16   |
|          |      add_ln26_8_fu_214      |    0    |    0    |    19   |
|          |       add_ln26_fu_220       |    0    |    0    |    19   |
|          |      add_ln50_2_fu_252      |    0    |    0    |    24   |
|          |       add_ln50_fu_261       |    0    |    0    |    16   |
|          |        p_mid1_fu_300        |    0    |    0    |    16   |
|    add   |      add_ln26_10_fu_319     |    0    |    0    |    19   |
|          |      add_ln26_11_fu_325     |    0    |    0    |    19   |
|          |       add_ln51_fu_360       |    0    |    0    |    16   |
|          |       add_ln54_fu_406       |    0    |    0    |    15   |
|          |      add_ln54_1_fu_415      |    0    |    0    |    16   |
|          |      add_ln26_9_fu_435      |    0    |    0    |    16   |
|          |      add_ln26_4_fu_445      |    0    |    0    |    17   |
|          |      add_ln56_1_fu_484      |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln26_fu_208      |    0    |    0    |    18   |
|          |       icmp_ln50_fu_247      |    0    |    0    |    24   |
|   icmp   |       icmp_ln51_fu_267      |    0    |    0    |    16   |
|          |      icmp_ln26_4_fu_313     |    0    |    0    |    18   |
|          |      icmp_ln26_5_fu_429     |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln26_fu_225     |    0    |    0    |    8    |
|          |          yy_fu_239          |    0    |    0    |    8    |
|          |      select_ln50_fu_272     |    0    |    0    |    9    |
|          |     select_ln50_1_fu_280    |    0    |    0    |    9    |
|  select  |    select_ln26_11_fu_330    |    0    |    0    |    8    |
|          |    select_ln26_12_fu_344    |    0    |    0    |    8    |
|          |     select_ln50_2_fu_352    |    0    |    0    |    8    |
|          |    select_ln26_13_fu_458    |    0    |    0    |    10   |
|          |          xx_fu_472          |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln56_fu_391       |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |        or_ln26_fu_233       |    0    |    0    |    2    |
|    or    |       or_ln26_5_fu_338      |    0    |    0    |    2    |
|          |       or_ln26_4_fu_466      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_504         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   w0_cast3_read_read_fu_92  |    0    |    0    |    0    |
|          |  zext_ln50_read_read_fu_98  |    0    |    0    |    0    |
|   read   | add_ln50_1_read_read_fu_104 |    0    |    0    |    0    |
|          |    bound_read_read_fu_110   |    0    |    0    |    0    |
|          |   h0_cast_read_read_fu_116  |    0    |    0    |    0    |
|          |  tmp_cast_read_read_fu_122  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     w0_cast3_cast_fu_154    |    0    |    0    |    0    |
|          |    zext_ln50_cast_fu_158    |    0    |    0    |    0    |
|          |      zext_ln50_1_fu_187     |    0    |    0    |    0    |
|          |      zext_ln50_2_fu_288     |    0    |    0    |    0    |
|          |      zext_ln50_3_fu_292     |    0    |    0    |    0    |
|   zext   |       zext_ln56_fu_381      |    0    |    0    |    0    |
|          |      zext_ln56_1_fu_397     |    0    |    0    |    0    |
|          |       zext_ln51_fu_400      |    0    |    0    |    0    |
|          |       zext_ln54_fu_403      |    0    |    0    |    0    |
|          |      zext_ln56_3_fu_490     |    0    |    0    |    0    |
|          |      zext_ln56_2_fu_495     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_cast_cast_fu_162    |    0    |    0    |    0    |
|   sext   |       sext_ln54_fu_411      |    0    |    0    |    0    |
|          |       sext_ln26_fu_441      |    0    |    0    |    0    |
|          |       sext_ln56_fu_480      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |         empty_fu_191        |    0    |    0    |    0    |
|          |       empty_22_fu_296       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_200         |    0    |    0    |    0    |
| bitselect|         tmp_9_fu_305        |    0    |    0    |    0    |
|          |        tmp_10_fu_421        |    0    |    0    |    0    |
|          |        tmp_11_fu_450        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_6_fu_384        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    1    |    0    |   438   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| add_ln50_1_read_reg_534|    9   |
|   bound_read_reg_539   |   17   |
|  h0_cast_read_reg_544  |    8   |
|    icmp_ln50_reg_566   |    1   |
| indvar_flatten_reg_527 |   17   |
|input_ftmap_addr_reg_593|   16   |
|       px_reg_513       |    9   |
|       py_reg_520       |    9   |
|  select_ln50_2_reg_582 |    8   |
|   select_ln50_reg_570  |    9   |
|  tmp_cast_cast_reg_560 |   11   |
|  w0_cast3_cast_reg_550 |   11   |
|   zext_ln50_2_reg_577  |   13   |
| zext_ln50_cast_reg_555 |    9   |
|   zext_ln56_1_reg_588  |   13   |
+------------------------+--------+
|          Total         |   160  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_504    |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_504    |  p1  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   438  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   160  |   465  |
+-----------+--------+--------+--------+--------+
