//
// Copyright (c) 2010 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARDSI_H_INC_
#define ___ARDSI_H_INC_
#define DSI_CLASS_REFCOUNT      4094
#define NV_DSI_INCR_SYNCPT_NB_CONDS     4

// Register DSI_INCR_SYNCPT_0
#define DSI_INCR_SYNCPT_0                       _MK_ADDR_CONST(0x0)
#define DSI_INCR_SYNCPT_0_SECURE                        0x0
#define DSI_INCR_SYNCPT_0_WORD_COUNT                    0x1
#define DSI_INCR_SYNCPT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define DSI_INCR_SYNCPT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define DSI_INCR_SYNCPT_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define DSI_INCR_SYNCPT_0_COND_SHIFT                    _MK_SHIFT_CONST(8)
#define DSI_INCR_SYNCPT_0_COND_FIELD                    (_MK_MASK_CONST(0xff) << DSI_INCR_SYNCPT_0_COND_SHIFT)
#define DSI_INCR_SYNCPT_0_COND_RANGE                    15:8
#define DSI_INCR_SYNCPT_0_COND_WOFFSET                  0x0
#define DSI_INCR_SYNCPT_0_COND_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_0_COND_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DSI_INCR_SYNCPT_0_COND_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_0_COND_IMMEDIATE                        _MK_ENUM_CONST(0)
#define DSI_INCR_SYNCPT_0_COND_OP_DONE                  _MK_ENUM_CONST(1)
#define DSI_INCR_SYNCPT_0_COND_RD_DONE                  _MK_ENUM_CONST(2)
#define DSI_INCR_SYNCPT_0_COND_REG_WR_SAFE                      _MK_ENUM_CONST(3)
#define DSI_INCR_SYNCPT_0_COND_COND_4                   _MK_ENUM_CONST(4)
#define DSI_INCR_SYNCPT_0_COND_COND_5                   _MK_ENUM_CONST(5)
#define DSI_INCR_SYNCPT_0_COND_COND_6                   _MK_ENUM_CONST(6)
#define DSI_INCR_SYNCPT_0_COND_COND_7                   _MK_ENUM_CONST(7)
#define DSI_INCR_SYNCPT_0_COND_COND_8                   _MK_ENUM_CONST(8)
#define DSI_INCR_SYNCPT_0_COND_COND_9                   _MK_ENUM_CONST(9)
#define DSI_INCR_SYNCPT_0_COND_COND_10                  _MK_ENUM_CONST(10)
#define DSI_INCR_SYNCPT_0_COND_COND_11                  _MK_ENUM_CONST(11)
#define DSI_INCR_SYNCPT_0_COND_COND_12                  _MK_ENUM_CONST(12)
#define DSI_INCR_SYNCPT_0_COND_COND_13                  _MK_ENUM_CONST(13)
#define DSI_INCR_SYNCPT_0_COND_COND_14                  _MK_ENUM_CONST(14)
#define DSI_INCR_SYNCPT_0_COND_COND_15                  _MK_ENUM_CONST(15)

#define DSI_INCR_SYNCPT_0_INDX_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_INCR_SYNCPT_0_INDX_FIELD                    (_MK_MASK_CONST(0xff) << DSI_INCR_SYNCPT_0_INDX_SHIFT)
#define DSI_INCR_SYNCPT_0_INDX_RANGE                    7:0
#define DSI_INCR_SYNCPT_0_INDX_WOFFSET                  0x0
#define DSI_INCR_SYNCPT_0_INDX_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_0_INDX_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DSI_INCR_SYNCPT_0_INDX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DSI_INCR_SYNCPT_CNTRL_0
#define DSI_INCR_SYNCPT_CNTRL_0                 _MK_ADDR_CONST(0x1)
#define DSI_INCR_SYNCPT_CNTRL_0_SECURE                  0x0
#define DSI_INCR_SYNCPT_CNTRL_0_WORD_COUNT                      0x1
#define DSI_INCR_SYNCPT_CNTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_CNTRL_0_RESET_MASK                      _MK_MASK_CONST(0x101)
#define DSI_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_CNTRL_0_READ_MASK                       _MK_MASK_CONST(0x101)
#define DSI_INCR_SYNCPT_CNTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x101)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                      _MK_SHIFT_CONST(8)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                      (_MK_MASK_CONST(0x1) << DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                      8:8
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                    0x0
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                    (_MK_MASK_CONST(0x1) << DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                    0:0
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                  0x0
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DSI_INCR_SYNCPT_ERROR_0
#define DSI_INCR_SYNCPT_ERROR_0                 _MK_ADDR_CONST(0x2)
#define DSI_INCR_SYNCPT_ERROR_0_SECURE                  0x0
#define DSI_INCR_SYNCPT_ERROR_0_WORD_COUNT                      0x1
#define DSI_INCR_SYNCPT_ERROR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_ERROR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_ERROR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define DSI_INCR_SYNCPT_ERROR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define DSI_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define DSI_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                       (_MK_MASK_CONST(0xffffffff) << DSI_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define DSI_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                       31:0
#define DSI_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                     0x0
#define DSI_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 3 [0x3]

// Reserved address 4 [0x4]

// Reserved address 5 [0x5]

// Reserved address 6 [0x6]

// Reserved address 7 [0x7]

// Register DSI_CTXSW_0
#define DSI_CTXSW_0                     _MK_ADDR_CONST(0x8)
#define DSI_CTXSW_0_SECURE                      0x0
#define DSI_CTXSW_0_WORD_COUNT                  0x1
#define DSI_CTXSW_0_RESET_VAL                   _MK_MASK_CONST(0xf000f800)
#define DSI_CTXSW_0_RESET_MASK                  _MK_MASK_CONST(0xf3fffbff)
#define DSI_CTXSW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_READ_MASK                   _MK_MASK_CONST(0xf3fffbff)
#define DSI_CTXSW_0_WRITE_MASK                  _MK_MASK_CONST(0xfbff)
#define DSI_CTXSW_0_CURR_CLASS_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_CTXSW_0_CURR_CLASS_FIELD                    (_MK_MASK_CONST(0x3ff) << DSI_CTXSW_0_CURR_CLASS_SHIFT)
#define DSI_CTXSW_0_CURR_CLASS_RANGE                    9:0
#define DSI_CTXSW_0_CURR_CLASS_WOFFSET                  0x0
#define DSI_CTXSW_0_CURR_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_CURR_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define DSI_CTXSW_0_CURR_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_CURR_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_CTXSW_0_AUTO_ACK_SHIFT                      _MK_SHIFT_CONST(11)
#define DSI_CTXSW_0_AUTO_ACK_FIELD                      (_MK_MASK_CONST(0x1) << DSI_CTXSW_0_AUTO_ACK_SHIFT)
#define DSI_CTXSW_0_AUTO_ACK_RANGE                      11:11
#define DSI_CTXSW_0_AUTO_ACK_WOFFSET                    0x0
#define DSI_CTXSW_0_AUTO_ACK_DEFAULT                    _MK_MASK_CONST(0x1)
#define DSI_CTXSW_0_AUTO_ACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DSI_CTXSW_0_AUTO_ACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_AUTO_ACK_MANUAL                     _MK_ENUM_CONST(0)
#define DSI_CTXSW_0_AUTO_ACK_AUTOACK                    _MK_ENUM_CONST(1)

#define DSI_CTXSW_0_CURR_CHANNEL_SHIFT                  _MK_SHIFT_CONST(12)
#define DSI_CTXSW_0_CURR_CHANNEL_FIELD                  (_MK_MASK_CONST(0xf) << DSI_CTXSW_0_CURR_CHANNEL_SHIFT)
#define DSI_CTXSW_0_CURR_CHANNEL_RANGE                  15:12
#define DSI_CTXSW_0_CURR_CHANNEL_WOFFSET                        0x0
#define DSI_CTXSW_0_CURR_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define DSI_CTXSW_0_CURR_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define DSI_CTXSW_0_CURR_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_CURR_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_CTXSW_0_NEXT_CLASS_SHIFT                    _MK_SHIFT_CONST(16)
#define DSI_CTXSW_0_NEXT_CLASS_FIELD                    (_MK_MASK_CONST(0x3ff) << DSI_CTXSW_0_NEXT_CLASS_SHIFT)
#define DSI_CTXSW_0_NEXT_CLASS_RANGE                    25:16
#define DSI_CTXSW_0_NEXT_CLASS_WOFFSET                  0x0
#define DSI_CTXSW_0_NEXT_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define DSI_CTXSW_0_NEXT_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_CTXSW_0_NEXT_CHANNEL_SHIFT                  _MK_SHIFT_CONST(28)
#define DSI_CTXSW_0_NEXT_CHANNEL_FIELD                  (_MK_MASK_CONST(0xf) << DSI_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define DSI_CTXSW_0_NEXT_CHANNEL_RANGE                  31:28
#define DSI_CTXSW_0_NEXT_CHANNEL_WOFFSET                        0x0
#define DSI_CTXSW_0_NEXT_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define DSI_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define DSI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Packet DISPLAY2DSI
#define DISPLAY2DSI_SIZE 24

#define DISPLAY2DSI_RED_SHIFT                   _MK_SHIFT_CONST(0)
#define DISPLAY2DSI_RED_FIELD                   (_MK_MASK_CONST(0xff) << DISPLAY2DSI_RED_SHIFT)
#define DISPLAY2DSI_RED_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define DISPLAY2DSI_RED_ROW                     0

#define DISPLAY2DSI_GREEN_SHIFT                 _MK_SHIFT_CONST(8)
#define DISPLAY2DSI_GREEN_FIELD                 (_MK_MASK_CONST(0xff) << DISPLAY2DSI_GREEN_SHIFT)
#define DISPLAY2DSI_GREEN_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define DISPLAY2DSI_GREEN_ROW                   0

#define DISPLAY2DSI_BLUE_SHIFT                  _MK_SHIFT_CONST(16)
#define DISPLAY2DSI_BLUE_FIELD                  (_MK_MASK_CONST(0xff) << DISPLAY2DSI_BLUE_SHIFT)
#define DISPLAY2DSI_BLUE_RANGE                  _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define DISPLAY2DSI_BLUE_ROW                    0

#define DISPLAY2DSI_RGB_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define DISPLAY2DSI_RGB_DATA_FIELD                      (_MK_MASK_CONST(0xffffff) << DISPLAY2DSI_RGB_DATA_SHIFT)
#define DISPLAY2DSI_RGB_DATA_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define DISPLAY2DSI_RGB_DATA_ROW                        0


// Packet DISP2DSI
#define DISP2DSI_SIZE 24

#define DISP2DSI_RED_SHIFT                      _MK_SHIFT_CONST(0)
#define DISP2DSI_RED_FIELD                      (_MK_MASK_CONST(0xff) << DISP2DSI_RED_SHIFT)
#define DISP2DSI_RED_RANGE                      _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define DISP2DSI_RED_ROW                        0

#define DISP2DSI_GREEN_SHIFT                    _MK_SHIFT_CONST(8)
#define DISP2DSI_GREEN_FIELD                    (_MK_MASK_CONST(0xff) << DISP2DSI_GREEN_SHIFT)
#define DISP2DSI_GREEN_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define DISP2DSI_GREEN_ROW                      0

#define DISP2DSI_BLUE_SHIFT                     _MK_SHIFT_CONST(16)
#define DISP2DSI_BLUE_FIELD                     (_MK_MASK_CONST(0xff) << DISP2DSI_BLUE_SHIFT)
#define DISP2DSI_BLUE_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define DISP2DSI_BLUE_ROW                       0

#define DISP2DSI_RGB_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define DISP2DSI_RGB_DATA_FIELD                 (_MK_MASK_CONST(0xffffff) << DISP2DSI_RGB_DATA_SHIFT)
#define DISP2DSI_RGB_DATA_RANGE                 _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(0)
#define DISP2DSI_RGB_DATA_ROW                   0


// Packet DISPLAY2DSI_SOL_PKT
#define DISPLAY2DSI_SOL_PKT_SIZE 1

#define DISPLAY2DSI_SOL_PKT_SOL_SHIFT                   _MK_SHIFT_CONST(0)
#define DISPLAY2DSI_SOL_PKT_SOL_FIELD                   (_MK_MASK_CONST(0x1) << DISPLAY2DSI_SOL_PKT_SOL_SHIFT)
#define DISPLAY2DSI_SOL_PKT_SOL_RANGE                   _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define DISPLAY2DSI_SOL_PKT_SOL_ROW                     0


// Packet DISP2DSI_SOL_PKT
#define DISP2DSI_SOL_PKT_SIZE 1

#define DISP2DSI_SOL_PKT_SOL_SHIFT                      _MK_SHIFT_CONST(0)
#define DISP2DSI_SOL_PKT_SOL_FIELD                      (_MK_MASK_CONST(0x1) << DISP2DSI_SOL_PKT_SOL_SHIFT)
#define DISP2DSI_SOL_PKT_SOL_RANGE                      _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define DISP2DSI_SOL_PKT_SOL_ROW                        0


// Packet DISPLAY2DSI_LT_PKT
#define DISPLAY2DSI_LT_PKT_SIZE 3

#define DISPLAY2DSI_LT_PKT_LINE_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define DISPLAY2DSI_LT_PKT_LINE_TYPE_FIELD                      (_MK_MASK_CONST(0x7) << DISPLAY2DSI_LT_PKT_LINE_TYPE_SHIFT)
#define DISPLAY2DSI_LT_PKT_LINE_TYPE_RANGE                      _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define DISPLAY2DSI_LT_PKT_LINE_TYPE_ROW                        0


// Packet DISP2DSI_LT_PKT
#define DISP2DSI_LT_PKT_SIZE 3

#define DISP2DSI_LT_PKT_LINE_TYPE_SHIFT                 _MK_SHIFT_CONST(0)
#define DISP2DSI_LT_PKT_LINE_TYPE_FIELD                 (_MK_MASK_CONST(0x7) << DISP2DSI_LT_PKT_LINE_TYPE_SHIFT)
#define DISP2DSI_LT_PKT_LINE_TYPE_RANGE                 _MK_SHIFT_CONST(2):_MK_SHIFT_CONST(0)
#define DISP2DSI_LT_PKT_LINE_TYPE_ROW                   0


// Packet DSI_PACKET_HEADER
#define DSI_PACKET_HEADER_SIZE 32

#define DSI_PACKET_HEADER_DATA_TYPE_SHIFT                       _MK_SHIFT_CONST(0)
#define DSI_PACKET_HEADER_DATA_TYPE_FIELD                       (_MK_MASK_CONST(0x3f) << DSI_PACKET_HEADER_DATA_TYPE_SHIFT)
#define DSI_PACKET_HEADER_DATA_TYPE_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define DSI_PACKET_HEADER_DATA_TYPE_ROW                 0

#define DSI_PACKET_HEADER_VIRTUAL_CH_ID_SHIFT                   _MK_SHIFT_CONST(6)
#define DSI_PACKET_HEADER_VIRTUAL_CH_ID_FIELD                   (_MK_MASK_CONST(0x3) << DSI_PACKET_HEADER_VIRTUAL_CH_ID_SHIFT)
#define DSI_PACKET_HEADER_VIRTUAL_CH_ID_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define DSI_PACKET_HEADER_VIRTUAL_CH_ID_ROW                     0

#define DSI_PACKET_HEADER_WORD_COUNT_SHIFT                      _MK_SHIFT_CONST(8)
#define DSI_PACKET_HEADER_WORD_COUNT_FIELD                      (_MK_MASK_CONST(0xffff) << DSI_PACKET_HEADER_WORD_COUNT_SHIFT)
#define DSI_PACKET_HEADER_WORD_COUNT_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(8)
#define DSI_PACKET_HEADER_WORD_COUNT_ROW                        0

#define DSI_PACKET_HEADER_ECC_SHIFT                     _MK_SHIFT_CONST(24)
#define DSI_PACKET_HEADER_ECC_FIELD                     (_MK_MASK_CONST(0xff) << DSI_PACKET_HEADER_ECC_SHIFT)
#define DSI_PACKET_HEADER_ECC_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define DSI_PACKET_HEADER_ECC_ROW                       0


// Packet DSI_FAKE_LANE_PKT
#define DSI_FAKE_LANE_PKT_SIZE 32

#define DSI_FAKE_LANE_PKT_LANE0_SHIFT                   _MK_SHIFT_CONST(0)
#define DSI_FAKE_LANE_PKT_LANE0_FIELD                   (_MK_MASK_CONST(0xff) << DSI_FAKE_LANE_PKT_LANE0_SHIFT)
#define DSI_FAKE_LANE_PKT_LANE0_RANGE                   _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define DSI_FAKE_LANE_PKT_LANE0_ROW                     0

#define DSI_FAKE_LANE_PKT_LANE1_SHIFT                   _MK_SHIFT_CONST(8)
#define DSI_FAKE_LANE_PKT_LANE1_FIELD                   (_MK_MASK_CONST(0xff) << DSI_FAKE_LANE_PKT_LANE1_SHIFT)
#define DSI_FAKE_LANE_PKT_LANE1_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define DSI_FAKE_LANE_PKT_LANE1_ROW                     0

#define DSI_FAKE_LANE_PKT_LANE2_SHIFT                   _MK_SHIFT_CONST(16)
#define DSI_FAKE_LANE_PKT_LANE2_FIELD                   (_MK_MASK_CONST(0xff) << DSI_FAKE_LANE_PKT_LANE2_SHIFT)
#define DSI_FAKE_LANE_PKT_LANE2_RANGE                   _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define DSI_FAKE_LANE_PKT_LANE2_ROW                     0

#define DSI_FAKE_LANE_PKT_LANE3_SHIFT                   _MK_SHIFT_CONST(24)
#define DSI_FAKE_LANE_PKT_LANE3_FIELD                   (_MK_MASK_CONST(0xff) << DSI_FAKE_LANE_PKT_LANE3_SHIFT)
#define DSI_FAKE_LANE_PKT_LANE3_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define DSI_FAKE_LANE_PKT_LANE3_ROW                     0


// Packet DSI_GENERIC_BYTE
#define DSI_GENERIC_BYTE_SIZE 72

#define DSI_GENERIC_BYTE_BYTE0_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_GENERIC_BYTE_BYTE0_FIELD                    (_MK_MASK_CONST(0xff) << DSI_GENERIC_BYTE_BYTE0_SHIFT)
#define DSI_GENERIC_BYTE_BYTE0_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define DSI_GENERIC_BYTE_BYTE0_ROW                      0

#define DSI_GENERIC_BYTE_BYTE1_SHIFT                    _MK_SHIFT_CONST(8)
#define DSI_GENERIC_BYTE_BYTE1_FIELD                    (_MK_MASK_CONST(0xff) << DSI_GENERIC_BYTE_BYTE1_SHIFT)
#define DSI_GENERIC_BYTE_BYTE1_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define DSI_GENERIC_BYTE_BYTE1_ROW                      0

#define DSI_GENERIC_BYTE_BYTE2_SHIFT                    _MK_SHIFT_CONST(16)
#define DSI_GENERIC_BYTE_BYTE2_FIELD                    (_MK_MASK_CONST(0xff) << DSI_GENERIC_BYTE_BYTE2_SHIFT)
#define DSI_GENERIC_BYTE_BYTE2_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define DSI_GENERIC_BYTE_BYTE2_ROW                      0

#define DSI_GENERIC_BYTE_BYTE3_SHIFT                    _MK_SHIFT_CONST(24)
#define DSI_GENERIC_BYTE_BYTE3_FIELD                    (_MK_MASK_CONST(0xff) << DSI_GENERIC_BYTE_BYTE3_SHIFT)
#define DSI_GENERIC_BYTE_BYTE3_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define DSI_GENERIC_BYTE_BYTE3_ROW                      0

#define DSI_GENERIC_BYTE_BYTE4_SHIFT                    _MK_SHIFT_CONST(32)
#define DSI_GENERIC_BYTE_BYTE4_FIELD                    (_MK_MASK_CONST(0xff) << DSI_GENERIC_BYTE_BYTE4_SHIFT)
#define DSI_GENERIC_BYTE_BYTE4_RANGE                    _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(32)
#define DSI_GENERIC_BYTE_BYTE4_ROW                      0

#define DSI_GENERIC_BYTE_BYTE5_SHIFT                    _MK_SHIFT_CONST(40)
#define DSI_GENERIC_BYTE_BYTE5_FIELD                    (_MK_MASK_CONST(0xff) << DSI_GENERIC_BYTE_BYTE5_SHIFT)
#define DSI_GENERIC_BYTE_BYTE5_RANGE                    _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(40)
#define DSI_GENERIC_BYTE_BYTE5_ROW                      0

#define DSI_GENERIC_BYTE_BYTE6_SHIFT                    _MK_SHIFT_CONST(48)
#define DSI_GENERIC_BYTE_BYTE6_FIELD                    (_MK_MASK_CONST(0xff) << DSI_GENERIC_BYTE_BYTE6_SHIFT)
#define DSI_GENERIC_BYTE_BYTE6_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(48)
#define DSI_GENERIC_BYTE_BYTE6_ROW                      0

#define DSI_GENERIC_BYTE_BYTE7_SHIFT                    _MK_SHIFT_CONST(56)
#define DSI_GENERIC_BYTE_BYTE7_FIELD                    (_MK_MASK_CONST(0xff) << DSI_GENERIC_BYTE_BYTE7_SHIFT)
#define DSI_GENERIC_BYTE_BYTE7_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(56)
#define DSI_GENERIC_BYTE_BYTE7_ROW                      0

#define DSI_GENERIC_BYTE_BYTE8_SHIFT                    _MK_SHIFT_CONST(64)
#define DSI_GENERIC_BYTE_BYTE8_FIELD                    (_MK_MASK_CONST(0xff) << DSI_GENERIC_BYTE_BYTE8_SHIFT)
#define DSI_GENERIC_BYTE_BYTE8_RANGE                    _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(64)
#define DSI_GENERIC_BYTE_BYTE8_ROW                      0


// Packet DSI_RGB_666
#define DSI_RGB_666_SIZE 72

#define DSI_RGB_666_R0_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_RGB_666_R0_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_R0_SHIFT)
#define DSI_RGB_666_R0_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define DSI_RGB_666_R0_ROW                      0

#define DSI_RGB_666_G0_SHIFT                    _MK_SHIFT_CONST(6)
#define DSI_RGB_666_G0_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_G0_SHIFT)
#define DSI_RGB_666_G0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define DSI_RGB_666_G0_ROW                      0

#define DSI_RGB_666_B0_SHIFT                    _MK_SHIFT_CONST(12)
#define DSI_RGB_666_B0_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_B0_SHIFT)
#define DSI_RGB_666_B0_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define DSI_RGB_666_B0_ROW                      0

#define DSI_RGB_666_R1_SHIFT                    _MK_SHIFT_CONST(18)
#define DSI_RGB_666_R1_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_R1_SHIFT)
#define DSI_RGB_666_R1_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define DSI_RGB_666_R1_ROW                      0

#define DSI_RGB_666_G1_SHIFT                    _MK_SHIFT_CONST(24)
#define DSI_RGB_666_G1_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_G1_SHIFT)
#define DSI_RGB_666_G1_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(24)
#define DSI_RGB_666_G1_ROW                      0

#define DSI_RGB_666_B1_SHIFT                    _MK_SHIFT_CONST(30)
#define DSI_RGB_666_B1_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_B1_SHIFT)
#define DSI_RGB_666_B1_RANGE                    _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(30)
#define DSI_RGB_666_B1_ROW                      0

#define DSI_RGB_666_R2_SHIFT                    _MK_SHIFT_CONST(36)
#define DSI_RGB_666_R2_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_R2_SHIFT)
#define DSI_RGB_666_R2_RANGE                    _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(36)
#define DSI_RGB_666_R2_ROW                      0

#define DSI_RGB_666_G2_SHIFT                    _MK_SHIFT_CONST(42)
#define DSI_RGB_666_G2_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_G2_SHIFT)
#define DSI_RGB_666_G2_RANGE                    _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(42)
#define DSI_RGB_666_G2_ROW                      0

#define DSI_RGB_666_B2_SHIFT                    _MK_SHIFT_CONST(48)
#define DSI_RGB_666_B2_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_B2_SHIFT)
#define DSI_RGB_666_B2_RANGE                    _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(48)
#define DSI_RGB_666_B2_ROW                      0

#define DSI_RGB_666_R3_SHIFT                    _MK_SHIFT_CONST(54)
#define DSI_RGB_666_R3_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_R3_SHIFT)
#define DSI_RGB_666_R3_RANGE                    _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(54)
#define DSI_RGB_666_R3_ROW                      0

#define DSI_RGB_666_G3_SHIFT                    _MK_SHIFT_CONST(60)
#define DSI_RGB_666_G3_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_G3_SHIFT)
#define DSI_RGB_666_G3_RANGE                    _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(60)
#define DSI_RGB_666_G3_ROW                      0

#define DSI_RGB_666_B3_SHIFT                    _MK_SHIFT_CONST(66)
#define DSI_RGB_666_B3_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_666_B3_SHIFT)
#define DSI_RGB_666_B3_RANGE                    _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(66)
#define DSI_RGB_666_B3_ROW                      0


// Packet DSI_RGB_565
#define DSI_RGB_565_SIZE 16

#define DSI_RGB_565_R0_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_RGB_565_R0_FIELD                    (_MK_MASK_CONST(0x1f) << DSI_RGB_565_R0_SHIFT)
#define DSI_RGB_565_R0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define DSI_RGB_565_R0_ROW                      0

#define DSI_RGB_565_G0_SHIFT                    _MK_SHIFT_CONST(5)
#define DSI_RGB_565_G0_FIELD                    (_MK_MASK_CONST(0x3f) << DSI_RGB_565_G0_SHIFT)
#define DSI_RGB_565_G0_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(5)
#define DSI_RGB_565_G0_ROW                      0

#define DSI_RGB_565_B0_SHIFT                    _MK_SHIFT_CONST(11)
#define DSI_RGB_565_B0_FIELD                    (_MK_MASK_CONST(0x1f) << DSI_RGB_565_B0_SHIFT)
#define DSI_RGB_565_B0_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define DSI_RGB_565_B0_ROW                      0

#define NV_DSI_LB_DATA_FIFO_WIDTH       32
#define NV_DSI_LB_DATA_FIFO_DEPTH       480
#define NV_DSI_HOST_DATA_FIFO_WIDTH     32
#define NV_DSI_HOST_DATA_FIFO_DEPTH     64
#define NV_DSI_HOST_RETURN_FIFO_WIDTH   32
#define NV_DSI_HOST_RETURN_FIFO_DEPTH   16
#define NV_DSI_HOSTIF_WRFIFO_DEPTH      12
#define NV_DSI_HOSTIF_RDFIFO_DEPTH      12
#define NV_DSI_DISPA_WRFIFO_WIDTH       25
#define NV_DSI_DISPA_WRFIFO_DEPTH       16
#define NV_DSI_DISPB_WRFIFO_WIDTH       25
#define NV_DSI_DISPB_WRFIFO_DEPTH       16

// Register DSI_DSI_RD_DATA_0
#define DSI_DSI_RD_DATA_0                       _MK_ADDR_CONST(0x9)
#define DSI_DSI_RD_DATA_0_SECURE                        0x0
#define DSI_DSI_RD_DATA_0_WORD_COUNT                    0x1
#define DSI_DSI_RD_DATA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_RD_DATA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_RD_DATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_RD_DATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_RD_DATA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_RD_DATA_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_RD_DATA_0_DSI_RD_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_RD_DATA_0_DSI_RD_DATA_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_RD_DATA_0_DSI_RD_DATA_SHIFT)
#define DSI_DSI_RD_DATA_0_DSI_RD_DATA_RANGE                     31:0
#define DSI_DSI_RD_DATA_0_DSI_RD_DATA_WOFFSET                   0x0
#define DSI_DSI_RD_DATA_0_DSI_RD_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_RD_DATA_0_DSI_RD_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_RD_DATA_0_DSI_RD_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_RD_DATA_0_DSI_RD_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_WR_DATA_0
#define DSI_DSI_WR_DATA_0                       _MK_ADDR_CONST(0xa)
#define DSI_DSI_WR_DATA_0_SECURE                        0x0
#define DSI_DSI_WR_DATA_0_WORD_COUNT                    0x1
#define DSI_DSI_WR_DATA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_WR_DATA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_WR_DATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_WR_DATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_WR_DATA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_WR_DATA_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_WR_DATA_0_DSI_WR_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_WR_DATA_0_DSI_WR_DATA_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_WR_DATA_0_DSI_WR_DATA_SHIFT)
#define DSI_DSI_WR_DATA_0_DSI_WR_DATA_RANGE                     31:0
#define DSI_DSI_WR_DATA_0_DSI_WR_DATA_WOFFSET                   0x0
#define DSI_DSI_WR_DATA_0_DSI_WR_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_WR_DATA_0_DSI_WR_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_WR_DATA_0_DSI_WR_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_WR_DATA_0_DSI_WR_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_POWER_CONTROL_0
#define DSI_DSI_POWER_CONTROL_0                 _MK_ADDR_CONST(0xb)
#define DSI_DSI_POWER_CONTROL_0_SECURE                  0x0
#define DSI_DSI_POWER_CONTROL_0_WORD_COUNT                      0x1
#define DSI_DSI_POWER_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DSI_DSI_POWER_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define DSI_DSI_POWER_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DSI_DSI_POWER_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DSI_DSI_POWER_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define DSI_DSI_POWER_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_FIELD                    (_MK_MASK_CONST(0x1) << DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_SHIFT)
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_RANGE                    0:0
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_WOFFSET                  0x0
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define DSI_DSI_POWER_CONTROL_0_LEG_DSI_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Register DSI_INT_ENABLE_0
#define DSI_INT_ENABLE_0                        _MK_ADDR_CONST(0xc)
#define DSI_INT_ENABLE_0_SECURE                         0x0
#define DSI_INT_ENABLE_0_WORD_COUNT                     0x1
#define DSI_INT_ENABLE_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define DSI_INT_ENABLE_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define DSI_INT_ENABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DSI_INT_ENABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_INT_ENABLE_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define DSI_INT_ENABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_SHIFT)
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_RANGE                 0:0
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_WOFFSET                       0x0
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DSI_INT_ENABLE_0_CTXSW_INT_ENABLE_ENABLE                        _MK_ENUM_CONST(1)


// Register DSI_INT_STATUS_0
#define DSI_INT_STATUS_0                        _MK_ADDR_CONST(0xd)
#define DSI_INT_STATUS_0_SECURE                         0x0
#define DSI_INT_STATUS_0_WORD_COUNT                     0x1
#define DSI_INT_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DSI_INT_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define DSI_INT_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DSI_INT_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_INT_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define DSI_INT_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define DSI_INT_STATUS_0_CTXSW_INT_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_INT_STATUS_0_CTXSW_INT_FIELD                        (_MK_MASK_CONST(0x1) << DSI_INT_STATUS_0_CTXSW_INT_SHIFT)
#define DSI_INT_STATUS_0_CTXSW_INT_RANGE                        0:0
#define DSI_INT_STATUS_0_CTXSW_INT_WOFFSET                      0x0
#define DSI_INT_STATUS_0_CTXSW_INT_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_INT_STATUS_0_CTXSW_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DSI_INT_STATUS_0_CTXSW_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_INT_STATUS_0_CTXSW_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DSI_INT_MASK_0
#define DSI_INT_MASK_0                  _MK_ADDR_CONST(0xe)
#define DSI_INT_MASK_0_SECURE                   0x0
#define DSI_INT_MASK_0_WORD_COUNT                       0x1
#define DSI_INT_MASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_INT_MASK_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define DSI_INT_MASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_INT_MASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_INT_MASK_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define DSI_INT_MASK_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define DSI_INT_MASK_0_CTXSW_INT_MASK_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_INT_MASK_0_CTXSW_INT_MASK_FIELD                     (_MK_MASK_CONST(0x1) << DSI_INT_MASK_0_CTXSW_INT_MASK_SHIFT)
#define DSI_INT_MASK_0_CTXSW_INT_MASK_RANGE                     0:0
#define DSI_INT_MASK_0_CTXSW_INT_MASK_WOFFSET                   0x0
#define DSI_INT_MASK_0_CTXSW_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_INT_MASK_0_CTXSW_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DSI_INT_MASK_0_CTXSW_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_INT_MASK_0_CTXSW_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_INT_MASK_0_CTXSW_INT_MASK_MASKED                    _MK_ENUM_CONST(0)
#define DSI_INT_MASK_0_CTXSW_INT_MASK_NOTMASKED                 _MK_ENUM_CONST(1)


// Register DSI_HOST_DSI_CONTROL_0
#define DSI_HOST_DSI_CONTROL_0                  _MK_ADDR_CONST(0xf)
#define DSI_HOST_DSI_CONTROL_0_SECURE                   0x0
#define DSI_HOST_DSI_CONTROL_0_WORD_COUNT                       0x1
#define DSI_HOST_DSI_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x3)
#define DSI_HOST_DSI_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x3733ff)
#define DSI_HOST_DSI_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x3733ff)
#define DSI_HOST_DSI_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x3733ff)
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_RANGE                 0:0
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_WOFFSET                       0x0
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_DEFAULT                       _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_ECC_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_CS_ENABLE_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_RANGE                  1:1
#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_WOFFSET                        0x0
#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_CS_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_SHIFT                    _MK_SHIFT_CONST(2)
#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_FIELD                    (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_PKT_BTA_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_RANGE                    2:2
#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_WOFFSET                  0x0
#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_DISABLE                  _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_PKT_BTA_ENABLE                   _MK_ENUM_CONST(1)

#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_SHIFT                    _MK_SHIFT_CONST(3)
#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_FIELD                    (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_IMM_BTA_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_RANGE                    3:3
#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_WOFFSET                  0x0
#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_DISABLE                  _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_IMM_BTA_ENABLE                   _MK_ENUM_CONST(1)

#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_SHIFT                    _MK_SHIFT_CONST(4)
#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_FIELD                    (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_RANGE                    4:4
#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_WOFFSET                  0x0
#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_HOST                     _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_PKT_WR_FIFO_SEL_VIDEO                    _MK_ENUM_CONST(1)

#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_SHIFT                       _MK_SHIFT_CONST(5)
#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_FIELD                       (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_RANGE                       5:5
#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_WOFFSET                     0x0
#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_LOW                 _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_DSI_HIGH_SPEED_TRANS_HIGH                        _MK_ENUM_CONST(1)

#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_SHIFT                   _MK_SHIFT_CONST(6)
#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_FIELD                   (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_RAW_DATA_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_RANGE                   6:6
#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_WOFFSET                 0x0
#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_DISABLE                 _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_RAW_DATA_ENABLE                  _MK_ENUM_CONST(1)

#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_SHIFT                       _MK_SHIFT_CONST(7)
#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_FIELD                       (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_RANGE                       7:7
#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_WOFFSET                     0x0
#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_DISABLE                     _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_PERIPH_RESET_ENABLE                      _MK_ENUM_CONST(1)

#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_SHIFT                        _MK_SHIFT_CONST(8)
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_FIELD                        (_MK_MASK_CONST(0x3) << DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_RANGE                        9:8
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_WOFFSET                      0x0
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_NORMAL                       _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_ENTER_ULPM                   _MK_ENUM_CONST(1)
#define DSI_HOST_DSI_CONTROL_0_DSI_ULTRA_LOW_POWER_EXIT_ULPM                    _MK_ENUM_CONST(2)

#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_SHIFT                   _MK_SHIFT_CONST(12)
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_FIELD                   (_MK_MASK_CONST(0x3) << DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_RANGE                   13:12
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_WOFFSET                 0x0
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_SOL                     _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_FIFO_LEVEL                      _MK_ENUM_CONST(1)
#define DSI_HOST_DSI_CONTROL_0_HOST_TX_TRIG_SRC_IMMEDIATE                       _MK_ENUM_CONST(2)

#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_SHIFT                    _MK_SHIFT_CONST(16)
#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_FIELD                    (_MK_MASK_CONST(0x7) << DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_RANGE                    18:16
#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_WOFFSET                  0x0
#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_DIV1                     _MK_ENUM_CONST(0)
#define DSI_HOST_DSI_CONTROL_0_DSI_PHY_CLK_DIV_DIV2                     _MK_ENUM_CONST(1)

#define DSI_HOST_DSI_CONTROL_0_CRC_RESET_SHIFT                  _MK_SHIFT_CONST(20)
#define DSI_HOST_DSI_CONTROL_0_CRC_RESET_FIELD                  (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_CRC_RESET_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_CRC_RESET_RANGE                  20:20
#define DSI_HOST_DSI_CONTROL_0_CRC_RESET_WOFFSET                        0x0
#define DSI_HOST_DSI_CONTROL_0_CRC_RESET_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_CRC_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_CRC_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_CRC_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_HOST_DSI_CONTROL_0_FIFO_STAT_RESET_SHIFT                    _MK_SHIFT_CONST(21)
#define DSI_HOST_DSI_CONTROL_0_FIFO_STAT_RESET_FIELD                    (_MK_MASK_CONST(0x1) << DSI_HOST_DSI_CONTROL_0_FIFO_STAT_RESET_SHIFT)
#define DSI_HOST_DSI_CONTROL_0_FIFO_STAT_RESET_RANGE                    21:21
#define DSI_HOST_DSI_CONTROL_0_FIFO_STAT_RESET_WOFFSET                  0x0
#define DSI_HOST_DSI_CONTROL_0_FIFO_STAT_RESET_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_FIFO_STAT_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DSI_HOST_DSI_CONTROL_0_FIFO_STAT_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_HOST_DSI_CONTROL_0_FIFO_STAT_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DSI_DSI_CONTROL_0
#define DSI_DSI_CONTROL_0                       _MK_ADDR_CONST(0x10)
#define DSI_DSI_CONTROL_0_SECURE                        0x0
#define DSI_DSI_CONTROL_0_WORD_COUNT                    0x1
#define DSI_DSI_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x8013333f)
#define DSI_DSI_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x8013333f)
#define DSI_DSI_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x8013333f)
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_SHIFT)
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_RANGE                 0:0
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_WOFFSET                       0x0
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DSI_DSI_CONTROL_0_DSI_HOST_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_CONTROL_0_DSI_VID_ENABLE_SHIFT)
#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_RANGE                  1:1
#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_WOFFSET                        0x0
#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_CONTROL_0_DSI_VID_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_SHIFT                  _MK_SHIFT_CONST(2)
#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_CONTROL_0_DSI_VID_SOURCE_SHIFT)
#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_RANGE                  2:2
#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_WOFFSET                        0x0
#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_DISPLAY_0                      _MK_ENUM_CONST(0)
#define DSI_DSI_CONTROL_0_DSI_VID_SOURCE_DISPLAY_1                      _MK_ENUM_CONST(1)

#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_CONTROL_0_VID_DCS_ENABLE_SHIFT)
#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_RANGE                  3:3
#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_WOFFSET                        0x0
#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_CONTROL_0_VID_DCS_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_SHIFT                      _MK_SHIFT_CONST(4)
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_FIELD                      (_MK_MASK_CONST(0x3) << DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_SHIFT)
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_RANGE                      5:4
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_WOFFSET                    0x0
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_ONE                        _MK_ENUM_CONST(0)
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_TWO                        _MK_ENUM_CONST(1)
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_THREE                      _MK_ENUM_CONST(2)
#define DSI_DSI_CONTROL_0_DSI_NUM_DATA_LANES_FOUR                       _MK_ENUM_CONST(3)

#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_SHIFT                 _MK_SHIFT_CONST(8)
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_FIELD                 (_MK_MASK_CONST(0x3) << DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_SHIFT)
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_RANGE                 9:8
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_WOFFSET                       0x0
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_SOL                   _MK_ENUM_CONST(0)
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_FIFO_LEVEL                    _MK_ENUM_CONST(1)
#define DSI_DSI_CONTROL_0_VID_TX_TRIG_SRC_IMMEDIATE                     _MK_ENUM_CONST(2)

#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_SHIFT                 _MK_SHIFT_CONST(12)
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_FIELD                 (_MK_MASK_CONST(0x3) << DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_SHIFT)
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_RANGE                 13:12
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_WOFFSET                       0x0
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_BIT16P                        _MK_ENUM_CONST(0)
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_BIT18NP                       _MK_ENUM_CONST(1)
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_BIT18P                        _MK_ENUM_CONST(2)
#define DSI_DSI_CONTROL_0_DSI_DATA_FORMAT_BIT24P                        _MK_ENUM_CONST(3)

#define DSI_DSI_CONTROL_0_DSI_VIRTUAL_CHANNEL_SHIFT                     _MK_SHIFT_CONST(16)
#define DSI_DSI_CONTROL_0_DSI_VIRTUAL_CHANNEL_FIELD                     (_MK_MASK_CONST(0x3) << DSI_DSI_CONTROL_0_DSI_VIRTUAL_CHANNEL_SHIFT)
#define DSI_DSI_CONTROL_0_DSI_VIRTUAL_CHANNEL_RANGE                     17:16
#define DSI_DSI_CONTROL_0_DSI_VIRTUAL_CHANNEL_WOFFSET                   0x0
#define DSI_DSI_CONTROL_0_DSI_VIRTUAL_CHANNEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_VIRTUAL_CHANNEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define DSI_DSI_CONTROL_0_DSI_VIRTUAL_CHANNEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_VIRTUAL_CHANNEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_SHIFT                 _MK_SHIFT_CONST(20)
#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_FIELD                 (_MK_MASK_CONST(0x1) << DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_SHIFT)
#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_RANGE                 20:20
#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_WOFFSET                       0x0
#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_CONTINUOUS                    _MK_ENUM_CONST(0)
#define DSI_DSI_CONTROL_0_DSI_HS_CLK_CTRL_TX_ONLY                       _MK_ENUM_CONST(1)

#define DSI_DSI_CONTROL_0_DSI_DBG_ENABLE_SHIFT                  _MK_SHIFT_CONST(31)
#define DSI_DSI_CONTROL_0_DSI_DBG_ENABLE_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_CONTROL_0_DSI_DBG_ENABLE_SHIFT)
#define DSI_DSI_CONTROL_0_DSI_DBG_ENABLE_RANGE                  31:31
#define DSI_DSI_CONTROL_0_DSI_DBG_ENABLE_WOFFSET                        0x0
#define DSI_DSI_CONTROL_0_DSI_DBG_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_DBG_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DSI_DSI_CONTROL_0_DSI_DBG_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_CONTROL_0_DSI_DBG_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register DSI_DSI_SOL_DELAY_0
#define DSI_DSI_SOL_DELAY_0                     _MK_ADDR_CONST(0x11)
#define DSI_DSI_SOL_DELAY_0_SECURE                      0x0
#define DSI_DSI_SOL_DELAY_0_WORD_COUNT                  0x1
#define DSI_DSI_SOL_DELAY_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_SOL_DELAY_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_SOL_DELAY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DSI_DSI_SOL_DELAY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_SOL_DELAY_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define DSI_DSI_SOL_DELAY_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define DSI_DSI_SOL_DELAY_0_SOL_DELAY_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_SOL_DELAY_0_SOL_DELAY_FIELD                     (_MK_MASK_CONST(0xffff) << DSI_DSI_SOL_DELAY_0_SOL_DELAY_SHIFT)
#define DSI_DSI_SOL_DELAY_0_SOL_DELAY_RANGE                     15:0
#define DSI_DSI_SOL_DELAY_0_SOL_DELAY_WOFFSET                   0x0
#define DSI_DSI_SOL_DELAY_0_SOL_DELAY_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_SOL_DELAY_0_SOL_DELAY_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_SOL_DELAY_0_SOL_DELAY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_SOL_DELAY_0_SOL_DELAY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_MAX_THRESHOLD_0
#define DSI_DSI_MAX_THRESHOLD_0                 _MK_ADDR_CONST(0x12)
#define DSI_DSI_MAX_THRESHOLD_0_SECURE                  0x0
#define DSI_DSI_MAX_THRESHOLD_0_WORD_COUNT                      0x1
#define DSI_DSI_MAX_THRESHOLD_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DSI_DSI_MAX_THRESHOLD_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_MAX_THRESHOLD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DSI_DSI_MAX_THRESHOLD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DSI_DSI_MAX_THRESHOLD_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define DSI_DSI_MAX_THRESHOLD_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define DSI_DSI_MAX_THRESHOLD_0_MAX_THRESHOLD_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_MAX_THRESHOLD_0_MAX_THRESHOLD_FIELD                     (_MK_MASK_CONST(0xffff) << DSI_DSI_MAX_THRESHOLD_0_MAX_THRESHOLD_SHIFT)
#define DSI_DSI_MAX_THRESHOLD_0_MAX_THRESHOLD_RANGE                     15:0
#define DSI_DSI_MAX_THRESHOLD_0_MAX_THRESHOLD_WOFFSET                   0x0
#define DSI_DSI_MAX_THRESHOLD_0_MAX_THRESHOLD_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_MAX_THRESHOLD_0_MAX_THRESHOLD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_MAX_THRESHOLD_0_MAX_THRESHOLD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_MAX_THRESHOLD_0_MAX_THRESHOLD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_TRIGGER_0
#define DSI_DSI_TRIGGER_0                       _MK_ADDR_CONST(0x13)
#define DSI_DSI_TRIGGER_0_SECURE                        0x0
#define DSI_DSI_TRIGGER_0_WORD_COUNT                    0x1
#define DSI_DSI_TRIGGER_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define DSI_DSI_TRIGGER_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define DSI_DSI_TRIGGER_0_DSI_VID_TRIGGER_SHIFT                 _MK_SHIFT_CONST(0)
#define DSI_DSI_TRIGGER_0_DSI_VID_TRIGGER_FIELD                 (_MK_MASK_CONST(0x1) << DSI_DSI_TRIGGER_0_DSI_VID_TRIGGER_SHIFT)
#define DSI_DSI_TRIGGER_0_DSI_VID_TRIGGER_RANGE                 0:0
#define DSI_DSI_TRIGGER_0_DSI_VID_TRIGGER_WOFFSET                       0x0
#define DSI_DSI_TRIGGER_0_DSI_VID_TRIGGER_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_DSI_VID_TRIGGER_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_DSI_VID_TRIGGER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_DSI_VID_TRIGGER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DSI_DSI_TRIGGER_0_DSI_HOST_TRIGGER_SHIFT                        _MK_SHIFT_CONST(1)
#define DSI_DSI_TRIGGER_0_DSI_HOST_TRIGGER_FIELD                        (_MK_MASK_CONST(0x1) << DSI_DSI_TRIGGER_0_DSI_HOST_TRIGGER_SHIFT)
#define DSI_DSI_TRIGGER_0_DSI_HOST_TRIGGER_RANGE                        1:1
#define DSI_DSI_TRIGGER_0_DSI_HOST_TRIGGER_WOFFSET                      0x0
#define DSI_DSI_TRIGGER_0_DSI_HOST_TRIGGER_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_DSI_HOST_TRIGGER_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_DSI_HOST_TRIGGER_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_TRIGGER_0_DSI_HOST_TRIGGER_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register DSI_DSI_TX_CRC_0
#define DSI_DSI_TX_CRC_0                        _MK_ADDR_CONST(0x14)
#define DSI_DSI_TX_CRC_0_SECURE                         0x0
#define DSI_DSI_TX_CRC_0_WORD_COUNT                     0x1
#define DSI_DSI_TX_CRC_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DSI_DSI_TX_CRC_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_TX_CRC_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DSI_DSI_TX_CRC_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_TX_CRC_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_TX_CRC_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_TX_CRC_0_TX_CRC_SHIFT                   _MK_SHIFT_CONST(0)
#define DSI_DSI_TX_CRC_0_TX_CRC_FIELD                   (_MK_MASK_CONST(0xffffffff) << DSI_DSI_TX_CRC_0_TX_CRC_SHIFT)
#define DSI_DSI_TX_CRC_0_TX_CRC_RANGE                   31:0
#define DSI_DSI_TX_CRC_0_TX_CRC_WOFFSET                 0x0
#define DSI_DSI_TX_CRC_0_TX_CRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_DSI_TX_CRC_0_TX_CRC_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_TX_CRC_0_TX_CRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_TX_CRC_0_TX_CRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register DSI_DSI_STATUS_0
#define DSI_DSI_STATUS_0                        _MK_ADDR_CONST(0x15)
#define DSI_DSI_STATUS_0_SECURE                         0x0
#define DSI_DSI_STATUS_0_WORD_COUNT                     0x1
#define DSI_DSI_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x71f)
#define DSI_DSI_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_RD_FIFO_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_DSI_STATUS_0_RD_FIFO_COUNT_FIELD                    (_MK_MASK_CONST(0x1f) << DSI_DSI_STATUS_0_RD_FIFO_COUNT_SHIFT)
#define DSI_DSI_STATUS_0_RD_FIFO_COUNT_RANGE                    4:0
#define DSI_DSI_STATUS_0_RD_FIFO_COUNT_WOFFSET                  0x0
#define DSI_DSI_STATUS_0_RD_FIFO_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_RD_FIFO_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_RD_FIFO_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_RD_FIFO_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_DSI_STATUS_0_LB_OVERFLOW_SHIFT                      _MK_SHIFT_CONST(8)
#define DSI_DSI_STATUS_0_LB_OVERFLOW_FIELD                      (_MK_MASK_CONST(0x1) << DSI_DSI_STATUS_0_LB_OVERFLOW_SHIFT)
#define DSI_DSI_STATUS_0_LB_OVERFLOW_RANGE                      8:8
#define DSI_DSI_STATUS_0_LB_OVERFLOW_WOFFSET                    0x0
#define DSI_DSI_STATUS_0_LB_OVERFLOW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_LB_OVERFLOW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_LB_OVERFLOW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_LB_OVERFLOW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DSI_DSI_STATUS_0_LB_UNDERFLOW_SHIFT                     _MK_SHIFT_CONST(9)
#define DSI_DSI_STATUS_0_LB_UNDERFLOW_FIELD                     (_MK_MASK_CONST(0x1) << DSI_DSI_STATUS_0_LB_UNDERFLOW_SHIFT)
#define DSI_DSI_STATUS_0_LB_UNDERFLOW_RANGE                     9:9
#define DSI_DSI_STATUS_0_LB_UNDERFLOW_WOFFSET                   0x0
#define DSI_DSI_STATUS_0_LB_UNDERFLOW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_LB_UNDERFLOW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_LB_UNDERFLOW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_LB_UNDERFLOW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DSI_DSI_STATUS_0_DSI_IDLE_SHIFT                 _MK_SHIFT_CONST(10)
#define DSI_DSI_STATUS_0_DSI_IDLE_FIELD                 (_MK_MASK_CONST(0x1) << DSI_DSI_STATUS_0_DSI_IDLE_SHIFT)
#define DSI_DSI_STATUS_0_DSI_IDLE_RANGE                 10:10
#define DSI_DSI_STATUS_0_DSI_IDLE_WOFFSET                       0x0
#define DSI_DSI_STATUS_0_DSI_IDLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_DSI_IDLE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_DSI_IDLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_STATUS_0_DSI_IDLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 22 [0x16]

// Register DSI_DSI_INIT_SEQ_CONTROL_0
#define DSI_DSI_INIT_SEQ_CONTROL_0                      _MK_ADDR_CONST(0x1a)
#define DSI_DSI_INIT_SEQ_CONTROL_0_SECURE                       0x0
#define DSI_DSI_INIT_SEQ_CONTROL_0_WORD_COUNT                   0x1
#define DSI_DSI_INIT_SEQ_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define DSI_DSI_INIT_SEQ_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x3f01)
#define DSI_DSI_INIT_SEQ_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x3f01)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_SHIFT                 _MK_SHIFT_CONST(0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_FIELD                 (_MK_MASK_CONST(0x1) << DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_SHIFT)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_RANGE                 0:0
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_WOFFSET                       0x0
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_DISABLE                       _MK_ENUM_CONST(0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_SEND_INIT_SEQUENCE_ENABLE                        _MK_ENUM_CONST(1)

#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_FRAME_INIT_BYTE_COUNT_SHIFT                      _MK_SHIFT_CONST(8)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_FRAME_INIT_BYTE_COUNT_FIELD                      (_MK_MASK_CONST(0x3f) << DSI_DSI_INIT_SEQ_CONTROL_0_DSI_FRAME_INIT_BYTE_COUNT_SHIFT)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_FRAME_INIT_BYTE_COUNT_RANGE                      13:8
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_FRAME_INIT_BYTE_COUNT_WOFFSET                    0x0
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_FRAME_INIT_BYTE_COUNT_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_FRAME_INIT_BYTE_COUNT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_FRAME_INIT_BYTE_COUNT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_CONTROL_0_DSI_FRAME_INIT_BYTE_COUNT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DSI_DSI_INIT_SEQ_DATA_0_0
#define DSI_DSI_INIT_SEQ_DATA_0_0                       _MK_ADDR_CONST(0x1b)
#define DSI_DSI_INIT_SEQ_DATA_0_0_SECURE                        0x0
#define DSI_DSI_INIT_SEQ_DATA_0_0_WORD_COUNT                    0x1
#define DSI_DSI_INIT_SEQ_DATA_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_0_0_DSI_INIT_SEQ_DATA_0_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_INIT_SEQ_DATA_0_0_DSI_INIT_SEQ_DATA_0_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_INIT_SEQ_DATA_0_0_DSI_INIT_SEQ_DATA_0_SHIFT)
#define DSI_DSI_INIT_SEQ_DATA_0_0_DSI_INIT_SEQ_DATA_0_RANGE                     31:0
#define DSI_DSI_INIT_SEQ_DATA_0_0_DSI_INIT_SEQ_DATA_0_WOFFSET                   0x0
#define DSI_DSI_INIT_SEQ_DATA_0_0_DSI_INIT_SEQ_DATA_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_0_0_DSI_INIT_SEQ_DATA_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_0_0_DSI_INIT_SEQ_DATA_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_0_0_DSI_INIT_SEQ_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_INIT_SEQ_DATA_1_0
#define DSI_DSI_INIT_SEQ_DATA_1_0                       _MK_ADDR_CONST(0x1c)
#define DSI_DSI_INIT_SEQ_DATA_1_0_SECURE                        0x0
#define DSI_DSI_INIT_SEQ_DATA_1_0_WORD_COUNT                    0x1
#define DSI_DSI_INIT_SEQ_DATA_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_1_0_DSI_INIT_SEQ_DATA_1_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_INIT_SEQ_DATA_1_0_DSI_INIT_SEQ_DATA_1_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_INIT_SEQ_DATA_1_0_DSI_INIT_SEQ_DATA_1_SHIFT)
#define DSI_DSI_INIT_SEQ_DATA_1_0_DSI_INIT_SEQ_DATA_1_RANGE                     31:0
#define DSI_DSI_INIT_SEQ_DATA_1_0_DSI_INIT_SEQ_DATA_1_WOFFSET                   0x0
#define DSI_DSI_INIT_SEQ_DATA_1_0_DSI_INIT_SEQ_DATA_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_1_0_DSI_INIT_SEQ_DATA_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_1_0_DSI_INIT_SEQ_DATA_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_1_0_DSI_INIT_SEQ_DATA_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_INIT_SEQ_DATA_2_0
#define DSI_DSI_INIT_SEQ_DATA_2_0                       _MK_ADDR_CONST(0x1d)
#define DSI_DSI_INIT_SEQ_DATA_2_0_SECURE                        0x0
#define DSI_DSI_INIT_SEQ_DATA_2_0_WORD_COUNT                    0x1
#define DSI_DSI_INIT_SEQ_DATA_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_2_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_2_0_DSI_INIT_SEQ_DATA_2_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_INIT_SEQ_DATA_2_0_DSI_INIT_SEQ_DATA_2_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_INIT_SEQ_DATA_2_0_DSI_INIT_SEQ_DATA_2_SHIFT)
#define DSI_DSI_INIT_SEQ_DATA_2_0_DSI_INIT_SEQ_DATA_2_RANGE                     31:0
#define DSI_DSI_INIT_SEQ_DATA_2_0_DSI_INIT_SEQ_DATA_2_WOFFSET                   0x0
#define DSI_DSI_INIT_SEQ_DATA_2_0_DSI_INIT_SEQ_DATA_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_2_0_DSI_INIT_SEQ_DATA_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_2_0_DSI_INIT_SEQ_DATA_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_2_0_DSI_INIT_SEQ_DATA_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_INIT_SEQ_DATA_3_0
#define DSI_DSI_INIT_SEQ_DATA_3_0                       _MK_ADDR_CONST(0x1e)
#define DSI_DSI_INIT_SEQ_DATA_3_0_SECURE                        0x0
#define DSI_DSI_INIT_SEQ_DATA_3_0_WORD_COUNT                    0x1
#define DSI_DSI_INIT_SEQ_DATA_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_3_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_3_0_DSI_INIT_SEQ_DATA_3_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_INIT_SEQ_DATA_3_0_DSI_INIT_SEQ_DATA_3_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_INIT_SEQ_DATA_3_0_DSI_INIT_SEQ_DATA_3_SHIFT)
#define DSI_DSI_INIT_SEQ_DATA_3_0_DSI_INIT_SEQ_DATA_3_RANGE                     31:0
#define DSI_DSI_INIT_SEQ_DATA_3_0_DSI_INIT_SEQ_DATA_3_WOFFSET                   0x0
#define DSI_DSI_INIT_SEQ_DATA_3_0_DSI_INIT_SEQ_DATA_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_3_0_DSI_INIT_SEQ_DATA_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_3_0_DSI_INIT_SEQ_DATA_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_3_0_DSI_INIT_SEQ_DATA_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_INIT_SEQ_DATA_4_0
#define DSI_DSI_INIT_SEQ_DATA_4_0                       _MK_ADDR_CONST(0x1f)
#define DSI_DSI_INIT_SEQ_DATA_4_0_SECURE                        0x0
#define DSI_DSI_INIT_SEQ_DATA_4_0_WORD_COUNT                    0x1
#define DSI_DSI_INIT_SEQ_DATA_4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_4_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_4_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_4_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_4_0_DSI_INIT_SEQ_DATA_4_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_INIT_SEQ_DATA_4_0_DSI_INIT_SEQ_DATA_4_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_INIT_SEQ_DATA_4_0_DSI_INIT_SEQ_DATA_4_SHIFT)
#define DSI_DSI_INIT_SEQ_DATA_4_0_DSI_INIT_SEQ_DATA_4_RANGE                     31:0
#define DSI_DSI_INIT_SEQ_DATA_4_0_DSI_INIT_SEQ_DATA_4_WOFFSET                   0x0
#define DSI_DSI_INIT_SEQ_DATA_4_0_DSI_INIT_SEQ_DATA_4_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_4_0_DSI_INIT_SEQ_DATA_4_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_4_0_DSI_INIT_SEQ_DATA_4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_4_0_DSI_INIT_SEQ_DATA_4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_INIT_SEQ_DATA_5_0
#define DSI_DSI_INIT_SEQ_DATA_5_0                       _MK_ADDR_CONST(0x20)
#define DSI_DSI_INIT_SEQ_DATA_5_0_SECURE                        0x0
#define DSI_DSI_INIT_SEQ_DATA_5_0_WORD_COUNT                    0x1
#define DSI_DSI_INIT_SEQ_DATA_5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_5_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_5_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_5_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_5_0_DSI_INIT_SEQ_DATA_5_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_INIT_SEQ_DATA_5_0_DSI_INIT_SEQ_DATA_5_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_INIT_SEQ_DATA_5_0_DSI_INIT_SEQ_DATA_5_SHIFT)
#define DSI_DSI_INIT_SEQ_DATA_5_0_DSI_INIT_SEQ_DATA_5_RANGE                     31:0
#define DSI_DSI_INIT_SEQ_DATA_5_0_DSI_INIT_SEQ_DATA_5_WOFFSET                   0x0
#define DSI_DSI_INIT_SEQ_DATA_5_0_DSI_INIT_SEQ_DATA_5_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_5_0_DSI_INIT_SEQ_DATA_5_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_5_0_DSI_INIT_SEQ_DATA_5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_5_0_DSI_INIT_SEQ_DATA_5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_INIT_SEQ_DATA_6_0
#define DSI_DSI_INIT_SEQ_DATA_6_0                       _MK_ADDR_CONST(0x21)
#define DSI_DSI_INIT_SEQ_DATA_6_0_SECURE                        0x0
#define DSI_DSI_INIT_SEQ_DATA_6_0_WORD_COUNT                    0x1
#define DSI_DSI_INIT_SEQ_DATA_6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_6_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_6_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_6_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_6_0_DSI_INIT_SEQ_DATA_6_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_INIT_SEQ_DATA_6_0_DSI_INIT_SEQ_DATA_6_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_INIT_SEQ_DATA_6_0_DSI_INIT_SEQ_DATA_6_SHIFT)
#define DSI_DSI_INIT_SEQ_DATA_6_0_DSI_INIT_SEQ_DATA_6_RANGE                     31:0
#define DSI_DSI_INIT_SEQ_DATA_6_0_DSI_INIT_SEQ_DATA_6_WOFFSET                   0x0
#define DSI_DSI_INIT_SEQ_DATA_6_0_DSI_INIT_SEQ_DATA_6_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_6_0_DSI_INIT_SEQ_DATA_6_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_6_0_DSI_INIT_SEQ_DATA_6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_6_0_DSI_INIT_SEQ_DATA_6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_INIT_SEQ_DATA_7_0
#define DSI_DSI_INIT_SEQ_DATA_7_0                       _MK_ADDR_CONST(0x22)
#define DSI_DSI_INIT_SEQ_DATA_7_0_SECURE                        0x0
#define DSI_DSI_INIT_SEQ_DATA_7_0_WORD_COUNT                    0x1
#define DSI_DSI_INIT_SEQ_DATA_7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_7_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_7_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_7_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_INIT_SEQ_DATA_7_0_DSI_INIT_SEQ_DATA_7_SHIFT                     _MK_SHIFT_CONST(0)
#define DSI_DSI_INIT_SEQ_DATA_7_0_DSI_INIT_SEQ_DATA_7_FIELD                     (_MK_MASK_CONST(0xffffffff) << DSI_DSI_INIT_SEQ_DATA_7_0_DSI_INIT_SEQ_DATA_7_SHIFT)
#define DSI_DSI_INIT_SEQ_DATA_7_0_DSI_INIT_SEQ_DATA_7_RANGE                     31:0
#define DSI_DSI_INIT_SEQ_DATA_7_0_DSI_INIT_SEQ_DATA_7_WOFFSET                   0x0
#define DSI_DSI_INIT_SEQ_DATA_7_0_DSI_INIT_SEQ_DATA_7_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_7_0_DSI_INIT_SEQ_DATA_7_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_7_0_DSI_INIT_SEQ_DATA_7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_INIT_SEQ_DATA_7_0_DSI_INIT_SEQ_DATA_7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_DSI_PKT_SEQ_0_LO_0
#define DSI_DSI_PKT_SEQ_0_LO_0                  _MK_ADDR_CONST(0x23)
#define DSI_DSI_PKT_SEQ_0_LO_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_0_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_0_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_00_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_01_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_0_LO_0_PKT_02_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_SHIFT                     _MK_SHIFT_CONST(30)
#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_FIELD                     (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_SHIFT)
#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_RANGE                     30:30
#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_WOFFSET                   0x0
#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_DISABLE                   _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_0_LO_0_SEQ_0_FORCE_LP_ENABLE                    _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_0_HI_0
#define DSI_DSI_PKT_SEQ_0_HI_0                  _MK_ADDR_CONST(0x24)
#define DSI_DSI_PKT_SEQ_0_HI_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_0_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_0_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_03_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_04_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_0_HI_0_PKT_05_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_1_LO_0
#define DSI_DSI_PKT_SEQ_1_LO_0                  _MK_ADDR_CONST(0x25)
#define DSI_DSI_PKT_SEQ_1_LO_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_1_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_1_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_10_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_11_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_1_LO_0_PKT_12_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_SHIFT                     _MK_SHIFT_CONST(30)
#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_FIELD                     (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_SHIFT)
#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_RANGE                     30:30
#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_WOFFSET                   0x0
#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_DISABLE                   _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_1_LO_0_SEQ_1_FORCE_LP_ENABLE                    _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_1_HI_0
#define DSI_DSI_PKT_SEQ_1_HI_0                  _MK_ADDR_CONST(0x26)
#define DSI_DSI_PKT_SEQ_1_HI_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_1_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_1_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_13_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_14_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_1_HI_0_PKT_15_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_2_LO_0
#define DSI_DSI_PKT_SEQ_2_LO_0                  _MK_ADDR_CONST(0x27)
#define DSI_DSI_PKT_SEQ_2_LO_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_2_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_2_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_20_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_21_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_2_LO_0_PKT_22_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_SHIFT                     _MK_SHIFT_CONST(30)
#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_FIELD                     (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_SHIFT)
#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_RANGE                     30:30
#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_WOFFSET                   0x0
#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_DISABLE                   _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_2_LO_0_SEQ_2_FORCE_LP_ENABLE                    _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_2_HI_0
#define DSI_DSI_PKT_SEQ_2_HI_0                  _MK_ADDR_CONST(0x28)
#define DSI_DSI_PKT_SEQ_2_HI_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_2_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_2_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_23_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_24_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_2_HI_0_PKT_25_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_3_LO_0
#define DSI_DSI_PKT_SEQ_3_LO_0                  _MK_ADDR_CONST(0x29)
#define DSI_DSI_PKT_SEQ_3_LO_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_3_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_3_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_30_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_31_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_3_LO_0_PKT_32_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_SHIFT                     _MK_SHIFT_CONST(30)
#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_FIELD                     (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_SHIFT)
#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_RANGE                     30:30
#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_WOFFSET                   0x0
#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_DISABLE                   _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_3_LO_0_SEQ_3_FORCE_LP_ENABLE                    _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_3_HI_0
#define DSI_DSI_PKT_SEQ_3_HI_0                  _MK_ADDR_CONST(0x2a)
#define DSI_DSI_PKT_SEQ_3_HI_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_3_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_3_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_33_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_34_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_3_HI_0_PKT_35_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_4_LO_0
#define DSI_DSI_PKT_SEQ_4_LO_0                  _MK_ADDR_CONST(0x2b)
#define DSI_DSI_PKT_SEQ_4_LO_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_4_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_4_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_40_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_41_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_4_LO_0_PKT_42_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_SHIFT                     _MK_SHIFT_CONST(30)
#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_FIELD                     (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_SHIFT)
#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_RANGE                     30:30
#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_WOFFSET                   0x0
#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_DISABLE                   _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_4_LO_0_SEQ_4_FORCE_LP_ENABLE                    _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_4_HI_0
#define DSI_DSI_PKT_SEQ_4_HI_0                  _MK_ADDR_CONST(0x2c)
#define DSI_DSI_PKT_SEQ_4_HI_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_4_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_4_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_43_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_44_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_4_HI_0_PKT_45_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_5_LO_0
#define DSI_DSI_PKT_SEQ_5_LO_0                  _MK_ADDR_CONST(0x2d)
#define DSI_DSI_PKT_SEQ_5_LO_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_5_LO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_READ_MASK                        _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_5_LO_0_WRITE_MASK                       _MK_MASK_CONST(0x7fffffff)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_50_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_51_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_5_LO_0_PKT_52_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_SHIFT                     _MK_SHIFT_CONST(30)
#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_FIELD                     (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_SHIFT)
#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_RANGE                     30:30
#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_WOFFSET                   0x0
#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_DISABLE                   _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_5_LO_0_SEQ_5_FORCE_LP_ENABLE                    _MK_ENUM_CONST(1)


// Register DSI_DSI_PKT_SEQ_5_HI_0
#define DSI_DSI_PKT_SEQ_5_HI_0                  _MK_ADDR_CONST(0x2e)
#define DSI_DSI_PKT_SEQ_5_HI_0_SECURE                   0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_WORD_COUNT                       0x1
#define DSI_DSI_PKT_SEQ_5_HI_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_5_HI_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_SIZE_RANGE                        2:0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_ID_SHIFT                  _MK_SHIFT_CONST(3)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_ID_RANGE                  8:3
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_SHIFT                  _MK_SHIFT_CONST(9)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_RANGE                  9:9
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_53_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_SIZE_SHIFT                        _MK_SHIFT_CONST(10)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_SIZE_RANGE                        12:10
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_ID_SHIFT                  _MK_SHIFT_CONST(13)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_ID_RANGE                  18:13
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_SHIFT                  _MK_SHIFT_CONST(19)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_RANGE                  19:19
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_54_EN_ENABLE                 _MK_ENUM_CONST(1)

#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_SIZE_SHIFT                        _MK_SHIFT_CONST(20)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_SIZE_FIELD                        (_MK_MASK_CONST(0x7) << DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_SIZE_SHIFT)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_SIZE_RANGE                        22:20
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_SIZE_WOFFSET                      0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_ID_SHIFT                  _MK_SHIFT_CONST(23)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_ID_FIELD                  (_MK_MASK_CONST(0x3f) << DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_ID_SHIFT)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_ID_RANGE                  28:23
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_ID_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_SHIFT                  _MK_SHIFT_CONST(29)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_FIELD                  (_MK_MASK_CONST(0x1) << DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_SHIFT)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_RANGE                  29:29
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_WOFFSET                        0x0
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_DISABLE                        _MK_ENUM_CONST(0)
#define DSI_DSI_PKT_SEQ_5_HI_0_PKT_55_EN_ENABLE                 _MK_ENUM_CONST(1)


// Reserved address 47 [0x2f]

// Register DSI_DSI_DCS_CMDS_0
#define DSI_DSI_DCS_CMDS_0                      _MK_ADDR_CONST(0x33)
#define DSI_DSI_DCS_CMDS_0_SECURE                       0x0
#define DSI_DSI_DCS_CMDS_0_WORD_COUNT                   0x1
#define DSI_DSI_DCS_CMDS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define DSI_DSI_DCS_CMDS_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define DSI_DSI_DCS_CMDS_0_LT3_DCS_CMD_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_DSI_DCS_CMDS_0_LT3_DCS_CMD_FIELD                    (_MK_MASK_CONST(0xff) << DSI_DSI_DCS_CMDS_0_LT3_DCS_CMD_SHIFT)
#define DSI_DSI_DCS_CMDS_0_LT3_DCS_CMD_RANGE                    7:0
#define DSI_DSI_DCS_CMDS_0_LT3_DCS_CMD_WOFFSET                  0x0
#define DSI_DSI_DCS_CMDS_0_LT3_DCS_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_LT3_DCS_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_LT3_DCS_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_LT3_DCS_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_DSI_DCS_CMDS_0_LT5_DCS_CMD_SHIFT                    _MK_SHIFT_CONST(8)
#define DSI_DSI_DCS_CMDS_0_LT5_DCS_CMD_FIELD                    (_MK_MASK_CONST(0xff) << DSI_DSI_DCS_CMDS_0_LT5_DCS_CMD_SHIFT)
#define DSI_DSI_DCS_CMDS_0_LT5_DCS_CMD_RANGE                    15:8
#define DSI_DSI_DCS_CMDS_0_LT5_DCS_CMD_WOFFSET                  0x0
#define DSI_DSI_DCS_CMDS_0_LT5_DCS_CMD_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_LT5_DCS_CMD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_LT5_DCS_CMD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_DCS_CMDS_0_LT5_DCS_CMD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DSI_DSI_PKT_LEN_0_1_0
#define DSI_DSI_PKT_LEN_0_1_0                   _MK_ADDR_CONST(0x34)
#define DSI_DSI_PKT_LEN_0_1_0_SECURE                    0x0
#define DSI_DSI_PKT_LEN_0_1_0_WORD_COUNT                        0x1
#define DSI_DSI_PKT_LEN_0_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PKT_LEN_0_1_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_0_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_0_FIELD                    (_MK_MASK_CONST(0xffff) << DSI_DSI_PKT_LEN_0_1_0_LENGTH_0_SHIFT)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_0_RANGE                    15:0
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_0_WOFFSET                  0x0
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_1_SHIFT                    _MK_SHIFT_CONST(16)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_1_FIELD                    (_MK_MASK_CONST(0xffff) << DSI_DSI_PKT_LEN_0_1_0_LENGTH_1_SHIFT)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_1_RANGE                    31:16
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_1_WOFFSET                  0x0
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_0_1_0_LENGTH_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DSI_DSI_PKT_LEN_2_3_0
#define DSI_DSI_PKT_LEN_2_3_0                   _MK_ADDR_CONST(0x35)
#define DSI_DSI_PKT_LEN_2_3_0_SECURE                    0x0
#define DSI_DSI_PKT_LEN_2_3_0_WORD_COUNT                        0x1
#define DSI_DSI_PKT_LEN_2_3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PKT_LEN_2_3_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_2_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_2_FIELD                    (_MK_MASK_CONST(0xffff) << DSI_DSI_PKT_LEN_2_3_0_LENGTH_2_SHIFT)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_2_RANGE                    15:0
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_2_WOFFSET                  0x0
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_3_SHIFT                    _MK_SHIFT_CONST(16)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_3_FIELD                    (_MK_MASK_CONST(0xffff) << DSI_DSI_PKT_LEN_2_3_0_LENGTH_3_SHIFT)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_3_RANGE                    31:16
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_3_WOFFSET                  0x0
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_2_3_0_LENGTH_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DSI_DSI_PKT_LEN_4_5_0
#define DSI_DSI_PKT_LEN_4_5_0                   _MK_ADDR_CONST(0x36)
#define DSI_DSI_PKT_LEN_4_5_0_SECURE                    0x0
#define DSI_DSI_PKT_LEN_4_5_0_WORD_COUNT                        0x1
#define DSI_DSI_PKT_LEN_4_5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PKT_LEN_4_5_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_4_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_4_FIELD                    (_MK_MASK_CONST(0xffff) << DSI_DSI_PKT_LEN_4_5_0_LENGTH_4_SHIFT)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_4_RANGE                    15:0
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_4_WOFFSET                  0x0
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_5_SHIFT                    _MK_SHIFT_CONST(16)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_5_FIELD                    (_MK_MASK_CONST(0xffff) << DSI_DSI_PKT_LEN_4_5_0_LENGTH_5_SHIFT)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_5_RANGE                    31:16
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_5_WOFFSET                  0x0
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_4_5_0_LENGTH_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DSI_DSI_PKT_LEN_6_7_0
#define DSI_DSI_PKT_LEN_6_7_0                   _MK_ADDR_CONST(0x37)
#define DSI_DSI_PKT_LEN_6_7_0_SECURE                    0x0
#define DSI_DSI_PKT_LEN_6_7_0_WORD_COUNT                        0x1
#define DSI_DSI_PKT_LEN_6_7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PKT_LEN_6_7_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_6_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_6_FIELD                    (_MK_MASK_CONST(0xffff) << DSI_DSI_PKT_LEN_6_7_0_LENGTH_6_SHIFT)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_6_RANGE                    15:0
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_6_WOFFSET                  0x0
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_7_SHIFT                    _MK_SHIFT_CONST(16)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_7_FIELD                    (_MK_MASK_CONST(0xffff) << DSI_DSI_PKT_LEN_6_7_0_LENGTH_7_SHIFT)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_7_RANGE                    31:16
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_7_WOFFSET                  0x0
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PKT_LEN_6_7_0_LENGTH_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 56 [0x38]

// Register DSI_DSI_PHY_TIMING_0_0
#define DSI_DSI_PHY_TIMING_0_0                  _MK_ADDR_CONST(0x3c)
#define DSI_DSI_PHY_TIMING_0_0_SECURE                   0x0
#define DSI_DSI_PHY_TIMING_0_0_WORD_COUNT                       0x1
#define DSI_DSI_PHY_TIMING_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PHY_TIMING_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSPREPR_SHIFT                       _MK_SHIFT_CONST(0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSPREPR_FIELD                       (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_0_0_DSI_THSPREPR_SHIFT)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSPREPR_RANGE                       7:0
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSPREPR_WOFFSET                     0x0
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSPREPR_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSPREPR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSPREPR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSPREPR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_DSI_PHY_TIMING_0_0_DSI_TDATZERO_SHIFT                       _MK_SHIFT_CONST(8)
#define DSI_DSI_PHY_TIMING_0_0_DSI_TDATZERO_FIELD                       (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_0_0_DSI_TDATZERO_SHIFT)
#define DSI_DSI_PHY_TIMING_0_0_DSI_TDATZERO_RANGE                       15:8
#define DSI_DSI_PHY_TIMING_0_0_DSI_TDATZERO_WOFFSET                     0x0
#define DSI_DSI_PHY_TIMING_0_0_DSI_TDATZERO_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_TDATZERO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_TDATZERO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_TDATZERO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_DSI_PHY_TIMING_0_0_DSI_THSTRAIL_SHIFT                       _MK_SHIFT_CONST(16)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSTRAIL_FIELD                       (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_0_0_DSI_THSTRAIL_SHIFT)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSTRAIL_RANGE                       23:16
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSTRAIL_WOFFSET                     0x0
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSTRAIL_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSTRAIL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSTRAIL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSTRAIL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_DSI_PHY_TIMING_0_0_DSI_THSDEXIT_SHIFT                       _MK_SHIFT_CONST(24)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSDEXIT_FIELD                       (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_0_0_DSI_THSDEXIT_SHIFT)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSDEXIT_RANGE                       31:24
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSDEXIT_WOFFSET                     0x0
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSDEXIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSDEXIT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSDEXIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_0_0_DSI_THSDEXIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DSI_DSI_PHY_TIMING_1_0
#define DSI_DSI_PHY_TIMING_1_0                  _MK_ADDR_CONST(0x3d)
#define DSI_DSI_PHY_TIMING_1_0_SECURE                   0x0
#define DSI_DSI_PHY_TIMING_1_0_WORD_COUNT                       0x1
#define DSI_DSI_PHY_TIMING_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PHY_TIMING_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TTLPX_SHIFT                  _MK_SHIFT_CONST(0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TTLPX_FIELD                  (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_1_0_DSI_TTLPX_SHIFT)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TTLPX_RANGE                  7:0
#define DSI_DSI_PHY_TIMING_1_0_DSI_TTLPX_WOFFSET                        0x0
#define DSI_DSI_PHY_TIMING_1_0_DSI_TTLPX_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TTLPX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TTLPX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TTLPX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKZERO_SHIFT                       _MK_SHIFT_CONST(8)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKZERO_FIELD                       (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_1_0_DSI_TCLKZERO_SHIFT)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKZERO_RANGE                       15:8
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKZERO_WOFFSET                     0x0
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKZERO_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKZERO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKZERO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKZERO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKPOST_SHIFT                       _MK_SHIFT_CONST(16)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKPOST_FIELD                       (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_1_0_DSI_TCLKPOST_SHIFT)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKPOST_RANGE                       23:16
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKPOST_WOFFSET                     0x0
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKPOST_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKPOST_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKPOST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKPOST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKTRAIL_SHIFT                      _MK_SHIFT_CONST(24)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKTRAIL_FIELD                      (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_1_0_DSI_TCLKTRAIL_SHIFT)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKTRAIL_RANGE                      31:24
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKTRAIL_WOFFSET                    0x0
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKTRAIL_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKTRAIL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKTRAIL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_1_0_DSI_TCLKTRAIL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DSI_DSI_PHY_TIMING_2_0
#define DSI_DSI_PHY_TIMING_2_0                  _MK_ADDR_CONST(0x3e)
#define DSI_DSI_PHY_TIMING_2_0_SECURE                   0x0
#define DSI_DSI_PHY_TIMING_2_0_WORD_COUNT                       0x1
#define DSI_DSI_PHY_TIMING_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define DSI_DSI_PHY_TIMING_2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TWAKEUP_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TWAKEUP_FIELD                        (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_2_0_DSI_TWAKEUP_SHIFT)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TWAKEUP_RANGE                        7:0
#define DSI_DSI_PHY_TIMING_2_0_DSI_TWAKEUP_WOFFSET                      0x0
#define DSI_DSI_PHY_TIMING_2_0_DSI_TWAKEUP_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TWAKEUP_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TWAKEUP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TWAKEUP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPRE_SHIFT                        _MK_SHIFT_CONST(8)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPRE_FIELD                        (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPRE_SHIFT)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPRE_RANGE                        15:8
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPRE_WOFFSET                      0x0
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPRE_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPRE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPRE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPRE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPREPARE_SHIFT                    _MK_SHIFT_CONST(16)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPREPARE_FIELD                    (_MK_MASK_CONST(0xff) << DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPREPARE_SHIFT)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPREPARE_RANGE                    23:16
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPREPARE_WOFFSET                  0x0
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPREPARE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPREPARE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPREPARE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_PHY_TIMING_2_0_DSI_TCLKPREPARE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register DSI_DSI_BTA_TIMING_0
#define DSI_DSI_BTA_TIMING_0                    _MK_ADDR_CONST(0x3f)
#define DSI_DSI_BTA_TIMING_0_SECURE                     0x0
#define DSI_DSI_BTA_TIMING_0_WORD_COUNT                         0x1
#define DSI_DSI_BTA_TIMING_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define DSI_DSI_BTA_TIMING_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGO_SHIFT                    _MK_SHIFT_CONST(0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGO_FIELD                    (_MK_MASK_CONST(0xff) << DSI_DSI_BTA_TIMING_0_DSI_TTAGO_SHIFT)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGO_RANGE                    7:0
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGO_WOFFSET                  0x0
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGO_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGO_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_DSI_BTA_TIMING_0_DSI_TTASURE_SHIFT                  _MK_SHIFT_CONST(8)
#define DSI_DSI_BTA_TIMING_0_DSI_TTASURE_FIELD                  (_MK_MASK_CONST(0xff) << DSI_DSI_BTA_TIMING_0_DSI_TTASURE_SHIFT)
#define DSI_DSI_BTA_TIMING_0_DSI_TTASURE_RANGE                  15:8
#define DSI_DSI_BTA_TIMING_0_DSI_TTASURE_WOFFSET                        0x0
#define DSI_DSI_BTA_TIMING_0_DSI_TTASURE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTASURE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTASURE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTASURE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define DSI_DSI_BTA_TIMING_0_DSI_TTAGET_SHIFT                   _MK_SHIFT_CONST(16)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGET_FIELD                   (_MK_MASK_CONST(0xff) << DSI_DSI_BTA_TIMING_0_DSI_TTAGET_SHIFT)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGET_RANGE                   23:16
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGET_WOFFSET                 0x0
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGET_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGET_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_BTA_TIMING_0_DSI_TTAGET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 64 [0x40]

// Register DSI_DSI_TIMEOUT_0_0
#define DSI_DSI_TIMEOUT_0_0                     _MK_ADDR_CONST(0x44)
#define DSI_DSI_TIMEOUT_0_0_SECURE                      0x0
#define DSI_DSI_TIMEOUT_0_0_WORD_COUNT                  0x1
#define DSI_DSI_TIMEOUT_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_TIMEOUT_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_TIMEOUT_0_0_HTX_TO_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_DSI_TIMEOUT_0_0_HTX_TO_FIELD                        (_MK_MASK_CONST(0xffff) << DSI_DSI_TIMEOUT_0_0_HTX_TO_SHIFT)
#define DSI_DSI_TIMEOUT_0_0_HTX_TO_RANGE                        15:0
#define DSI_DSI_TIMEOUT_0_0_HTX_TO_WOFFSET                      0x0
#define DSI_DSI_TIMEOUT_0_0_HTX_TO_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_HTX_TO_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_HTX_TO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_HTX_TO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_DSI_TIMEOUT_0_0_LRXH_TO_SHIFT                       _MK_SHIFT_CONST(16)
#define DSI_DSI_TIMEOUT_0_0_LRXH_TO_FIELD                       (_MK_MASK_CONST(0xffff) << DSI_DSI_TIMEOUT_0_0_LRXH_TO_SHIFT)
#define DSI_DSI_TIMEOUT_0_0_LRXH_TO_RANGE                       31:16
#define DSI_DSI_TIMEOUT_0_0_LRXH_TO_WOFFSET                     0x0
#define DSI_DSI_TIMEOUT_0_0_LRXH_TO_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_LRXH_TO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_LRXH_TO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_0_0_LRXH_TO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DSI_DSI_TIMEOUT_1_0
#define DSI_DSI_TIMEOUT_1_0                     _MK_ADDR_CONST(0x45)
#define DSI_DSI_TIMEOUT_1_0_SECURE                      0x0
#define DSI_DSI_TIMEOUT_1_0_WORD_COUNT                  0x1
#define DSI_DSI_TIMEOUT_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_TIMEOUT_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define DSI_DSI_TIMEOUT_1_0_TA_TO_SHIFT                 _MK_SHIFT_CONST(0)
#define DSI_DSI_TIMEOUT_1_0_TA_TO_FIELD                 (_MK_MASK_CONST(0xffff) << DSI_DSI_TIMEOUT_1_0_TA_TO_SHIFT)
#define DSI_DSI_TIMEOUT_1_0_TA_TO_RANGE                 15:0
#define DSI_DSI_TIMEOUT_1_0_TA_TO_WOFFSET                       0x0
#define DSI_DSI_TIMEOUT_1_0_TA_TO_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_TA_TO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_TA_TO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_TA_TO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DSI_DSI_TIMEOUT_1_0_PR_TO_SHIFT                 _MK_SHIFT_CONST(16)
#define DSI_DSI_TIMEOUT_1_0_PR_TO_FIELD                 (_MK_MASK_CONST(0xffff) << DSI_DSI_TIMEOUT_1_0_PR_TO_SHIFT)
#define DSI_DSI_TIMEOUT_1_0_PR_TO_RANGE                 31:16
#define DSI_DSI_TIMEOUT_1_0_PR_TO_WOFFSET                       0x0
#define DSI_DSI_TIMEOUT_1_0_PR_TO_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_PR_TO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_PR_TO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_TIMEOUT_1_0_PR_TO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register DSI_DSI_TO_TALLY_0
#define DSI_DSI_TO_TALLY_0                      _MK_ADDR_CONST(0x46)
#define DSI_DSI_TO_TALLY_0_SECURE                       0x0
#define DSI_DSI_TO_TALLY_0_WORD_COUNT                   0x1
#define DSI_DSI_TO_TALLY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_READ_MASK                    _MK_MASK_CONST(0x1ffffff)
#define DSI_DSI_TO_TALLY_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff)
#define DSI_DSI_TO_TALLY_0_HTX_TALLY_SHIFT                      _MK_SHIFT_CONST(0)
#define DSI_DSI_TO_TALLY_0_HTX_TALLY_FIELD                      (_MK_MASK_CONST(0xff) << DSI_DSI_TO_TALLY_0_HTX_TALLY_SHIFT)
#define DSI_DSI_TO_TALLY_0_HTX_TALLY_RANGE                      7:0
#define DSI_DSI_TO_TALLY_0_HTX_TALLY_WOFFSET                    0x0
#define DSI_DSI_TO_TALLY_0_HTX_TALLY_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_HTX_TALLY_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_HTX_TALLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_HTX_TALLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define DSI_DSI_TO_TALLY_0_LRXH_TALLY_SHIFT                     _MK_SHIFT_CONST(8)
#define DSI_DSI_TO_TALLY_0_LRXH_TALLY_FIELD                     (_MK_MASK_CONST(0xff) << DSI_DSI_TO_TALLY_0_LRXH_TALLY_SHIFT)
#define DSI_DSI_TO_TALLY_0_LRXH_TALLY_RANGE                     15:8
#define DSI_DSI_TO_TALLY_0_LRXH_TALLY_WOFFSET                   0x0
#define DSI_DSI_TO_TALLY_0_LRXH_TALLY_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_LRXH_TALLY_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_LRXH_TALLY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_LRXH_TALLY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define DSI_DSI_TO_TALLY_0_TA_TALLY_SHIFT                       _MK_SHIFT_CONST(16)
#define DSI_DSI_TO_TALLY_0_TA_TALLY_FIELD                       (_MK_MASK_CONST(0xff) << DSI_DSI_TO_TALLY_0_TA_TALLY_SHIFT)
#define DSI_DSI_TO_TALLY_0_TA_TALLY_RANGE                       23:16
#define DSI_DSI_TO_TALLY_0_TA_TALLY_WOFFSET                     0x0
#define DSI_DSI_TO_TALLY_0_TA_TALLY_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_TA_TALLY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_TA_TALLY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_TA_TALLY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_SHIFT                 _MK_SHIFT_CONST(24)
#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_FIELD                 (_MK_MASK_CONST(0x1) << DSI_DSI_TO_TALLY_0_P_RESET_STATUS_SHIFT)
#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_RANGE                 24:24
#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_WOFFSET                       0x0
#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_IN_RESET                      _MK_ENUM_CONST(0)
#define DSI_DSI_TO_TALLY_0_P_RESET_STATUS_READY                 _MK_ENUM_CONST(1)


// Reserved address 71 [0x47]

// Register DSI_PAD_CONTROL_0
#define DSI_PAD_CONTROL_0                       _MK_ADDR_CONST(0x4b)
#define DSI_PAD_CONTROL_0_SECURE                        0x0
#define DSI_PAD_CONTROL_0_WORD_COUNT                    0x1
#define DSI_PAD_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x10070000)
#define DSI_PAD_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x1f7ff77f)
#define DSI_PAD_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x1f7ff77f)
#define DSI_PAD_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x1f7ff77f)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ0_SHIFT                 _MK_SHIFT_CONST(0)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ0_FIELD                 (_MK_MASK_CONST(0x7) << DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ0_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ0_RANGE                 2:0
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ0_WOFFSET                       0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ0_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ0_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_BANDWD_IN_SHIFT                       _MK_SHIFT_CONST(3)
#define DSI_PAD_CONTROL_0_DSI_PAD_BANDWD_IN_FIELD                       (_MK_MASK_CONST(0x1) << DSI_PAD_CONTROL_0_DSI_PAD_BANDWD_IN_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_BANDWD_IN_RANGE                       3:3
#define DSI_PAD_CONTROL_0_DSI_PAD_BANDWD_IN_WOFFSET                     0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_BANDWD_IN_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_BANDWD_IN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DSI_PAD_CONTROL_0_DSI_PAD_BANDWD_IN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_BANDWD_IN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ1_SHIFT                 _MK_SHIFT_CONST(4)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ1_FIELD                 (_MK_MASK_CONST(0x7) << DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ1_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ1_RANGE                 6:4
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ1_WOFFSET                       0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ1_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ1_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJ1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJCLK_SHIFT                       _MK_SHIFT_CONST(8)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJCLK_FIELD                       (_MK_MASK_CONST(0x7) << DSI_PAD_CONTROL_0_DSI_PAD_OUTADJCLK_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJCLK_RANGE                       10:8
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJCLK_WOFFSET                     0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJCLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJCLK_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJCLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_OUTADJCLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_LPDNADJ_SHIFT                 _MK_SHIFT_CONST(12)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPDNADJ_FIELD                 (_MK_MASK_CONST(0x3) << DSI_PAD_CONTROL_0_DSI_PAD_LPDNADJ_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPDNADJ_RANGE                 13:12
#define DSI_PAD_CONTROL_0_DSI_PAD_LPDNADJ_WOFFSET                       0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_LPDNADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPDNADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPDNADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPDNADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_LPUPADJ_SHIFT                 _MK_SHIFT_CONST(14)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPUPADJ_FIELD                 (_MK_MASK_CONST(0x3) << DSI_PAD_CONTROL_0_DSI_PAD_LPUPADJ_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPUPADJ_RANGE                 15:14
#define DSI_PAD_CONTROL_0_DSI_PAD_LPUPADJ_WOFFSET                       0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_LPUPADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPUPADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPUPADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_LPUPADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_SHIFT                    _MK_SHIFT_CONST(16)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_FIELD                    (_MK_MASK_CONST(0x3) << DSI_PAD_CONTROL_0_DSI_PAD_PDIO_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_RANGE                    17:16
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_WOFFSET                  0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_DEFAULT                  _MK_MASK_CONST(0x3)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_CLK_SHIFT                        _MK_SHIFT_CONST(18)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_CLK_FIELD                        (_MK_MASK_CONST(0x1) << DSI_PAD_CONTROL_0_DSI_PAD_PDIO_CLK_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_CLK_RANGE                        18:18
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_CLK_WOFFSET                      0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_CLK_DEFAULT                      _MK_MASK_CONST(0x1)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_PDIO_CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_PREEMP_EN_SHIFT                       _MK_SHIFT_CONST(19)
#define DSI_PAD_CONTROL_0_DSI_PAD_PREEMP_EN_FIELD                       (_MK_MASK_CONST(0x1) << DSI_PAD_CONTROL_0_DSI_PAD_PREEMP_EN_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_PREEMP_EN_RANGE                       19:19
#define DSI_PAD_CONTROL_0_DSI_PAD_PREEMP_EN_WOFFSET                     0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_PREEMP_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_PREEMP_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DSI_PAD_CONTROL_0_DSI_PAD_PREEMP_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_PREEMP_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWDNADJ_SHIFT                       _MK_SHIFT_CONST(20)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWDNADJ_FIELD                       (_MK_MASK_CONST(0x7) << DSI_PAD_CONTROL_0_DSI_PAD_SLEWDNADJ_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWDNADJ_RANGE                       22:20
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWDNADJ_WOFFSET                     0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWDNADJ_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWDNADJ_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWDNADJ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWDNADJ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWUPADJ_SHIFT                       _MK_SHIFT_CONST(24)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWUPADJ_FIELD                       (_MK_MASK_CONST(0x7) << DSI_PAD_CONTROL_0_DSI_PAD_SLEWUPADJ_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWUPADJ_RANGE                       26:24
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWUPADJ_WOFFSET                     0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWUPADJ_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWUPADJ_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWUPADJ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_SLEWUPADJ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_REV_CLK_SHIFT                 _MK_SHIFT_CONST(27)
#define DSI_PAD_CONTROL_0_DSI_PAD_REV_CLK_FIELD                 (_MK_MASK_CONST(0x1) << DSI_PAD_CONTROL_0_DSI_PAD_REV_CLK_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_REV_CLK_RANGE                 27:27
#define DSI_PAD_CONTROL_0_DSI_PAD_REV_CLK_WOFFSET                       0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_REV_CLK_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_REV_CLK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DSI_PAD_CONTROL_0_DSI_PAD_REV_CLK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_REV_CLK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_0_DSI_PAD_PULLDN_ENAB_SHIFT                     _MK_SHIFT_CONST(28)
#define DSI_PAD_CONTROL_0_DSI_PAD_PULLDN_ENAB_FIELD                     (_MK_MASK_CONST(0x1) << DSI_PAD_CONTROL_0_DSI_PAD_PULLDN_ENAB_SHIFT)
#define DSI_PAD_CONTROL_0_DSI_PAD_PULLDN_ENAB_RANGE                     28:28
#define DSI_PAD_CONTROL_0_DSI_PAD_PULLDN_ENAB_WOFFSET                   0x0
#define DSI_PAD_CONTROL_0_DSI_PAD_PULLDN_ENAB_DEFAULT                   _MK_MASK_CONST(0x1)
#define DSI_PAD_CONTROL_0_DSI_PAD_PULLDN_ENAB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DSI_PAD_CONTROL_0_DSI_PAD_PULLDN_ENAB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_0_DSI_PAD_PULLDN_ENAB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register DSI_PAD_CONTROL_CD_0
#define DSI_PAD_CONTROL_CD_0                    _MK_ADDR_CONST(0x4c)
#define DSI_PAD_CONTROL_CD_0_SECURE                     0x0
#define DSI_PAD_CONTROL_CD_0_WORD_COUNT                         0x1
#define DSI_PAD_CONTROL_CD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_CD_0_RESET_MASK                         _MK_MASK_CONST(0x77)
#define DSI_PAD_CONTROL_CD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_CD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_CD_0_READ_MASK                  _MK_MASK_CONST(0x77)
#define DSI_PAD_CONTROL_CD_0_WRITE_MASK                         _MK_MASK_CONST(0x77)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_FIELD                        (_MK_MASK_CONST(0x3) << DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_SHIFT)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_RANGE                        1:0
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_WOFFSET                      0x0
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_CLK_SHIFT                    _MK_SHIFT_CONST(2)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_CLK_FIELD                    (_MK_MASK_CONST(0x1) << DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_CLK_SHIFT)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_CLK_RANGE                    2:2
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_CLK_WOFFSET                  0x0
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_CLK_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_CLK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_CLK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CD_EN_CLK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CDDNADJ_SHIFT                      _MK_SHIFT_CONST(4)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CDDNADJ_FIELD                      (_MK_MASK_CONST(0x7) << DSI_PAD_CONTROL_CD_0_DSI_PAD_CDDNADJ_SHIFT)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CDDNADJ_RANGE                      6:4
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CDDNADJ_WOFFSET                    0x0
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CDDNADJ_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CDDNADJ_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CDDNADJ_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_PAD_CONTROL_CD_0_DSI_PAD_CDDNADJ_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register DSI_PAD_CD_STATUS_0
#define DSI_PAD_CD_STATUS_0                     _MK_ADDR_CONST(0x4d)
#define DSI_PAD_CD_STATUS_0_SECURE                      0x0
#define DSI_PAD_CD_STATUS_0_WORD_COUNT                  0x1
#define DSI_PAD_CD_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define DSI_PAD_CD_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_SHIFT                   _MK_SHIFT_CONST(0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_FIELD                   (_MK_MASK_CONST(0x3) << DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_SHIFT)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_RANGE                   1:0
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_WOFFSET                 0x0
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_SHIFT                   _MK_SHIFT_CONST(2)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_FIELD                   (_MK_MASK_CONST(0x3) << DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_SHIFT)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_RANGE                   3:2
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_WOFFSET                 0x0
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_DEFAULT                 _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_CLK_SHIFT                       _MK_SHIFT_CONST(4)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_CLK_FIELD                       (_MK_MASK_CONST(0x1) << DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_CLK_SHIFT)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_CLK_RANGE                       4:4
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_CLK_WOFFSET                     0x0
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDP_CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_CLK_SHIFT                       _MK_SHIFT_CONST(5)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_CLK_FIELD                       (_MK_MASK_CONST(0x1) << DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_CLK_SHIFT)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_CLK_RANGE                       5:5
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_CLK_WOFFSET                     0x0
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DSI_PAD_CD_STATUS_0_DSI_PAD_CDN_CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register DSI_DSI_VID_MODE_CONTROL_0
#define DSI_DSI_VID_MODE_CONTROL_0                      _MK_ADDR_CONST(0x4e)
#define DSI_DSI_VID_MODE_CONTROL_0_SECURE                       0x0
#define DSI_DSI_VID_MODE_CONTROL_0_WORD_COUNT                   0x1
#define DSI_DSI_VID_MODE_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define DSI_DSI_VID_MODE_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0xf)
#define DSI_DSI_VID_MODE_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define DSI_DSI_VID_MODE_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DSI_DSI_VID_MODE_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0xf)
#define DSI_DSI_VID_MODE_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0xf)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_FIELD                 (_MK_MASK_CONST(0x1) << DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_SHIFT)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_RANGE                 0:0
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_WOFFSET                       0x0
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_CMD_PKT_VID_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_SHIFT                  _MK_SHIFT_CONST(1)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_FIELD                  (_MK_MASK_CONST(0x7) << DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_SHIFT)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_RANGE                  3:1
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_WOFFSET                        0x0
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_ZERO                   _MK_ENUM_CONST(0)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_ONE                    _MK_ENUM_CONST(1)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_TWO                    _MK_ENUM_CONST(2)
#define DSI_DSI_VID_MODE_CONTROL_0_DSI_LINE_TYPE_FOUR                   _MK_ENUM_CONST(3)


// Reserved address 79 [0x4f]

//
// REGISTER LIST
//
#define LIST_ARDSI_REGS(_op_) \
_op_(DSI_INCR_SYNCPT_0) \
_op_(DSI_INCR_SYNCPT_CNTRL_0) \
_op_(DSI_INCR_SYNCPT_ERROR_0) \
_op_(DSI_CTXSW_0) \
_op_(DSI_DSI_RD_DATA_0) \
_op_(DSI_DSI_WR_DATA_0) \
_op_(DSI_DSI_POWER_CONTROL_0) \
_op_(DSI_INT_ENABLE_0) \
_op_(DSI_INT_STATUS_0) \
_op_(DSI_INT_MASK_0) \
_op_(DSI_HOST_DSI_CONTROL_0) \
_op_(DSI_DSI_CONTROL_0) \
_op_(DSI_DSI_SOL_DELAY_0) \
_op_(DSI_DSI_MAX_THRESHOLD_0) \
_op_(DSI_DSI_TRIGGER_0) \
_op_(DSI_DSI_TX_CRC_0) \
_op_(DSI_DSI_STATUS_0) \
_op_(DSI_DSI_INIT_SEQ_CONTROL_0) \
_op_(DSI_DSI_INIT_SEQ_DATA_0_0) \
_op_(DSI_DSI_INIT_SEQ_DATA_1_0) \
_op_(DSI_DSI_INIT_SEQ_DATA_2_0) \
_op_(DSI_DSI_INIT_SEQ_DATA_3_0) \
_op_(DSI_DSI_INIT_SEQ_DATA_4_0) \
_op_(DSI_DSI_INIT_SEQ_DATA_5_0) \
_op_(DSI_DSI_INIT_SEQ_DATA_6_0) \
_op_(DSI_DSI_INIT_SEQ_DATA_7_0) \
_op_(DSI_DSI_PKT_SEQ_0_LO_0) \
_op_(DSI_DSI_PKT_SEQ_0_HI_0) \
_op_(DSI_DSI_PKT_SEQ_1_LO_0) \
_op_(DSI_DSI_PKT_SEQ_1_HI_0) \
_op_(DSI_DSI_PKT_SEQ_2_LO_0) \
_op_(DSI_DSI_PKT_SEQ_2_HI_0) \
_op_(DSI_DSI_PKT_SEQ_3_LO_0) \
_op_(DSI_DSI_PKT_SEQ_3_HI_0) \
_op_(DSI_DSI_PKT_SEQ_4_LO_0) \
_op_(DSI_DSI_PKT_SEQ_4_HI_0) \
_op_(DSI_DSI_PKT_SEQ_5_LO_0) \
_op_(DSI_DSI_PKT_SEQ_5_HI_0) \
_op_(DSI_DSI_DCS_CMDS_0) \
_op_(DSI_DSI_PKT_LEN_0_1_0) \
_op_(DSI_DSI_PKT_LEN_2_3_0) \
_op_(DSI_DSI_PKT_LEN_4_5_0) \
_op_(DSI_DSI_PKT_LEN_6_7_0) \
_op_(DSI_DSI_PHY_TIMING_0_0) \
_op_(DSI_DSI_PHY_TIMING_1_0) \
_op_(DSI_DSI_PHY_TIMING_2_0) \
_op_(DSI_DSI_BTA_TIMING_0) \
_op_(DSI_DSI_TIMEOUT_0_0) \
_op_(DSI_DSI_TIMEOUT_1_0) \
_op_(DSI_DSI_TO_TALLY_0) \
_op_(DSI_PAD_CONTROL_0) \
_op_(DSI_PAD_CONTROL_CD_0) \
_op_(DSI_PAD_CD_STATUS_0) \
_op_(DSI_DSI_VID_MODE_CONTROL_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_DSI        0x00000000

//
// ARDSI REGISTER BANKS
//

#define DSI0_FIRST_REG 0x0000 // DSI_INCR_SYNCPT_0
#define DSI0_LAST_REG 0x0002 // DSI_INCR_SYNCPT_ERROR_0
#define DSI1_FIRST_REG 0x0008 // DSI_CTXSW_0
#define DSI1_LAST_REG 0x0015 // DSI_DSI_STATUS_0
#define DSI2_FIRST_REG 0x001a // DSI_DSI_INIT_SEQ_CONTROL_0
#define DSI2_LAST_REG 0x002e // DSI_DSI_PKT_SEQ_5_HI_0
#define DSI3_FIRST_REG 0x0033 // DSI_DSI_DCS_CMDS_0
#define DSI3_LAST_REG 0x0037 // DSI_DSI_PKT_LEN_6_7_0
#define DSI4_FIRST_REG 0x003c // DSI_DSI_PHY_TIMING_0_0
#define DSI4_LAST_REG 0x003f // DSI_DSI_BTA_TIMING_0
#define DSI5_FIRST_REG 0x0044 // DSI_DSI_TIMEOUT_0_0
#define DSI5_LAST_REG 0x0046 // DSI_DSI_TO_TALLY_0
#define DSI6_FIRST_REG 0x004b // DSI_PAD_CONTROL_0
#define DSI6_LAST_REG 0x004e // DSI_DSI_VID_MODE_CONTROL_0

#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif

#endif // ifndef ___ARDSI_H_INC_
