Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Fri Dec 08 05:35:57 2017
| Host             : HSP_DT002 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file mySystem_wrapper_power_routed.rpt -pb mySystem_wrapper_power_summary_routed.pb -rpx mySystem_wrapper_power_routed.rpx
| Design           : mySystem_wrapper
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.241  |
| Dynamic (W)              | 1.700  |
| Device Static (W)        | 0.541  |
| Effective TJA (C/W)      | 1.4    |
| Max Ambient (C)          | 96.8   |
| Junction Temperature (C) | 28.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.064 |       12 |       --- |             --- |
| CLB Logic                |     0.063 |    13874 |       --- |             --- |
|   LUT as Shift Register  |     0.037 |      724 |    112800 |            0.64 |
|   LUT as Logic           |     0.018 |     3599 |    242400 |            1.48 |
|   Register               |     0.007 |     7167 |    484800 |            1.48 |
|   LUT as Distributed RAM |    <0.001 |       32 |    112800 |            0.03 |
|   CARRY8                 |    <0.001 |      114 |     30300 |            0.38 |
|   F7/F8 Muxes            |    <0.001 |      132 |    242400 |            0.05 |
|   Others                 |     0.000 |      686 |       --- |             --- |
| Signals                  |     0.075 |    10645 |       --- |             --- |
| Block RAM                |     0.141 |       41 |       600 |            6.83 |
| PLL                      |     0.064 |        1 |       --- |             --- |
| I/O                      |     0.010 |       15 |       520 |            2.88 |
| GTH                      |     1.284 |        8 |        20 |           40.00 |
| Static Power             |     0.541 |          |           |                 |
| Total                    |     2.241 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.687 |       0.529 |      0.157 |
| Vccaux     |       1.800 |     0.131 |       0.035 |      0.096 |
| Vccaux_io  |       1.800 |     0.069 |       0.004 |      0.065 |
| Vccint_io  |       0.950 |     0.019 |       0.002 |      0.017 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.017 |       0.005 |      0.012 |
| MGTAVcc    |       1.000 |     0.855 |       0.824 |      0.032 |
| MGTAVtt    |       1.200 |     0.222 |       0.208 |      0.014 |
| MGTVccaux  |       1.800 |     0.026 |       0.026 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                               | Domain                                                                                                                                                                                                                                                                                   | Constraint (ns) |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK_IN1_D_clk_p                                                     | CLK_IN1_D_clk_p                                                                                                                                                                                                                                                                          |             3.3 |
| clk_out1_mySystem_clk_wiz_0_0                                       | mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0                                                                                                                                                                                                                       |            10.0 |
| common0_qpll0_clk_out                                               | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_gt_common_0_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/common0_qpll0_clk_out                                                                                                                                                    |             0.1 |
| common0_qpll0_refclk_out                                            | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_gt_common_0_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/common0_qpll0_refclk_out                                                                                                                                                 |             5.2 |
| common1_qpll0_clk_out                                               | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/common1_qpll0_clk_out                                                                                                                                                    |             0.1 |
| common1_qpll0_refclk_out                                            | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_gt_common_1_i/mySystem_jesd204_phy_0_gt_common_i/common_inst/common1_qpll0_refclk_out                                                                                                                                                 |             5.2 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                                                                                                                 |            30.0 |
| dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/UPDATE                                                                                                                                                                                                                                               |            60.0 |
| refclk                                                              | refclk_p                                                                                                                                                                                                                                                                                 |             5.2 |
| txoutclk_out[0]                                                     | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/mySystem_jesd204_phy_0_gt_i/inst/gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             5.2 |
+---------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                         | Power (W) |
+--------------------------------------------------------------------------------------------------------------+-----------+
| mySystem_wrapper                                                                                             |     1.700 |
|   dbg_hub                                                                                                    |     0.005 |
|     inst                                                                                                     |     0.005 |
|       CORE_XSDB.UUT_MASTER                                                                                   |     0.004 |
|         U_ICON_INTERFACE                                                                                     |     0.003 |
|           U_CMD1                                                                                             |    <0.001 |
|           U_CMD2                                                                                             |    <0.001 |
|           U_CMD3                                                                                             |    <0.001 |
|           U_CMD4                                                                                             |    <0.001 |
|           U_CMD5                                                                                             |    <0.001 |
|           U_CMD6_RD                                                                                          |     0.001 |
|             U_RD_FIFO                                                                                        |     0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst                                                          |     0.001 |
|                 inst_fifo_gen                                                                                |     0.001 |
|                   gconvfifo.rf                                                                               |     0.001 |
|                     grf.rf                                                                                   |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                             |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                           |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                           |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                           |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                         gr1.rfwft                                                                            |    <0.001 |
|                         gras.rsts                                                                            |    <0.001 |
|                         rpntr                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                         gwas.wsts                                                                            |    <0.001 |
|                         wpntr                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                         gdm.dm                                                                               |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                   |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                  |    <0.001 |
|                       rstblk                                                                                 |    <0.001 |
|           U_CMD6_WR                                                                                          |     0.001 |
|             U_WR_FIFO                                                                                        |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst                                                          |    <0.001 |
|                 inst_fifo_gen                                                                                |    <0.001 |
|                   gconvfifo.rf                                                                               |    <0.001 |
|                     grf.rf                                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                             |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                           |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                           |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                           |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                           |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                               |    <0.001 |
|                         gras.rsts                                                                            |    <0.001 |
|                         rpntr                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                               |    <0.001 |
|                         gwas.wsts                                                                            |    <0.001 |
|                         wpntr                                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                  |    <0.001 |
|                         gdm.dm                                                                               |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                   |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                  |    <0.001 |
|                       rstblk                                                                                 |    <0.001 |
|           U_CMD7_CTL                                                                                         |    <0.001 |
|           U_CMD7_STAT                                                                                        |    <0.001 |
|           U_STATIC_STATUS                                                                                    |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                            |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                       |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                    |    <0.001 |
|           U_RD_REQ_FLAG                                                                                      |    <0.001 |
|           U_TIMER                                                                                            |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                        |    <0.001 |
|       CORE_XSDB.U_ICON                                                                                       |    <0.001 |
|         U_CMD                                                                                                |    <0.001 |
|         U_STAT                                                                                               |    <0.001 |
|         U_SYNC                                                                                               |    <0.001 |
|       N_EXT_BSCAN.bscan_inst                                                                                 |    <0.001 |
|   mySystem_i                                                                                                 |     1.557 |
|     JesdSubSys                                                                                               |     1.557 |
|       Transport_layer_DAC38Rf82_84111_0                                                                      |     0.006 |
|         inst                                                                                                 |     0.006 |
|       clk_wiz_0                                                                                              |     0.068 |
|         inst                                                                                                 |     0.068 |
|           clkin1_ibufds                                                                                      |     0.004 |
|       dds_1                                                                                                  |     0.034 |
|         U0                                                                                                   |     0.034 |
|           i_synth                                                                                            |     0.034 |
|             i_dds                                                                                            |     0.034 |
|               I_PHASEGEN.i_conventional_accum.i_accum                                                        |    <0.001 |
|                 i_fabric.i_common.i_phase_acc                                                                |    <0.001 |
|                 i_fabric.i_one_channel.i_accum                                                               |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe                                         |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add                           |    <0.001 |
|               I_SINCOS.i_std_rom.i_rom                                                                       |     0.034 |
|                 i_rtl.i_quarter_table.i_addr_reg_c                                                           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_a                                                            |    <0.001 |
|             i_has_nd_rdy_pipe.valid_phase_read_del                                                           |    <0.001 |
|       dds_2                                                                                                  |     0.034 |
|         U0                                                                                                   |     0.034 |
|           i_synth                                                                                            |     0.034 |
|             i_dds                                                                                            |     0.034 |
|               I_PHASEGEN.i_conventional_accum.i_accum                                                        |    <0.001 |
|                 i_fabric.i_common.i_phase_acc                                                                |    <0.001 |
|                 i_fabric.i_one_channel.i_accum                                                               |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe                                         |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add                           |    <0.001 |
|               I_SINCOS.i_std_rom.i_rom                                                                       |     0.034 |
|                 i_rtl.i_quarter_table.i_addr_reg_c                                                           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_a                                                            |    <0.001 |
|             i_has_nd_rdy_pipe.valid_phase_read_del                                                           |    <0.001 |
|       dds_3                                                                                                  |     0.034 |
|         U0                                                                                                   |     0.034 |
|           i_synth                                                                                            |     0.034 |
|             i_dds                                                                                            |     0.034 |
|               I_PHASEGEN.i_conventional_accum.i_accum                                                        |    <0.001 |
|                 i_fabric.i_common.i_phase_acc                                                                |    <0.001 |
|                 i_fabric.i_one_channel.i_accum                                                               |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe                                         |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add                           |    <0.001 |
|               I_SINCOS.i_std_rom.i_rom                                                                       |     0.034 |
|                 i_rtl.i_quarter_table.i_addr_reg_c                                                           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_a                                                            |    <0.001 |
|             i_has_nd_rdy_pipe.valid_phase_read_del                                                           |    <0.001 |
|       dds_compiler_0                                                                                         |     0.034 |
|         U0                                                                                                   |     0.034 |
|           i_synth                                                                                            |     0.034 |
|             i_dds                                                                                            |     0.034 |
|               I_PHASEGEN.i_conventional_accum.i_accum                                                        |    <0.001 |
|                 i_fabric.i_common.i_phase_acc                                                                |    <0.001 |
|                 i_fabric.i_one_channel.i_accum                                                               |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe                                         |    <0.001 |
|               I_SINCOS.i_std_rom.i_rom                                                                       |     0.034 |
|                 i_rtl.i_quarter_table.i_addr_reg_c                                                           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                                          |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_a                                                            |    <0.001 |
|             i_has_nd_rdy_pipe.valid_phase_read_del                                                           |    <0.001 |
|       iobufs_i                                                                                               |     0.005 |
|         inst                                                                                                 |     0.005 |
|           sync_ibufds_c                                                                                      |     0.003 |
|           sysref_ibufds_c                                                                                    |     0.003 |
|       jesd204_phy                                                                                            |     1.291 |
|         inst                                                                                                 |     1.291 |
|           jesd204_phy_block_i                                                                                |     1.291 |
|             gtwiz_reset_block_i                                                                              |     0.004 |
|               bit_synchronizer_gtpowergood_inst                                                              |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                              |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                      |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                              |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                      |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                            |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                               |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                               |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                                |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                        |     0.000 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                     |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                        |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                     |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                        |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                                |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                                |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                                         |    <0.001 |
|             jesd204_phy_reset_control_i                                                                      |    <0.001 |
|             mySystem_jesd204_phy_0_gt_i                                                                      |     1.287 |
|               inst                                                                                           |     1.287 |
|                 gen_gtwizard_gthe3_top.mySystem_jesd204_phy_0_gt_gtwizard_gthe3_inst                         |     1.287 |
|                   gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst |     0.643 |
|                     channel_inst                                                                             |     0.643 |
|                   gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst |     0.643 |
|                     channel_inst                                                                             |     0.643 |
|             sync_gt_rxresetdone                                                                              |    <0.001 |
|             sync_gt_txresetdone                                                                              |    <0.001 |
|             sync_rx_reset_all                                                                                |    <0.001 |
|             sync_rx_reset_data                                                                               |    <0.001 |
|             sync_rxresetdone                                                                                 |    <0.001 |
|             sync_tx_reset_all                                                                                |    <0.001 |
|             sync_tx_reset_data                                                                               |    <0.001 |
|             sync_txresetdone                                                                                 |    <0.001 |
|           jesd204_phy_gt_common_0_i                                                                          |    <0.001 |
|             mySystem_jesd204_phy_0_gt_common_i                                                               |    <0.001 |
|               common_inst                                                                                    |    <0.001 |
|           jesd204_phy_gt_common_1_i                                                                          |    <0.001 |
|             mySystem_jesd204_phy_0_gt_common_i                                                               |    <0.001 |
|               common_inst                                                                                    |    <0.001 |
|       jesd204_tx                                                                                             |     0.049 |
|         inst                                                                                                 |     0.049 |
|           i_axi_lite_ipif                                                                                    |     0.000 |
|             I_SLAVE_ATTACHMENT                                                                               |     0.000 |
|               I_DECODER                                                                                      |     0.000 |
|           i_mySystem_jesd204_rx_0                                                                            |     0.048 |
|             i_tx                                                                                             |     0.048 |
|               g_tx_lanes[0].i_tx_lane_32                                                                     |     0.004 |
|               g_tx_lanes[1].i_tx_lane_32                                                                     |     0.004 |
|               g_tx_lanes[2].i_tx_lane_32                                                                     |     0.004 |
|               g_tx_lanes[3].i_tx_lane_32                                                                     |     0.004 |
|               g_tx_lanes[4].i_tx_lane_32                                                                     |     0.004 |
|               g_tx_lanes[5].i_tx_lane_32                                                                     |     0.004 |
|               g_tx_lanes[6].i_tx_lane_32                                                                     |     0.004 |
|               g_tx_lanes[7].i_tx_lane_32                                                                     |     0.004 |
|               i_tx_counters_32                                                                               |     0.009 |
|           sync_D21_5_pattern_enable                                                                          |     0.000 |
|           sync_tx_core_rst                                                                                   |    <0.001 |
|           sync_tx_gt_resetdone                                                                               |    <0.001 |
|       leds_0                                                                                                 |    <0.001 |
|         inst                                                                                                 |    <0.001 |
|       rx_polarity                                                                                            |     0.000 |
|       util_vector_logic_0                                                                                    |     0.000 |
|       util_vector_logic_1                                                                                    |    <0.001 |
|       util_vector_logic_21                                                                                   |     0.000 |
|       util_vector_logic_22                                                                                   |     0.000 |
|       util_vector_logic_23                                                                                   |     0.000 |
|       xlconcat_0                                                                                             |     0.000 |
|   reset_IBUF_inst                                                                                            |    <0.001 |
|   u_ila_0                                                                                                    |     0.137 |
|     inst                                                                                                     |     0.137 |
|       ila_core_inst                                                                                          |     0.125 |
|         ila_trace_memory_inst                                                                                |     0.021 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                           |     0.021 |
|             inst_blk_mem_gen                                                                                 |     0.021 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                           |     0.021 |
|                 valid.cstr                                                                                   |     0.021 |
|                   ramloop[0].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[10].ram.r                                                                          |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[1].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[2].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[3].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[4].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[5].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[6].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[7].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[8].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|                   ramloop[9].ram.r                                                                           |     0.002 |
|                     prim_noinit.ram                                                                          |     0.002 |
|         u_ila_cap_ctrl                                                                                       |     0.003 |
|           U_CDONE                                                                                            |    <0.001 |
|           U_NS0                                                                                              |    <0.001 |
|           U_NS1                                                                                              |    <0.001 |
|           u_cap_addrgen                                                                                      |     0.002 |
|             U_CMPRESET                                                                                       |    <0.001 |
|             u_cap_sample_counter                                                                             |    <0.001 |
|               U_SCE                                                                                          |    <0.001 |
|               U_SCMPCE                                                                                       |    <0.001 |
|               U_SCRST                                                                                        |    <0.001 |
|               u_scnt_cmp                                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                      |    <0.001 |
|                   DUT                                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                             |    <0.001 |
|                       u_srlA                                                                                 |    <0.001 |
|                       u_srlB                                                                                 |    <0.001 |
|                       u_srlC                                                                                 |    <0.001 |
|                       u_srlD                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                             |    <0.001 |
|                       u_srlA                                                                                 |    <0.001 |
|                       u_srlB                                                                                 |    <0.001 |
|                       u_srlC                                                                                 |    <0.001 |
|                       u_srlD                                                                                 |    <0.001 |
|             u_cap_window_counter                                                                             |     0.001 |
|               U_WCE                                                                                          |    <0.001 |
|               U_WHCMPCE                                                                                      |    <0.001 |
|               U_WLCMPCE                                                                                      |    <0.001 |
|               u_wcnt_hcmp                                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                      |    <0.001 |
|                   DUT                                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                             |    <0.001 |
|                       u_srlA                                                                                 |    <0.001 |
|                       u_srlB                                                                                 |    <0.001 |
|                       u_srlC                                                                                 |    <0.001 |
|                       u_srlD                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                             |    <0.001 |
|                       u_srlA                                                                                 |    <0.001 |
|                       u_srlB                                                                                 |    <0.001 |
|                       u_srlC                                                                                 |    <0.001 |
|                       u_srlD                                                                                 |    <0.001 |
|               u_wcnt_lcmp                                                                                    |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                      |    <0.001 |
|                   DUT                                                                                        |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                             |    <0.001 |
|                       u_srlA                                                                                 |    <0.001 |
|                       u_srlB                                                                                 |    <0.001 |
|                       u_srlC                                                                                 |    <0.001 |
|                       u_srlD                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                             |    <0.001 |
|                       u_srlA                                                                                 |    <0.001 |
|                       u_srlB                                                                                 |    <0.001 |
|                       u_srlC                                                                                 |    <0.001 |
|                       u_srlD                                                                                 |    <0.001 |
|         u_ila_regs                                                                                           |     0.015 |
|           MU_SRL[0].mu_srl_reg                                                                               |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                                              |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                                              |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                                              |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                                              |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                                              |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                                              |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                               |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                               |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                               |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                               |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                               |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                               |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                                               |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                                               |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                                               |    <0.001 |
|           STRG_QUAL.qual_strg_srl_reg                                                                        |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                               |    <0.001 |
|           U_XSDB_SLAVE                                                                                       |     0.003 |
|           reg_15                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_16                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_17                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_18                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_19                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_1a                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_6                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_7                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_8                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|           reg_80                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_81                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_82                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_83                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_84                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_85                                                                                             |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_887                                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|           reg_88d                                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|           reg_890                                                                                            |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|           reg_9                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|           reg_srl_fff                                                                                        |    <0.001 |
|           reg_stream_ffd                                                                                     |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                               |    <0.001 |
|           reg_stream_ffe                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                             |    <0.001 |
|         u_ila_reset_ctrl                                                                                     |    <0.001 |
|           arm_detection_inst                                                                                 |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                         |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                        |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                        |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                       |    <0.001 |
|           halt_detection_inst                                                                                |    <0.001 |
|         u_trig                                                                                               |     0.045 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                     |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                          |    <0.001 |
|               DUT                                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                   u_srlA                                                                                     |    <0.001 |
|                   u_srlB                                                                                     |    <0.001 |
|                   u_srlC                                                                                     |    <0.001 |
|                   u_srlD                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                   u_srlA                                                                                     |    <0.001 |
|                   u_srlB                                                                                     |    <0.001 |
|                   u_srlC                                                                                     |    <0.001 |
|                   u_srlD                                                                                     |    <0.001 |
|           STRG_QUAL.U_STRG_QUAL                                                                              |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                          |    <0.001 |
|               DUT                                                                                            |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                   u_srlA                                                                                     |    <0.001 |
|                   u_srlB                                                                                     |    <0.001 |
|                   u_srlC                                                                                     |    <0.001 |
|                   u_srlD                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                 |    <0.001 |
|                   u_srlA                                                                                     |    <0.001 |
|                   u_srlB                                                                                     |    <0.001 |
|                   u_srlC                                                                                     |    <0.001 |
|                   u_srlD                                                                                     |    <0.001 |
|           U_TM                                                                                               |     0.045 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                          |     0.005 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |     0.005 |
|                 DUT                                                                                          |     0.002 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                                         |     0.014 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |     0.014 |
|                 DUT                                                                                          |     0.007 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                                         |     0.017 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |     0.017 |
|                 DUT                                                                                          |     0.007 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                                              |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                                         |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                          |     0.002 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |     0.002 |
|                 DUT                                                                                          |     0.002 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                          |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |     0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                                          |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |     0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                                          |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |     0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                                          |     0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |     0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                                          |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                        |    <0.001 |
|                 DUT                                                                                          |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                               |    <0.001 |
|                     u_srlA                                                                                   |    <0.001 |
|                     u_srlB                                                                                   |    <0.001 |
|                     u_srlC                                                                                   |    <0.001 |
|                     u_srlD                                                                                   |    <0.001 |
|         xsdb_memory_read_inst                                                                                |     0.003 |
+--------------------------------------------------------------------------------------------------------------+-----------+


