// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/fetchStage/instructionCache/ram
// format=mti addressradix=h dataradix=s version=1.0 wordsperline=4
  0: 0010011001000000 0010011011000000 0000000000000000 0000000000000000
  4: 0000000000000000 UUUUUUUUUUUUUUUU UUUUUUUUUUUUUUUU UUUUUUUUUUUUUUUU
  8: UUUUUUUUUUUUUUUU UUUUUUUUUUUUUUUU UUUUUUUUUUUUUUUU UUUUUUUUUUUUUUUU
*
3fc: UUUUUUUUUUUUUUUU UUUUUUUUUUUUUUUU UUUUUUUUUUUUUUUU UUUUUUUUUUUUUUUU
