Input Count   = 2
Output Count  = 3
Initial State = 10000

* State Diagram *
(0)	10000
 P  5	10110
 N  1	11000	 1+	|  2+ 4+
 N  3	00000	 0-	| 

(1)	11101
 P  0	11000
 P  2	11111
 P  6	11100
 N  2	10101	 1-	|  3+
 N  4	01101	 0-	|  4-

(2)	10111
 P  1	10101
 N  1	11111	 1+	|  3-
 N  5	00111	 0-	|  4-

(3)	00000
 P  0	00000
 N  4	01000	 1+	|  2+

(4)	01100
 P  1	01101
 P  3	01000
 N  5	00100	 1-	|  3+

(5)	00110
 P  2	00111
 P  4	00100
 N  0	10110	 0+	|  3- 2-
 N  6	01110	 1+	|  3-

(6)	01100
 P  5	01110
 N  1	11100	 0+	|  4+


0 => 1
 2  0-1 I	10000    11000
 2  1-1 O	11000    11101
 3  0-0 I	10000    11000
 3  0-0 O	11000    11101
 4  0-1 I	10000    11000
 4  1-1 O	11000    11101

   InitIO    	10000   [10000]
   After Cond	10000   [10000]
   After IB  	11000
   After EOB 	11101
   NextIO    	11101
 2 [ON]  0-1 O	11-0-
 4 [ON]  0-1 O	11-0-
 3 [OFF] 0-0 I	1-000
 3 [OFF] 0-0 O	11-0-

0 => 3
 2  0-0 I	10000    00000
 3  0-0 I	10000    00000
 4  0-0 I	10000    00000

   InitIO    	10000   [10000]
   After Cond	10000   [10000]
   After IB  	00000
   After EOB 	00000
   NextIO    	00000
 2 [OFF] 0-0 I	-0000
 3 [OFF] 0-0 I	-0000
 4 [OFF] 0-0 I	-0000

1 => 2
 2  1-1 I	11101    10101
 2  1-1 O	10101    10111
 3  0-1 I	11101    10101
 3  1-1 O	10101    10111
 4  1-1 I	11101    10101
 4  1-1 O	10101    10111

   InitIO    	11101   [11101]
   After Cond	11101   [11101]
   After IB  	10101
   After EOB 	10111
   NextIO    	10111
 2 [ON]  1-1 I	1-101
 2 [ON]  1-1 O	101-1
 3 [ON]  0-1 O	101-1
 4 [ON]  1-1 I	1-101
 4 [ON]  1-1 O	101-1

1 => 4
 2  1-1 I	11101    01101
 2  1-1 O	01101    01100
 3  0-0 I	11101    01101
 3  0-0 O	01101    01100
 4  1-0 I	11101    01101
 4  0-0 O	01101    01100

   InitIO    	11101   [11101]
   After Cond	11101   [11101]
   After IB  	01101
   After EOB 	01100
   NextIO    	01100
 2 [ON]  1-1 I	-1101
 2 [ON]  1-1 O	0110-
 3 [OFF] 0-0 I	-1101
 3 [OFF] 0-0 O	0110-
 4 [OFF] 1-0 O	0110-

2 => 1
 2  1-1 I	10111    11111
 2  1-1 O	11111    11101
 3  1-0 I	10111    11111
 3  0-0 O	11111    11101
 4  1-1 I	10111    11111
 4  1-1 O	11111    11101

   InitIO    	10111   [10111]
   After Cond	10111   [10111]
   After IB  	11111
   After EOB 	11101
   NextIO    	11101
 2 [ON]  1-1 I	1-111
 2 [ON]  1-1 O	111-1
 4 [ON]  1-1 I	1-111
 4 [ON]  1-1 O	111-1
 3 [OFF] 1-0 O	111-1

2 => 5
 2  1-1 I	10111    00111
 2  1-1 O	00111    00110
 3  1-1 I	10111    00111
 3  1-1 O	00111    00110
 4  1-0 I	10111    00111
 4  0-0 O	00111    00110

   InitIO    	10111   [10111]
   After Cond	10111   [10111]
   After IB  	00111
   After EOB 	00110
   NextIO    	00110
 2 [ON]  1-1 I	-0111
 2 [ON]  1-1 O	0011-
 3 [ON]  1-1 I	-0111
 3 [ON]  1-1 O	0011-
 4 [OFF] 1-0 O	0011-

3 => 4
 2  0-1 I	00000    01000
 2  1-1 O	01000    01100
 3  0-0 I	00000    01000
 3  0-0 O	01000    01100
 4  0-0 I	00000    01000
 4  0-0 O	01000    01100

   InitIO    	00000   [00000]
   After Cond	00000   [00000]
   After IB  	01000
   After EOB 	01100
   NextIO    	01100
 2 [ON]  0-1 O	01-00
 3 [OFF] 0-0 I	0-000
 3 [OFF] 0-0 O	01-00
 4 [OFF] 0-0 I	0-000
 4 [OFF] 0-0 O	01-00

4 => 5
 2  1-1 I	01100    00100
 2  1-1 O	00100    00110
 3  0-1 I	01100    00100
 3  1-1 O	00100    00110
 4  0-0 I	01100    00100
 4  0-0 O	00100    00110

   InitIO    	01100   [01100]
   After Cond	01100   [01100]
   After IB  	00100
   After EOB 	00110
   NextIO    	00110
 2 [ON]  1-1 I	0-100
 2 [ON]  1-1 O	001-0
 3 [ON]  0-1 O	001-0
 4 [OFF] 0-0 I	0-100
 4 [OFF] 0-0 O	001-0

5 => 0
 2  1-0 I	00110    10110
 2  0-0 O	10110    10000
 3  1-0 I	00110    10110
 3  0-0 O	10110    10000
 4  0-0 I	00110    10110
 4  0-0 O	10110    10000

   InitIO    	00110   [00110]
   After Cond	00110   [00110]
   After IB  	10110
   After EOB 	10000
   NextIO    	10000
 2 [OFF] 1-0 O	10--0
 3 [OFF] 1-0 O	10--0
 4 [OFF] 0-0 I	-0110
 4 [OFF] 0-0 O	10--0

5 => 6
 2  1-1 I	00110    01110
 2  1-1 O	01110    01100
 3  1-0 I	00110    01110
 3  0-0 O	01110    01100
 4  0-0 I	00110    01110
 4  0-0 O	01110    01100

   InitIO    	00110   [00110]
   After Cond	00110   [00110]
   After IB  	01110
   After EOB 	01100
   NextIO    	01100
 2 [ON]  1-1 I	0-110
 2 [ON]  1-1 O	011-0
 3 [OFF] 1-0 O	011-0
 4 [OFF] 0-0 I	0-110
 4 [OFF] 0-0 O	011-0

6 => 1
 2  1-1 I	01100    11100
 2  1-1 O	11100    11101
 3  0-0 I	01100    11100
 3  0-0 O	11100    11101
 4  0-1 I	01100    11100
 4  1-1 O	11100    11101

   InitIO    	01100   [01100]
   After Cond	01100   [01100]
   After IB  	11100
   After EOB 	11101
   NextIO    	11101
 2 [ON]  1-1 I	-1100
 2 [ON]  1-1 O	1110-
 4 [ON]  0-1 O	1110-
 3 [OFF] 0-0 I	-1100
 3 [OFF] 0-0 O	1110-

* Inputs *
PREADY
TRANSFER
PSEL
PENABLE
zzz00

* Output <PSEL> On-Set *
11-0-
1-101
101-1
-1101
0110-
1-111
111-1
-0111
0011-
01-00
0-100
001-0
0-110
011-0
-1100
1110-

* Output <PSEL> Off-Set *
-0000
10--0

* Output <PENABLE> On-Set *
101-1
-0111
0011-
001-0

* Output <PENABLE> Off-Set *
1-000
11-0-
-0000
-1101
0110-
111-1
0-000
01-00
10--0
011-0
-1100
1110-

* Output <zzz00> On-Set *
11-0-
1-101
101-1
1-111
111-1
1110-

* Output <zzz00> Off-Set *
-0000
0110-
0011-
0-000
01-00
0-100
001-0
-0110
10--0
0-110
011-0

* Output <PSEL> Rising-Set *
11000
01000

* Output <PSEL> Falling-Set *
10110

* Output <PENABLE> Rising-Set *
10101
00100

* Output <PENABLE> Falling-Set *
11111
10110
01110

* Output <zzz00> Rising-Set *
11000
11100

* Output <zzz00> Falling-Set *
01101
00111
