V 51
K 150012364800 fd13ce
Y 0
D 0 0 1700 1100
Z 1
i 92
N 75
J 440 1020 2
J 450 1020 2
S 1 2
N 52
J 450 585 2
J 450 720 2
J 450 855 2
J 450 990 2
J 250 990 9
J 250 855 11
J 250 720 11
J 250 585 11
J 250 550 9
J 90 550 7
B 10 9
L 90 560 20 0 3 0 1 0 D[3:0]
B 9 8
B 8 7
B 7 6
B 6 5
S 5 4
L 260 990 10 0 3 0 1 0 D0
S 6 3
L 260 855 10 0 3 0 1 0 D1
S 7 2
L 260 720 10 0 3 0 1 0 D2
S 8 1
L 260 585 10 0 3 0 1 0 D3
N 53
J 450 970 2
J 325 970 3
J 450 700 2
J 450 565 2
J 90 485 1
J 325 485 3
J 325 565 5
J 325 700 5
J 325 835 5
J 450 835 2
S 9 10
S 8 9
S 7 8
S 6 7
S 5 6
L 100 485 10 0 3 0 1 0 CE
S 7 4
S 8 3
S 9 2
S 2 1
N 54
J 250 465 2
J 345 465 3
J 450 680 2
J 450 815 2
J 450 950 2
J 345 950 3
J 345 815 5
J 345 680 5
J 345 545 5
J 450 545 2
S 9 10
S 9 8
S 8 7
S 7 6
S 6 5
S 7 4
S 8 3
S 2 9
S 1 2
L 260 465 10 0 3 0 1 1 C
N 68
J 450 795 2
J 450 930 2
J 365 930 3
J 365 795 5
J 450 660 2
J 365 660 5
J 450 525 2
J 365 525 5
J 365 445 3
J 90 445 1
J 165 445 5
J 165 465 3
J 180 465 2
S 12 13
S 11 12
S 10 11
L 100 445 10 0 3 0 1 0 C
S 11 9
S 9 8
S 8 7
S 8 6
S 6 5
S 6 4
S 4 3
S 3 2
S 4 1
N 55
J 450 900 2
J 385 900 3
J 450 630 2
J 450 495 2
J 90 415 1
J 385 415 3
J 385 495 5
J 385 630 5
J 385 765 5
J 450 765 2
S 9 10
S 8 9
S 7 8
S 6 7
S 5 6
L 100 415 10 0 3 0 1 0 CLR
S 7 4
S 8 3
S 9 2
S 2 1
N 57
J 570 565 2
J 570 700 2
J 570 835 2
J 570 970 2
J 770 970 9
J 770 835 11
J 770 700 11
J 770 565 11
J 855 480 7
J 770 480 9
B 10 9
L 800 485 20 0 3 0 1 0 Q[3:0]
B 10 8
B 8 7
B 7 6
B 6 5
S 4 5
L 730 970 10 0 3 0 1 0 Q0
S 3 6
L 730 835 10 0 3 0 1 0 Q1
S 2 7
L 730 700 10 0 3 0 1 0 Q2
S 1 8
L 730 565 10 0 3 0 1 0 Q3
N 71
J 700 510 7
J 570 585 2
J 570 720 2
J 570 855 2
J 570 990 2
J 630 990 9
J 630 855 11
J 630 720 11
J 630 585 11
J 630 510 9
B 10 1
L 645 515 20 0 3 0 1 0 P[3:0]
B 10 9
B 9 8
B 8 7
B 7 6
S 5 6
L 590 990 10 0 3 0 1 0 P0
S 4 7
L 590 855 10 0 3 0 1 0 P1
S 3 8
L 590 720 10 0 3 0 1 0 P2
S 2 9
L 590 585 10 0 3 0 1 0 P3
N 81
J 450 615 2
J 440 615 2
S 2 1
N 76
J 450 885 2
J 440 885 2
S 2 1
N 79
J 440 750 2
J 450 750 2
S 1 2
I 66 IFDDRCPE_33 1 450 755 0 1 '
L 530 765 10 0 3 0 1 0 Q1
C 76 1 7 0
C 55 10 6 0
C 57 3 12 0
C 71 4 4 0
C 68 1 11 0
C 54 4 10 0
C 53 10 8 0
C 52 3 1 0
I 65 IFDDRCPE_33 1 450 620 0 1 '
L 530 630 10 0 3 0 1 0 Q2
C 79 2 7 0
C 55 3 6 0
C 57 2 12 0
C 71 3 4 0
C 68 5 11 0
C 54 3 10 0
C 53 3 8 0
C 52 2 1 0
I 80 virtex2p:GND 1 400 635 3 1 '
C 81 2 4 0
I 78 virtex2p:GND 1 400 770 3 1 '
C 79 1 4 0
I 74 virtex2p:GND 1 400 1040 3 1 '
C 75 1 4 0
I 77 virtex2p:GND 1 400 905 3 1 '
C 76 2 4 0
I 90 virtex2p:INV 1 180 455 0 1 '
C 68 13 2 0
C 54 1 1 0
I 64 IFDDRCPE_33 1 450 485 0 1 '
L 530 495 10 0 3 0 1 0 Q3
C 81 1 7 0
C 55 4 6 0
C 57 1 12 0
C 71 2 4 0
C 68 7 11 0
C 54 10 10 0
C 53 4 8 0
C 52 1 1 0
I 67 IFDDRCPE_33 1 450 890 0 1 '
L 530 900 10 0 3 0 1 0 Q0
C 75 2 7 0
C 55 1 6 0
C 57 4 12 0
C 71 5 4 0
C 68 2 11 0
C 54 5 10 0
C 53 1 8 0
C 52 4 1 0
T 1575 75 30 0 3 JRG
Q 14 0 0
T 1560 30 10 0 3 A
T 1560 50 10 0 3 1
T 1360 70 10 0 3 Clock Enable & Asynchronous Clr
T 30 1050 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 1060 10 0 3 drawn by KS
T 1320 50 10 0 3 10th December 2003
T 1360 80 10 0 3 4-Bit Double-Data-Rate Input Register w/
T 1360 100 10 0 3 VIRTEX Family IFDDR4CE Macro, LVCMOS33
I 50 virtex:BSHEETL 1 1260 0 0 1 '
T 1595 0 25 0 3 Page 6
Q 11 0 0
E
