<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln22_fu_212_p2" SOURCE="d6.cpp:22" VARIABLE="icmp_ln22" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_218_p2" SOURCE="d6.cpp:22" VARIABLE="add_ln22" MODULE="test_Pipeline_ARRAY_1_READ" LOOP="ARRAY_1_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_212_p2" SOURCE="d6.cpp:29" VARIABLE="icmp_ln29" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_218_p2" SOURCE="d6.cpp:29" VARIABLE="add_ln29" MODULE="test_Pipeline_ARRAY_2_READ" LOOP="ARRAY_2_READ" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_470_p2" SOURCE="d6.cpp:36" VARIABLE="icmp_ln36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_fu_476_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_809_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d6.cpp:49" VARIABLE="mul_ln49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_8_fu_1798_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_1805_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_fu_1810_p2" SOURCE="d6.cpp:49" VARIABLE="arr" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_fu_498_p3" SOURCE="d6.cpp:34" VARIABLE="select_ln34" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_826_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_1_fu_506_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_fu_516_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U49" SOURCE="d6.cpp:49" VARIABLE="tmp_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_2_fu_522_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_1_fu_532_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U50" SOURCE="d6.cpp:49" VARIABLE="tmp_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_3_fu_538_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_2_fu_548_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U51" SOURCE="d6.cpp:49" VARIABLE="tmp_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U52" SOURCE="d6.cpp:49" VARIABLE="tmp_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U53" SOURCE="d6.cpp:49" VARIABLE="tmp_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U54" SOURCE="d6.cpp:49" VARIABLE="tmp_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_554_p2" SOURCE="d6.cpp:49" VARIABLE="empty" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_2_fu_1033_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_4_fu_560_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U24" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_9_fu_1049_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_1_fu_1056_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U25" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_10_fu_1062_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_2_fu_1069_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln49_fu_1816_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_16_fu_1820_p2" SOURCE="d6.cpp:49" VARIABLE="arr_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_1_fu_566_p3" SOURCE="d6.cpp:34" VARIABLE="select_ln34_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_3_fu_1075_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_5_fu_574_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_3_fu_584_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U55" SOURCE="d6.cpp:49" VARIABLE="tmp_s" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_6_fu_590_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_4_fu_600_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U56" SOURCE="d6.cpp:49" VARIABLE="tmp_1" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_7_fu_616_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_5_fu_626_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U57" SOURCE="d6.cpp:49" VARIABLE="tmp_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U58" SOURCE="d6.cpp:49" VARIABLE="tmp_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U59" SOURCE="d6.cpp:49" VARIABLE="tmp_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_632_p2" SOURCE="d6.cpp:49" VARIABLE="empty_32" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_4_fu_1251_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_8_fu_638_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U26" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U27" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U28" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_11_fu_1266_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_3_fu_1273_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_12_fu_1279_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_4_fu_1286_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_4" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_13_fu_1292_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_5_fu_1299_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_1305_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln49_3_fu_1826_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_17_fu_1830_p2" SOURCE="d6.cpp:49" VARIABLE="arr_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_2_fu_644_p3" SOURCE="d6.cpp:34" VARIABLE="select_ln34_2" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_5_fu_1311_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_9_fu_652_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_6_fu_662_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U60" SOURCE="d6.cpp:49" VARIABLE="tmp_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_10_fu_678_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_7_fu_688_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U61" SOURCE="d6.cpp:49" VARIABLE="tmp_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_11_fu_694_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_8_fu_704_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U62" SOURCE="d6.cpp:49" VARIABLE="tmp_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U63" SOURCE="d6.cpp:49" VARIABLE="tmp_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_710_p2" SOURCE="d6.cpp:49" VARIABLE="empty_33" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_6_fu_1456_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_12_fu_716_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U29" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_14_fu_1470_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_6_fu_1477_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U30" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U31" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U32" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_15_fu_1483_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_7_fu_1490_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_16_fu_1496_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_8_fu_1503_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_8" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_17_fu_1509_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_9_fu_1516_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_5_fu_1522_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_5" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_6_fu_1528_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_6" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln49_7_fu_1836_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_18_fu_1840_p2" SOURCE="d6.cpp:49" VARIABLE="arr_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln34_3_fu_722_p3" SOURCE="d6.cpp:34" VARIABLE="select_ln34_3" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_7_fu_1534_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_7" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_13_fu_740_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U33" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U34" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U35" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U36" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_18_fu_1552_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_10_fu_1559_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_19_fu_1565_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_11_fu_1572_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_20_fu_1578_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_20" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_12_fu_1585_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_12" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_9_fu_1591_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_10_fu_1597_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln49_11_fu_1846_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_19_fu_1850_p2" SOURCE="d6.cpp:49" VARIABLE="arr_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_9_fu_750_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_9" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U64" SOURCE="d6.cpp:49" VARIABLE="tmp_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_14_fu_756_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U37" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U38" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U39" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_21_fu_1636_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_13_fu_1643_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_22_fu_1649_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_14_fu_1656_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U40" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_13_fu_1662_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_13" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_14_fu_1668_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_14" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln49_15_fu_1856_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_20_fu_1860_p2" SOURCE="d6.cpp:49" VARIABLE="arr_20" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_10_fu_766_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_10" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U65" SOURCE="d6.cpp:49" VARIABLE="tmp_16" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln49_15_fu_782_p2" SOURCE="d6.cpp:49" VARIABLE="icmp_ln49_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U41" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U42" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_23_fu_1706_p3" SOURCE="d6.cpp:49" VARIABLE="select_ln49_23" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_15_fu_1713_p2" SOURCE="d6.cpp:49" VARIABLE="and_ln49_15" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U43" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_20" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U44" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_17_fu_1719_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_18_fu_1725_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_18" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln49_19_fu_1866_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_19" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_21_fu_1870_p2" SOURCE="d6.cpp:49" VARIABLE="arr_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln34_11_fu_792_p2" SOURCE="d6.cpp:34" VARIABLE="sub_ln34_11" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_63_1_1_U66" SOURCE="d6.cpp:49" VARIABLE="tmp_17" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U45" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U46" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_23" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U47" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_24" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U48" SOURCE="d6.cpp:49" VARIABLE="mul_ln49_25" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_21_fu_1762_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_21" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_22_fu_1768_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln49_23_fu_1876_p2" SOURCE="d6.cpp:49" VARIABLE="add_ln49_23" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="arr_22_fu_1880_p2" SOURCE="d6.cpp:49" VARIABLE="arr_22" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_798_p2" SOURCE="d6.cpp:36" VARIABLE="add_ln36" MODULE="test_Pipeline_VITIS_LOOP_36_1" LOOP="VITIS_LOOP_36_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln56_fu_142_p2" SOURCE="d6.cpp:56" VARIABLE="icmp_ln56" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_148_p2" SOURCE="d6.cpp:56" VARIABLE="add_ln56" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln62_fu_154_p2" SOURCE="d6.cpp:62" VARIABLE="sub_ln62" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_172_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_206_p2" SOURCE="d6.cpp:62" VARIABLE="add_ln62_1" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U94" SOURCE="d6.cpp:62" VARIABLE="mul_ln62" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="arr_1_fu_232_p2" SOURCE="d6.cpp:62" VARIABLE="arr_1" MODULE="test_Pipeline_VITIS_LOOP_56_5" LOOP="VITIS_LOOP_56_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln70_fu_540_p2" SOURCE="d6.cpp:70" VARIABLE="xor_ln70" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U125" SOURCE="d6.cpp:80" VARIABLE="tmp_s" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U126" SOURCE="d6.cpp:80" VARIABLE="tmp_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U127" SOURCE="d6.cpp:80" VARIABLE="tmp_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_fu_550_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_556_p2" SOURCE="d6.cpp:81" VARIABLE="add_ln81" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_fu_566_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U128" SOURCE="d6.cpp:80" VARIABLE="tmp_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_1_fu_572_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_1_fu_582_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U129" SOURCE="d6.cpp:80" VARIABLE="tmp_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_2_fu_588_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_2_fu_598_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U130" SOURCE="d6.cpp:80" VARIABLE="tmp_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_3_fu_614_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_620_p2" SOURCE="d6.cpp:80" VARIABLE="empty" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U131" SOURCE="d6.cpp:80" VARIABLE="tmp_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U132" SOURCE="d6.cpp:80" VARIABLE="tmp_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_4_fu_626_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_3_fu_636_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U133" SOURCE="d6.cpp:80" VARIABLE="tmp_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_5_fu_642_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_4_fu_652_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U134" SOURCE="d6.cpp:80" VARIABLE="tmp_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_6_fu_668_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_12_fu_1029_p10" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U135" SOURCE="d6.cpp:80" VARIABLE="tmp_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_7_fu_674_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_680_p2" SOURCE="d6.cpp:80" VARIABLE="empty_30" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U136" SOURCE="d6.cpp:80" VARIABLE="tmp_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U137" SOURCE="d6.cpp:80" VARIABLE="tmp_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_8_fu_686_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_6_fu_696_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U138" SOURCE="d6.cpp:80" VARIABLE="tmp_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_9_fu_712_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_7_fu_722_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U139" SOURCE="d6.cpp:80" VARIABLE="tmp_17" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_10_fu_728_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_18_fu_1138_p10" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U140" SOURCE="d6.cpp:80" VARIABLE="tmp_18" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_11_fu_744_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_750_p2" SOURCE="d6.cpp:80" VARIABLE="empty_31" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_8_3_64_1_1_U141" SOURCE="d6.cpp:80" VARIABLE="tmp_20" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_5_3_64_1_1_U142" SOURCE="d6.cpp:80" VARIABLE="tmp_21" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U99" SOURCE="d6.cpp:80" VARIABLE="mul_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U100" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U101" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U102" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_fu_1201_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_1_fu_1207_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_2_fu_1562_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_3_fu_1566_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U103" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U104" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_fu_1213_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_1220_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U105" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U106" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_4_fu_1226_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_5_fu_1232_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_6_fu_1572_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_7_fu_1576_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U107" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U108" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U109" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_1_fu_1238_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_1_fu_1245_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_1" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_2_fu_1251_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_2_fu_1258_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_2" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U110" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_8_fu_1264_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_9_fu_1270_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_10_fu_1582_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_11_fu_1586_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U111" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U112" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U113" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U114" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_3_fu_1276_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_3_fu_1283_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_3" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_4_fu_1289_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_4_fu_1296_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_4" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_5_fu_1302_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_5_fu_1309_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_5" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_12_fu_1315_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_13_fu_1321_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_14_fu_1592_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_15_fu_1596_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_12_fu_766_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U115" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_16" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_6_fu_1327_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_6_fu_1334_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_6" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U116" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_17" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U117" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_18" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U118" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_19" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_7_fu_1340_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_7_fu_1347_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_7" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_8_fu_1353_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_8_fu_1360_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_8" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_9_fu_1366_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_9_fu_1373_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_16_fu_1379_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_16" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_17_fu_1385_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_17" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_18_fu_1602_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_18" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_19_fu_1606_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_19" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_9_fu_776_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_9" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U143" SOURCE="d6.cpp:80" VARIABLE="tmp_23" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_13_fu_782_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U119" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_20" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U120" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_21" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U121" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_22" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_10_fu_1410_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_10_fu_1417_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_11_fu_1423_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_11_fu_1430_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_12_fu_1436_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_12_fu_1443_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_12" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_20_fu_1449_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_20" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_21_fu_1612_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_21" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_22_fu_1616_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_22" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln77_10_fu_1458_p2" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_10" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U144" SOURCE="d6.cpp:80" VARIABLE="tmp_24" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_14_fu_798_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U122" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_23" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_13_fu_1483_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_13_fu_1490_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_13" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U123" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_24" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_14_fu_1496_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_14_fu_1503_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_14" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_23_fu_1622_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_23" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln80_24_fu_1626_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_24" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="tmp_26_fu_1518_p10" SOURCE="d6.cpp:77" VARIABLE="sub_ln77_11" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_64_1_1_U145" SOURCE="d6.cpp:80" VARIABLE="tmp_26" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln80_15_fu_804_p2" SOURCE="d6.cpp:80" VARIABLE="icmp_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U124" SOURCE="d6.cpp:80" VARIABLE="mul_ln80_25" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="16" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln80_15_fu_1632_p3" SOURCE="d6.cpp:80" VARIABLE="select_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_15_fu_1639_p2" SOURCE="d6.cpp:80" VARIABLE="and_ln80_15" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln80_25_fu_1644_p2" SOURCE="d6.cpp:80" VARIABLE="add_ln80_25" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_810_p2" SOURCE="d6.cpp:67" VARIABLE="add_ln67" MODULE="test_Pipeline_VITIS_LOOP_67_7" LOOP="VITIS_LOOP_67_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln99_fu_198_p2" SOURCE="d6.cpp:99" VARIABLE="icmp_ln99" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_204_p2" SOURCE="d6.cpp:99" VARIABLE="add_ln99" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_9_4_59_1_1_U182" SOURCE="d6.cpp:101" VARIABLE="tmp_s" MODULE="test_Pipeline_ARRAY_WRITE" LOOP="ARRAY_WRITE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_623_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_643_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_2_fu_724_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_3_fu_744_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_4_fu_764_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_5_fu_784_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_6_fu_898_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_7_fu_918_p2" SOURCE="d6.cpp:87" VARIABLE="add_ln87_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_934_p2" SOURCE="d6.cpp:87" VARIABLE="out1_w" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_957_p2" SOURCE="d6.cpp:88" VARIABLE="add_ln88" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_1_fu_673_p2" SOURCE="d6.cpp:88" VARIABLE="add_ln88_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_981_p2" SOURCE="d6.cpp:88" VARIABLE="out1_w_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_990_p2" SOURCE="d6.cpp:89" VARIABLE="add_ln89" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_693_p2" SOURCE="d6.cpp:89" VARIABLE="add_ln89_1" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_2_fu_1017_p2" SOURCE="d6.cpp:89" VARIABLE="out1_w_2" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_3_fu_804_p2" SOURCE="d6.cpp:90" VARIABLE="out1_w_3" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_4_fu_823_p2" SOURCE="d6.cpp:91" VARIABLE="out1_w_4" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_5_fu_843_p2" SOURCE="d6.cpp:92" VARIABLE="out1_w_5" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_6_fu_863_p2" SOURCE="d6.cpp:93" VARIABLE="out1_w_6" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_1028_p2" SOURCE="d6.cpp:94" VARIABLE="out1_w_7" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_8_fu_1048_p2" SOURCE="d6.cpp:95" VARIABLE="out1_w_8" MODULE="test" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="mem_m_axi_U" SOURCE="" VARIABLE="" MODULE="test" LOOP="" BUNDLEDNAME="mem" DSP="0" BRAM="8" URAM="0"/>
</BindInfo>
