// Seed: 728507994
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input wire  id_2
);
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_19 = 32'd63,
    parameter id_22 = 32'd26
) (
    output uwire id_0,
    input wor id_1,
    output wor id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    output tri id_7,
    input supply1 id_8,
    output supply0 id_9,
    input wire id_10,
    input wire id_11,
    input tri1 id_12
    , _id_19,
    input supply1 id_13,
    input uwire id_14,
    output tri id_15,
    input wand id_16,
    output wire id_17
);
  logic id_20;
  ;
  wire id_21;
  wor _id_22 = 1;
  wire id_23;
  wire id_24;
  wire [$realtime : -1] id_25;
  assign id_9 = 1;
  wire [1 : (  id_22  )] id_26;
  module_0 modCall_1 (
      id_14,
      id_4,
      id_13
  );
  assign modCall_1.id_2 = 0;
  wire [~  id_19 : -1] id_27;
endmodule
