--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/xilinx/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf LCD.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 514 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.669ns.
--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_0 (SLICE_X34Y74.G3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_4 (FF)
  Destination:          my_clkdiv/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.663ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.051 - 0.057)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_4 to my_clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.YQ      Tcko                  0.676   my_clkdiv/cnt<5>
                                                       my_clkdiv/cnt_4
    SLICE_X33Y79.F1      net (fanout=2)        1.025   my_clkdiv/cnt<4>
    SLICE_X33Y79.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<1>
                                                       my_clkdiv/comp_wg_lut<0>
                                                       my_clkdiv/comp_wg_cy<0>
                                                       my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.COUT    Tbyp                  0.130   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y74.G3      net (fanout=19)       1.524   my_clkdiv/comp
    SLICE_X34Y74.CLK     Tgck                  0.817   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_01
                                                       my_clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.663ns (3.114ns logic, 2.549ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_0 (FF)
  Destination:          my_clkdiv/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.539ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_0 to my_clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.YQ      Tcko                  0.676   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_0
    SLICE_X33Y80.G1      net (fanout=2)        1.048   my_clkdiv/cnt<0>
    SLICE_X33Y80.COUT    Topcyg                1.178   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<3>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y74.G3      net (fanout=19)       1.524   my_clkdiv/comp
    SLICE_X34Y74.CLK     Tgck                  0.817   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_01
                                                       my_clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.539ns (2.967ns logic, 2.572ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_1 (FF)
  Destination:          my_clkdiv/cnt_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.368ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_1 to my_clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.XQ      Tcko                  0.631   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_1
    SLICE_X33Y80.F3      net (fanout=2)        0.905   my_clkdiv/cnt<1>
    SLICE_X33Y80.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<2>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y74.G3      net (fanout=19)       1.524   my_clkdiv/comp
    SLICE_X34Y74.CLK     Tgck                  0.817   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_01
                                                       my_clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      5.368ns (2.939ns logic, 2.429ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_1 (SLICE_X34Y74.F3), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_4 (FF)
  Destination:          my_clkdiv/cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.647ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.051 - 0.057)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_4 to my_clkdiv/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.YQ      Tcko                  0.676   my_clkdiv/cnt<5>
                                                       my_clkdiv/cnt_4
    SLICE_X33Y79.F1      net (fanout=2)        1.025   my_clkdiv/cnt<4>
    SLICE_X33Y79.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<1>
                                                       my_clkdiv/comp_wg_lut<0>
                                                       my_clkdiv/comp_wg_cy<0>
                                                       my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.COUT    Tbyp                  0.130   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y74.F3      net (fanout=19)       1.523   my_clkdiv/comp
    SLICE_X34Y74.CLK     Tfck                  0.802   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_18
                                                       my_clkdiv/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      5.647ns (3.099ns logic, 2.548ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_0 (FF)
  Destination:          my_clkdiv/cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.523ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_0 to my_clkdiv/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.YQ      Tcko                  0.676   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_0
    SLICE_X33Y80.G1      net (fanout=2)        1.048   my_clkdiv/cnt<0>
    SLICE_X33Y80.COUT    Topcyg                1.178   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<3>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y74.F3      net (fanout=19)       1.523   my_clkdiv/comp
    SLICE_X34Y74.CLK     Tfck                  0.802   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_18
                                                       my_clkdiv/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      5.523ns (2.952ns logic, 2.571ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_1 (FF)
  Destination:          my_clkdiv/cnt_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_1 to my_clkdiv/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.XQ      Tcko                  0.631   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_1
    SLICE_X33Y80.F3      net (fanout=2)        0.905   my_clkdiv/cnt<1>
    SLICE_X33Y80.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<2>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y74.F3      net (fanout=19)       1.523   my_clkdiv/comp
    SLICE_X34Y74.CLK     Tfck                  0.802   my_clkdiv/cnt<1>
                                                       my_clkdiv/Mcount_cnt_eqn_18
                                                       my_clkdiv/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (2.924ns logic, 2.428ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_5 (SLICE_X34Y76.F2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_4 (FF)
  Destination:          my_clkdiv/cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.485ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_4 to my_clkdiv/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.YQ      Tcko                  0.676   my_clkdiv/cnt<5>
                                                       my_clkdiv/cnt_4
    SLICE_X33Y79.F1      net (fanout=2)        1.025   my_clkdiv/cnt<4>
    SLICE_X33Y79.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<1>
                                                       my_clkdiv/comp_wg_lut<0>
                                                       my_clkdiv/comp_wg_cy<0>
                                                       my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<1>
    SLICE_X33Y80.COUT    Tbyp                  0.130   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y76.F2      net (fanout=19)       1.361   my_clkdiv/comp
    SLICE_X34Y76.CLK     Tfck                  0.802   my_clkdiv/cnt<5>
                                                       my_clkdiv/Mcount_cnt_eqn_51
                                                       my_clkdiv/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (3.099ns logic, 2.386ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_0 (FF)
  Destination:          my_clkdiv/cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.361ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.048 - 0.059)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_0 to my_clkdiv/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.YQ      Tcko                  0.676   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_0
    SLICE_X33Y80.G1      net (fanout=2)        1.048   my_clkdiv/cnt<0>
    SLICE_X33Y80.COUT    Topcyg                1.178   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<3>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y76.F2      net (fanout=19)       1.361   my_clkdiv/comp
    SLICE_X34Y76.CLK     Tfck                  0.802   my_clkdiv/cnt<5>
                                                       my_clkdiv/Mcount_cnt_eqn_51
                                                       my_clkdiv/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.361ns (2.952ns logic, 2.409ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_clkdiv/cnt_1 (FF)
  Destination:          my_clkdiv/cnt_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.190ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.048 - 0.059)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: my_clkdiv/cnt_1 to my_clkdiv/cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.XQ      Tcko                  0.631   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_1
    SLICE_X33Y80.F3      net (fanout=2)        0.905   my_clkdiv/cnt<1>
    SLICE_X33Y80.COUT    Topcyf                1.195   my_clkdiv/comp_wg_cy<3>
                                                       my_clkdiv/comp_wg_lut<2>
                                                       my_clkdiv/comp_wg_cy<2>
                                                       my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.CIN     net (fanout=1)        0.000   my_clkdiv/comp_wg_cy<3>
    SLICE_X33Y81.XB      Tcinxb                0.296   my_clkdiv/comp
                                                       my_clkdiv/comp_wg_cy<4>
    SLICE_X34Y76.F2      net (fanout=19)       1.361   my_clkdiv/comp
    SLICE_X34Y76.CLK     Tfck                  0.802   my_clkdiv/cnt<5>
                                                       my_clkdiv/Mcount_cnt_eqn_51
                                                       my_clkdiv/cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      5.190ns (2.924ns logic, 2.266ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_clkdiv/clk_slow (SLICE_X31Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/clk_slow (FF)
  Destination:          my_clkdiv/clk_slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.223ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/clk_slow to my_clkdiv/clk_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.YQ      Tcko                  0.464   my_clkdiv/clk_slow1
                                                       my_clkdiv/clk_slow
    SLICE_X31Y87.BY      net (fanout=2)        0.619   my_clkdiv/clk_slow1
    SLICE_X31Y87.CLK     Tckdi       (-Th)    -0.140   my_clkdiv/clk_slow1
                                                       my_clkdiv/clk_slow
    -------------------------------------------------  ---------------------------
    Total                                      1.223ns (0.604ns logic, 0.619ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_16 (SLICE_X34Y82.G4), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_16 (FF)
  Destination:          my_clkdiv/cnt_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_16 to my_clkdiv/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.YQ      Tcko                  0.541   my_clkdiv/cnt<17>
                                                       my_clkdiv/cnt_16
    SLICE_X35Y83.F3      net (fanout=2)        0.306   my_clkdiv/cnt<16>
    SLICE_X35Y83.X       Topx                  0.895   Result<16>
                                                       my_clkdiv/cnt<16>_rt
                                                       my_clkdiv/Mcount_cnt_xor<16>
    SLICE_X34Y82.G4      net (fanout=1)        0.085   Result<16>
    SLICE_X34Y82.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<17>
                                                       my_clkdiv/Mcount_cnt_eqn_161
                                                       my_clkdiv/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (1.953ns logic, 0.391ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_15 (FF)
  Destination:          my_clkdiv/cnt_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.840ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.028 - 0.024)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_15 to my_clkdiv/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y83.XQ      Tcko                  0.505   my_clkdiv/cnt<15>
                                                       my_clkdiv/cnt_15
    SLICE_X35Y82.G4      net (fanout=2)        0.308   my_clkdiv/cnt<15>
    SLICE_X35Y82.COUT    Topcyg                0.942   Result<14>
                                                       my_clkdiv/cnt<15>_rt
                                                       my_clkdiv/Mcount_cnt_cy<15>
    SLICE_X35Y83.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<15>
    SLICE_X35Y83.X       Tcinx                 0.483   Result<16>
                                                       my_clkdiv/Mcount_cnt_xor<16>
    SLICE_X34Y82.G4      net (fanout=1)        0.085   Result<16>
    SLICE_X34Y82.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<17>
                                                       my_clkdiv/Mcount_cnt_eqn_161
                                                       my_clkdiv/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (2.447ns logic, 0.393ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_14 (FF)
  Destination:          my_clkdiv/cnt_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.028 - 0.024)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_14 to my_clkdiv/cnt_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y83.YQ      Tcko                  0.541   my_clkdiv/cnt<15>
                                                       my_clkdiv/cnt_14
    SLICE_X35Y82.F1      net (fanout=2)        0.409   my_clkdiv/cnt<14>
    SLICE_X35Y82.COUT    Topcyf                0.956   Result<14>
                                                       my_clkdiv/cnt<14>_rt
                                                       my_clkdiv/Mcount_cnt_cy<14>
                                                       my_clkdiv/Mcount_cnt_cy<15>
    SLICE_X35Y83.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<15>
    SLICE_X35Y83.X       Tcinx                 0.483   Result<16>
                                                       my_clkdiv/Mcount_cnt_xor<16>
    SLICE_X34Y82.G4      net (fanout=1)        0.085   Result<16>
    SLICE_X34Y82.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<17>
                                                       my_clkdiv/Mcount_cnt_eqn_161
                                                       my_clkdiv/cnt_16
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (2.497ns logic, 0.494ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point my_clkdiv/cnt_4 (SLICE_X34Y76.G4), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_4 (FF)
  Destination:          my_clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.344ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_4 to my_clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.YQ      Tcko                  0.541   my_clkdiv/cnt<5>
                                                       my_clkdiv/cnt_4
    SLICE_X35Y77.F4      net (fanout=2)        0.306   my_clkdiv/cnt<4>
    SLICE_X35Y77.X       Topx                  0.895   Result<4>
                                                       my_clkdiv/cnt<4>_rt
                                                       my_clkdiv/Mcount_cnt_xor<4>
    SLICE_X34Y76.G4      net (fanout=1)        0.085   Result<4>
    SLICE_X34Y76.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<5>
                                                       my_clkdiv/Mcount_cnt_eqn_41
                                                       my_clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (1.953ns logic, 0.391ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_3 (FF)
  Destination:          my_clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.881ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.057 - 0.048)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_3 to my_clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y77.XQ      Tcko                  0.505   my_clkdiv/cnt<3>
                                                       my_clkdiv/cnt_3
    SLICE_X35Y76.G3      net (fanout=2)        0.349   my_clkdiv/cnt<3>
    SLICE_X35Y76.COUT    Topcyg                0.942   Result<2>
                                                       my_clkdiv/cnt<3>_rt
                                                       my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y77.X       Tcinx                 0.483   Result<4>
                                                       my_clkdiv/Mcount_cnt_xor<4>
    SLICE_X34Y76.G4      net (fanout=1)        0.085   Result<4>
    SLICE_X34Y76.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<5>
                                                       my_clkdiv/Mcount_cnt_eqn_41
                                                       my_clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (2.447ns logic, 0.434ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.938ns (requirement - (clock path skew + uncertainty - data path))
  Source:               my_clkdiv/cnt_1 (FF)
  Destination:          my_clkdiv/cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.944ns (Levels of Logic = 4)
  Clock Path Skew:      0.006ns (0.057 - 0.051)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: my_clkdiv/cnt_1 to my_clkdiv/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y74.XQ      Tcko                  0.505   my_clkdiv/cnt<1>
                                                       my_clkdiv/cnt_1
    SLICE_X35Y75.G4      net (fanout=2)        0.308   my_clkdiv/cnt<1>
    SLICE_X35Y75.COUT    Topcyg                0.942   Result<0>
                                                       my_clkdiv/cnt<1>_rt
                                                       my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y76.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<1>
    SLICE_X35Y76.COUT    Tbyp                  0.104   Result<2>
                                                       my_clkdiv/Mcount_cnt_cy<2>
                                                       my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y77.CIN     net (fanout=1)        0.000   my_clkdiv/Mcount_cnt_cy<3>
    SLICE_X35Y77.X       Tcinx                 0.483   Result<4>
                                                       my_clkdiv/Mcount_cnt_xor<4>
    SLICE_X34Y76.G4      net (fanout=1)        0.085   Result<4>
    SLICE_X34Y76.CLK     Tckg        (-Th)    -0.517   my_clkdiv/cnt<5>
                                                       my_clkdiv/Mcount_cnt_eqn_41
                                                       my_clkdiv/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (2.551ns logic, 0.393ns route)
                                                       (86.7% logic, 13.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: my_clkdiv/cnt<13>/CLK
  Logical resource: my_clkdiv/cnt_13/CK
  Location pin: SLICE_X34Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: my_clkdiv/cnt<13>/CLK
  Logical resource: my_clkdiv/cnt_13/CK
  Location pin: SLICE_X34Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.398ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.602ns (624.220MHz) (Tcp)
  Physical resource: my_clkdiv/cnt<13>/CLK
  Logical resource: my_clkdiv/cnt_13/CK
  Location pin: SLICE_X34Y80.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.669|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 514 paths, 0 nets, and 95 connections

Design statistics:
   Minimum period:   5.669ns{1}   (Maximum frequency: 176.398MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 19 09:12:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 385 MB



