INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scan_sys_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.gen/sources_1/ip/clock_scan_sys/clock_scan_sys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_scan_sys
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/Scan_annealing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_annealing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase3_annealing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcase3_annealing
INFO: [VRFC 10-2458] undeclared symbol update_clk_EN, assumed default net type wire [C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sources_1/new/testcase3_annealing.v:148]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/iamcy/Box/Shanshan_Xie/Testing/2-2021Ising_FPGA/Ising_testing_FPGA/Ising_testcase1_init/Ising_testcase1_init.srcs/sim_1/new/testcase3_annealing_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testcase3_annealing_SIM
