// Seed: 1532847311
module module_0 (
    input id_0,
    input id_1,
    input integer id_2
    , id_4,
    input id_3
);
  always @(posedge 1);
  always @(posedge id_4)
    if (id_0) id_4 <= 1;
    else id_4 = 1;
  logic id_5;
  type_36 id_6 (
      .id_0 (1),
      .id_1 (id_2),
      .id_2 (1),
      .id_3 (1),
      .id_4 (id_0),
      .id_5 (1),
      .id_6 (id_1 ^ id_1),
      .id_7 (1 == 1),
      .id_8 (id_0),
      .id_9 (id_1),
      .id_10(id_0)
  );
  logic id_7;
  wand  id_8;
  type_39(
      1'b0, id_2
  );
  reg id_9;
  assign id_4 = id_9;
  uwire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  logic id_33;
  logic id_34;
  assign id_7  = {id_29[1]{1'b0}};
  assign id_19 = id_8;
  logic id_35;
endmodule
