// ==============================================================
// Generated by Vitis HLS v2023.2.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module main_func_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bias_buf3x3_0_load,
        bias_buf3x3_1_load,
        bias_buf3x3_2_load,
        weight_buf3x3_0_0_0_load,
        weight_buf3x3_0_0_1_load,
        weight_buf3x3_0_0_2_load,
        weight_buf3x3_0_1_0_load,
        weight_buf3x3_0_1_1_load,
        weight_buf3x3_0_1_2_load,
        weight_buf3x3_0_2_0_load,
        weight_buf3x3_0_2_1_load,
        weight_buf3x3_0_2_2_load,
        weight_buf3x3_1_0_0_load,
        weight_buf3x3_1_0_1_load,
        weight_buf3x3_1_0_2_load,
        weight_buf3x3_1_1_0_load,
        weight_buf3x3_1_1_1_load,
        weight_buf3x3_1_1_2_load,
        weight_buf3x3_1_2_0_load,
        weight_buf3x3_1_2_1_load,
        weight_buf3x3_1_2_2_load,
        weight_buf3x3_2_0_0_load,
        weight_buf3x3_2_0_1_load,
        weight_buf3x3_2_0_2_load,
        weight_buf3x3_2_1_0_load,
        weight_buf3x3_2_1_1_load,
        weight_buf3x3_2_1_2_load,
        weight_buf3x3_2_2_0_load,
        weight_buf3x3_2_2_1_load,
        weight_buf3x3_2_2_2_load,
        outBuffer3x3_0_address0,
        outBuffer3x3_0_ce0,
        outBuffer3x3_0_we0,
        outBuffer3x3_0_d0,
        inBuffer3x3_0_0_address0,
        inBuffer3x3_0_0_ce0,
        inBuffer3x3_0_0_q0,
        inBuffer3x3_0_1_address0,
        inBuffer3x3_0_1_ce0,
        inBuffer3x3_0_1_q0,
        inBuffer3x3_0_2_address0,
        inBuffer3x3_0_2_ce0,
        inBuffer3x3_0_2_q0,
        inBuffer3x3_1_0_address0,
        inBuffer3x3_1_0_ce0,
        inBuffer3x3_1_0_q0,
        inBuffer3x3_1_1_address0,
        inBuffer3x3_1_1_ce0,
        inBuffer3x3_1_1_q0,
        inBuffer3x3_1_2_address0,
        inBuffer3x3_1_2_ce0,
        inBuffer3x3_1_2_q0,
        inBuffer3x3_2_0_address0,
        inBuffer3x3_2_0_ce0,
        inBuffer3x3_2_0_q0,
        inBuffer3x3_2_1_address0,
        inBuffer3x3_2_1_ce0,
        inBuffer3x3_2_1_q0,
        inBuffer3x3_2_2_address0,
        inBuffer3x3_2_2_ce0,
        inBuffer3x3_2_2_q0,
        outBuffer3x3_1_address0,
        outBuffer3x3_1_ce0,
        outBuffer3x3_1_we0,
        outBuffer3x3_1_d0,
        outBuffer3x3_2_address0,
        outBuffer3x3_2_ce0,
        outBuffer3x3_2_we0,
        outBuffer3x3_2_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] bias_buf3x3_0_load;
input  [15:0] bias_buf3x3_1_load;
input  [15:0] bias_buf3x3_2_load;
input  [15:0] weight_buf3x3_0_0_0_load;
input  [15:0] weight_buf3x3_0_0_1_load;
input  [15:0] weight_buf3x3_0_0_2_load;
input  [15:0] weight_buf3x3_0_1_0_load;
input  [15:0] weight_buf3x3_0_1_1_load;
input  [15:0] weight_buf3x3_0_1_2_load;
input  [15:0] weight_buf3x3_0_2_0_load;
input  [15:0] weight_buf3x3_0_2_1_load;
input  [15:0] weight_buf3x3_0_2_2_load;
input  [15:0] weight_buf3x3_1_0_0_load;
input  [15:0] weight_buf3x3_1_0_1_load;
input  [15:0] weight_buf3x3_1_0_2_load;
input  [15:0] weight_buf3x3_1_1_0_load;
input  [15:0] weight_buf3x3_1_1_1_load;
input  [15:0] weight_buf3x3_1_1_2_load;
input  [15:0] weight_buf3x3_1_2_0_load;
input  [15:0] weight_buf3x3_1_2_1_load;
input  [15:0] weight_buf3x3_1_2_2_load;
input  [15:0] weight_buf3x3_2_0_0_load;
input  [15:0] weight_buf3x3_2_0_1_load;
input  [15:0] weight_buf3x3_2_0_2_load;
input  [15:0] weight_buf3x3_2_1_0_load;
input  [15:0] weight_buf3x3_2_1_1_load;
input  [15:0] weight_buf3x3_2_1_2_load;
input  [15:0] weight_buf3x3_2_2_0_load;
input  [15:0] weight_buf3x3_2_2_1_load;
input  [15:0] weight_buf3x3_2_2_2_load;
output  [11:0] outBuffer3x3_0_address0;
output   outBuffer3x3_0_ce0;
output   outBuffer3x3_0_we0;
output  [15:0] outBuffer3x3_0_d0;
output  [10:0] inBuffer3x3_0_0_address0;
output   inBuffer3x3_0_0_ce0;
input  [15:0] inBuffer3x3_0_0_q0;
output  [10:0] inBuffer3x3_0_1_address0;
output   inBuffer3x3_0_1_ce0;
input  [15:0] inBuffer3x3_0_1_q0;
output  [10:0] inBuffer3x3_0_2_address0;
output   inBuffer3x3_0_2_ce0;
input  [15:0] inBuffer3x3_0_2_q0;
output  [10:0] inBuffer3x3_1_0_address0;
output   inBuffer3x3_1_0_ce0;
input  [15:0] inBuffer3x3_1_0_q0;
output  [10:0] inBuffer3x3_1_1_address0;
output   inBuffer3x3_1_1_ce0;
input  [15:0] inBuffer3x3_1_1_q0;
output  [10:0] inBuffer3x3_1_2_address0;
output   inBuffer3x3_1_2_ce0;
input  [15:0] inBuffer3x3_1_2_q0;
output  [10:0] inBuffer3x3_2_0_address0;
output   inBuffer3x3_2_0_ce0;
input  [15:0] inBuffer3x3_2_0_q0;
output  [10:0] inBuffer3x3_2_1_address0;
output   inBuffer3x3_2_1_ce0;
input  [15:0] inBuffer3x3_2_1_q0;
output  [10:0] inBuffer3x3_2_2_address0;
output   inBuffer3x3_2_2_ce0;
input  [15:0] inBuffer3x3_2_2_q0;
output  [11:0] outBuffer3x3_1_address0;
output   outBuffer3x3_1_ce0;
output   outBuffer3x3_1_we0;
output  [15:0] outBuffer3x3_1_d0;
output  [11:0] outBuffer3x3_2_address0;
output   outBuffer3x3_2_ce0;
output   outBuffer3x3_2_we0;
output  [15:0] outBuffer3x3_2_d0;

reg ap_idle;
reg outBuffer3x3_0_ce0;
reg outBuffer3x3_0_we0;
reg[10:0] inBuffer3x3_0_0_address0;
reg inBuffer3x3_0_0_ce0;
reg[10:0] inBuffer3x3_0_1_address0;
reg inBuffer3x3_0_1_ce0;
reg[10:0] inBuffer3x3_0_2_address0;
reg inBuffer3x3_0_2_ce0;
reg[10:0] inBuffer3x3_1_0_address0;
reg inBuffer3x3_1_0_ce0;
reg[10:0] inBuffer3x3_1_1_address0;
reg inBuffer3x3_1_1_ce0;
reg[10:0] inBuffer3x3_1_2_address0;
reg inBuffer3x3_1_2_ce0;
reg[10:0] inBuffer3x3_2_0_address0;
reg inBuffer3x3_2_0_ce0;
reg[10:0] inBuffer3x3_2_1_address0;
reg inBuffer3x3_2_1_ce0;
reg[10:0] inBuffer3x3_2_2_address0;
reg inBuffer3x3_2_2_ce0;
reg outBuffer3x3_1_ce0;
reg outBuffer3x3_1_we0;
reg outBuffer3x3_2_ce0;
reg outBuffer3x3_2_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln30_fu_1326_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln31_fu_1341_p2;
reg   [0:0] icmp_ln31_reg_2752;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter2_reg;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter3_reg;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter4_reg;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter5_reg;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter6_reg;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter7_reg;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter8_reg;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter9_reg;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter10_reg;
reg   [0:0] icmp_ln31_reg_2752_pp0_iter11_reg;
wire   [0:0] and_ln30_fu_1359_p2;
reg   [0:0] and_ln30_reg_2759;
wire   [6:0] select_ln31_fu_1371_p3;
reg   [6:0] select_ln31_reg_2765;
reg   [6:0] select_ln31_reg_2765_pp0_iter2_reg;
reg   [6:0] select_ln31_reg_2765_pp0_iter3_reg;
reg   [6:0] select_ln31_reg_2765_pp0_iter4_reg;
reg   [6:0] select_ln31_reg_2765_pp0_iter5_reg;
reg   [6:0] select_ln31_reg_2765_pp0_iter6_reg;
reg   [6:0] select_ln31_reg_2765_pp0_iter7_reg;
reg   [6:0] select_ln31_reg_2765_pp0_iter8_reg;
reg   [6:0] select_ln31_reg_2765_pp0_iter9_reg;
reg   [6:0] select_ln31_reg_2765_pp0_iter10_reg;
reg   [6:0] select_ln31_reg_2765_pp0_iter11_reg;
wire   [6:0] add_ln32_1_fu_1379_p2;
reg   [6:0] add_ln32_1_reg_2773;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter2_reg;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter3_reg;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter4_reg;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter5_reg;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter6_reg;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter7_reg;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter8_reg;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter9_reg;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter10_reg;
reg   [6:0] add_ln32_1_reg_2773_pp0_iter11_reg;
wire   [5:0] select_ln31_2_fu_1462_p3;
reg   [5:0] select_ln31_2_reg_2778;
reg   [5:0] select_ln31_2_reg_2778_pp0_iter3_reg;
reg   [5:0] select_ln31_2_reg_2778_pp0_iter4_reg;
reg   [5:0] select_ln31_2_reg_2778_pp0_iter5_reg;
reg   [5:0] select_ln31_2_reg_2778_pp0_iter6_reg;
reg   [5:0] select_ln31_2_reg_2778_pp0_iter7_reg;
reg   [5:0] select_ln31_2_reg_2778_pp0_iter8_reg;
reg   [5:0] select_ln31_2_reg_2778_pp0_iter9_reg;
reg   [5:0] select_ln31_2_reg_2778_pp0_iter10_reg;
reg   [5:0] select_ln31_2_reg_2778_pp0_iter11_reg;
reg   [4:0] tmp_60_reg_2787;
reg   [4:0] tmp_60_reg_2787_pp0_iter3_reg;
reg   [4:0] tmp_60_reg_2787_pp0_iter4_reg;
reg   [4:0] tmp_60_reg_2787_pp0_iter5_reg;
reg   [4:0] tmp_60_reg_2787_pp0_iter6_reg;
reg   [4:0] tmp_60_reg_2787_pp0_iter7_reg;
reg   [4:0] tmp_60_reg_2787_pp0_iter8_reg;
reg   [4:0] tmp_60_reg_2787_pp0_iter9_reg;
reg   [4:0] tmp_60_reg_2787_pp0_iter10_reg;
reg   [4:0] tmp_60_reg_2787_pp0_iter11_reg;
wire   [1:0] trunc_ln31_fu_1500_p1;
reg   [1:0] trunc_ln31_reg_2792;
reg   [1:0] trunc_ln31_reg_2792_pp0_iter12_reg;
wire   [1:0] trunc_ln32_fu_1504_p1;
reg   [1:0] trunc_ln32_reg_2805;
reg   [1:0] trunc_ln32_reg_2805_pp0_iter12_reg;
wire   [1:0] select_ln30_2_fu_1517_p3;
reg   [1:0] select_ln30_2_reg_2818;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter13_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter14_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter15_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter16_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter17_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter18_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter19_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter20_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter21_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter22_reg;
reg   [1:0] select_ln30_2_reg_2818_pp0_iter23_reg;
wire   [11:0] add_ln33_1_fu_1709_p2;
reg   [11:0] add_ln33_1_reg_2832;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter13_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter14_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter15_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter16_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter17_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter18_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter19_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter20_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter21_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter22_reg;
reg   [11:0] add_ln33_1_reg_2832_pp0_iter23_reg;
wire   [15:0] tmp_7_fu_2040_p9;
reg  signed [15:0] tmp_7_reg_3252;
wire   [15:0] tmp_10_fu_2059_p9;
reg   [15:0] tmp_10_reg_3257;
reg  signed [15:0] tmp_10_reg_3257_pp0_iter14_reg;
wire   [15:0] tmp_14_fu_2078_p9;
reg   [15:0] tmp_14_reg_3262;
reg   [15:0] tmp_14_reg_3262_pp0_iter14_reg;
reg  signed [15:0] tmp_14_reg_3262_pp0_iter15_reg;
wire   [15:0] tmp_18_fu_2097_p9;
reg   [15:0] tmp_18_reg_3267;
reg   [15:0] tmp_18_reg_3267_pp0_iter14_reg;
reg   [15:0] tmp_18_reg_3267_pp0_iter15_reg;
reg  signed [15:0] tmp_18_reg_3267_pp0_iter16_reg;
wire   [15:0] tmp_22_fu_2116_p9;
reg   [15:0] tmp_22_reg_3272;
reg   [15:0] tmp_22_reg_3272_pp0_iter14_reg;
reg   [15:0] tmp_22_reg_3272_pp0_iter15_reg;
reg   [15:0] tmp_22_reg_3272_pp0_iter16_reg;
reg  signed [15:0] tmp_22_reg_3272_pp0_iter17_reg;
wire   [15:0] tmp_26_fu_2135_p9;
reg   [15:0] tmp_26_reg_3277;
reg   [15:0] tmp_26_reg_3277_pp0_iter14_reg;
reg   [15:0] tmp_26_reg_3277_pp0_iter15_reg;
reg   [15:0] tmp_26_reg_3277_pp0_iter16_reg;
reg   [15:0] tmp_26_reg_3277_pp0_iter17_reg;
reg  signed [15:0] tmp_26_reg_3277_pp0_iter18_reg;
wire   [15:0] tmp_30_fu_2154_p9;
reg   [15:0] tmp_30_reg_3282;
reg   [15:0] tmp_30_reg_3282_pp0_iter14_reg;
reg   [15:0] tmp_30_reg_3282_pp0_iter15_reg;
reg   [15:0] tmp_30_reg_3282_pp0_iter16_reg;
reg   [15:0] tmp_30_reg_3282_pp0_iter17_reg;
reg   [15:0] tmp_30_reg_3282_pp0_iter18_reg;
reg  signed [15:0] tmp_30_reg_3282_pp0_iter19_reg;
wire   [15:0] tmp_34_fu_2173_p9;
reg   [15:0] tmp_34_reg_3287;
reg   [15:0] tmp_34_reg_3287_pp0_iter14_reg;
reg   [15:0] tmp_34_reg_3287_pp0_iter15_reg;
reg   [15:0] tmp_34_reg_3287_pp0_iter16_reg;
reg   [15:0] tmp_34_reg_3287_pp0_iter17_reg;
reg   [15:0] tmp_34_reg_3287_pp0_iter18_reg;
reg   [15:0] tmp_34_reg_3287_pp0_iter19_reg;
reg  signed [15:0] tmp_34_reg_3287_pp0_iter20_reg;
wire   [63:0] zext_ln36_5_fu_1749_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln36_6_fu_1768_p1;
wire   [63:0] zext_ln36_9_fu_1810_p1;
wire   [63:0] zext_ln36_10_fu_1829_p1;
wire   [63:0] zext_ln36_13_fu_1872_p1;
wire   [63:0] zext_ln36_14_fu_1891_p1;
wire   [63:0] zext_ln36_17_fu_1949_p1;
wire   [63:0] zext_ln36_18_fu_1968_p1;
wire   [63:0] zext_ln36_19_fu_1987_p1;
wire   [63:0] zext_ln33_2_fu_2464_p1;
reg   [6:0] j_fu_192;
wire    ap_loop_init;
reg   [5:0] i_fu_196;
reg   [12:0] indvar_flatten44_fu_200;
wire   [12:0] select_ln31_3_fu_1397_p3;
reg   [1:0] c_fu_204;
reg   [13:0] indvar_flatten59_fu_208;
wire   [13:0] add_ln30_1_fu_1332_p2;
wire   [15:0] grp_fu_1124_p7;
wire   [15:0] grp_fu_1143_p7;
wire   [15:0] grp_fu_1162_p7;
wire   [15:0] grp_fu_1181_p7;
wire   [15:0] grp_fu_1200_p7;
wire   [15:0] grp_fu_1219_p7;
wire   [15:0] grp_fu_1238_p7;
wire   [15:0] grp_fu_1257_p7;
wire   [15:0] grp_fu_1276_p7;
wire   [0:0] icmp_ln32_fu_1353_p2;
wire   [0:0] xor_ln30_fu_1347_p2;
wire   [0:0] or_ln31_fu_1365_p2;
wire   [2:0] grp_fu_1385_p1;
wire   [12:0] add_ln31_4_fu_1391_p2;
wire   [5:0] add_ln31_1_fu_1430_p2;
wire   [5:0] select_ln30_fu_1423_p3;
wire   [5:0] add_ln31_3_fu_1449_p2;
wire   [5:0] select_ln30_1_fu_1436_p3;
wire   [5:0] add_ln31_2_fu_1443_p2;
wire   [5:0] grp_fu_1469_p0;
wire   [2:0] grp_fu_1469_p1;
wire   [5:0] select_ln31_1_fu_1455_p3;
wire   [5:0] mul_ln36_11_fu_1479_p0;
wire   [7:0] mul_ln36_11_fu_1479_p1;
wire   [12:0] mul_ln36_11_fu_1479_p2;
wire   [1:0] grp_fu_1469_p2;
wire   [1:0] grp_fu_1385_p2;
wire   [1:0] add_ln30_fu_1511_p2;
wire   [5:0] tmp_35_fu_1524_p3;
wire   [2:0] tmp_36_fu_1536_p3;
wire   [6:0] zext_ln36_fu_1532_p1;
wire   [6:0] zext_ln36_1_fu_1544_p1;
wire   [6:0] sub_ln36_fu_1548_p2;
wire   [9:0] tmp_39_fu_1565_p3;
wire   [11:0] tmp_38_fu_1558_p3;
wire   [11:0] zext_ln33_fu_1572_p1;
wire   [5:0] mul_ln31_fu_1590_p0;
wire   [7:0] mul_ln31_fu_1590_p1;
wire   [12:0] mul_ln31_fu_1590_p2;
wire   [4:0] tmp_40_fu_1596_p4;
wire  signed [7:0] sub_ln36_cast_fu_1554_p1;
wire   [7:0] zext_ln36_2_fu_1606_p1;
wire   [7:0] add_ln36_9_fu_1610_p2;
wire   [5:0] trunc_ln36_fu_1616_p1;
wire   [9:0] tmp_51_fu_1628_p3;
wire   [10:0] tmp_50_fu_1620_p3;
wire  signed [10:0] sext_ln36_18_fu_1636_p1;
wire   [5:0] add_ln31_fu_1582_p2;
wire   [5:0] mul_ln32_fu_1650_p0;
wire   [7:0] mul_ln32_fu_1650_p1;
wire   [12:0] mul_ln32_fu_1650_p2;
wire   [4:0] tmp_52_fu_1656_p4;
wire   [7:0] zext_ln36_3_fu_1666_p1;
wire   [7:0] add_ln36_10_fu_1670_p2;
wire   [5:0] trunc_ln36_1_fu_1676_p1;
wire   [9:0] tmp_54_fu_1688_p3;
wire   [10:0] tmp_53_fu_1680_p3;
wire  signed [10:0] sext_ln36_19_fu_1696_p1;
wire   [11:0] add_ln33_fu_1576_p2;
wire   [11:0] zext_ln33_1_fu_1706_p1;
wire   [6:0] mul_ln32_1_fu_1723_p0;
wire   [8:0] mul_ln32_1_fu_1723_p1;
wire   [14:0] mul_ln32_1_fu_1723_p2;
wire   [5:0] tmp_55_fu_1729_p4;
wire   [10:0] sub_ln36_1_fu_1640_p2;
wire   [10:0] zext_ln36_4_fu_1739_p1;
wire   [10:0] add_ln36_11_fu_1743_p2;
wire   [10:0] sub_ln36_2_fu_1700_p2;
wire   [10:0] add_ln36_12_fu_1762_p2;
wire   [6:0] mul_ln36_9_fu_1784_p0;
wire   [8:0] mul_ln36_9_fu_1784_p1;
wire   [14:0] mul_ln36_9_fu_1784_p2;
wire   [5:0] tmp_56_fu_1790_p4;
wire   [10:0] zext_ln36_8_fu_1800_p1;
wire   [10:0] add_ln36_13_fu_1804_p2;
wire   [10:0] add_ln36_14_fu_1823_p2;
wire   [6:0] add_ln32_fu_1715_p2;
wire   [6:0] mul_ln36_10_fu_1846_p0;
wire   [8:0] mul_ln36_10_fu_1846_p1;
wire   [14:0] mul_ln36_10_fu_1846_p2;
wire   [5:0] tmp_58_fu_1852_p4;
wire   [10:0] zext_ln36_12_fu_1862_p1;
wire   [10:0] add_ln36_15_fu_1866_p2;
wire   [10:0] add_ln36_16_fu_1885_p2;
wire   [7:0] zext_ln36_16_fu_1904_p1;
wire   [7:0] add_ln36_17_fu_1907_p2;
wire   [5:0] trunc_ln36_2_fu_1913_p1;
wire   [9:0] tmp_62_fu_1925_p3;
wire   [10:0] tmp_61_fu_1917_p3;
wire  signed [10:0] sext_ln36_20_fu_1933_p1;
wire   [10:0] sub_ln36_3_fu_1937_p2;
wire   [10:0] add_ln36_18_fu_1943_p2;
wire   [10:0] add_ln36_19_fu_1962_p2;
wire   [10:0] add_ln36_20_fu_1981_p2;
wire   [15:0] grp_fu_1124_p9;
wire   [15:0] grp_fu_1143_p9;
wire   [15:0] grp_fu_1162_p9;
wire   [15:0] tmp_3_fu_2005_p7;
wire  signed [15:0] tmp_3_fu_2005_p9;
wire  signed [15:0] tmp_41_fu_2028_p5;
wire   [15:0] grp_fu_1181_p9;
wire   [15:0] grp_fu_1200_p9;
wire   [15:0] grp_fu_1219_p9;
wire   [15:0] tmp_7_fu_2040_p7;
wire   [15:0] grp_fu_1238_p9;
wire   [15:0] grp_fu_1257_p9;
wire   [15:0] grp_fu_1276_p9;
wire   [15:0] tmp_10_fu_2059_p7;
wire   [15:0] tmp_14_fu_2078_p7;
wire   [15:0] tmp_18_fu_2097_p7;
wire   [15:0] tmp_22_fu_2116_p7;
wire   [15:0] tmp_26_fu_2135_p7;
wire   [15:0] tmp_30_fu_2154_p7;
wire   [15:0] tmp_34_fu_2173_p7;
wire  signed [15:0] tmp_42_fu_2195_p5;
wire   [15:0] tmp_37_fu_2207_p5;
wire  signed [15:0] tmp_43_fu_2226_p5;
wire  signed [28:0] tmp_57_fu_2238_p1;
wire   [28:0] grp_fu_2482_p3;
wire   [15:0] tmp_57_fu_2238_p4;
wire  signed [15:0] tmp_44_fu_2258_p5;
wire  signed [28:0] tmp_59_fu_2270_p1;
wire   [28:0] grp_fu_2491_p3;
wire   [15:0] tmp_59_fu_2270_p4;
wire  signed [15:0] tmp_45_fu_2290_p5;
wire  signed [28:0] tmp_63_fu_2302_p1;
wire   [28:0] grp_fu_2500_p3;
wire   [15:0] tmp_63_fu_2302_p4;
wire  signed [15:0] tmp_46_fu_2322_p5;
wire  signed [28:0] tmp_64_fu_2334_p1;
wire   [28:0] grp_fu_2509_p3;
wire   [15:0] tmp_64_fu_2334_p4;
wire  signed [15:0] tmp_47_fu_2354_p5;
wire  signed [28:0] tmp_65_fu_2366_p1;
wire   [28:0] grp_fu_2518_p3;
wire   [15:0] tmp_65_fu_2366_p4;
wire  signed [15:0] tmp_48_fu_2386_p5;
wire  signed [28:0] tmp_66_fu_2398_p1;
wire   [28:0] grp_fu_2527_p3;
wire   [15:0] tmp_66_fu_2398_p4;
wire  signed [15:0] tmp_49_fu_2418_p5;
wire  signed [28:0] tmp_67_fu_2430_p1;
wire   [28:0] grp_fu_2536_p3;
wire   [15:0] tmp_67_fu_2430_p4;
wire  signed [28:0] tmp_68_fu_2447_p1;
wire   [28:0] grp_fu_2545_p3;
wire   [15:0] tmp_68_fu_2447_p4;
wire  signed [28:0] trunc_ln36_8_fu_2470_p1;
wire   [28:0] grp_fu_2554_p3;
wire   [28:0] grp_fu_2482_p2;
wire   [28:0] grp_fu_2491_p2;
wire   [28:0] grp_fu_2500_p2;
wire   [28:0] grp_fu_2509_p2;
wire   [28:0] grp_fu_2518_p2;
wire   [28:0] grp_fu_2527_p2;
wire   [28:0] grp_fu_2536_p2;
wire   [28:0] grp_fu_2545_p2;
wire   [28:0] grp_fu_2554_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [12:0] mul_ln31_fu_1590_p00;
wire   [14:0] mul_ln32_1_fu_1723_p00;
wire   [12:0] mul_ln32_fu_1650_p00;
wire   [14:0] mul_ln36_10_fu_1846_p00;
wire   [12:0] mul_ln36_11_fu_1479_p00;
wire   [14:0] mul_ln36_9_fu_1784_p00;
wire   [1:0] grp_fu_1124_p1;
wire   [1:0] grp_fu_1124_p3;
wire  signed [1:0] grp_fu_1124_p5;
wire   [1:0] grp_fu_1143_p1;
wire   [1:0] grp_fu_1143_p3;
wire  signed [1:0] grp_fu_1143_p5;
wire   [1:0] grp_fu_1162_p1;
wire   [1:0] grp_fu_1162_p3;
wire  signed [1:0] grp_fu_1162_p5;
wire  signed [1:0] grp_fu_1181_p1;
wire   [1:0] grp_fu_1181_p3;
wire   [1:0] grp_fu_1181_p5;
wire  signed [1:0] grp_fu_1200_p1;
wire   [1:0] grp_fu_1200_p3;
wire   [1:0] grp_fu_1200_p5;
wire  signed [1:0] grp_fu_1219_p1;
wire   [1:0] grp_fu_1219_p3;
wire   [1:0] grp_fu_1219_p5;
wire   [1:0] grp_fu_1238_p1;
wire  signed [1:0] grp_fu_1238_p3;
wire   [1:0] grp_fu_1238_p5;
wire   [1:0] grp_fu_1257_p1;
wire  signed [1:0] grp_fu_1257_p3;
wire   [1:0] grp_fu_1257_p5;
wire   [1:0] grp_fu_1276_p1;
wire  signed [1:0] grp_fu_1276_p3;
wire   [1:0] grp_fu_1276_p5;
wire   [1:0] tmp_3_fu_2005_p1;
wire   [1:0] tmp_3_fu_2005_p3;
wire  signed [1:0] tmp_3_fu_2005_p5;
wire   [1:0] tmp_7_fu_2040_p1;
wire   [1:0] tmp_7_fu_2040_p3;
wire  signed [1:0] tmp_7_fu_2040_p5;
wire   [1:0] tmp_10_fu_2059_p1;
wire   [1:0] tmp_10_fu_2059_p3;
wire  signed [1:0] tmp_10_fu_2059_p5;
wire  signed [1:0] tmp_14_fu_2078_p1;
wire   [1:0] tmp_14_fu_2078_p3;
wire   [1:0] tmp_14_fu_2078_p5;
wire  signed [1:0] tmp_18_fu_2097_p1;
wire   [1:0] tmp_18_fu_2097_p3;
wire   [1:0] tmp_18_fu_2097_p5;
wire  signed [1:0] tmp_22_fu_2116_p1;
wire   [1:0] tmp_22_fu_2116_p3;
wire   [1:0] tmp_22_fu_2116_p5;
wire   [1:0] tmp_26_fu_2135_p1;
wire  signed [1:0] tmp_26_fu_2135_p3;
wire   [1:0] tmp_26_fu_2135_p5;
wire   [1:0] tmp_30_fu_2154_p1;
wire  signed [1:0] tmp_30_fu_2154_p3;
wire   [1:0] tmp_30_fu_2154_p5;
wire   [1:0] tmp_34_fu_2173_p1;
wire  signed [1:0] tmp_34_fu_2173_p3;
wire   [1:0] tmp_34_fu_2173_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 j_fu_192 = 7'd0;
#0 i_fu_196 = 6'd0;
#0 indvar_flatten44_fu_200 = 13'd0;
#0 c_fu_204 = 2'd0;
#0 indvar_flatten59_fu_208 = 14'd0;
#0 ap_done_reg = 1'b0;
end

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U66(
    .din0(inBuffer3x3_0_0_q0),
    .din1(inBuffer3x3_0_1_q0),
    .din2(inBuffer3x3_0_2_q0),
    .def(grp_fu_1124_p7),
    .sel(trunc_ln32_reg_2805_pp0_iter12_reg),
    .dout(grp_fu_1124_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U67(
    .din0(inBuffer3x3_1_0_q0),
    .din1(inBuffer3x3_1_1_q0),
    .din2(inBuffer3x3_1_2_q0),
    .def(grp_fu_1143_p7),
    .sel(trunc_ln32_reg_2805_pp0_iter12_reg),
    .dout(grp_fu_1143_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U68(
    .din0(inBuffer3x3_2_0_q0),
    .din1(inBuffer3x3_2_1_q0),
    .din2(inBuffer3x3_2_2_q0),
    .def(grp_fu_1162_p7),
    .sel(trunc_ln32_reg_2805_pp0_iter12_reg),
    .dout(grp_fu_1162_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U69(
    .din0(inBuffer3x3_0_0_q0),
    .din1(inBuffer3x3_0_1_q0),
    .din2(inBuffer3x3_0_2_q0),
    .def(grp_fu_1181_p7),
    .sel(trunc_ln32_reg_2805_pp0_iter12_reg),
    .dout(grp_fu_1181_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U70(
    .din0(inBuffer3x3_1_0_q0),
    .din1(inBuffer3x3_1_1_q0),
    .din2(inBuffer3x3_1_2_q0),
    .def(grp_fu_1200_p7),
    .sel(trunc_ln32_reg_2805_pp0_iter12_reg),
    .dout(grp_fu_1200_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U71(
    .din0(inBuffer3x3_2_0_q0),
    .din1(inBuffer3x3_2_1_q0),
    .din2(inBuffer3x3_2_2_q0),
    .def(grp_fu_1219_p7),
    .sel(trunc_ln32_reg_2805_pp0_iter12_reg),
    .dout(grp_fu_1219_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U72(
    .din0(inBuffer3x3_0_0_q0),
    .din1(inBuffer3x3_0_1_q0),
    .din2(inBuffer3x3_0_2_q0),
    .def(grp_fu_1238_p7),
    .sel(trunc_ln32_reg_2805_pp0_iter12_reg),
    .dout(grp_fu_1238_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U73(
    .din0(inBuffer3x3_1_0_q0),
    .din1(inBuffer3x3_1_1_q0),
    .din2(inBuffer3x3_1_2_q0),
    .def(grp_fu_1257_p7),
    .sel(trunc_ln32_reg_2805_pp0_iter12_reg),
    .dout(grp_fu_1257_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U74(
    .din0(inBuffer3x3_2_0_q0),
    .din1(inBuffer3x3_2_1_q0),
    .din2(inBuffer3x3_2_2_q0),
    .def(grp_fu_1276_p7),
    .sel(trunc_ln32_reg_2805_pp0_iter12_reg),
    .dout(grp_fu_1276_p9)
);

main_func_urem_7ns_3ns_2_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_7ns_3ns_2_11_1_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln31_fu_1371_p3),
    .din1(grp_fu_1385_p1),
    .ce(1'b1),
    .dout(grp_fu_1385_p2)
);

main_func_urem_6ns_3ns_2_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_6ns_3ns_2_10_1_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1469_p0),
    .din1(grp_fu_1469_p1),
    .ce(1'b1),
    .dout(grp_fu_1469_p2)
);

main_func_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U77(
    .din0(mul_ln36_11_fu_1479_p0),
    .din1(mul_ln36_11_fu_1479_p1),
    .dout(mul_ln36_11_fu_1479_p2)
);

main_func_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U78(
    .din0(mul_ln31_fu_1590_p0),
    .din1(mul_ln31_fu_1590_p1),
    .dout(mul_ln31_fu_1590_p2)
);

main_func_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U79(
    .din0(mul_ln32_fu_1650_p0),
    .din1(mul_ln32_fu_1650_p1),
    .dout(mul_ln32_fu_1650_p2)
);

main_func_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U80(
    .din0(mul_ln32_1_fu_1723_p0),
    .din1(mul_ln32_1_fu_1723_p1),
    .dout(mul_ln32_1_fu_1723_p2)
);

main_func_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U81(
    .din0(mul_ln36_9_fu_1784_p0),
    .din1(mul_ln36_9_fu_1784_p1),
    .dout(mul_ln36_9_fu_1784_p2)
);

main_func_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U82(
    .din0(mul_ln36_10_fu_1846_p0),
    .din1(mul_ln36_10_fu_1846_p1),
    .dout(mul_ln36_10_fu_1846_p2)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U83(
    .din0(grp_fu_1124_p9),
    .din1(grp_fu_1143_p9),
    .din2(grp_fu_1162_p9),
    .def(tmp_3_fu_2005_p7),
    .sel(trunc_ln31_reg_2792_pp0_iter12_reg),
    .dout(tmp_3_fu_2005_p9)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U84(
    .din0(weight_buf3x3_0_0_0_load),
    .din1(weight_buf3x3_0_0_1_load),
    .din2(weight_buf3x3_0_0_2_load),
    .din3(select_ln30_2_reg_2818),
    .dout(tmp_41_fu_2028_p5)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U85(
    .din0(grp_fu_1181_p9),
    .din1(grp_fu_1200_p9),
    .din2(grp_fu_1219_p9),
    .def(tmp_7_fu_2040_p7),
    .sel(trunc_ln31_reg_2792_pp0_iter12_reg),
    .dout(tmp_7_fu_2040_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U86(
    .din0(grp_fu_1238_p9),
    .din1(grp_fu_1257_p9),
    .din2(grp_fu_1276_p9),
    .def(tmp_10_fu_2059_p7),
    .sel(trunc_ln31_reg_2792_pp0_iter12_reg),
    .dout(tmp_10_fu_2059_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U87(
    .din0(grp_fu_1124_p9),
    .din1(grp_fu_1143_p9),
    .din2(grp_fu_1162_p9),
    .def(tmp_14_fu_2078_p7),
    .sel(trunc_ln31_reg_2792_pp0_iter12_reg),
    .dout(tmp_14_fu_2078_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U88(
    .din0(grp_fu_1181_p9),
    .din1(grp_fu_1200_p9),
    .din2(grp_fu_1219_p9),
    .def(tmp_18_fu_2097_p7),
    .sel(trunc_ln31_reg_2792_pp0_iter12_reg),
    .dout(tmp_18_fu_2097_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U89(
    .din0(grp_fu_1238_p9),
    .din1(grp_fu_1257_p9),
    .din2(grp_fu_1276_p9),
    .def(tmp_22_fu_2116_p7),
    .sel(trunc_ln31_reg_2792_pp0_iter12_reg),
    .dout(tmp_22_fu_2116_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U90(
    .din0(grp_fu_1124_p9),
    .din1(grp_fu_1143_p9),
    .din2(grp_fu_1162_p9),
    .def(tmp_26_fu_2135_p7),
    .sel(trunc_ln31_reg_2792_pp0_iter12_reg),
    .dout(tmp_26_fu_2135_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U91(
    .din0(grp_fu_1181_p9),
    .din1(grp_fu_1200_p9),
    .din2(grp_fu_1219_p9),
    .def(tmp_30_fu_2154_p7),
    .sel(trunc_ln31_reg_2792_pp0_iter12_reg),
    .dout(tmp_30_fu_2154_p9)
);

main_func_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U92(
    .din0(grp_fu_1238_p9),
    .din1(grp_fu_1257_p9),
    .din2(grp_fu_1276_p9),
    .def(tmp_34_fu_2173_p7),
    .sel(trunc_ln31_reg_2792_pp0_iter12_reg),
    .dout(tmp_34_fu_2173_p9)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U93(
    .din0(weight_buf3x3_0_1_0_load),
    .din1(weight_buf3x3_0_1_1_load),
    .din2(weight_buf3x3_0_1_2_load),
    .din3(select_ln30_2_reg_2818_pp0_iter13_reg),
    .dout(tmp_42_fu_2195_p5)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U94(
    .din0(bias_buf3x3_0_load),
    .din1(bias_buf3x3_1_load),
    .din2(bias_buf3x3_2_load),
    .din3(select_ln30_2_reg_2818_pp0_iter14_reg),
    .dout(tmp_37_fu_2207_p5)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U95(
    .din0(weight_buf3x3_0_2_0_load),
    .din1(weight_buf3x3_0_2_1_load),
    .din2(weight_buf3x3_0_2_2_load),
    .din3(select_ln30_2_reg_2818_pp0_iter14_reg),
    .dout(tmp_43_fu_2226_p5)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U96(
    .din0(weight_buf3x3_1_0_0_load),
    .din1(weight_buf3x3_1_0_1_load),
    .din2(weight_buf3x3_1_0_2_load),
    .din3(select_ln30_2_reg_2818_pp0_iter15_reg),
    .dout(tmp_44_fu_2258_p5)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U97(
    .din0(weight_buf3x3_1_1_0_load),
    .din1(weight_buf3x3_1_1_1_load),
    .din2(weight_buf3x3_1_1_2_load),
    .din3(select_ln30_2_reg_2818_pp0_iter16_reg),
    .dout(tmp_45_fu_2290_p5)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U98(
    .din0(weight_buf3x3_1_2_0_load),
    .din1(weight_buf3x3_1_2_1_load),
    .din2(weight_buf3x3_1_2_2_load),
    .din3(select_ln30_2_reg_2818_pp0_iter17_reg),
    .dout(tmp_46_fu_2322_p5)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U99(
    .din0(weight_buf3x3_2_0_0_load),
    .din1(weight_buf3x3_2_0_1_load),
    .din2(weight_buf3x3_2_0_2_load),
    .din3(select_ln30_2_reg_2818_pp0_iter18_reg),
    .dout(tmp_47_fu_2354_p5)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U100(
    .din0(weight_buf3x3_2_1_0_load),
    .din1(weight_buf3x3_2_1_1_load),
    .din2(weight_buf3x3_2_1_2_load),
    .din3(select_ln30_2_reg_2818_pp0_iter19_reg),
    .dout(tmp_48_fu_2386_p5)
);

main_func_mux_3_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
mux_3_2_16_1_1_U101(
    .din0(weight_buf3x3_2_2_0_load),
    .din1(weight_buf3x3_2_2_1_load),
    .din2(weight_buf3x3_2_2_2_load),
    .din3(select_ln30_2_reg_2818_pp0_iter20_reg),
    .dout(tmp_49_fu_2418_p5)
);

main_func_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_41_fu_2028_p5),
    .din1(tmp_3_fu_2005_p9),
    .din2(grp_fu_2482_p2),
    .ce(1'b1),
    .dout(grp_fu_2482_p3)
);

main_func_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U103(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_42_fu_2195_p5),
    .din1(tmp_7_reg_3252),
    .din2(grp_fu_2491_p2),
    .ce(1'b1),
    .dout(grp_fu_2491_p3)
);

main_func_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U104(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_43_fu_2226_p5),
    .din1(tmp_10_reg_3257_pp0_iter14_reg),
    .din2(grp_fu_2500_p2),
    .ce(1'b1),
    .dout(grp_fu_2500_p3)
);

main_func_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U105(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_44_fu_2258_p5),
    .din1(tmp_14_reg_3262_pp0_iter15_reg),
    .din2(grp_fu_2509_p2),
    .ce(1'b1),
    .dout(grp_fu_2509_p3)
);

main_func_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U106(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_45_fu_2290_p5),
    .din1(tmp_18_reg_3267_pp0_iter16_reg),
    .din2(grp_fu_2518_p2),
    .ce(1'b1),
    .dout(grp_fu_2518_p3)
);

main_func_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U107(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_46_fu_2322_p5),
    .din1(tmp_22_reg_3272_pp0_iter17_reg),
    .din2(grp_fu_2527_p2),
    .ce(1'b1),
    .dout(grp_fu_2527_p3)
);

main_func_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U108(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_47_fu_2354_p5),
    .din1(tmp_26_reg_3277_pp0_iter18_reg),
    .din2(grp_fu_2536_p2),
    .ce(1'b1),
    .dout(grp_fu_2536_p3)
);

main_func_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U109(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_48_fu_2386_p5),
    .din1(tmp_30_reg_3282_pp0_iter19_reg),
    .din2(grp_fu_2545_p2),
    .ce(1'b1),
    .dout(grp_fu_2545_p3)
);

main_func_mac_muladd_16s_16s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_16s_29ns_29_4_1_U110(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_49_fu_2418_p5),
    .din1(tmp_34_reg_3287_pp0_iter20_reg),
    .din2(grp_fu_2554_p2),
    .ce(1'b1),
    .dout(grp_fu_2554_p3)
);

main_func_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            c_fu_204 <= 2'd0;
        end else if ((ap_enable_reg_pp0_iter12 == 1'b1)) begin
            c_fu_204 <= select_ln30_2_fu_1517_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            i_fu_196 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            i_fu_196 <= select_ln31_2_fu_1462_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten44_fu_200 <= 13'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln30_fu_1326_p2 == 1'd0))) begin
            indvar_flatten44_fu_200 <= select_ln31_3_fu_1397_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten59_fu_208 <= 14'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln30_fu_1326_p2 == 1'd0))) begin
            indvar_flatten59_fu_208 <= add_ln30_1_fu_1332_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            j_fu_192 <= 7'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln30_fu_1326_p2 == 1'd0))) begin
            j_fu_192 <= add_ln32_1_fu_1379_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln32_1_reg_2773 <= add_ln32_1_fu_1379_p2;
        and_ln30_reg_2759 <= and_ln30_fu_1359_p2;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln31_reg_2752 <= icmp_ln31_fu_1341_p2;
        select_ln31_reg_2765 <= select_ln31_fu_1371_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln32_1_reg_2773_pp0_iter10_reg <= add_ln32_1_reg_2773_pp0_iter9_reg;
        add_ln32_1_reg_2773_pp0_iter11_reg <= add_ln32_1_reg_2773_pp0_iter10_reg;
        add_ln32_1_reg_2773_pp0_iter2_reg <= add_ln32_1_reg_2773;
        add_ln32_1_reg_2773_pp0_iter3_reg <= add_ln32_1_reg_2773_pp0_iter2_reg;
        add_ln32_1_reg_2773_pp0_iter4_reg <= add_ln32_1_reg_2773_pp0_iter3_reg;
        add_ln32_1_reg_2773_pp0_iter5_reg <= add_ln32_1_reg_2773_pp0_iter4_reg;
        add_ln32_1_reg_2773_pp0_iter6_reg <= add_ln32_1_reg_2773_pp0_iter5_reg;
        add_ln32_1_reg_2773_pp0_iter7_reg <= add_ln32_1_reg_2773_pp0_iter6_reg;
        add_ln32_1_reg_2773_pp0_iter8_reg <= add_ln32_1_reg_2773_pp0_iter7_reg;
        add_ln32_1_reg_2773_pp0_iter9_reg <= add_ln32_1_reg_2773_pp0_iter8_reg;
        add_ln33_1_reg_2832 <= add_ln33_1_fu_1709_p2;
        add_ln33_1_reg_2832_pp0_iter13_reg <= add_ln33_1_reg_2832;
        add_ln33_1_reg_2832_pp0_iter14_reg <= add_ln33_1_reg_2832_pp0_iter13_reg;
        add_ln33_1_reg_2832_pp0_iter15_reg <= add_ln33_1_reg_2832_pp0_iter14_reg;
        add_ln33_1_reg_2832_pp0_iter16_reg <= add_ln33_1_reg_2832_pp0_iter15_reg;
        add_ln33_1_reg_2832_pp0_iter17_reg <= add_ln33_1_reg_2832_pp0_iter16_reg;
        add_ln33_1_reg_2832_pp0_iter18_reg <= add_ln33_1_reg_2832_pp0_iter17_reg;
        add_ln33_1_reg_2832_pp0_iter19_reg <= add_ln33_1_reg_2832_pp0_iter18_reg;
        add_ln33_1_reg_2832_pp0_iter20_reg <= add_ln33_1_reg_2832_pp0_iter19_reg;
        add_ln33_1_reg_2832_pp0_iter21_reg <= add_ln33_1_reg_2832_pp0_iter20_reg;
        add_ln33_1_reg_2832_pp0_iter22_reg <= add_ln33_1_reg_2832_pp0_iter21_reg;
        add_ln33_1_reg_2832_pp0_iter23_reg <= add_ln33_1_reg_2832_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln31_reg_2752_pp0_iter10_reg <= icmp_ln31_reg_2752_pp0_iter9_reg;
        icmp_ln31_reg_2752_pp0_iter11_reg <= icmp_ln31_reg_2752_pp0_iter10_reg;
        icmp_ln31_reg_2752_pp0_iter2_reg <= icmp_ln31_reg_2752;
        icmp_ln31_reg_2752_pp0_iter3_reg <= icmp_ln31_reg_2752_pp0_iter2_reg;
        icmp_ln31_reg_2752_pp0_iter4_reg <= icmp_ln31_reg_2752_pp0_iter3_reg;
        icmp_ln31_reg_2752_pp0_iter5_reg <= icmp_ln31_reg_2752_pp0_iter4_reg;
        icmp_ln31_reg_2752_pp0_iter6_reg <= icmp_ln31_reg_2752_pp0_iter5_reg;
        icmp_ln31_reg_2752_pp0_iter7_reg <= icmp_ln31_reg_2752_pp0_iter6_reg;
        icmp_ln31_reg_2752_pp0_iter8_reg <= icmp_ln31_reg_2752_pp0_iter7_reg;
        icmp_ln31_reg_2752_pp0_iter9_reg <= icmp_ln31_reg_2752_pp0_iter8_reg;
        select_ln30_2_reg_2818 <= select_ln30_2_fu_1517_p3;
        select_ln30_2_reg_2818_pp0_iter13_reg <= select_ln30_2_reg_2818;
        select_ln30_2_reg_2818_pp0_iter14_reg <= select_ln30_2_reg_2818_pp0_iter13_reg;
        select_ln30_2_reg_2818_pp0_iter15_reg <= select_ln30_2_reg_2818_pp0_iter14_reg;
        select_ln30_2_reg_2818_pp0_iter16_reg <= select_ln30_2_reg_2818_pp0_iter15_reg;
        select_ln30_2_reg_2818_pp0_iter17_reg <= select_ln30_2_reg_2818_pp0_iter16_reg;
        select_ln30_2_reg_2818_pp0_iter18_reg <= select_ln30_2_reg_2818_pp0_iter17_reg;
        select_ln30_2_reg_2818_pp0_iter19_reg <= select_ln30_2_reg_2818_pp0_iter18_reg;
        select_ln30_2_reg_2818_pp0_iter20_reg <= select_ln30_2_reg_2818_pp0_iter19_reg;
        select_ln30_2_reg_2818_pp0_iter21_reg <= select_ln30_2_reg_2818_pp0_iter20_reg;
        select_ln30_2_reg_2818_pp0_iter22_reg <= select_ln30_2_reg_2818_pp0_iter21_reg;
        select_ln30_2_reg_2818_pp0_iter23_reg <= select_ln30_2_reg_2818_pp0_iter22_reg;
        select_ln31_2_reg_2778 <= select_ln31_2_fu_1462_p3;
        select_ln31_2_reg_2778_pp0_iter10_reg <= select_ln31_2_reg_2778_pp0_iter9_reg;
        select_ln31_2_reg_2778_pp0_iter11_reg <= select_ln31_2_reg_2778_pp0_iter10_reg;
        select_ln31_2_reg_2778_pp0_iter3_reg <= select_ln31_2_reg_2778;
        select_ln31_2_reg_2778_pp0_iter4_reg <= select_ln31_2_reg_2778_pp0_iter3_reg;
        select_ln31_2_reg_2778_pp0_iter5_reg <= select_ln31_2_reg_2778_pp0_iter4_reg;
        select_ln31_2_reg_2778_pp0_iter6_reg <= select_ln31_2_reg_2778_pp0_iter5_reg;
        select_ln31_2_reg_2778_pp0_iter7_reg <= select_ln31_2_reg_2778_pp0_iter6_reg;
        select_ln31_2_reg_2778_pp0_iter8_reg <= select_ln31_2_reg_2778_pp0_iter7_reg;
        select_ln31_2_reg_2778_pp0_iter9_reg <= select_ln31_2_reg_2778_pp0_iter8_reg;
        select_ln31_reg_2765_pp0_iter10_reg <= select_ln31_reg_2765_pp0_iter9_reg;
        select_ln31_reg_2765_pp0_iter11_reg <= select_ln31_reg_2765_pp0_iter10_reg;
        select_ln31_reg_2765_pp0_iter2_reg <= select_ln31_reg_2765;
        select_ln31_reg_2765_pp0_iter3_reg <= select_ln31_reg_2765_pp0_iter2_reg;
        select_ln31_reg_2765_pp0_iter4_reg <= select_ln31_reg_2765_pp0_iter3_reg;
        select_ln31_reg_2765_pp0_iter5_reg <= select_ln31_reg_2765_pp0_iter4_reg;
        select_ln31_reg_2765_pp0_iter6_reg <= select_ln31_reg_2765_pp0_iter5_reg;
        select_ln31_reg_2765_pp0_iter7_reg <= select_ln31_reg_2765_pp0_iter6_reg;
        select_ln31_reg_2765_pp0_iter8_reg <= select_ln31_reg_2765_pp0_iter7_reg;
        select_ln31_reg_2765_pp0_iter9_reg <= select_ln31_reg_2765_pp0_iter8_reg;
        tmp_10_reg_3257 <= tmp_10_fu_2059_p9;
        tmp_10_reg_3257_pp0_iter14_reg <= tmp_10_reg_3257;
        tmp_14_reg_3262 <= tmp_14_fu_2078_p9;
        tmp_14_reg_3262_pp0_iter14_reg <= tmp_14_reg_3262;
        tmp_14_reg_3262_pp0_iter15_reg <= tmp_14_reg_3262_pp0_iter14_reg;
        tmp_18_reg_3267 <= tmp_18_fu_2097_p9;
        tmp_18_reg_3267_pp0_iter14_reg <= tmp_18_reg_3267;
        tmp_18_reg_3267_pp0_iter15_reg <= tmp_18_reg_3267_pp0_iter14_reg;
        tmp_18_reg_3267_pp0_iter16_reg <= tmp_18_reg_3267_pp0_iter15_reg;
        tmp_22_reg_3272 <= tmp_22_fu_2116_p9;
        tmp_22_reg_3272_pp0_iter14_reg <= tmp_22_reg_3272;
        tmp_22_reg_3272_pp0_iter15_reg <= tmp_22_reg_3272_pp0_iter14_reg;
        tmp_22_reg_3272_pp0_iter16_reg <= tmp_22_reg_3272_pp0_iter15_reg;
        tmp_22_reg_3272_pp0_iter17_reg <= tmp_22_reg_3272_pp0_iter16_reg;
        tmp_26_reg_3277 <= tmp_26_fu_2135_p9;
        tmp_26_reg_3277_pp0_iter14_reg <= tmp_26_reg_3277;
        tmp_26_reg_3277_pp0_iter15_reg <= tmp_26_reg_3277_pp0_iter14_reg;
        tmp_26_reg_3277_pp0_iter16_reg <= tmp_26_reg_3277_pp0_iter15_reg;
        tmp_26_reg_3277_pp0_iter17_reg <= tmp_26_reg_3277_pp0_iter16_reg;
        tmp_26_reg_3277_pp0_iter18_reg <= tmp_26_reg_3277_pp0_iter17_reg;
        tmp_30_reg_3282 <= tmp_30_fu_2154_p9;
        tmp_30_reg_3282_pp0_iter14_reg <= tmp_30_reg_3282;
        tmp_30_reg_3282_pp0_iter15_reg <= tmp_30_reg_3282_pp0_iter14_reg;
        tmp_30_reg_3282_pp0_iter16_reg <= tmp_30_reg_3282_pp0_iter15_reg;
        tmp_30_reg_3282_pp0_iter17_reg <= tmp_30_reg_3282_pp0_iter16_reg;
        tmp_30_reg_3282_pp0_iter18_reg <= tmp_30_reg_3282_pp0_iter17_reg;
        tmp_30_reg_3282_pp0_iter19_reg <= tmp_30_reg_3282_pp0_iter18_reg;
        tmp_34_reg_3287 <= tmp_34_fu_2173_p9;
        tmp_34_reg_3287_pp0_iter14_reg <= tmp_34_reg_3287;
        tmp_34_reg_3287_pp0_iter15_reg <= tmp_34_reg_3287_pp0_iter14_reg;
        tmp_34_reg_3287_pp0_iter16_reg <= tmp_34_reg_3287_pp0_iter15_reg;
        tmp_34_reg_3287_pp0_iter17_reg <= tmp_34_reg_3287_pp0_iter16_reg;
        tmp_34_reg_3287_pp0_iter18_reg <= tmp_34_reg_3287_pp0_iter17_reg;
        tmp_34_reg_3287_pp0_iter19_reg <= tmp_34_reg_3287_pp0_iter18_reg;
        tmp_34_reg_3287_pp0_iter20_reg <= tmp_34_reg_3287_pp0_iter19_reg;
        tmp_60_reg_2787 <= {{mul_ln36_11_fu_1479_p2[12:8]}};
        tmp_60_reg_2787_pp0_iter10_reg <= tmp_60_reg_2787_pp0_iter9_reg;
        tmp_60_reg_2787_pp0_iter11_reg <= tmp_60_reg_2787_pp0_iter10_reg;
        tmp_60_reg_2787_pp0_iter3_reg <= tmp_60_reg_2787;
        tmp_60_reg_2787_pp0_iter4_reg <= tmp_60_reg_2787_pp0_iter3_reg;
        tmp_60_reg_2787_pp0_iter5_reg <= tmp_60_reg_2787_pp0_iter4_reg;
        tmp_60_reg_2787_pp0_iter6_reg <= tmp_60_reg_2787_pp0_iter5_reg;
        tmp_60_reg_2787_pp0_iter7_reg <= tmp_60_reg_2787_pp0_iter6_reg;
        tmp_60_reg_2787_pp0_iter8_reg <= tmp_60_reg_2787_pp0_iter7_reg;
        tmp_60_reg_2787_pp0_iter9_reg <= tmp_60_reg_2787_pp0_iter8_reg;
        tmp_7_reg_3252 <= tmp_7_fu_2040_p9;
        trunc_ln31_reg_2792 <= trunc_ln31_fu_1500_p1;
        trunc_ln31_reg_2792_pp0_iter12_reg <= trunc_ln31_reg_2792;
        trunc_ln32_reg_2805 <= trunc_ln32_fu_1504_p1;
        trunc_ln32_reg_2805_pp0_iter12_reg <= trunc_ln32_reg_2805;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln30_fu_1326_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter23_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_0_0_address0 = zext_ln36_14_fu_1891_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_0_0_address0 = zext_ln36_10_fu_1829_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_0_0_address0 = zext_ln36_6_fu_1768_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_0_0_address0 = zext_ln36_19_fu_1987_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_0_0_address0 = zext_ln36_18_fu_1968_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_0_0_address0 = zext_ln36_17_fu_1949_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_0_0_address0 = zext_ln36_13_fu_1872_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_0_0_address0 = zext_ln36_9_fu_1810_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_0_0_address0 = zext_ln36_5_fu_1749_p1;
        end else begin
            inBuffer3x3_0_0_address0 = 'bx;
        end
    end else begin
        inBuffer3x3_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 
    == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inBuffer3x3_0_0_ce0 = 1'b1;
    end else begin
        inBuffer3x3_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_0_1_address0 = zext_ln36_14_fu_1891_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_0_1_address0 = zext_ln36_10_fu_1829_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_0_1_address0 = zext_ln36_6_fu_1768_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_0_1_address0 = zext_ln36_19_fu_1987_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_0_1_address0 = zext_ln36_18_fu_1968_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_0_1_address0 = zext_ln36_17_fu_1949_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_0_1_address0 = zext_ln36_13_fu_1872_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_0_1_address0 = zext_ln36_9_fu_1810_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_0_1_address0 = zext_ln36_5_fu_1749_p1;
        end else begin
            inBuffer3x3_0_1_address0 = 'bx;
        end
    end else begin
        inBuffer3x3_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 
    == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inBuffer3x3_0_1_ce0 = 1'b1;
    end else begin
        inBuffer3x3_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_0_2_address0 = zext_ln36_14_fu_1891_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_0_2_address0 = zext_ln36_10_fu_1829_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_0_2_address0 = zext_ln36_6_fu_1768_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_0_2_address0 = zext_ln36_19_fu_1987_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_0_2_address0 = zext_ln36_18_fu_1968_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_0_2_address0 = zext_ln36_17_fu_1949_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_0_2_address0 = zext_ln36_13_fu_1872_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_0_2_address0 = zext_ln36_9_fu_1810_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_0_2_address0 = zext_ln36_5_fu_1749_p1;
        end else begin
            inBuffer3x3_0_2_address0 = 'bx;
        end
    end else begin
        inBuffer3x3_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 
    == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inBuffer3x3_0_2_ce0 = 1'b1;
    end else begin
        inBuffer3x3_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_1_0_address0 = zext_ln36_14_fu_1891_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_1_0_address0 = zext_ln36_10_fu_1829_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_1_0_address0 = zext_ln36_6_fu_1768_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_1_0_address0 = zext_ln36_19_fu_1987_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_1_0_address0 = zext_ln36_18_fu_1968_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_1_0_address0 = zext_ln36_17_fu_1949_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_1_0_address0 = zext_ln36_13_fu_1872_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_1_0_address0 = zext_ln36_9_fu_1810_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_1_0_address0 = zext_ln36_5_fu_1749_p1;
        end else begin
            inBuffer3x3_1_0_address0 = 'bx;
        end
    end else begin
        inBuffer3x3_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 
    == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inBuffer3x3_1_0_ce0 = 1'b1;
    end else begin
        inBuffer3x3_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_1_1_address0 = zext_ln36_14_fu_1891_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_1_1_address0 = zext_ln36_10_fu_1829_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_1_1_address0 = zext_ln36_6_fu_1768_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_1_1_address0 = zext_ln36_19_fu_1987_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_1_1_address0 = zext_ln36_18_fu_1968_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_1_1_address0 = zext_ln36_17_fu_1949_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_1_1_address0 = zext_ln36_13_fu_1872_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_1_1_address0 = zext_ln36_9_fu_1810_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_1_1_address0 = zext_ln36_5_fu_1749_p1;
        end else begin
            inBuffer3x3_1_1_address0 = 'bx;
        end
    end else begin
        inBuffer3x3_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 
    == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inBuffer3x3_1_1_ce0 = 1'b1;
    end else begin
        inBuffer3x3_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_1_2_address0 = zext_ln36_14_fu_1891_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_1_2_address0 = zext_ln36_10_fu_1829_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_1_2_address0 = zext_ln36_6_fu_1768_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_1_2_address0 = zext_ln36_19_fu_1987_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_1_2_address0 = zext_ln36_18_fu_1968_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_1_2_address0 = zext_ln36_17_fu_1949_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_1_2_address0 = zext_ln36_13_fu_1872_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_1_2_address0 = zext_ln36_9_fu_1810_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_1_2_address0 = zext_ln36_5_fu_1749_p1;
        end else begin
            inBuffer3x3_1_2_address0 = 'bx;
        end
    end else begin
        inBuffer3x3_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 
    == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inBuffer3x3_1_2_ce0 = 1'b1;
    end else begin
        inBuffer3x3_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_2_0_address0 = zext_ln36_14_fu_1891_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_2_0_address0 = zext_ln36_10_fu_1829_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_2_0_address0 = zext_ln36_6_fu_1768_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_2_0_address0 = zext_ln36_19_fu_1987_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_2_0_address0 = zext_ln36_18_fu_1968_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_2_0_address0 = zext_ln36_17_fu_1949_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_2_0_address0 = zext_ln36_13_fu_1872_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_2_0_address0 = zext_ln36_9_fu_1810_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_2_0_address0 = zext_ln36_5_fu_1749_p1;
        end else begin
            inBuffer3x3_2_0_address0 = 'bx;
        end
    end else begin
        inBuffer3x3_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 
    == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inBuffer3x3_2_0_ce0 = 1'b1;
    end else begin
        inBuffer3x3_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_2_1_address0 = zext_ln36_14_fu_1891_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_2_1_address0 = zext_ln36_10_fu_1829_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_2_1_address0 = zext_ln36_6_fu_1768_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_2_1_address0 = zext_ln36_19_fu_1987_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_2_1_address0 = zext_ln36_18_fu_1968_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_2_1_address0 = zext_ln36_17_fu_1949_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_2_1_address0 = zext_ln36_13_fu_1872_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_2_1_address0 = zext_ln36_9_fu_1810_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_2_1_address0 = zext_ln36_5_fu_1749_p1;
        end else begin
            inBuffer3x3_2_1_address0 = 'bx;
        end
    end else begin
        inBuffer3x3_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 
    == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inBuffer3x3_2_1_ce0 = 1'b1;
    end else begin
        inBuffer3x3_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_2_2_address0 = zext_ln36_14_fu_1891_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_2_2_address0 = zext_ln36_10_fu_1829_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0))) begin
            inBuffer3x3_2_2_address0 = zext_ln36_6_fu_1768_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_2_2_address0 = zext_ln36_19_fu_1987_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_2_2_address0 = zext_ln36_18_fu_1968_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1))) begin
            inBuffer3x3_2_2_address0 = zext_ln36_17_fu_1949_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_2_2_address0 = zext_ln36_13_fu_1872_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_2_2_address0 = zext_ln36_9_fu_1810_p1;
        end else if (((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2))) begin
            inBuffer3x3_2_2_address0 = zext_ln36_5_fu_1749_p1;
        end else begin
            inBuffer3x3_2_2_address0 = 'bx;
        end
    end else begin
        inBuffer3x3_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd2) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd1) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd2) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 
    == 2'd1) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln32_reg_2805 == 2'd0) & (trunc_ln31_reg_2792 == 2'd0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inBuffer3x3_2_2_ce0 = 1'b1;
    end else begin
        inBuffer3x3_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outBuffer3x3_0_ce0 = 1'b1;
    end else begin
        outBuffer3x3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (select_ln30_2_reg_2818_pp0_iter23_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outBuffer3x3_0_we0 = 1'b1;
    end else begin
        outBuffer3x3_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outBuffer3x3_1_ce0 = 1'b1;
    end else begin
        outBuffer3x3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (select_ln30_2_reg_2818_pp0_iter23_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outBuffer3x3_1_we0 = 1'b1;
    end else begin
        outBuffer3x3_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outBuffer3x3_2_ce0 = 1'b1;
    end else begin
        outBuffer3x3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln30_2_reg_2818_pp0_iter23_reg == 2'd0) & ~(select_ln30_2_reg_2818_pp0_iter23_reg == 2'd1) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outBuffer3x3_2_we0 = 1'b1;
    end else begin
        outBuffer3x3_2_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_1_fu_1332_p2 = (indvar_flatten59_fu_208 + 14'd1);

assign add_ln30_fu_1511_p2 = (c_fu_204 + 2'd1);

assign add_ln31_1_fu_1430_p2 = (i_fu_196 + 6'd1);

assign add_ln31_2_fu_1443_p2 = (select_ln30_fu_1423_p3 + 6'd1);

assign add_ln31_3_fu_1449_p2 = (select_ln30_fu_1423_p3 + 6'd2);

assign add_ln31_4_fu_1391_p2 = (indvar_flatten44_fu_200 + 13'd1);

assign add_ln31_fu_1582_p2 = (select_ln31_2_reg_2778_pp0_iter11_reg + 6'd2);

assign add_ln32_1_fu_1379_p2 = (select_ln31_fu_1371_p3 + 7'd1);

assign add_ln32_fu_1715_p2 = (select_ln31_reg_2765_pp0_iter11_reg + 7'd2);

assign add_ln33_1_fu_1709_p2 = (add_ln33_fu_1576_p2 + zext_ln33_1_fu_1706_p1);

assign add_ln33_fu_1576_p2 = (tmp_38_fu_1558_p3 + zext_ln33_fu_1572_p1);

assign add_ln36_10_fu_1670_p2 = ($signed(sub_ln36_cast_fu_1554_p1) + $signed(zext_ln36_3_fu_1666_p1));

assign add_ln36_11_fu_1743_p2 = (sub_ln36_1_fu_1640_p2 + zext_ln36_4_fu_1739_p1);

assign add_ln36_12_fu_1762_p2 = (sub_ln36_2_fu_1700_p2 + zext_ln36_4_fu_1739_p1);

assign add_ln36_13_fu_1804_p2 = (sub_ln36_1_fu_1640_p2 + zext_ln36_8_fu_1800_p1);

assign add_ln36_14_fu_1823_p2 = (sub_ln36_2_fu_1700_p2 + zext_ln36_8_fu_1800_p1);

assign add_ln36_15_fu_1866_p2 = (sub_ln36_1_fu_1640_p2 + zext_ln36_12_fu_1862_p1);

assign add_ln36_16_fu_1885_p2 = (sub_ln36_2_fu_1700_p2 + zext_ln36_12_fu_1862_p1);

assign add_ln36_17_fu_1907_p2 = ($signed(sub_ln36_cast_fu_1554_p1) + $signed(zext_ln36_16_fu_1904_p1));

assign add_ln36_18_fu_1943_p2 = (sub_ln36_3_fu_1937_p2 + zext_ln36_4_fu_1739_p1);

assign add_ln36_19_fu_1962_p2 = (sub_ln36_3_fu_1937_p2 + zext_ln36_8_fu_1800_p1);

assign add_ln36_20_fu_1981_p2 = (sub_ln36_3_fu_1937_p2 + zext_ln36_12_fu_1862_p1);

assign add_ln36_9_fu_1610_p2 = ($signed(sub_ln36_cast_fu_1554_p1) + $signed(zext_ln36_2_fu_1606_p1));

assign and_ln30_fu_1359_p2 = (xor_ln30_fu_1347_p2 & icmp_ln32_fu_1353_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign grp_fu_1124_p7 = 'bx;

assign grp_fu_1143_p7 = 'bx;

assign grp_fu_1162_p7 = 'bx;

assign grp_fu_1181_p7 = 'bx;

assign grp_fu_1200_p7 = 'bx;

assign grp_fu_1219_p7 = 'bx;

assign grp_fu_1238_p7 = 'bx;

assign grp_fu_1257_p7 = 'bx;

assign grp_fu_1276_p7 = 'bx;

assign grp_fu_1385_p1 = 7'd3;

assign grp_fu_1469_p0 = ((and_ln30_reg_2759[0:0] == 1'b1) ? add_ln31_2_fu_1443_p2 : select_ln30_fu_1423_p3);

assign grp_fu_1469_p1 = 6'd3;

assign grp_fu_2482_p2 = {{tmp_37_fu_2207_p5}, {13'd0}};

assign grp_fu_2491_p2 = {{tmp_57_fu_2238_p4}, {13'd0}};

assign grp_fu_2500_p2 = {{tmp_59_fu_2270_p4}, {13'd0}};

assign grp_fu_2509_p2 = {{tmp_63_fu_2302_p4}, {13'd0}};

assign grp_fu_2518_p2 = {{tmp_64_fu_2334_p4}, {13'd0}};

assign grp_fu_2527_p2 = {{tmp_65_fu_2366_p4}, {13'd0}};

assign grp_fu_2536_p2 = {{tmp_66_fu_2398_p4}, {13'd0}};

assign grp_fu_2545_p2 = {{tmp_67_fu_2430_p4}, {13'd0}};

assign grp_fu_2554_p2 = {{tmp_68_fu_2447_p4}, {13'd0}};

assign icmp_ln30_fu_1326_p2 = ((indvar_flatten59_fu_208 == 14'd9600) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1341_p2 = ((indvar_flatten44_fu_200 == 13'd3200) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_1353_p2 = ((j_fu_192 == 7'd80) ? 1'b1 : 1'b0);

assign mul_ln31_fu_1590_p0 = mul_ln31_fu_1590_p00;

assign mul_ln31_fu_1590_p00 = select_ln31_2_reg_2778_pp0_iter11_reg;

assign mul_ln31_fu_1590_p1 = 13'd86;

assign mul_ln32_1_fu_1723_p0 = mul_ln32_1_fu_1723_p00;

assign mul_ln32_1_fu_1723_p00 = select_ln31_reg_2765_pp0_iter11_reg;

assign mul_ln32_1_fu_1723_p1 = 15'd171;

assign mul_ln32_fu_1650_p0 = mul_ln32_fu_1650_p00;

assign mul_ln32_fu_1650_p00 = add_ln31_fu_1582_p2;

assign mul_ln32_fu_1650_p1 = 13'd86;

assign mul_ln36_10_fu_1846_p0 = mul_ln36_10_fu_1846_p00;

assign mul_ln36_10_fu_1846_p00 = add_ln32_fu_1715_p2;

assign mul_ln36_10_fu_1846_p1 = 15'd171;

assign mul_ln36_11_fu_1479_p0 = mul_ln36_11_fu_1479_p00;

assign mul_ln36_11_fu_1479_p00 = select_ln31_1_fu_1455_p3;

assign mul_ln36_11_fu_1479_p1 = 13'd86;

assign mul_ln36_9_fu_1784_p0 = mul_ln36_9_fu_1784_p00;

assign mul_ln36_9_fu_1784_p00 = add_ln32_1_reg_2773_pp0_iter11_reg;

assign mul_ln36_9_fu_1784_p1 = 15'd171;

assign or_ln31_fu_1365_p2 = (icmp_ln31_fu_1341_p2 | and_ln30_fu_1359_p2);

assign outBuffer3x3_0_address0 = zext_ln33_2_fu_2464_p1;

assign outBuffer3x3_0_d0 = {{trunc_ln36_8_fu_2470_p1[28:13]}};

assign outBuffer3x3_1_address0 = zext_ln33_2_fu_2464_p1;

assign outBuffer3x3_1_d0 = {{trunc_ln36_8_fu_2470_p1[28:13]}};

assign outBuffer3x3_2_address0 = zext_ln33_2_fu_2464_p1;

assign outBuffer3x3_2_d0 = {{trunc_ln36_8_fu_2470_p1[28:13]}};

assign select_ln30_1_fu_1436_p3 = ((icmp_ln31_reg_2752[0:0] == 1'b1) ? 6'd1 : add_ln31_1_fu_1430_p2);

assign select_ln30_2_fu_1517_p3 = ((icmp_ln31_reg_2752_pp0_iter11_reg[0:0] == 1'b1) ? add_ln30_fu_1511_p2 : c_fu_204);

assign select_ln30_fu_1423_p3 = ((icmp_ln31_reg_2752[0:0] == 1'b1) ? 6'd0 : i_fu_196);

assign select_ln31_1_fu_1455_p3 = ((and_ln30_reg_2759[0:0] == 1'b1) ? add_ln31_3_fu_1449_p2 : select_ln30_1_fu_1436_p3);

assign select_ln31_2_fu_1462_p3 = ((and_ln30_reg_2759[0:0] == 1'b1) ? add_ln31_2_fu_1443_p2 : select_ln30_fu_1423_p3);

assign select_ln31_3_fu_1397_p3 = ((icmp_ln31_fu_1341_p2[0:0] == 1'b1) ? 13'd1 : add_ln31_4_fu_1391_p2);

assign select_ln31_fu_1371_p3 = ((or_ln31_fu_1365_p2[0:0] == 1'b1) ? 7'd0 : j_fu_192);

assign sext_ln36_18_fu_1636_p1 = $signed(tmp_51_fu_1628_p3);

assign sext_ln36_19_fu_1696_p1 = $signed(tmp_54_fu_1688_p3);

assign sext_ln36_20_fu_1933_p1 = $signed(tmp_62_fu_1925_p3);

assign sub_ln36_1_fu_1640_p2 = ($signed(tmp_50_fu_1620_p3) - $signed(sext_ln36_18_fu_1636_p1));

assign sub_ln36_2_fu_1700_p2 = ($signed(tmp_53_fu_1680_p3) - $signed(sext_ln36_19_fu_1696_p1));

assign sub_ln36_3_fu_1937_p2 = ($signed(tmp_61_fu_1917_p3) - $signed(sext_ln36_20_fu_1933_p1));

assign sub_ln36_cast_fu_1554_p1 = $signed(sub_ln36_fu_1548_p2);

assign sub_ln36_fu_1548_p2 = (zext_ln36_fu_1532_p1 - zext_ln36_1_fu_1544_p1);

assign tmp_10_fu_2059_p7 = 'bx;

assign tmp_14_fu_2078_p7 = 'bx;

assign tmp_18_fu_2097_p7 = 'bx;

assign tmp_22_fu_2116_p7 = 'bx;

assign tmp_26_fu_2135_p7 = 'bx;

assign tmp_30_fu_2154_p7 = 'bx;

assign tmp_34_fu_2173_p7 = 'bx;

assign tmp_35_fu_1524_p3 = {{select_ln30_2_fu_1517_p3}, {4'd0}};

assign tmp_36_fu_1536_p3 = {{select_ln30_2_fu_1517_p3}, {1'd0}};

assign tmp_38_fu_1558_p3 = {{select_ln31_2_reg_2778_pp0_iter11_reg}, {6'd0}};

assign tmp_39_fu_1565_p3 = {{select_ln31_2_reg_2778_pp0_iter11_reg}, {4'd0}};

assign tmp_3_fu_2005_p7 = 'bx;

assign tmp_40_fu_1596_p4 = {{mul_ln31_fu_1590_p2[12:8]}};

assign tmp_50_fu_1620_p3 = {{trunc_ln36_fu_1616_p1}, {5'd0}};

assign tmp_51_fu_1628_p3 = {{add_ln36_9_fu_1610_p2}, {2'd0}};

assign tmp_52_fu_1656_p4 = {{mul_ln32_fu_1650_p2[12:8]}};

assign tmp_53_fu_1680_p3 = {{trunc_ln36_1_fu_1676_p1}, {5'd0}};

assign tmp_54_fu_1688_p3 = {{add_ln36_10_fu_1670_p2}, {2'd0}};

assign tmp_55_fu_1729_p4 = {{mul_ln32_1_fu_1723_p2[14:9]}};

assign tmp_56_fu_1790_p4 = {{mul_ln36_9_fu_1784_p2[14:9]}};

assign tmp_57_fu_2238_p1 = grp_fu_2482_p3;

assign tmp_57_fu_2238_p4 = {{tmp_57_fu_2238_p1[28:13]}};

assign tmp_58_fu_1852_p4 = {{mul_ln36_10_fu_1846_p2[14:9]}};

assign tmp_59_fu_2270_p1 = grp_fu_2491_p3;

assign tmp_59_fu_2270_p4 = {{tmp_59_fu_2270_p1[28:13]}};

assign tmp_61_fu_1917_p3 = {{trunc_ln36_2_fu_1913_p1}, {5'd0}};

assign tmp_62_fu_1925_p3 = {{add_ln36_17_fu_1907_p2}, {2'd0}};

assign tmp_63_fu_2302_p1 = grp_fu_2500_p3;

assign tmp_63_fu_2302_p4 = {{tmp_63_fu_2302_p1[28:13]}};

assign tmp_64_fu_2334_p1 = grp_fu_2509_p3;

assign tmp_64_fu_2334_p4 = {{tmp_64_fu_2334_p1[28:13]}};

assign tmp_65_fu_2366_p1 = grp_fu_2518_p3;

assign tmp_65_fu_2366_p4 = {{tmp_65_fu_2366_p1[28:13]}};

assign tmp_66_fu_2398_p1 = grp_fu_2527_p3;

assign tmp_66_fu_2398_p4 = {{tmp_66_fu_2398_p1[28:13]}};

assign tmp_67_fu_2430_p1 = grp_fu_2536_p3;

assign tmp_67_fu_2430_p4 = {{tmp_67_fu_2430_p1[28:13]}};

assign tmp_68_fu_2447_p1 = grp_fu_2545_p3;

assign tmp_68_fu_2447_p4 = {{tmp_68_fu_2447_p1[28:13]}};

assign tmp_7_fu_2040_p7 = 'bx;

assign trunc_ln31_fu_1500_p1 = grp_fu_1469_p2[1:0];

assign trunc_ln32_fu_1504_p1 = grp_fu_1385_p2[1:0];

assign trunc_ln36_1_fu_1676_p1 = add_ln36_10_fu_1670_p2[5:0];

assign trunc_ln36_2_fu_1913_p1 = add_ln36_17_fu_1907_p2[5:0];

assign trunc_ln36_8_fu_2470_p1 = grp_fu_2554_p3;

assign trunc_ln36_fu_1616_p1 = add_ln36_9_fu_1610_p2[5:0];

assign xor_ln30_fu_1347_p2 = (icmp_ln31_fu_1341_p2 ^ 1'd1);

assign zext_ln33_1_fu_1706_p1 = select_ln31_reg_2765_pp0_iter11_reg;

assign zext_ln33_2_fu_2464_p1 = add_ln33_1_reg_2832_pp0_iter23_reg;

assign zext_ln33_fu_1572_p1 = tmp_39_fu_1565_p3;

assign zext_ln36_10_fu_1829_p1 = add_ln36_14_fu_1823_p2;

assign zext_ln36_12_fu_1862_p1 = tmp_58_fu_1852_p4;

assign zext_ln36_13_fu_1872_p1 = add_ln36_15_fu_1866_p2;

assign zext_ln36_14_fu_1891_p1 = add_ln36_16_fu_1885_p2;

assign zext_ln36_16_fu_1904_p1 = tmp_60_reg_2787_pp0_iter11_reg;

assign zext_ln36_17_fu_1949_p1 = add_ln36_18_fu_1943_p2;

assign zext_ln36_18_fu_1968_p1 = add_ln36_19_fu_1962_p2;

assign zext_ln36_19_fu_1987_p1 = add_ln36_20_fu_1981_p2;

assign zext_ln36_1_fu_1544_p1 = tmp_36_fu_1536_p3;

assign zext_ln36_2_fu_1606_p1 = tmp_40_fu_1596_p4;

assign zext_ln36_3_fu_1666_p1 = tmp_52_fu_1656_p4;

assign zext_ln36_4_fu_1739_p1 = tmp_55_fu_1729_p4;

assign zext_ln36_5_fu_1749_p1 = add_ln36_11_fu_1743_p2;

assign zext_ln36_6_fu_1768_p1 = add_ln36_12_fu_1762_p2;

assign zext_ln36_8_fu_1800_p1 = tmp_56_fu_1790_p4;

assign zext_ln36_9_fu_1810_p1 = add_ln36_13_fu_1804_p2;

assign zext_ln36_fu_1532_p1 = tmp_35_fu_1524_p3;

endmodule //main_func_main_func_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
