<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="cpuclk_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="cpuclk_tb" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="2371859000fs"></ZoomStartTime>
      <ZoomEndTime time="3325859001fs"></ZoomEndTime>
      <Cursor1Time time="3166859000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="192"></NameColumnWidth>
      <ValueColumnWidth column_width="88"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="94" />
   <wvobject fp_name="/cpuclk_tb/clkin" type="logic">
      <obj_property name="ElementShortName">clkin</obj_property>
      <obj_property name="ObjectShortName">clkin</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/syscall" type="logic">
      <obj_property name="ElementShortName">syscall</obj_property>
      <obj_property name="ObjectShortName">syscall</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/input8bit" type="array">
      <obj_property name="ElementShortName">input8bit[7:0]</obj_property>
      <obj_property name="ObjectShortName">input8bit[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/seg_out0" type="array">
      <obj_property name="ElementShortName">seg_out0[7:0]</obj_property>
      <obj_property name="ObjectShortName">seg_out0[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/seg_out1" type="array">
      <obj_property name="ElementShortName">seg_out1[7:0]</obj_property>
      <obj_property name="ObjectShortName">seg_out1[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/seg_en" type="array">
      <obj_property name="ElementShortName">seg_en[7:0]</obj_property>
      <obj_property name="ObjectShortName">seg_en[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/led_out" type="logic">
      <obj_property name="ElementShortName">led_out</obj_property>
      <obj_property name="ObjectShortName">led_out</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/clkout" type="logic">
      <obj_property name="ElementShortName">clkout</obj_property>
      <obj_property name="ObjectShortName">clkout</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/syscall" type="logic">
      <obj_property name="ElementShortName">syscall</obj_property>
      <obj_property name="ObjectShortName">syscall</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/input8bit" type="array">
      <obj_property name="ElementShortName">input8bit[7:0]</obj_property>
      <obj_property name="ObjectShortName">input8bit[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/seg_out0" type="array">
      <obj_property name="ElementShortName">seg_out0[7:0]</obj_property>
      <obj_property name="ObjectShortName">seg_out0[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/seg_out1" type="array">
      <obj_property name="ElementShortName">seg_out1[7:0]</obj_property>
      <obj_property name="ObjectShortName">seg_out1[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/seg_en" type="array">
      <obj_property name="ElementShortName">seg_en[7:0]</obj_property>
      <obj_property name="ObjectShortName">seg_en[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/led_out" type="logic">
      <obj_property name="ElementShortName">led_out</obj_property>
      <obj_property name="ObjectShortName">led_out</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/writesyscall" type="logic">
      <obj_property name="ElementShortName">writesyscall</obj_property>
      <obj_property name="ObjectShortName">writesyscall</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/PC_plus_4_out" type="array">
      <obj_property name="ElementShortName">PC_plus_4_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_plus_4_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Add_Result" type="array">
      <obj_property name="ElementShortName">Add_Result[31:0]</obj_property>
      <obj_property name="ObjectShortName">Add_Result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Read_data_1" type="array">
      <obj_property name="ElementShortName">Read_data_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">Read_data_1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/nBranch" type="logic">
      <obj_property name="ElementShortName">nBranch</obj_property>
      <obj_property name="ObjectShortName">nBranch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Jmp" type="logic">
      <obj_property name="ElementShortName">Jmp</obj_property>
      <obj_property name="ObjectShortName">Jmp</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Jal" type="logic">
      <obj_property name="ElementShortName">Jal</obj_property>
      <obj_property name="ObjectShortName">Jal</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Jrn" type="logic">
      <obj_property name="ElementShortName">Jrn</obj_property>
      <obj_property name="ObjectShortName">Jrn</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Zero" type="logic">
      <obj_property name="ElementShortName">Zero</obj_property>
      <obj_property name="ObjectShortName">Zero</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/opcplus4" type="array">
      <obj_property name="ElementShortName">opcplus4[31:0]</obj_property>
      <obj_property name="ObjectShortName">opcplus4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/next_PC" type="array">
      <obj_property name="ElementShortName">next_PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">next_PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/PC" type="array">
      <obj_property name="ElementShortName">PC[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Read_data_2" type="array">
      <obj_property name="ElementShortName">Read_data_2[31:0]</obj_property>
      <obj_property name="ObjectShortName">Read_data_2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/read_data" type="array">
      <obj_property name="ElementShortName">read_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/RegDst" type="logic">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Sign_extend" type="array">
      <obj_property name="ElementShortName">Sign_extend[31:0]</obj_property>
      <obj_property name="ObjectShortName">Sign_extend[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/ALUSrc" type="logic">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/MemRead" type="logic">
      <obj_property name="ElementShortName">MemRead</obj_property>
      <obj_property name="ObjectShortName">MemRead</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/IORead" type="logic">
      <obj_property name="ElementShortName">IORead</obj_property>
      <obj_property name="ObjectShortName">IORead</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/IOWrite" type="logic">
      <obj_property name="ElementShortName">IOWrite</obj_property>
      <obj_property name="ObjectShortName">IOWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/I_format" type="logic">
      <obj_property name="ElementShortName">I_format</obj_property>
      <obj_property name="ObjectShortName">I_format</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Sftmd" type="logic">
      <obj_property name="ElementShortName">Sftmd</obj_property>
      <obj_property name="ObjectShortName">Sftmd</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/Shamt" type="array">
      <obj_property name="ElementShortName">Shamt[4:0]</obj_property>
      <obj_property name="ObjectShortName">Shamt[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/ALU_Result" type="array">
      <obj_property name="ElementShortName">ALU_Result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_Result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/switchcs" type="logic">
      <obj_property name="ElementShortName">switchcs</obj_property>
      <obj_property name="ObjectShortName">switchcs</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/switchaddr" type="array">
      <obj_property name="ElementShortName">switchaddr[1:0]</obj_property>
      <obj_property name="ObjectShortName">switchaddr[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/switchrdata" type="array">
      <obj_property name="ElementShortName">switchrdata[15:0]</obj_property>
      <obj_property name="ObjectShortName">switchrdata[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/switch_i" type="array">
      <obj_property name="ElementShortName">switch_i[23:0]</obj_property>
      <obj_property name="ObjectShortName">switch_i[23:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/cpu_clock_slow" type="logic">
      <obj_property name="ElementShortName">cpu_clock_slow</obj_property>
      <obj_property name="ObjectShortName">cpu_clock_slow</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/Opcode" type="array">
      <obj_property name="ElementShortName">Opcode[5:0]</obj_property>
      <obj_property name="ObjectShortName">Opcode[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/Function_opcode" type="array">
      <obj_property name="ElementShortName">Function_opcode[5:0]</obj_property>
      <obj_property name="ObjectShortName">Function_opcode[5:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/Jr" type="logic">
      <obj_property name="ElementShortName">Jr</obj_property>
      <obj_property name="ObjectShortName">Jr</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/RegDST" type="logic">
      <obj_property name="ElementShortName">RegDST</obj_property>
      <obj_property name="ObjectShortName">RegDST</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/ALUSrc" type="logic">
      <obj_property name="ElementShortName">ALUSrc</obj_property>
      <obj_property name="ObjectShortName">ALUSrc</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/MemWrite" type="logic">
      <obj_property name="ElementShortName">MemWrite</obj_property>
      <obj_property name="ObjectShortName">MemWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/Branch" type="logic">
      <obj_property name="ElementShortName">Branch</obj_property>
      <obj_property name="ObjectShortName">Branch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/nBranch" type="logic">
      <obj_property name="ElementShortName">nBranch</obj_property>
      <obj_property name="ObjectShortName">nBranch</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/Jmp" type="logic">
      <obj_property name="ElementShortName">Jmp</obj_property>
      <obj_property name="ObjectShortName">Jmp</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/Jal" type="logic">
      <obj_property name="ElementShortName">Jal</obj_property>
      <obj_property name="ObjectShortName">Jal</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/I_format" type="logic">
      <obj_property name="ElementShortName">I_format</obj_property>
      <obj_property name="ObjectShortName">I_format</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/Sftmd" type="logic">
      <obj_property name="ElementShortName">Sftmd</obj_property>
      <obj_property name="ObjectShortName">Sftmd</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[1:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/R_format" type="logic">
      <obj_property name="ElementShortName">R_format</obj_property>
      <obj_property name="ObjectShortName">R_format</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/Lw" type="logic">
      <obj_property name="ElementShortName">Lw</obj_property>
      <obj_property name="ObjectShortName">Lw</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/controller/Sw" type="logic">
      <obj_property name="ElementShortName">Sw</obj_property>
      <obj_property name="ObjectShortName">Sw</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/read_data_1" type="array">
      <obj_property name="ElementShortName">read_data_1[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_1[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/read_data_2" type="array">
      <obj_property name="ElementShortName">read_data_2[31:0]</obj_property>
      <obj_property name="ObjectShortName">read_data_2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/Instruction" type="array">
      <obj_property name="ElementShortName">Instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">Instruction[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/mem_data" type="array">
      <obj_property name="ElementShortName">mem_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">mem_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/Jal" type="logic">
      <obj_property name="ElementShortName">Jal</obj_property>
      <obj_property name="ObjectShortName">Jal</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/MemtoReg" type="logic">
      <obj_property name="ElementShortName">MemtoReg</obj_property>
      <obj_property name="ObjectShortName">MemtoReg</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/RegDst" type="logic">
      <obj_property name="ElementShortName">RegDst</obj_property>
      <obj_property name="ObjectShortName">RegDst</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/Sign_extend" type="array">
      <obj_property name="ElementShortName">Sign_extend[31:0]</obj_property>
      <obj_property name="ObjectShortName">Sign_extend[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/opcplus4" type="array">
      <obj_property name="ElementShortName">opcplus4[31:0]</obj_property>
      <obj_property name="ObjectShortName">opcplus4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/writesyscall" type="logic">
      <obj_property name="ElementShortName">writesyscall</obj_property>
      <obj_property name="ObjectShortName">writesyscall</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/input8bit" type="array">
      <obj_property name="ElementShortName">input8bit[7:0]</obj_property>
      <obj_property name="ObjectShortName">input8bit[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/dmem/clock" type="logic">
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/dmem/memWrite" type="logic">
      <obj_property name="ElementShortName">memWrite</obj_property>
      <obj_property name="ObjectShortName">memWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/dmem/address" type="array">
      <obj_property name="ElementShortName">address[15:2]</obj_property>
      <obj_property name="ObjectShortName">address[15:2]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/dmem/writeData" type="array">
      <obj_property name="ElementShortName">writeData[31:0]</obj_property>
      <obj_property name="ObjectShortName">writeData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/dmem/readData" type="array">
      <obj_property name="ElementShortName">readData[31:0]</obj_property>
      <obj_property name="ObjectShortName">readData[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/Regs" type="array">
      <obj_property name="ElementShortName">Regs[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">Regs[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/ALU/Addr_Result" type="array">
      <obj_property name="ElementShortName">Addr_Result[31:0]</obj_property>
      <obj_property name="ObjectShortName">Addr_Result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/cpuclk_tb/cpu1/decoder/ALU_result" type="array">
      <obj_property name="ElementShortName">ALU_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_result[31:0]</obj_property>
   </wvobject>
</wave_config>
