Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Mar 06 10:16:06 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SevenSegmentsDEMO_timing_summary_routed.rpt -rpx SevenSegmentsDEMO_timing_summary_routed.rpx
| Design       : SevenSegmentsDEMO
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.392        0.000                      0                   80        0.250        0.000                      0                   80        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.392        0.000                      0                   80        0.250        0.000                      0                   80        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.684ns (21.555%)  route 2.489ns (78.445%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.663     7.433    div/s_counter[30]_i_1_n_0
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[17]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y56         FDRE (Setup_fdre_C_R)       -0.373    13.825    div/s_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.684ns (21.555%)  route 2.489ns (78.445%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.663     7.433    div/s_counter[30]_i_1_n_0
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[18]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y56         FDRE (Setup_fdre_C_R)       -0.373    13.825    div/s_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.684ns (21.555%)  route 2.489ns (78.445%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.663     7.433    div/s_counter[30]_i_1_n_0
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[19]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y56         FDRE (Setup_fdre_C_R)       -0.373    13.825    div/s_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.684ns (21.555%)  route 2.489ns (78.445%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.663     7.433    div/s_counter[30]_i_1_n_0
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[20]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y56         FDRE (Setup_fdre_C_R)       -0.373    13.825    div/s_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.684ns (21.624%)  route 2.479ns (78.376%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.652     7.423    div/s_counter[30]_i_1_n_0
    SLICE_X88Y52         FDRE                                         r  div/s_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y52         FDRE                                         r  div/s_counter_reg[1]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y52         FDRE (Setup_fdre_C_R)       -0.373    13.825    div/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.684ns (21.624%)  route 2.479ns (78.376%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.652     7.423    div/s_counter[30]_i_1_n_0
    SLICE_X88Y52         FDRE                                         r  div/s_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y52         FDRE                                         r  div/s_counter_reg[2]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y52         FDRE (Setup_fdre_C_R)       -0.373    13.825    div/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.684ns (21.624%)  route 2.479ns (78.376%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.652     7.423    div/s_counter[30]_i_1_n_0
    SLICE_X88Y52         FDRE                                         r  div/s_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y52         FDRE                                         r  div/s_counter_reg[3]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y52         FDRE (Setup_fdre_C_R)       -0.373    13.825    div/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.684ns (21.624%)  route 2.479ns (78.376%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.652     7.423    div/s_counter[30]_i_1_n_0
    SLICE_X88Y52         FDRE                                         r  div/s_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y52         FDRE                                         r  div/s_counter_reg[4]/C
                         clock pessimism              0.231    14.234    
                         clock uncertainty           -0.035    14.198    
    SLICE_X88Y52         FDRE (Setup_fdre_C_R)       -0.373    13.825    div/s_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.825    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.684ns (21.762%)  route 2.459ns (78.238%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.632     7.403    div/s_counter[30]_i_1_n_0
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[5]/C
                         clock pessimism              0.257    14.260    
                         clock uncertainty           -0.035    14.224    
    SLICE_X88Y53         FDRE (Setup_fdre_C_R)       -0.373    13.851    div/s_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (required time - arrival time)
  Source:                 div/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.684ns (21.762%)  route 2.459ns (78.238%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.329     4.260    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y53         FDRE (Prop_fdre_C_Q)         0.393     4.653 f  div/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.787     5.439    div/s_counter[8]
    SLICE_X89Y53         LUT6 (Prop_lut6_I2_O)        0.097     5.536 f  div/s_counter[30]_i_5/O
                         net (fo=1, routed)           0.440     5.977    div/s_counter[30]_i_5_n_0
    SLICE_X89Y54         LUT6 (Prop_lut6_I0_O)        0.097     6.074 f  div/s_counter[30]_i_3/O
                         net (fo=2, routed)           0.600     6.673    div/s_counter[30]_i_3_n_0
    SLICE_X89Y55         LUT4 (Prop_lut4_I1_O)        0.097     6.770 r  div/s_counter[30]_i_1/O
                         net (fo=31, routed)          0.632     7.403    div/s_counter[30]_i_1_n_0
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.225    14.003    div/clk_IBUF_BUFG
    SLICE_X88Y53         FDRE                                         r  div/s_counter_reg[6]/C
                         clock pessimism              0.257    14.260    
                         clock uncertainty           -0.035    14.224    
    SLICE_X88Y53         FDRE (Setup_fdre_C_R)       -0.373    13.851    div/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.851    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  6.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    disp/clk_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  disp/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  disp/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.797    disp/div_reg_n_0_[10]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  disp/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    disp/div_reg[8]_i_1_n_5
    SLICE_X88Y86         FDRE                                         r  disp/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    disp/clk_IBUF_BUFG
    SLICE_X88Y86         FDRE                                         r  disp/div_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.656    disp/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    disp/clk_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  disp/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  disp/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.797    disp/div_reg_n_0_[6]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  disp/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    disp/div_reg[4]_i_1_n_5
    SLICE_X88Y85         FDRE                                         r  disp/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.874     2.039    disp/clk_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  disp/div_reg[6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    disp/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 disp/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.603     1.522    disp/clk_IBUF_BUFG
    SLICE_X88Y84         FDRE                                         r  disp/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  disp/div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.797    disp/div_reg_n_0_[2]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.907 r  disp/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    disp/div_reg[0]_i_1_n_5
    SLICE_X88Y84         FDRE                                         r  disp/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.873     2.038    disp/clk_IBUF_BUFG
    SLICE_X88Y84         FDRE                                         r  disp/div_reg[2]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.134     1.656    disp/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 div/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.274ns (69.703%)  route 0.119ns (30.297%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.607     1.526    div/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  div/s_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y54         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  div/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.809    div/s_counter[11]
    SLICE_X88Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  div/s_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.919    div/data0[11]
    SLICE_X88Y54         FDRE                                         r  div/s_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.879     2.044    div/clk_IBUF_BUFG
    SLICE_X88Y54         FDRE                                         r  div/s_counter_reg[11]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y54         FDRE (Hold_fdre_C_D)         0.134     1.660    div/s_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 div/s_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.606     1.525    div/clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  div/s_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  div/s_counter_reg[23]/Q
                         net (fo=2, routed)           0.120     1.810    div/s_counter[23]
    SLICE_X88Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  div/s_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.920    div/data0[23]
    SLICE_X88Y57         FDRE                                         r  div/s_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.878     2.043    div/clk_IBUF_BUFG
    SLICE_X88Y57         FDRE                                         r  div/s_counter_reg[23]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y57         FDRE (Hold_fdre_C_D)         0.134     1.659    div/s_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 div/s_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.458%)  route 0.120ns (30.542%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.606     1.525    div/clk_IBUF_BUFG
    SLICE_X88Y58         FDRE                                         r  div/s_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y58         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  div/s_counter_reg[27]/Q
                         net (fo=2, routed)           0.120     1.810    div/s_counter[27]
    SLICE_X88Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  div/s_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.920    div/data0[27]
    SLICE_X88Y58         FDRE                                         r  div/s_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.878     2.043    div/clk_IBUF_BUFG
    SLICE_X88Y58         FDRE                                         r  div/s_counter_reg[27]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y58         FDRE (Hold_fdre_C_D)         0.134     1.659    div/s_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 div/clockOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/clockOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.607     1.526    div/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  div/clockOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  div/clockOut_reg/Q
                         net (fo=5, routed)           0.166     1.834    div/s_clockDivided
    SLICE_X89Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  div/clockOut_i_1/O
                         net (fo=1, routed)           0.000     1.879    div/clockOut_i_1_n_0
    SLICE_X89Y55         FDRE                                         r  div/clockOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.879     2.044    div/clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  div/clockOut_reg/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.091     1.617    div/clockOut_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 div/s_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.247%)  route 0.122ns (30.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.607     1.526    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/s_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  div/s_counter_reg[15]/Q
                         net (fo=2, routed)           0.122     1.812    div/s_counter[15]
    SLICE_X88Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  div/s_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.922    div/data0[15]
    SLICE_X88Y55         FDRE                                         r  div/s_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.879     2.044    div/clk_IBUF_BUFG
    SLICE_X88Y55         FDRE                                         r  div/s_counter_reg[15]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y55         FDRE (Hold_fdre_C_D)         0.134     1.660    div/s_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 div/s_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (67.973%)  route 0.129ns (32.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.607     1.526    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y56         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  div/s_counter_reg[19]/Q
                         net (fo=3, routed)           0.129     1.819    div/s_counter[19]
    SLICE_X88Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.929 r  div/s_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.929    div/data0[19]
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.879     2.044    div/clk_IBUF_BUFG
    SLICE_X88Y56         FDRE                                         r  div/s_counter_reg[19]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y56         FDRE (Hold_fdre_C_D)         0.134     1.660    div/s_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 div/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div/s_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.180%)  route 0.177ns (48.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.607     1.526    div/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  div/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y53         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  div/s_counter_reg[0]/Q
                         net (fo=3, routed)           0.177     1.845    div/s_counter[0]
    SLICE_X89Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.890 r  div/s_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    div/s_counter_0[0]
    SLICE_X89Y53         FDRE                                         r  div/s_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.879     2.044    div/clk_IBUF_BUFG
    SLICE_X89Y53         FDRE                                         r  div/s_counter_reg[0]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X89Y53         FDRE (Hold_fdre_C_D)         0.091     1.617    div/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y84    disp/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    disp/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    disp/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    disp/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    disp/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    disp/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    disp/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    disp/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y84    disp/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    disp/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y84    disp/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    disp/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    disp/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    disp/div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    disp/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    disp/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    disp/div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    disp/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    disp/div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y55    div/clockOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y53    div/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    div/s_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    div/s_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y54    div/s_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    div/s_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    div/s_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    div/s_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y55    div/s_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y56    div/s_counter_reg[17]/C



