<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › dma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _M68K_DMA_H</span>
<span class="cp">#define _M68K_DMA_H 1</span>

<span class="cp">#ifdef CONFIG_COLDFIRE</span>
<span class="cm">/*</span>
<span class="cm"> * ColdFire DMA Model:</span>
<span class="cm"> *   ColdFire DMA supports two forms of DMA: Single and Dual address. Single</span>
<span class="cm"> * address mode emits a source address, and expects that the device will either</span>
<span class="cm"> * pick up the data (DMA READ) or source data (DMA WRITE). This implies that</span>
<span class="cm"> * the device will place data on the correct byte(s) of the data bus, as the</span>
<span class="cm"> * memory transactions are always 32 bits. This implies that only 32 bit</span>
<span class="cm"> * devices will find single mode transfers useful. Dual address DMA mode</span>
<span class="cm"> * performs two cycles: source read and destination write. ColdFire will</span>
<span class="cm"> * align the data so that the device will always get the correct bytes, thus</span>
<span class="cm"> * is useful for 8 and 16 bit devices. This is the mode that is supported</span>
<span class="cm"> * below.</span>
<span class="cm"> *</span>
<span class="cm"> * AUG/22/2000 : added support for 32-bit Dual-Address-Mode (K) 2000</span>
<span class="cm"> *               Oliver Kamphenkel (O.Kamphenkel@tu-bs.de)</span>
<span class="cm"> *</span>
<span class="cm"> * AUG/25/2000 : addad support for 8, 16 and 32-bit Single-Address-Mode (K)2000</span>
<span class="cm"> *               Oliver Kamphenkel (O.Kamphenkel@tu-bs.de)</span>
<span class="cm"> *</span>
<span class="cm"> * APR/18/2002 : added proper support for MCF5272 DMA controller.</span>
<span class="cm"> *               Arthur Shipkowski (art@videon-central.com)</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/coldfire.h&gt;</span>
<span class="cp">#include &lt;asm/mcfsim.h&gt;</span>
<span class="cp">#include &lt;asm/mcfdma.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Set number of channels of DMA on ColdFire for different implementations.</span>
<span class="cm"> */</span>
<span class="cp">#if defined(CONFIG_M5249) || defined(CONFIG_M5307) || defined(CONFIG_M5407) || \</span>
<span class="cp">	defined(CONFIG_M523x) || defined(CONFIG_M527x) || defined(CONFIG_M528x)</span>
<span class="cp">#define MAX_M68K_DMA_CHANNELS 4</span>
<span class="cp">#elif defined(CONFIG_M5272)</span>
<span class="cp">#define MAX_M68K_DMA_CHANNELS 1</span>
<span class="cp">#elif defined(CONFIG_M532x)</span>
<span class="cp">#define MAX_M68K_DMA_CHANNELS 0</span>
<span class="cp">#else</span>
<span class="cp">#define MAX_M68K_DMA_CHANNELS 2</span>
<span class="cp">#endif</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">MAX_M68K_DMA_CHANNELS</span><span class="p">];</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma_device_address</span><span class="p">[</span><span class="n">MAX_M68K_DMA_CHANNELS</span><span class="p">];</span>

<span class="cp">#if !defined(CONFIG_M5272)</span>
<span class="cp">#define DMA_MODE_WRITE_BIT  0x01  </span><span class="cm">/* Memory/IO to IO/Memory select */</span><span class="cp"></span>
<span class="cp">#define DMA_MODE_WORD_BIT   0x02  </span><span class="cm">/* 8 or 16 bit transfers */</span><span class="cp"></span>
<span class="cp">#define DMA_MODE_LONG_BIT   0x04  </span><span class="cm">/* or 32 bit transfers */</span><span class="cp"></span>
<span class="cp">#define DMA_MODE_SINGLE_BIT 0x08  </span><span class="cm">/* single-address-mode */</span><span class="cp"></span>

<span class="cm">/* I/O to memory, 8 bits, mode */</span>
<span class="cp">#define DMA_MODE_READ	            0</span>
<span class="cm">/* memory to I/O, 8 bits, mode */</span>
<span class="cp">#define DMA_MODE_WRITE	            1</span>
<span class="cm">/* I/O to memory, 16 bits, mode */</span>
<span class="cp">#define DMA_MODE_READ_WORD          2</span>
<span class="cm">/* memory to I/O, 16 bits, mode */</span>
<span class="cp">#define DMA_MODE_WRITE_WORD         3</span>
<span class="cm">/* I/O to memory, 32 bits, mode */</span>
<span class="cp">#define DMA_MODE_READ_LONG          4</span>
<span class="cm">/* memory to I/O, 32 bits, mode */</span>
<span class="cp">#define DMA_MODE_WRITE_LONG         5</span>
<span class="cm">/* I/O to memory, 8 bits, single-address-mode */</span>
<span class="cp">#define DMA_MODE_READ_SINGLE        8</span>
<span class="cm">/* memory to I/O, 8 bits, single-address-mode */</span>
<span class="cp">#define DMA_MODE_WRITE_SINGLE       9</span>
<span class="cm">/* I/O to memory, 16 bits, single-address-mode */</span>
<span class="cp">#define DMA_MODE_READ_WORD_SINGLE  10</span>
<span class="cm">/* memory to I/O, 16 bits, single-address-mode */</span>
<span class="cp">#define DMA_MODE_WRITE_WORD_SINGLE 11</span>
<span class="cm">/* I/O to memory, 32 bits, single-address-mode */</span>
<span class="cp">#define DMA_MODE_READ_LONG_SINGLE  12</span>
<span class="cm">/* memory to I/O, 32 bits, single-address-mode */</span>
<span class="cp">#define DMA_MODE_WRITE_LONG_SINGLE 13</span>

<span class="cp">#else </span><span class="cm">/* CONFIG_M5272 is defined */</span><span class="cp"></span>

<span class="cm">/* Source static-address mode */</span>
<span class="cp">#define DMA_MODE_SRC_SA_BIT 0x01</span>
<span class="cm">/* Two bits to select between all four modes */</span>
<span class="cp">#define DMA_MODE_SSIZE_MASK 0x06</span>
<span class="cm">/* Offset to shift bits in */</span>
<span class="cp">#define DMA_MODE_SSIZE_OFF  0x01</span>
<span class="cm">/* Destination static-address mode */</span>
<span class="cp">#define DMA_MODE_DES_SA_BIT 0x10</span>
<span class="cm">/* Two bits to select between all four modes */</span>
<span class="cp">#define DMA_MODE_DSIZE_MASK 0x60</span>
<span class="cm">/* Offset to shift bits in */</span>
<span class="cp">#define DMA_MODE_DSIZE_OFF  0x05</span>
<span class="cm">/* Size modifiers */</span>
<span class="cp">#define DMA_MODE_SIZE_LONG  0x00</span>
<span class="cp">#define DMA_MODE_SIZE_BYTE  0x01</span>
<span class="cp">#define DMA_MODE_SIZE_WORD  0x02</span>
<span class="cp">#define DMA_MODE_SIZE_LINE  0x03</span>

<span class="cm">/*</span>
<span class="cm"> * Aliases to help speed quick ports; these may be suboptimal, however. They</span>
<span class="cm"> * do not include the SINGLE mode modifiers since the MCF5272 does not have a</span>
<span class="cm"> * mode where the device is in control of its addressing.</span>
<span class="cm"> */</span>

<span class="cm">/* I/O to memory, 8 bits, mode */</span>
<span class="cp">#define DMA_MODE_READ	              ((DMA_MODE_SIZE_BYTE &lt;&lt; DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_BYTE &lt;&lt; DMA_MODE_SSIZE_OFF) | DMA_SRC_SA_BIT)</span>
<span class="cm">/* memory to I/O, 8 bits, mode */</span>
<span class="cp">#define DMA_MODE_WRITE	            ((DMA_MODE_SIZE_BYTE &lt;&lt; DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_BYTE &lt;&lt; DMA_MODE_SSIZE_OFF) | DMA_DES_SA_BIT)</span>
<span class="cm">/* I/O to memory, 16 bits, mode */</span>
<span class="cp">#define DMA_MODE_READ_WORD	        ((DMA_MODE_SIZE_WORD &lt;&lt; DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_WORD &lt;&lt; DMA_MODE_SSIZE_OFF) | DMA_SRC_SA_BIT)</span>
<span class="cm">/* memory to I/O, 16 bits, mode */</span>
<span class="cp">#define DMA_MODE_WRITE_WORD         ((DMA_MODE_SIZE_WORD &lt;&lt; DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_WORD &lt;&lt; DMA_MODE_SSIZE_OFF) | DMA_DES_SA_BIT)</span>
<span class="cm">/* I/O to memory, 32 bits, mode */</span>
<span class="cp">#define DMA_MODE_READ_LONG	        ((DMA_MODE_SIZE_LONG &lt;&lt; DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_LONG &lt;&lt; DMA_MODE_SSIZE_OFF) | DMA_SRC_SA_BIT)</span>
<span class="cm">/* memory to I/O, 32 bits, mode */</span>
<span class="cp">#define DMA_MODE_WRITE_LONG         ((DMA_MODE_SIZE_LONG &lt;&lt; DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_LONG &lt;&lt; DMA_MODE_SSIZE_OFF) | DMA_DES_SA_BIT)</span>

<span class="cp">#endif </span><span class="cm">/* !defined(CONFIG_M5272) */</span><span class="cp"></span>

<span class="cp">#if !defined(CONFIG_M5272)</span>
<span class="cm">/* enable/disable a specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">enable_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">dmawp</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;enable_dma(dmanr=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmawp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DCR</span><span class="p">]</span> <span class="o">|=</span> <span class="n">MCFDMA_DCR_EEXT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">disable_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">dmawp</span><span class="p">;</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="o">*</span><span class="n">dmapb</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;disable_dma(dmanr=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmawp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">dmapb</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>

  <span class="cm">/* Turn off external requests, and stop any DMA in progress */</span>
  <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DCR</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MCFDMA_DCR_EEXT</span><span class="p">;</span>
  <span class="n">dmapb</span><span class="p">[</span><span class="n">MCFDMA_DSR</span><span class="p">]</span> <span class="o">=</span> <span class="n">MCFDMA_DSR_DONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Clear the &#39;DMA Pointer Flip Flop&#39;.</span>
<span class="cm"> * Write 0 for LSB/MSB, 1 for MSB/LSB access.</span>
<span class="cm"> * Use this once to initialize the FF to a known state.</span>
<span class="cm"> * After that, keep track of it. :-)</span>
<span class="cm"> * --- In order to do that, the DMA routines below should ---</span>
<span class="cm"> * --- only be used while interrupts are disabled! ---</span>
<span class="cm"> *</span>
<span class="cm"> * This is a NOP for ColdFire. Provide a stub for compatibility.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">clear_dma_ff</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/* set mode (above) for a specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">char</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>

  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">char</span>  <span class="o">*</span><span class="n">dmabp</span><span class="p">;</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">dmawp</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;set_dma_mode(dmanr=%d,mode=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmabp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">dmawp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>

  <span class="cm">/* Clear config errors */</span>
  <span class="n">dmabp</span><span class="p">[</span><span class="n">MCFDMA_DSR</span><span class="p">]</span> <span class="o">=</span> <span class="n">MCFDMA_DSR_DONE</span><span class="p">;</span>

  <span class="cm">/* Set command register */</span>
  <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DCR</span><span class="p">]</span> <span class="o">=</span>
    <span class="n">MCFDMA_DCR_INT</span> <span class="o">|</span>         <span class="cm">/* Enable completion irq */</span>
    <span class="n">MCFDMA_DCR_CS</span> <span class="o">|</span>          <span class="cm">/* Force one xfer per request */</span>
    <span class="n">MCFDMA_DCR_AA</span> <span class="o">|</span>          <span class="cm">/* Enable auto alignment */</span>
    <span class="cm">/* single-address-mode */</span>
    <span class="p">((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_SINGLE_BIT</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFDMA_DCR_SAA</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
    <span class="cm">/* sets s_rw (-&gt; r/w) high if Memory to I/0 */</span>
    <span class="p">((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_WRITE_BIT</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFDMA_DCR_S_RW</span> <span class="o">:</span> <span class="mi">0</span><span class="p">)</span> <span class="o">|</span>
    <span class="cm">/* Memory to I/O or I/O to Memory */</span>
    <span class="p">((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_WRITE_BIT</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFDMA_DCR_SINC</span> <span class="o">:</span> <span class="n">MCFDMA_DCR_DINC</span><span class="p">)</span> <span class="o">|</span>
    <span class="cm">/* 32 bit, 16 bit or 8 bit transfers */</span>
    <span class="p">((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_WORD_BIT</span><span class="p">)</span>  <span class="o">?</span> <span class="n">MCFDMA_DCR_SSIZE_WORD</span> <span class="o">:</span>
     <span class="p">((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_LONG_BIT</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFDMA_DCR_SSIZE_LONG</span> <span class="o">:</span>
                                   <span class="n">MCFDMA_DCR_SSIZE_BYTE</span><span class="p">))</span> <span class="o">|</span>
    <span class="p">((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_WORD_BIT</span><span class="p">)</span>  <span class="o">?</span> <span class="n">MCFDMA_DCR_DSIZE_WORD</span> <span class="o">:</span>
     <span class="p">((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_LONG_BIT</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFDMA_DCR_DSIZE_LONG</span> <span class="o">:</span>
                                   <span class="n">MCFDMA_DCR_DSIZE_BYTE</span><span class="p">));</span>

<span class="cp">#ifdef DEBUG_DMA</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s(%d): dmanr=%d DSR[%x]=%x DCR[%x]=%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span>
         <span class="n">dmanr</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmabp</span><span class="p">[</span><span class="n">MCFDMA_DSR</span><span class="p">],</span> <span class="n">dmabp</span><span class="p">[</span><span class="n">MCFDMA_DSR</span><span class="p">],</span>
	 <span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DCR</span><span class="p">],</span> <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DCR</span><span class="p">]);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/* Set transfer address for specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">dmawp</span><span class="p">;</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span>   <span class="o">*</span><span class="n">dmalp</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;set_dma_addr(dmanr=%d,a=%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmawp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">dmalp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>

  <span class="cm">/* Determine which address registers are used for memory/device accesses */</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DCR</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">MCFDMA_DCR_SINC</span><span class="p">)</span> <span class="p">{</span>
    <span class="cm">/* Source incrementing, must be memory */</span>
    <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_SAR</span><span class="p">]</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
    <span class="cm">/* Set dest address, must be device */</span>
    <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DAR</span><span class="p">]</span> <span class="o">=</span> <span class="n">dma_device_address</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
    <span class="cm">/* Destination incrementing, must be memory */</span>
    <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DAR</span><span class="p">]</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
    <span class="cm">/* Set source address, must be device */</span>
    <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_SAR</span><span class="p">]</span> <span class="o">=</span> <span class="n">dma_device_address</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="p">}</span>

<span class="cp">#ifdef DEBUG_DMA</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s(%d): dmanr=%d DCR[%x]=%x SAR[%x]=%08x DAR[%x]=%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	<span class="n">__FILE__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DCR</span><span class="p">],</span> <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DCR</span><span class="p">],</span>
	<span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_SAR</span><span class="p">],</span> <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_SAR</span><span class="p">],</span>
	<span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DAR</span><span class="p">],</span> <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DAR</span><span class="p">]);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Specific for Coldfire - sets device address.</span>
<span class="cm"> * Should be called after the mode set call, and before set DMA address.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_device_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;set_dma_device_addr(dmanr=%d,a=%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dma_device_address</span><span class="p">[</span><span class="n">dmanr</span><span class="p">]</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * NOTE 2: &quot;count&quot; represents _bytes_.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_count</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">dmawp</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;set_dma_count(dmanr=%d,count=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmawp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_BCR</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span><span class="p">)</span><span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Get DMA residue count. After a DMA transfer, this</span>
<span class="cm"> * should return zero. Reading this while a DMA transfer is</span>
<span class="cm"> * still in progress will return unpredictable results.</span>
<span class="cm"> * Otherwise, it returns the number of _bytes_ left to transfer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">get_dma_residue</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">dmawp</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">count</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;get_dma_residue(dmanr=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmawp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">count</span> <span class="o">=</span> <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_BCR</span><span class="p">];</span>
  <span class="k">return</span><span class="p">((</span><span class="kt">int</span><span class="p">)</span> <span class="n">count</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else </span><span class="cm">/* CONFIG_M5272 is defined */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * The MCF5272 DMA controller is very different than the controller defined above</span>
<span class="cm"> * in terms of register mapping.  For instance, with the exception of the 16-bit</span>
<span class="cm"> * interrupt register (IRQ#85, for reference), all of the registers are 32-bit.</span>
<span class="cm"> *</span>
<span class="cm"> * The big difference, however, is the lack of device-requested DMA.  All modes</span>
<span class="cm"> * are dual address transfer, and there is no &#39;device&#39; setup or direction bit.</span>
<span class="cm"> * You can DMA between a device and memory, between memory and memory, or even between</span>
<span class="cm"> * two devices directly, with any combination of incrementing and non-incrementing</span>
<span class="cm"> * addresses you choose.  This puts a crimp in distinguishing between the &#39;device</span>
<span class="cm"> * address&#39; set up by set_dma_device_addr.</span>
<span class="cm"> *</span>
<span class="cm"> * Therefore, there are two options.  One is to use set_dma_addr and set_dma_device_addr,</span>
<span class="cm"> * which will act exactly as above in -- it will look to see if the source is set to</span>
<span class="cm"> * autoincrement, and if so it will make the source use the set_dma_addr value and the</span>
<span class="cm"> * destination the set_dma_device_addr value.  Otherwise the source will be set to the</span>
<span class="cm"> * set_dma_device_addr value and the destination will get the set_dma_addr value.</span>
<span class="cm"> *</span>
<span class="cm"> * The other is to use the provided set_dma_src_addr and set_dma_dest_addr functions</span>
<span class="cm"> * and make it explicit.  Depending on what you&#39;re doing, one of these two should work</span>
<span class="cm"> * for you, but don&#39;t mix them in the same transfer setup.</span>
<span class="cm"> */</span>

<span class="cm">/* enable/disable a specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">enable_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span>  <span class="o">*</span><span class="n">dmalp</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;enable_dma(dmanr=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmalp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">]</span> <span class="o">|=</span> <span class="n">MCFDMA_DMR_EN</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">disable_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span>   <span class="o">*</span><span class="n">dmalp</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;disable_dma(dmanr=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmalp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>

  <span class="cm">/* Turn off external requests, and stop any DMA in progress */</span>
  <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MCFDMA_DMR_EN</span><span class="p">;</span>
  <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">]</span> <span class="o">|=</span> <span class="n">MCFDMA_DMR_RESET</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Clear the &#39;DMA Pointer Flip Flop&#39;.</span>
<span class="cm"> * Write 0 for LSB/MSB, 1 for MSB/LSB access.</span>
<span class="cm"> * Use this once to initialize the FF to a known state.</span>
<span class="cm"> * After that, keep track of it. :-)</span>
<span class="cm"> * --- In order to do that, the DMA routines below should ---</span>
<span class="cm"> * --- only be used while interrupts are disabled! ---</span>
<span class="cm"> *</span>
<span class="cm"> * This is a NOP for ColdFire. Provide a stub for compatibility.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">clear_dma_ff</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="cm">/* set mode (above) for a specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">char</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>

  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span>   <span class="o">*</span><span class="n">dmalp</span><span class="p">;</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="n">dmawp</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;set_dma_mode(dmanr=%d,mode=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
<span class="cp">#endif</span>
  <span class="n">dmalp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">dmawp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>

  <span class="cm">/* Clear config errors */</span>
  <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">]</span> <span class="o">|=</span> <span class="n">MCFDMA_DMR_RESET</span><span class="p">;</span>

  <span class="cm">/* Set command register */</span>
  <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">]</span> <span class="o">=</span>
    <span class="n">MCFDMA_DMR_RQM_DUAL</span> <span class="o">|</span>         <span class="cm">/* Mandatory Request Mode setting */</span>
    <span class="n">MCFDMA_DMR_DSTT_SD</span>  <span class="o">|</span>         <span class="cm">/* Set up addressing types; set to supervisor-data. */</span>
    <span class="n">MCFDMA_DMR_SRCT_SD</span>  <span class="o">|</span>         <span class="cm">/* Set up addressing types; set to supervisor-data. */</span>
    <span class="cm">/* source static-address-mode */</span>
    <span class="p">((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_SRC_SA_BIT</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFDMA_DMR_SRCM_SA</span> <span class="o">:</span> <span class="n">MCFDMA_DMR_SRCM_IA</span><span class="p">)</span> <span class="o">|</span>
    <span class="cm">/* dest static-address-mode */</span>
    <span class="p">((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_DES_SA_BIT</span><span class="p">)</span> <span class="o">?</span> <span class="n">MCFDMA_DMR_DSTM_SA</span> <span class="o">:</span> <span class="n">MCFDMA_DMR_DSTM_IA</span><span class="p">)</span> <span class="o">|</span>
    <span class="cm">/* burst, 32 bit, 16 bit or 8 bit transfers are separately configurable on the MCF5272 */</span>
    <span class="p">(((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_SSIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">DMA_MODE_SSIZE_OFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">MCFDMA_DMR_DSTS_OFF</span><span class="p">)</span> <span class="o">|</span>
    <span class="p">(((</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">DMA_MODE_SSIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">DMA_MODE_SSIZE_OFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">MCFDMA_DMR_SRCS_OFF</span><span class="p">);</span>

  <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DIR</span><span class="p">]</span> <span class="o">|=</span> <span class="n">MCFDMA_DIR_ASCEN</span><span class="p">;</span>   <span class="cm">/* Enable completion interrupts */</span>

<span class="cp">#ifdef DEBUG_DMA</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s(%d): dmanr=%d DMR[%x]=%x DIR[%x]=%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__FILE__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span>
         <span class="n">dmanr</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">],</span> <span class="n">dmabp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">],</span>
	 <span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DIR</span><span class="p">],</span> <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DIR</span><span class="p">]);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/* Set transfer address for specific DMA channel */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span>   <span class="o">*</span><span class="n">dmalp</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;set_dma_addr(dmanr=%d,a=%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmalp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>

  <span class="cm">/* Determine which address registers are used for memory/device accesses */</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">MCFDMA_DMR_SRCM</span><span class="p">)</span> <span class="p">{</span>
    <span class="cm">/* Source incrementing, must be memory */</span>
    <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DSAR</span><span class="p">]</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
    <span class="cm">/* Set dest address, must be device */</span>
    <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DDAR</span><span class="p">]</span> <span class="o">=</span> <span class="n">dma_device_address</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
    <span class="cm">/* Destination incrementing, must be memory */</span>
    <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DDAR</span><span class="p">]</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
    <span class="cm">/* Set source address, must be device */</span>
    <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DSAR</span><span class="p">]</span> <span class="o">=</span> <span class="n">dma_device_address</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="p">}</span>

<span class="cp">#ifdef DEBUG_DMA</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;%s(%d): dmanr=%d DMR[%x]=%x SAR[%x]=%08x DAR[%x]=%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	<span class="n">__FILE__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">],</span> <span class="n">dmawp</span><span class="p">[</span><span class="n">MCFDMA_DMR</span><span class="p">],</span>
	<span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DSAR</span><span class="p">],</span> <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DSAR</span><span class="p">],</span>
	<span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DDAR</span><span class="p">],</span> <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DDAR</span><span class="p">]);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Specific for Coldfire - sets device address.</span>
<span class="cm"> * Should be called after the mode set call, and before set DMA address.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_device_addr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;set_dma_device_addr(dmanr=%d,a=%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="n">a</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dma_device_address</span><span class="p">[</span><span class="n">dmanr</span><span class="p">]</span> <span class="o">=</span> <span class="n">a</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * NOTE 2: &quot;count&quot; represents _bytes_.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE 3: While a 32-bit register, &quot;count&quot; is only a maximum 24-bit value.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">void</span> <span class="nf">set_dma_count</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">dmalp</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;set_dma_count(dmanr=%d,count=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmalp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DBCR</span><span class="p">]</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Get DMA residue count. After a DMA transfer, this</span>
<span class="cm"> * should return zero. Reading this while a DMA transfer is</span>
<span class="cm"> * still in progress will return unpredictable results.</span>
<span class="cm"> * Otherwise, it returns the number of _bytes_ left to transfer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">__inline__</span> <span class="kt">int</span> <span class="nf">get_dma_residue</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">volatile</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">dmalp</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">;</span>

<span class="cp">#ifdef DMA_DEBUG</span>
  <span class="n">printk</span><span class="p">(</span><span class="s">&quot;get_dma_residue(dmanr=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dmanr</span><span class="p">);</span>
<span class="cp">#endif</span>

  <span class="n">dmalp</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span> <span class="n">dma_base_addr</span><span class="p">[</span><span class="n">dmanr</span><span class="p">];</span>
  <span class="n">count</span> <span class="o">=</span> <span class="n">dmalp</span><span class="p">[</span><span class="n">MCFDMA_DBCR</span><span class="p">];</span>
  <span class="k">return</span><span class="p">(</span><span class="n">count</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* !defined(CONFIG_M5272) */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_COLDFIRE */</span><span class="cp"></span>

<span class="cm">/* it&#39;s useless on the m68k, but unfortunately needed by the new</span>
<span class="cm">   bootmem allocator (but this should do it for this) */</span>
<span class="cp">#define MAX_DMA_ADDRESS PAGE_OFFSET</span>

<span class="cp">#define MAX_DMA_CHANNELS 8</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">request_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="n">device_id</span><span class="p">);</span>	<span class="cm">/* reserve a DMA channel */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">free_dma</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dmanr</span><span class="p">);</span>	<span class="cm">/* release it again */</span>

<span class="cp">#define isa_dma_bridge_buggy    (0)</span>

<span class="cp">#endif </span><span class="cm">/* _M68K_DMA_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
