Magic 271485
Revision Verdi_O-2018.09-SP2

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
viewPort 0 27 1850 543 268 464

; File list:
; openDirFile [-d delimiter] [-s time_offset] [-rf auto_bus_rule_file] path_name file_name
openDirFile -d / "" "/home/lijunnan/Documents/0-code/vcs_prj/pipelined-picorv32/wave.fsdb"

; file time scale:
; fileTimeScale ### s|ms|us|ns|ps

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
; waveform viewport range
zoom 7229452213.594920 7238720509.084188
cursor 6127700000.000000
marker -32000.000000

; user define markers
; userMarker time_pos marker_name color linestyle
userMarker 4375300000 wr ID_GREEN5 long_dashed
userMarker 16387900000 flush ID_GREEN5 long_dashed
userMarker 7232100000 err ID_GREEN5 long_dashed

; visible top row signal index
top 104
; marker line index
markerPos 169

; counter signal list
; addCounterSig -Rising|-Falling|-AnyChange signal
activeDirFile "" "/home/lijunnan/Documents/0-code/vcs_prj/pipelined-picorv32/wave.fsdb"

addCounterSig -Rising "/Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/is_branch_ex"

; counter signal list
; addCounterSig -Rising|-Falling|-AnyChange signal

addCounterSig -Rising "/Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/N2_exec/btb_ctl_i.jump"

; logical expression list
; addExprSig expr_name expression_string

addExprSig -b 1 -n UU bru_jump "/Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1\
/NanoCore_Wrapper/NanoCore/N2_exec/is_beq_bne_blt_bge_bltu_bgeu"& "/Te\
stbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/Nan\
oCore_Wrapper/NanoCore/N2_exec/alu_out_0"

; counter signal list
; addCounterSig -Rising|-Falling|-AnyChange signal

addCounterSig -Rising "/bru_jump"

; counter signal list
; addCounterSig -Rising|-Falling|-AnyChange signal

addCounterSig -Rising "/Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/is_branch_d2"

; event list
; addEvent event_name event_expression
; curEvent event_name



COMPLEX_EVENT_BEGIN


COMPLEX_EVENT_END



; toolbar current search type
; curSTATUS search_type
curSTATUS ByValue


addGroup "G1"
activeDirFile "" "/home/lijunnan/Documents/0-code/vcs_prj/pipelined-picorv32/wave.fsdb"
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/clk
addSignal -h 15 -holdScope resetn
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/N2_idu_decode/uop_ctl_d0.is_lb_lh_lw_lbu_lhu
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/wb_entry_rd_ptr[2:0]
addSignal -h 15 -holdScope wb_entry_wr_ptr[2:0]
addSignal -h 15 -holdScope uid_we_d2
addSignal -h 15 -holdScope uid_d2[7:0]
addSignal -h 15 -holdScope uid_lsu[7:0]
addSignal -h 15 -holdScope rf_we_lsu
addSignal -h 15 -holdScope wb_entry[7:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/N2_idu_decode/uop_ctl_d0.instr_jal
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/Cache_Top/cache_search_instr/r_cached_data[1][7:0]
addSignal -h 15 -holdScope r_cached_data[0][7:0]
addSignal -h 15 -holdScope r_tag_valid[1]
addSignal -h 15 -holdScope r_tag_valid[0]
addGroup "G2"
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/instr_gnt_i
addSignal -h 15 -holdScope instr_req_o
addSignal -h 15 -holdScope instr_addr_o[31:0]
addSignal -h 15 -holdScope instr_ready_i
addSignal -h 15 -holdScope instr_rdata_i[31:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_ifu/reg_next_pc[31:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/N2_idu_decode/pc_d1_nxt[31:0]
addSignal -h 15 -holdScope is_branch_d1_o
addSignal -h 15 -holdScope iq_not_empty
addSignal -h 15 -holdScope flush_i
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/data_ready_i
addSignal -h 15 -holdScope data_rdata_i[31:0]
addSignal -h 15 -holdScope data_req_o
addSignal -h 15 -holdScope data_we_o
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/N2_lsu/data_wdata_o[31:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/data_addr_o[31:0]
addSignal -h 15 -holdScope data_gnt_i
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/data_req_o
addSignal -h 15 -holdScope data_we_o
addSignal -h 15 /BLANK
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/Cache_Top/cache_search_data/r_cached_data[1][7:0]
addSignal -h 15 -holdScope r_cached_data[0][7:0]
addGroup "G3"
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/N2_exec/is_beq_bne_blt_bge_bltu_bgeu
addSignal -h 15 -holdScope btb_ctl_i.jump
addSignal -h 15 -holdScope btb_ctl_i.hit
addSignal -h 15 -holdScope branch_pc_ex_o[31:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/to_st_v
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/to_ex_v
addSignal -h 15 -holdScope to_ld_v
addSignal -h 15 -holdScope to_mu_v
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/N2_exec/instr_jalr
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/N2_idu_decode/uop_ctl_d0.decoded_rd[4:0]
addSignal -h 15 -holdScope uop_ctl_d0.opcode[31:0]
addSignal -h 15 -holdScope pc_d1_o[31:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/uop_ctl_d1_o.opcode[31:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/N2_idu_decode/uop_ctl_v_d1
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/uop_ctl_d1_o
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/N2_idu_decode/uop_ctl_d0.instr_jal
addSignal -h 15 -holdScope uop_ctl_d0.decoded_imm_j[31:0]
addSignal -h 15 -holdScope iq_not_empty
addSignal -h 15 -holdScope iq_not_empty
addSignal -h 15 -holdScope iq_rd_ptr[2:0]
addSignal -h 15 -holdScope iq_wr_ptr[2:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/iq_prefetch_ptr[2:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/rf_we_mu
addSignal -h 15 -holdScope rf_we_lsu
addSignal -h 15 -holdScope rf_we_ex
addSignal -h 15 -holdScope rf_we_d2
addSignal -h 15 -holdScope rf_dst_ex[4:0]
addSignal -h 15 -holdScope is_branch_ex
addSignal -h 15 -holdScope is_branch_d2
addSignal -h 15 -holdScope cnt_clk[31:0]
addGroup "G5"
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/iq_prefetch_ptr[2:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/N2_idu_decode/stall_scb
addSignal -h 15 -holdScope uop_ctl_d0.decoded_rs1[4:0]
addSignal -h 15 -holdScope uop_ctl_d0.decoded_rs2[4:0]
addSignal -h 15 -holdScope scb[31:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/N2_lsu/w_data_rdata[31:0]
addSignal -h 15 -holdScope data_ready_i
addSignal -h 15 -holdScope alu_rst_o[31:0]
addSignal -h 15 -holdScope rf_we_lsu_o
addSignal -h 15 /BLANK
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/u_idu/N2_idu_decode/rf_dst_idu_i[4:0]
addSignal -h 15 -holdScope rf_dst_mu_i[4:0]
addSignal -h 15 -holdScope rf_dst_lsu_i[4:0]
addSignal -h 15 -holdScope rf_we_mu_i
addSignal -h 15 -holdScope rf_we_idu_i
addSignal -h 15 -holdScope rf_we_lsu_i
addSignal -h 15 -holdScope rf_we_ex_i
addSignal -h 15 -holdScope rf_dst_ex_i[4:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/cpuregs[0:31]
addSignal -h 15 -holdScope cpuregs[0][31:0]
addSignal -h 15 -holdScope cpuregs[1][31:0]
addSignal -h 15 -holdScope cpuregs[2][31:0]
addSignal -h 15 -holdScope cpuregs[3][31:0]
addSignal -h 15 -holdScope cpuregs[4][31:0]
addSignal -h 15 -holdScope cpuregs[5][31:0]
addSignal -h 15 -holdScope cpuregs[6][31:0]
addSignal -h 15 -holdScope cpuregs[7][31:0]
addSignal -h 15 -holdScope cpuregs[8][31:0]
addSignal -h 15 -holdScope cpuregs[9][31:0]
addSignal -h 15 -holdScope cpuregs[10][31:0]
addSignal -h 15 -holdScope cpuregs[11][31:0]
addSignal -h 15 -holdScope cpuregs[12][31:0]
addSignal -h 15 -holdScope cpuregs[13][31:0]
addSignal -h 15 -holdScope cpuregs[14][31:0]
addSignal -h 15 -holdScope cpuregs[15][31:0]
addSignal -h 15 -holdScope cpuregs[16][31:0]
addSignal -h 15 -holdScope cpuregs[17][31:0]
addSignal -h 15 -holdScope cpuregs[18][31:0]
addSignal -h 15 -holdScope cpuregs[19][31:0]
addSignal -h 15 -holdScope cpuregs[20][31:0]
addSignal -h 15 -holdScope cpuregs[21][31:0]
addSignal -h 15 -holdScope cpuregs[22][31:0]
addSignal -h 15 -holdScope cpuregs[23][31:0]
addSignal -h 15 -holdScope cpuregs[24][31:0]
addSignal -h 15 -holdScope cpuregs[25][31:0]
addSignal -h 15 -holdScope cpuregs[26][31:0]
addSignal -h 15 -holdScope cpuregs[27][31:0]
addSignal -h 15 -holdScope cpuregs[28][31:0]
addSignal -h 15 -holdScope cpuregs[29][31:0]
addSignal -h 15 -holdScope cpuregs[30][31:0]
addSignal -h 15 -holdScope cpuregs[31][31:0]
addGroup "G4"
addGroup "G6"
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/Cache_Top/cache_search_data/w_hit[1]
addSignal -h 15 -holdScope w_hit[0]
addSignal -h 15 -holdScope r_cached_data[1][7:0]
addSignal -h 15 -holdScope r_cached_data[0][7:0]
addGroup "G7"
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/NanoCore/data_req_o
addSignal -h 15 -holdScope data_we_o
addSignal -h 15 -holdScope data_addr_o[31:0]
addSignal -h 15 -holdScope data_wstrb_o[3:0]
addSignal -h 15 -holdScope data_wdata_o[31:0]
addSignal -h 15 -holdScope data_ready_i
addSignal -h 15 -holdScope data_rdata_i[31:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/data_we_o
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/Cache_Top/cache_search_data/o_cache_gnt
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/gen_nanocore[0]/genblk1/NanoCore_Wrapper/data_valid_i
addSignal -h 15 -holdScope data_we_o
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/Cache_Top/cache_search_data/i_clk
addSignal -h 15 -holdScope i_upd_valid
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/Cache_Top/cache_update_data/i_miss_rden[0:0]
addGroup "G8"
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/i_data_valid
addSignal -h 15 -holdScope i_data[133:0]
addSignal -h 15 -holdScope o_data_valid
addSignal -h 15 -holdScope o_data[133:0]
addSignal -h 15 -UNSIGNED /Testbench_wrapper/testbench_state[3:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/Pkt_Proc_Top/Pkt_DMUX/o_data_DMA_valid
addSignal -h 15 -holdScope o_data_DMA[133:0]
addGroup "G9"
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/Cache_Top/cache_update_data/o_upd_valid[0:0]
addSignal -h 15 -holdScope o_upd_rdata[7:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/gen_mem[7]/data_sram/web
addSignal -h 15 -holdScope addrb[31:0]
addSignal -h 15 -holdScope doutb[31:0]
addSignal -h 15 -holdScope dinb[31:0]
addSignal -h 15 -holdScope rdb
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/gen_mem[7]/data_sram/mem/memory[6825][31:0]
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/Cache_Top/cache_update_data/i_clk
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/gen_mem[7]/data_sram/mem/wren_b
addGroup "G10"
addSignal -h 15 /Testbench_wrapper/NanoCore_SoC/MultiCore_Top/Memory_Top/Cache_Top/cache_search_data/r_to_wb[1:0]
addSignal -expanded -h 15 -holdScope r_cached_data[1:0]
addSignal -h 15 -holdScope r_cached_data[1][7:0]
addSignal -h 15 -holdScope r_cached_data[0][7:0]
addSignal -expanded -h 15 -holdScope r_tag_addr[1:0]
addSignal -h 15 -holdScope r_tag_addr[1][15:0]
addSignal -h 15 -holdScope r_tag_addr[0][15:0]
addGroup "G11"
addGroup "G12"
addGroup "G13"
addGroup "G14"
addGroup "G15"
addGroup "G16"
addGroup "G17"
addGroup "G18"
addGroup "G19"

; getSignalForm Scope Hierarchy Status
; active file of getSignalForm


FILTER_SIGNAL_BEGIN

"*"

FILTER_STRING_LIST_BEGIN
FILTER_STRING_LIST_END

FILTER_TYPE_LIST_BEGIN
"All"
"Input"
"Output"
"Inout"
"Net"
"Register"
"Buffer"
"Linkage"
"ClassTransaction"
"Property"
"Others"
FILTER_TYPE_LIST_END

FILTER_SIGNAL_END
