# Reading pref.tcl
# do FibGenerator_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/J_KFF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/J_KFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity J_KFF
# -- Compiling architecture BHV of J_KFF
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Clock_Divider.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Clock_Divider.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Clock_Divider
# -- Compiling architecture Struct of Clock_Divider
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/TwoToOneMultiplexer.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/TwoToOneMultiplexer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity TwoToOneMultiplexer
# -- Compiling architecture Structure of TwoToOneMultiplexer
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/SIX_BIT_ADDER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/SIX_BIT_ADDER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity SIX_BIT_ADDER
# -- Compiling architecture Structure of SIX_BIT_ADDER
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Register6bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Register6bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity Register6bit
# -- Compiling architecture BHV_R of Register6bit
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FULL_ADDER.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FULL_ADDER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity FULL_ADDER
# -- Compiling architecture Struct of FULL_ADDER
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/FibGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity FibGenerator
# -- Compiling architecture BHV of FibGenerator
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/DFF_JK.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/DFF_JK.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity DFF_JK
# -- Compiling architecture BHV of DFF_JK
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:07:20 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench
# -- Compiling architecture Struct of Testbench
# ** Warning: C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Testbench.vhdl(33): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Testbench.vhdl(39): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Testbench.vhdl(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 17:07:20 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 17:07:20 on Nov 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(struct)
# Loading work.gates
# Loading work.fibgenerator(bhv)
# Loading work.clock_divider(struct)
# Loading work.six_bit_adder(structure)
# Loading work.full_adder(struct)
# Loading work.xor_2(equations)
# Loading work.or_2(equations)
# Loading work.and_2(equations)
# Loading work.inverter(equations)
# Loading work.register6bit(bhv_r)
# Loading work.dff_jk(bhv)
# Loading work.j_kff(bhv)
# Loading work.nor_2(equations)
# Loading work.twotoonemultiplexer(structure)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process Prc1 at C:/Users/Student/Desktop/22B3914_2023EE114_EndSem/FibGenerator/Testbench.vhdl line 39
# End time: 17:07:33 on Nov 08,2023, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
