clk_setup_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0_clk_wiz.v,incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"
clk_setup_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/clk_setup/ip/clk_setup_clk_wiz_0_0/clk_setup_clk_wiz_0_0.v,incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"
clk_setup_I2S_interconnect_0_0.v,verilog,xil_defaultlib,../../../bd/clk_setup/ip/clk_setup_I2S_interconnect_0_0/sim/clk_setup_I2S_interconnect_0_0.v,incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"
clk_setup_PWM_output_0_1.v,verilog,xil_defaultlib,../../../bd/clk_setup/ip/clk_setup_PWM_output_0_1/sim/clk_setup_PWM_output_0_1.v,incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"
clk_setup_PWM_output_0_2.v,verilog,xil_defaultlib,../../../bd/clk_setup/ip/clk_setup_PWM_output_0_2/sim/clk_setup_PWM_output_0_2.v,incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"
clk_setup_Quantizer_Interconne_0_0.v,verilog,xil_defaultlib,../../../bd/clk_setup/ip/clk_setup_Quantizer_Interconne_0_0/sim/clk_setup_Quantizer_Interconne_0_0.v,incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"
clk_setup.v,verilog,xil_defaultlib,../../../bd/clk_setup/sim/clk_setup.v,incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"incdir="../../../../class_d_amplifier.gen/sources_1/bd/clk_setup/ipshared/3cbc"
glbl.v,Verilog,xil_defaultlib,glbl.v
