xpm_cdc.sv,systemverilog,xpm,../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../../xADC.gen/sources_1/ip/clockSetup_2"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../../xADC.gen/sources_1/ip/clockSetup_2"
clockSetup_clk_wiz.v,verilog,xil_defaultlib,../../../../xADC.gen/sources_1/ip/clockSetup_2/clockSetup_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../../xADC.gen/sources_1/ip/clockSetup_2"
clockSetup.v,verilog,xil_defaultlib,../../../../xADC.gen/sources_1/ip/clockSetup_2/clockSetup.v,incdir="../../../ipstatic"incdir="../../../../xADC.gen/sources_1/ip/clockSetup_2"
glbl.v,Verilog,xil_defaultlib,glbl.v
