Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri May 31 23:33:28 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_display_controller_timing_summary_routed.rpt -rpx test_display_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : test_display_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.987        0.000                      0                  108        0.121        0.000                      0                  108        4.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.987        0.000                      0                  108        0.121        0.000                      0                  108        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 2.227ns (55.562%)  route 1.781ns (44.438%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  U_DISPLAY/CntReg_reg[1]/Q
                         net (fo=2, routed)           0.819     6.563    U_DISPLAY/CntReg[1]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.394 r  U_DISPLAY/CntReg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    U_DISPLAY/CntReg0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  U_DISPLAY/CntReg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    U_DISPLAY/CntReg0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  U_DISPLAY/CntReg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_DISPLAY/CntReg0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  U_DISPLAY/CntReg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_DISPLAY/CntReg0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  U_DISPLAY/CntReg0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.850    U_DISPLAY/CntReg0_carry__3_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.072 r  U_DISPLAY/CntReg0_carry__4/O[0]
                         net (fo=1, routed)           0.962     9.034    U_DISPLAY/data0[21]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.299     9.333 r  U_DISPLAY/CntReg[21]_i_1/O
                         net (fo=1, routed)           0.000     9.333    U_DISPLAY/CntReg_1[21]
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[21]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.031    15.320    U_DISPLAY/CntReg_reg[21]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 2.229ns (55.987%)  route 1.752ns (44.013%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  U_DISPLAY/CntReg_reg[1]/Q
                         net (fo=2, routed)           0.819     6.563    U_DISPLAY/CntReg[1]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.394 r  U_DISPLAY/CntReg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    U_DISPLAY/CntReg0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  U_DISPLAY/CntReg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    U_DISPLAY/CntReg0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  U_DISPLAY/CntReg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_DISPLAY/CntReg0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  U_DISPLAY/CntReg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_DISPLAY/CntReg0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 r  U_DISPLAY/CntReg0_carry__3/O[1]
                         net (fo=1, routed)           0.933     9.003    U_DISPLAY/data0[18]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.303     9.306 r  U_DISPLAY/CntReg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.306    U_DISPLAY/CntReg_1[18]
    SLICE_X6Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[18]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.079    15.343    U_DISPLAY/CntReg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 2.343ns (59.314%)  route 1.607ns (40.686%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  U_DISPLAY/CntReg_reg[1]/Q
                         net (fo=2, routed)           0.819     6.563    U_DISPLAY/CntReg[1]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.394 r  U_DISPLAY/CntReg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    U_DISPLAY/CntReg0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  U_DISPLAY/CntReg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    U_DISPLAY/CntReg0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  U_DISPLAY/CntReg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_DISPLAY/CntReg0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  U_DISPLAY/CntReg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_DISPLAY/CntReg0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  U_DISPLAY/CntReg0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.850    U_DISPLAY/CntReg0_carry__3_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.184 r  U_DISPLAY/CntReg0_carry__4/O[1]
                         net (fo=1, routed)           0.788     8.972    U_DISPLAY/data0[22]
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.303     9.275 r  U_DISPLAY/CntReg[22]_i_1/O
                         net (fo=1, routed)           0.000     9.275    U_DISPLAY/CntReg_1[22]
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[22]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.031    15.320    U_DISPLAY/CntReg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.127ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 1.064ns (27.689%)  route 2.779ns (72.311%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  U_DISPLAY/CntReg_reg[21]/Q
                         net (fo=2, routed)           0.813     6.594    U_DISPLAY/CntReg[21]
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.152     6.746 r  U_DISPLAY/CntReg[22]_i_4/O
                         net (fo=1, routed)           0.961     7.707    U_DISPLAY/CntReg[22]_i_4_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.332     8.039 f  U_DISPLAY/CntReg[22]_i_2/O
                         net (fo=23, routed)          1.005     9.043    U_DISPLAY/PROut_0
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.124     9.167 r  U_DISPLAY/CntReg[16]_i_1/O
                         net (fo=1, routed)           0.000     9.167    U_DISPLAY/CntReg_1[16]
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY/CntReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.600    15.023    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY/CntReg_reg[16]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.031    15.294    U_DISPLAY/CntReg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  6.127    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 2.113ns (54.471%)  route 1.766ns (45.529%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  U_DISPLAY/CntReg_reg[1]/Q
                         net (fo=2, routed)           0.819     6.563    U_DISPLAY/CntReg[1]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.394 r  U_DISPLAY/CntReg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    U_DISPLAY/CntReg0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  U_DISPLAY/CntReg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    U_DISPLAY/CntReg0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  U_DISPLAY/CntReg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_DISPLAY/CntReg0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  U_DISPLAY/CntReg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_DISPLAY/CntReg0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.958 r  U_DISPLAY/CntReg0_carry__3/O[0]
                         net (fo=1, routed)           0.947     8.905    U_DISPLAY/data0[17]
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.299     9.204 r  U_DISPLAY/CntReg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.204    U_DISPLAY/CntReg_1[17]
    SLICE_X6Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[17]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          FDCE (Setup_fdce_C_D)        0.081    15.345    U_DISPLAY/CntReg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.092ns (28.212%)  route 2.779ns (71.788%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  U_DISPLAY/CntReg_reg[21]/Q
                         net (fo=2, routed)           0.813     6.594    U_DISPLAY/CntReg[21]
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.152     6.746 r  U_DISPLAY/CntReg[22]_i_4/O
                         net (fo=1, routed)           0.961     7.707    U_DISPLAY/CntReg[22]_i_4_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.332     8.039 f  U_DISPLAY/CntReg[22]_i_2/O
                         net (fo=23, routed)          1.005     9.043    U_DISPLAY/PROut_0
    SLICE_X4Y88          LUT2 (Prop_lut2_I0_O)        0.152     9.195 r  U_DISPLAY/CntReg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.195    U_DISPLAY/CntReg_1[4]
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY/CntReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.600    15.023    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  U_DISPLAY/CntReg_reg[4]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.075    15.338    U_DISPLAY/CntReg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 2.211ns (57.652%)  route 1.624ns (42.348%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  U_DISPLAY/CntReg_reg[1]/Q
                         net (fo=2, routed)           0.819     6.563    U_DISPLAY/CntReg[1]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.394 r  U_DISPLAY/CntReg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    U_DISPLAY/CntReg0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  U_DISPLAY/CntReg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    U_DISPLAY/CntReg0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  U_DISPLAY/CntReg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_DISPLAY/CntReg0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  U_DISPLAY/CntReg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_DISPLAY/CntReg0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  U_DISPLAY/CntReg0_carry__3/O[3]
                         net (fo=1, routed)           0.805     8.854    U_DISPLAY/data0[20]
    SLICE_X6Y91          LUT2 (Prop_lut2_I1_O)        0.306     9.160 r  U_DISPLAY/CntReg[20]_i_1/O
                         net (fo=1, routed)           0.000     9.160    U_DISPLAY/CntReg_1[20]
    SLICE_X6Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.602    15.025    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[20]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y91          FDCE (Setup_fdce_C_D)        0.081    15.346    U_DISPLAY/CntReg_reg[20]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.188ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.064ns (27.956%)  route 2.742ns (72.044%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  U_DISPLAY/CntReg_reg[21]/Q
                         net (fo=2, routed)           0.813     6.594    U_DISPLAY/CntReg[21]
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.152     6.746 r  U_DISPLAY/CntReg[22]_i_4/O
                         net (fo=1, routed)           0.961     7.707    U_DISPLAY/CntReg[22]_i_4_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.332     8.039 f  U_DISPLAY/CntReg[22]_i_2/O
                         net (fo=23, routed)          0.968     9.007    U_DISPLAY/PROut_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.131 r  U_DISPLAY/CntReg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.131    U_DISPLAY/CntReg_1[14]
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[14]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.029    15.318    U_DISPLAY/CntReg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  6.188    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.090ns (28.445%)  route 2.742ns (71.555%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  U_DISPLAY/CntReg_reg[21]/Q
                         net (fo=2, routed)           0.813     6.594    U_DISPLAY/CntReg[21]
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.152     6.746 r  U_DISPLAY/CntReg[22]_i_4/O
                         net (fo=1, routed)           0.961     7.707    U_DISPLAY/CntReg[22]_i_4_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I1_O)        0.332     8.039 f  U_DISPLAY/CntReg[22]_i_2/O
                         net (fo=23, routed)          0.968     9.007    U_DISPLAY/PROut_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.150     9.157 r  U_DISPLAY/CntReg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.157    U_DISPLAY/CntReg_1[1]
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.601    15.024    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.075    15.364    U_DISPLAY/CntReg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 U_DISPLAY/CntReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/CntReg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.795ns  (logic 2.159ns (56.893%)  route 1.636ns (43.107%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.722     5.325    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  U_DISPLAY/CntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 r  U_DISPLAY/CntReg_reg[1]/Q
                         net (fo=2, routed)           0.819     6.563    U_DISPLAY/CntReg[1]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.394 r  U_DISPLAY/CntReg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.394    U_DISPLAY/CntReg0_carry_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  U_DISPLAY/CntReg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.508    U_DISPLAY/CntReg0_carry__0_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  U_DISPLAY/CntReg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.622    U_DISPLAY/CntReg0_carry__1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  U_DISPLAY/CntReg0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.736    U_DISPLAY/CntReg0_carry__2_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.975 r  U_DISPLAY/CntReg0_carry__3/O[2]
                         net (fo=1, routed)           0.817     8.792    U_DISPLAY/data0[19]
    SLICE_X6Y91          LUT2 (Prop_lut2_I1_O)        0.328     9.120 r  U_DISPLAY/CntReg[19]_i_1/O
                         net (fo=1, routed)           0.000     9.120    U_DISPLAY/CntReg_1[19]
    SLICE_X6Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.602    15.025    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  U_DISPLAY/CntReg_reg[19]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y91          FDCE (Setup_fdce_C_D)        0.118    15.383    U_DISPLAY/CntReg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  6.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_DISPLAY/RDOut_reg[20]/Q
                         net (fo=2, routed)           0.056     1.719    U_DISPLAY/RDOut[20]
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[28]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.076     1.598    U_DISPLAY/RDOut_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SW_OK_REG_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LOAD_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.521    CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  SW_OK_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  SW_OK_REG_reg/Q
                         net (fo=1, routed)           0.087     1.749    SW_OK_REG
    SLICE_X6Y90          LUT2 (Prop_lut2_I1_O)        0.045     1.794 r  LOAD_i_1/O
                         net (fo=1, routed)           0.000     1.794    LOAD_i_1_n_0
    SLICE_X6Y90          FDCE                                         r  LOAD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.873     2.038    CLK_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  LOAD_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.120     1.654    LOAD_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/RDOut_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  U_DISPLAY/RDOut_reg[19]/Q
                         net (fo=2, routed)           0.056     1.742    U_DISPLAY/RDOut[19]
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/RDOut_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/RDOut_reg[27]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.064     1.586    U_DISPLAY/RDOut_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X1Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_DISPLAY/RDOut_reg[1]/Q
                         net (fo=2, routed)           0.112     1.775    U_DISPLAY/RDOut[1]
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[9]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X1Y91          FDCE (Hold_fdce_C_D)         0.076     1.614    U_DISPLAY/RDOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.602     1.521    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  U_DISPLAY/RDOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  U_DISPLAY/RDOut_reg[3]/Q
                         net (fo=2, routed)           0.108     1.771    U_DISPLAY/RDOut[3]
    SLICE_X3Y90          FDCE                                         r  U_DISPLAY/RDOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  U_DISPLAY/RDOut_reg[11]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y90          FDCE (Hold_fdce_C_D)         0.070     1.608    U_DISPLAY/RDOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/RDOut_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  U_DISPLAY/RDOut_reg[23]/Q
                         net (fo=2, routed)           0.068     1.754    U_DISPLAY/RDOut[23]
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/RDOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  U_DISPLAY/RDOut_reg[31]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.064     1.586    U_DISPLAY/RDOut_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.980%)  route 0.125ns (47.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  U_DISPLAY/RDOut_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_DISPLAY/RDOut_reg[22]/Q
                         net (fo=2, routed)           0.125     1.788    U_DISPLAY/RDOut[22]
    SLICE_X3Y89          FDCE                                         r  U_DISPLAY/RDOut_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.875     2.040    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  U_DISPLAY/RDOut_reg[30]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y89          FDCE (Hold_fdce_C_D)         0.078     1.615    U_DISPLAY/RDOut_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.834%)  route 0.079ns (38.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X1Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.128     1.650 r  U_DISPLAY/RDOut_reg[9]/Q
                         net (fo=2, routed)           0.079     1.729    U_DISPLAY/RDOut[9]
    SLICE_X0Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X0Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[17]/C
                         clock pessimism             -0.505     1.535    
    SLICE_X0Y91          FDCE (Hold_fdce_C_D)         0.017     1.552    U_DISPLAY/RDOut_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  U_DISPLAY/RDOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_DISPLAY/RDOut_reg[8]/Q
                         net (fo=2, routed)           0.119     1.782    U_DISPLAY/RDOut[8]
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[16]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.066     1.604    U_DISPLAY/RDOut_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U_DISPLAY/RDOut_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DISPLAY/RDOut_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  U_DISPLAY/RDOut_reg[16]/Q
                         net (fo=2, routed)           0.121     1.784    U_DISPLAY/RDOut[16]
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    U_DISPLAY/CLK_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  U_DISPLAY/RDOut_reg[24]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.072     1.594    U_DISPLAY/RDOut_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     LOAD_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     SW_OK_REG_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     U_DISPLAY/AND_70_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     U_DISPLAY/AND_70_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     U_DISPLAY/AND_70_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     U_DISPLAY/AND_70_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X4Y92     U_DISPLAY/AND_70_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     U_DISPLAY/AND_70_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     U_DISPLAY/CntOut_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPLAY/AND_70_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     U_DISPLAY/AND_70_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     U_DISPLAY/DP_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     U_DISPLAY/RDOut_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     U_DISPLAY/RDOut_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     U_DISPLAY/RDOut_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U_DISPLAY/RDOut_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     U_DISPLAY/RDOut_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     U_DISPLAY/RDOut_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     U_DISPLAY/RDOut_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     LOAD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     LOAD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     SW_OK_REG_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     SW_OK_REG_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     U_DISPLAY/AND_70_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     U_DISPLAY/AND_70_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     U_DISPLAY/AND_70_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     U_DISPLAY/AND_70_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPLAY/AND_70_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     U_DISPLAY/AND_70_reg[4]/C



