set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {cpu.vho cpu_vhd.sdo}}
	{{"Fast Model"} {cpu_fast.vho cpu_vhd_fast.sdo}}
}
